Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: address_WR[7]
    (Clocked by rtDefaultClock R)
Endpoint: clk_gate_Memory_reg[15]_reg/E
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1412.5
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 87.5)
Data arrival time: 943.7
Slack: 468.8
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
address_WR[7]            {set_input_delay}        f    700.0    700.0    700.0                       12.9     16.8      1    74,    0                       
i_0_1_96/A4->ZN          NOR4_X4                 fr    821.4    121.4    118.5      2.9    100.0      1.7      9.3      2    87,   87  /PD_TOP        (1.10)
i_0_1_87/A4->ZN          NAND4_X4                rf    859.1     37.7     37.7      0.0     54.7      1.4      5.7      2    87,   87  /PD_TOP        (1.10)
i_0_1_86/A2->ZN          OR2_X4                  ff    915.5     56.4     56.4      0.0     16.7      2.8     18.9      4    87,   87  /PD_TOP        (1.10)
i_0_1_85/B2->ZN          OAI21_X2                fr    943.7     28.2     28.1      0.1     12.1      0.7      1.6      1    87,   87  /PD_TOP        (1.10)
clk_gate_Memory_reg[15]_reg/E
                         CLKGATETST_X2            r    943.7      0.0               0.0     14.4                             87,   87  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: address_RD1[4]
    (Clocked by rtDefaultClock R)
Endpoint: dataOut1[62]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 965.6
Slack: 84.4
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
address_RD1[4]           {set_input_delay}        f    700.0    700.0    700.0                       13.1     43.6      2     0,   73                       
i_0_0_36/A->ZN           INV_X8                  fr    739.5     39.5     36.5      3.0    100.0      2.0     13.1      3    87,   87  /PD_TOP        (1.10)
i_0_0_17/A1->ZN          NAND2_X4                rf    762.8     23.3     23.3      0.0      7.5      0.6     26.0      1    87,   87  /PD_TOP        (1.10)
i_0_0_16/A->ZN           INV_X8                  fr    787.1     24.3     24.3      0.0     15.9      6.3     36.4      8    87,   87  /PD_TOP        (1.10)
i_0_0_5/A1->ZN           NAND4_X4                rf    832.6     45.5     45.3      0.2     13.3      0.7     26.2      1    87,   87  /PD_TOP        (1.10)
i_0_0_4/A->ZN            INV_X32                 fr    878.7     46.1     46.1      0.0     33.9     40.7    282.4     64    87,   87  /PD_TOP        (1.10)
i_0_2_1615/A1->ZN        NAND2_X4                rf    896.0     17.3     16.1      1.2     25.1      0.7      4.6      1    87,   87  /PD_TOP        (1.10)
i_0_2_1616/A4->ZN        NAND4_X4                fr    932.3     36.3     36.3      0.0      7.1      0.7     26.2      1    87,   87  /PD_TOP        (1.10)
i_0_2_1617/A->ZN         INV_X8                  rf    939.4      7.1      7.1      0.0     27.2      0.6      4.6      1    87,   87  /PD_TOP        (1.10)
i_0_2_1637/A1->ZN        NAND3_X4                fr    962.0     22.6     22.6      0.0      3.5     14.4     19.4      1    87,   87  /PD_TOP        (1.10)
dataOut1[62]                                      r    965.6      3.6               3.6     20.7                             64,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Memory_reg[2][62]/Q
    (Clocked by sysclk R)
Endpoint: dataOut1[62]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 210.7
Slack: 839.3
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     17     0,   73                       
clk_gate_Memory_reg[2]_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64    87,   87  /PD_TOP        (1.10)
Memory_reg[2][62]/CK->Q  DFF_X1                  rf     90.3     90.3     90.3      0.0      0.0      1.3      9.2      2    87,   87  /PD_TOP        (1.10)
i_0_2_1615/A2->ZN        NAND2_X4                fr    109.5     19.2     19.2      0.0     13.4      0.7      4.6      1    87,   87  /PD_TOP        (1.10)
i_0_2_1616/A4->ZN        NAND4_X4                rf    162.2     52.7     52.7      0.0      9.7      0.7     26.2      1    87,   87  /PD_TOP        (1.10)
i_0_2_1617/A->ZN         INV_X8                  fr    179.5     17.3     17.3      0.0     33.9      0.6      4.6      1    87,   87  /PD_TOP        (1.10)
i_0_2_1637/A1->ZN        NAND3_X4                rf    207.1     27.6     27.6      0.0      5.4     14.4     19.4      1    87,   87  /PD_TOP        (1.10)
dataOut1[62]                                      f    210.7      3.6               3.6     20.4                             64,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
