Timing Analyzer report for decoder
Mon Oct 29 00:19:53 2018
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.026 ns    ; a[2] ; q[6] ;            ;          ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 9.026 ns        ; a[2] ; q[6] ;
; N/A   ; None              ; 9.011 ns        ; a[0] ; q[6] ;
; N/A   ; None              ; 8.993 ns        ; a[2] ; q[1] ;
; N/A   ; None              ; 8.977 ns        ; a[2] ; q[2] ;
; N/A   ; None              ; 8.973 ns        ; a[0] ; q[2] ;
; N/A   ; None              ; 8.968 ns        ; a[0] ; q[1] ;
; N/A   ; None              ; 8.856 ns        ; a[1] ; q[6] ;
; N/A   ; None              ; 8.818 ns        ; a[1] ; q[2] ;
; N/A   ; None              ; 8.817 ns        ; a[1] ; q[1] ;
; N/A   ; None              ; 8.776 ns        ; a[2] ; q[5] ;
; N/A   ; None              ; 8.769 ns        ; a[2] ; q[3] ;
; N/A   ; None              ; 8.767 ns        ; a[2] ; q[7] ;
; N/A   ; None              ; 8.766 ns        ; a[2] ; q[4] ;
; N/A   ; None              ; 8.761 ns        ; a[0] ; q[3] ;
; N/A   ; None              ; 8.761 ns        ; a[2] ; q[0] ;
; N/A   ; None              ; 8.750 ns        ; a[0] ; q[0] ;
; N/A   ; None              ; 8.749 ns        ; a[0] ; q[7] ;
; N/A   ; None              ; 8.748 ns        ; a[0] ; q[5] ;
; N/A   ; None              ; 8.745 ns        ; a[0] ; q[4] ;
; N/A   ; None              ; 8.606 ns        ; a[1] ; q[3] ;
; N/A   ; None              ; 8.599 ns        ; a[1] ; q[5] ;
; N/A   ; None              ; 8.594 ns        ; a[1] ; q[7] ;
; N/A   ; None              ; 8.594 ns        ; a[1] ; q[0] ;
; N/A   ; None              ; 8.590 ns        ; a[1] ; q[4] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Mon Oct 29 00:19:53 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder -c decoder --timing_analysis_only
Info: Longest tpd from source pin "a[2]" to destination pin "q[6]" is 9.026 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_L7; Fanout = 8; PIN Node = 'a[2]'
    Info: 2: + IC(3.788 ns) + CELL(0.366 ns) = 5.241 ns; Loc. = LC_X36_Y30_N9; Fanout = 1; COMB Node = 'Mux~108'
    Info: 3: + IC(1.381 ns) + CELL(2.404 ns) = 9.026 ns; Loc. = PIN_G8; Fanout = 0; PIN Node = 'q[6]'
    Info: Total cell delay = 3.857 ns ( 42.73 % )
    Info: Total interconnect delay = 5.169 ns ( 57.27 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Oct 29 00:19:53 2018
    Info: Elapsed time: 00:00:00


