
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 4096 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 4096 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
	Parameter C_BRAM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (1#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (2#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (3#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (4#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:92]
WARNING: [Synth 8-7071] port 'bram_rst_a' of module 'design_1_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl_0' [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:66]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0' of module 'design_1_axi_bram_ctrl_0_0' has 28 connections declared, but only 27 given [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:66]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_protocol_checker_0_0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/synth/design_1_axi_protocol_checker_0_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_top' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6111]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_PC_MAXRBURSTS bound to: 8 - type: integer 
	Parameter C_PC_MAXWBURSTS bound to: 8 - type: integer 
	Parameter C_PC_EXMON_WIDTH bound to: 0 - type: integer 
	Parameter C_PC_AW_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_AR_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_W_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_R_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_B_MAXWAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter C_PC_MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter C_PC_LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_PC_MASTER_SIDE bound to: 0 - type: integer 
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_PC_MAX_BURST_LENGTH bound to: 1 - type: integer 
	Parameter C_PC_HAS_SYSTEM_RESET bound to: 0 - type: integer 
	Parameter C_ENABLE_CONTROL bound to: 0 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 160 - type: integer 
	Parameter C_CHK_ERR_RESP bound to: 0 - type: integer 
	Parameter C_ENABLE_MARK_DEBUG bound to: 1 - type: integer 
	Parameter P_NUM_REPORTED_CHECKS bound to: 108 - type: integer 
	Parameter LP_AXI_SIZE bound to: 3'b010 
	Parameter P_NUM_RTHREADS bound to: 2 - type: integer 
	Parameter P_NUM_WTHREADS bound to: 2 - type: integer 
	Parameter P_INDEX_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_threadcam' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5707]
	Parameter C_NUM_THREADS bound to: 2 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OUTSTANDING bound to: 8 - type: integer 
	Parameter P_ACCEPTANCE_SIZE bound to: 3 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FULLY_PIPELINED bound to: 1 - type: integer 
	Parameter P_PIPELINED_REG_STALL bound to: 2 - type: integer 
	Parameter P_ID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5851]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_threadcam' (8#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5707]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_core' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2719]
	Parameter C_ERROR_COUNT bound to: 160 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter MAXRBURSTS bound to: 8 - type: integer 
	Parameter MAXWBURSTS bound to: 8 - type: integer 
	Parameter EXMON_WIDTH bound to: 0 - type: integer 
	Parameter RecommendOn bound to: 1 - type: integer 
	Parameter RecommendWaitOn bound to: 1 - type: integer 
	Parameter MAX_AW_WAITS bound to: 0 - type: integer 
	Parameter MAX_AR_WAITS bound to: 0 - type: integer 
	Parameter MAX_W_WAITS bound to: 0 - type: integer 
	Parameter MAX_R_WAITS bound to: 0 - type: integer 
	Parameter MAX_B_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_PC_MASTER_SIDE bound to: 0 - type: integer 
	Parameter C_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_PC_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_PC_HAS_SYSTEM_RESET bound to: 0 - type: integer 
	Parameter C_PC_MAX_BURST_LENGTH bound to: 1 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RTHREADS bound to: 2 - type: integer 
	Parameter C_NUM_WTHREADS bound to: 2 - type: integer 
	Parameter C_CHK_ERR_RESP bound to: 0 - type: integer 
	Parameter WEXCL bound to: 0 - type: integer 
	Parameter WALENLO bound to: 1 - type: integer 
	Parameter WALENHI bound to: 8 - type: integer 
	Parameter WADDRLO bound to: 0 - type: integer 
	Parameter WADDRHI bound to: 6 - type: integer 
	Parameter WASIZELO bound to: 7 - type: integer 
	Parameter WASIZEHI bound to: 9 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_STRB_WIDTH bound to: 2 - type: integer 
	Parameter ID_MAX bound to: 0 - type: integer 
	Parameter P_RTHREAD_SIZE bound to: 1 - type: integer 
	Parameter P_MAXRBURSTS_LOG bound to: 3 - type: integer 
	Parameter P_WTHREAD_SIZE bound to: 1 - type: integer 
	Parameter P_MAXWBURSTS_LOG bound to: 3 - type: integer 
	Parameter ADDRLO bound to: 0 - type: integer 
	Parameter ADDRHI bound to: 6 - type: integer 
	Parameter EXCL bound to: 7 - type: integer 
	Parameter ALENLO bound to: 8 - type: integer 
	Parameter ALENHI bound to: 15 - type: integer 
	Parameter ASIZELO bound to: 16 - type: integer 
	Parameter ASIZEHI bound to: 18 - type: integer 
	Parameter BURSTLO bound to: 19 - type: integer 
	Parameter BURSTHI bound to: 20 - type: integer 
	Parameter LP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LP_EXMON_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_syn_fifo' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
	Parameter C_DATA_WIDTH bound to: 21 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter RAM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_syn_fifo' (9#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
INFO: [Synth 8-226] default block is never used [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3357]
INFO: [Synth 8-226] default block is never used [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3379]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_axi4litepc_asr_inline' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:57]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_axi4litepc_asr_inline' (10#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:57]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_axi4pc_asr_inline' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter MAXRBURSTS bound to: 8 - type: integer 
	Parameter MAXWBURSTS bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter EXMON_WIDTH bound to: 4 - type: integer 
	Parameter DATA_MAX bound to: 31 - type: integer 
	Parameter ADDR_MAX bound to: 31 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter STRB_MAX bound to: 3 - type: integer 
	Parameter ID_MAX bound to: 0 - type: integer 
	Parameter EXMON_MAX bound to: 3 - type: integer 
	Parameter EXMON_HI bound to: 4'b1111 
	Parameter AWUSER_MAX bound to: 0 - type: integer 
	Parameter WUSER_MAX bound to: 0 - type: integer 
	Parameter BUSER_MAX bound to: 0 - type: integer 
	Parameter ARUSER_MAX bound to: 0 - type: integer 
	Parameter RUSER_MAX bound to: 0 - type: integer 
	Parameter MAX_AW_WAITS bound to: 0 - type: integer 
	Parameter MAX_AR_WAITS bound to: 0 - type: integer 
	Parameter MAX_W_WAITS bound to: 0 - type: integer 
	Parameter MAX_R_WAITS bound to: 0 - type: integer 
	Parameter MAX_B_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_RTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_CONTINUOUS_WTRANSFERS_WAITS bound to: 0 - type: integer 
	Parameter MAX_WLAST_TO_AWVALID_WAITS bound to: 0 - type: integer 
	Parameter MAX_WRITE_TO_BVALID_WAITS bound to: 0 - type: integer 
	Parameter LIGHT_WEIGHT bound to: 0 - type: integer 
	Parameter C_PC_MASTER_SIDE bound to: 0 - type: integer 
	Parameter L_AW_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_AR_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_W_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_R_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_B_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_WVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_AWVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_BVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter L_RVALID_WAIT_WIDTH bound to: 1 - type: integer 
	Parameter P_W_OUTSTANDING_WIDTH bound to: 3 - type: integer 
	Parameter P_R_OUTSTANDING_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_axi4pc_asr_inline' (11#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_syn_fifo__parameterized0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter RAM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_syn_fifo__parameterized0' (11#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_syn_fifo__parameterized1' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
	Parameter C_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter RAM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_syn_fifo__parameterized1' (11#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4112]
WARNING: [Synth 8-324] index 2 out of range [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3964]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_core' (12#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2719]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6651]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_8_reporter' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4445]
	Parameter C_PC_MESSAGE_LEVEL bound to: 2 - type: integer 
	Parameter C_PC_STATUS_WIDTH bound to: 108 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PC_MAXRBURSTS bound to: 8 - type: integer 
	Parameter C_PC_MAXWBURSTS bound to: 8 - type: integer 
	Parameter C_ENABLE_MARK_DEBUG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_reporter' (13#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4445]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_8_top' (14#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/36bf/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_protocol_checker_0_0' (15#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/synth/design_1_axi_protocol_checker_0_0.sv:58]
WARNING: [Synth 8-7071] port 'pc_status' of module 'design_1_axi_protocol_checker_0_0' is unconnected for instance 'axi_protocol_checker_0' [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:94]
WARNING: [Synth 8-7071] port 'pc_asserted' of module 'design_1_axi_protocol_checker_0_0' is unconnected for instance 'axi_protocol_checker_0' [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:94]
WARNING: [Synth 8-7023] instance 'axi_protocol_checker_0' of module 'design_1_axi_protocol_checker_0_0' has 23 connections declared, but only 21 given [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:94]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: design_1_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 28 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 28 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 28 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 28 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.737662 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (24#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_1_0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:76]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: design_1_blk_mem_gen_1_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.3686 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_1_0' (27#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at 'd:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (35#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 1 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'd:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_0' (39#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_1' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/synth/design_1_c_shift_ram_0_1.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 5 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'd:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/synth/design_1_c_shift_ram_0_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_1' (40#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/synth/design_1_c_shift_ram_0_1.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_datamover_axi_wrap_0_0' [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_datamover_axi_wrap_0_0/synth/design_1_datamover_axi_wrap_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'datamover_axi_wrap' [D:/axi_archive/datamover_axi_wrap.v:3]
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter IAWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'datamover_axi' [D:/axi_archive/datamover_axi.sv:3]
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter IAWIDTH bound to: 10 - type: integer 
	Parameter s_wait bound to: 9'b000000001 
	Parameter s_inst_fetch bound to: 9'b000000010 
	Parameter s_inst_decode bound to: 9'b000000100 
	Parameter s_d_load_req bound to: 9'b000001000 
	Parameter s_d_load_acp bound to: 9'b000010000 
	Parameter s_d_load bound to: 9'b000100000 
	Parameter s_d_load2 bound to: 9'b001000000 
	Parameter s_d_store_req bound to: 9'b010000000 
	Parameter s_d_store_acp bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'datamover_axi' (41#1) [D:/axi_archive/datamover_axi.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'datamover_axi_wrap' (42#1) [D:/axi_archive/datamover_axi_wrap.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_datamover_axi_wrap_0_0' (43#1) [d:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/ip/design_1_datamover_axi_wrap_0_0/synth/design_1_datamover_axi_wrap_0_0.v:57]
ERROR: [Synth 8-439] module 'design_1_sim_clk_gen_0_0' not found [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:173]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1' [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/synth/design_1.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_wrapper' [D:/axi_archive/eval_datamover_axi/eval_datamover_axi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1413.594 ; gain = 396.707
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 10 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jul  1 16:16:16 2021...
