# gateGenerator
Generates random truth circuit using AND/OR/NOT gates (for testing CS154).
It will output all values from the truth table for the given design to 
"expected0Results.txt" and "expected1Results.txt"
that can be loaded into JFLAP.

To run:
node generator (number of inputs)

Example for 10 inputs use:
```
node generator 10
```
