library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

--Entity
Entity Comparador_1a5  is
	port(
	     resetn,clk : in std_logic;
		  A : in std_logic_vector(3 downto 0); 
		  Q0,Q1,Q2,Q3,Q4: out std_logic); 
end Comparador_1a5;

--Architecture
Architecture solve of Comparador_1a5 is
Begin
	Q0<='1' when A = "0001" else '0';
	Q1<='1' when A = "0010" else '0';
	Q2<='1' when A = "0011" else '0';
	Q3<='1' when A = "0100" else '0';
	Q4<='1' when A = "0101" else '0';
end solve;
