{
  "Top": "sensor",
  "RtlTop": "sensor",
  "RtlPrefix": "",
  "RtlSubPrefix": "sensor_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "cmd_in": {
      "index": "0",
      "direction": "unused",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "cmd_in",
          "name": "cmd_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "T": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "T",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "P": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_uint<32>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "P",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/Irene\/Desktop\/FPGAWars\/prueba2\/hls",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top sensor -name sensor"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sensor"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sensor",
    "Version": "1.0",
    "DisplayName": "Sensor",
    "Revision": "2113280825",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sensor_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sensor.cpp"],
    "Vhdl": ["impl\/vhdl\/sensor.vhd"],
    "Verilog": ["impl\/verilog\/sensor.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sensor.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "cmd_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"cmd_in": "DATA"},
      "ports": ["cmd_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cmd_in"
        }]
    },
    "T": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "T_",
      "portMap": {
        "T_din": "WR_DATA",
        "T_full_n": "FULL_N",
        "T_write": "WR_EN"
      },
      "ports": [
        "T_din",
        "T_full_n",
        "T_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "T"
        }]
    },
    "P": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "P_",
      "portMap": {
        "P_din": "WR_DATA",
        "P_full_n": "FULL_N",
        "P_write": "WR_EN"
      },
      "ports": [
        "P_din",
        "P_full_n",
        "P_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "P"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "cmd_in": {
      "dir": "in",
      "width": "8"
    },
    "T_din": {
      "dir": "out",
      "width": "32"
    },
    "T_full_n": {
      "dir": "in",
      "width": "1"
    },
    "T_write": {
      "dir": "out",
      "width": "1"
    },
    "P_din": {
      "dir": "out",
      "width": "32"
    },
    "P_full_n": {
      "dir": "in",
      "width": "1"
    },
    "P_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sensor"},
    "Info": {"sensor": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }},
    "Metrics": {"sensor": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.477"
        },
        "Area": {
          "FF": "1",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-04 13:05:32 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
