Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jul  7 18:03:01 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   eth_int_n_IBUF
   hdmi_out0_hpd_notif_IBUF
   hdmi_out1_hpd_notif_IBUF


