Running: D:\xilinx146\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/lenovo/Desktop/project/openmips_min_sopc_tb_isim_beh.exe -prj C:/Users/lenovo/Desktop/project/openmips_min_sopc_tb_beh.prj work.openmips_min_sopc_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/regfile.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/pc_reg.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/mem_wb.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/mem.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/if_id.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/id_ex.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/id.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/ex_mem.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/ex.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/openmips.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/inst_rom.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/openmips_min_sopc.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/project/openmips_min_sopc_tb.v" into library work
Analyzing Verilog file "D:/xilinx146/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/lenovo/Desktop/project/openmips_min_sopc_tb.v" Line 51: Port register1 is not connected to this instance
Completed static elaboration
Compiling module pc_reg
Compiling module if_id
Compiling module id
Compiling module regfile
Compiling module id_ex
Compiling module ex
Compiling module ex_mem
Compiling module mem
Compiling module mem_wb
Compiling module openmips
Compiling module inst_rom
Compiling module openmips_min_sopc
Compiling module openmips_min_sopc_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/lenovo/Desktop/project/openmips_min_sopc_tb_isim_beh.exe
Fuse Memory Usage: 27372 KB
Fuse CPU Usage: 718 ms
