.global sv_chip3_hierarchy_no_mem_tm3_clk_v0_0

.input sv_chip3_hierarchy_no_mem_tm3_clk_v0_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_href_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_rts0_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_rts0_0 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_0 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_1
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_1 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_2
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_2 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_3
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_3 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_4
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_4 

.input sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 

.output out:sv_chip3_hierarchy_no_mem_tm3_vidin_scl_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_scl_0 

.output out:sv_chip3_hierarchy_no_mem_tm3_vidin_sda_0
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_sda_0 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_0
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_0 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_1
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_1 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_2
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_2 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_3
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_3 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_4
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_4 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_5
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_5 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_6
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_6 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_7
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_7 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_8
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_8 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_9
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_9 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_10
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_10 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_11
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_11 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_12
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_12 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_13
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_13 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_14
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_14 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_15
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_15 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_16
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_16 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_17
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_17 

.output out:sv_chip3_hierarchy_no_mem_vidin_addr_reg_18
pinlist: sv_chip3_hierarchy_no_mem_vidin_addr_reg_18 

.output out:sv_chip3_hierarchy_no_mem_vidin_new_data_0
pinlist: sv_chip3_hierarchy_no_mem_vidin_new_data_0 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_0
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_0 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_1
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_1 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_2
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_2 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_3
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_3 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_4
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_4 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_5
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_5 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_6
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_6 

.output out:sv_chip3_hierarchy_no_mem_vidin_rgb_reg_7
pinlist: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_7 

.clb hetero_REGISTER_124_646_out  # Only LATCH used.
pinlist: n237 open open open hetero_REGISTER_124_646_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_646_out 0 open open open 4 5 

.clb n237  # Only LUT used.
pinlist: hetero_REGISTER_86_1211_out hetero_REGISTER_124_644_out \
hetero_REGISTER_124_645_out hetero_REGISTER_86_1221_out n237 open 
subblock: n237 0 1 2 3 4 open 

.clb hetero_REGISTER_86_1145_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 hetero_REGISTER_86_1145_out open \
hetero_REGISTER_86_1145_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1145_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1155_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 hetero_REGISTER_86_1155_out \
n362_1 open hetero_REGISTER_86_1155_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1155_out 0 1 2 open 4 5 

.clb n362_1  # Only LUT used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 n363 n364 n365 n362_1 \
open 
subblock: n362_1 0 1 2 3 4 open 

.clb n363  # Only LUT used.
pinlist: hetero_REGISTER_86_1145_out hetero_REGISTER_86_1146_out \
hetero_REGISTER_86_1148_out hetero_REGISTER_86_1149_out n363 open 
subblock: n363 0 1 2 3 4 open 

.clb n364  # Only LUT used.
pinlist: hetero_REGISTER_86_1147_out hetero_REGISTER_86_1153_out open open \
n364 open 
subblock: n364 0 1 open open 4 open 

.clb n365  # Only LUT used.
pinlist: hetero_REGISTER_86_1150_out hetero_REGISTER_86_1151_out \
hetero_REGISTER_86_1152_out hetero_REGISTER_86_1154_out n365 open 
subblock: n365 0 1 2 3 4 open 

.clb hetero_REGISTER_86_1156_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 hetero_REGISTER_86_1155_out \
hetero_REGISTER_86_1156_out n362_1 hetero_REGISTER_86_1156_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1156_out 0 1 2 3 4 5 

.clb hetero_REGISTER_86_1157_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 hetero_REGISTER_86_1156_out \
hetero_REGISTER_86_1157_out n372_1 hetero_REGISTER_86_1157_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1157_out 0 1 2 3 4 5 

.clb n372_1  # Only LUT used.
pinlist: hetero_REGISTER_86_1155_out n362_1 open open n372_1 open 
subblock: n372_1 0 1 open open 4 open 

.clb hetero_REGISTER_86_1158_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 hetero_REGISTER_86_1158_out \
n376 open hetero_REGISTER_86_1158_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1158_out 0 1 2 open 4 5 

.clb n376  # Only LUT used.
pinlist: hetero_REGISTER_86_1155_out hetero_REGISTER_86_1156_out \
hetero_REGISTER_86_1157_out n362_1 n376 open 
subblock: n376 0 1 2 3 4 open 

.clb hetero_REGISTER_86_1159_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 n380 n381 open \
hetero_REGISTER_86_1159_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1159_out 0 1 2 open 4 5 

.clb n380  # Only LUT used.
pinlist: hetero_REGISTER_86_1158_out hetero_REGISTER_86_1159_out n376 open \
n380 open 
subblock: n380 0 1 2 open 4 open 

.clb n381  # Only LUT used.
pinlist: hetero_REGISTER_86_1156_out hetero_REGISTER_86_1157_out n362_1 \
n382_1 n381 open 
subblock: n381 0 1 2 3 4 open 

.clb n382_1  # Only LUT used.
pinlist: hetero_REGISTER_86_1155_out hetero_REGISTER_86_1158_out \
hetero_REGISTER_86_1159_out open n382_1 open 
subblock: n382_1 0 1 2 open 4 open 

.clb hetero_REGISTER_86_1160_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 hetero_REGISTER_86_1160_out \
n381 open hetero_REGISTER_86_1160_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1160_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1161_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 hetero_REGISTER_86_1160_out \
hetero_REGISTER_86_1161_out n381 hetero_REGISTER_86_1161_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1161_out 0 1 2 3 4 5 

.clb hetero_REGISTER_86_1162_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_vs_0 hetero_REGISTER_86_1162_out \
n392_1 open hetero_REGISTER_86_1162_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1162_out 0 1 2 open 4 5 

.clb n392_1  # Only LUT used.
pinlist: hetero_REGISTER_86_1160_out hetero_REGISTER_86_1161_out n381 open \
n392_1 open 
subblock: n392_1 0 1 2 open 4 open 

.clb hetero_REGISTER_124_672_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_672_out n237 open open \
hetero_REGISTER_124_672_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_672_out 0 1 open open 4 5 

.clb hetero_REGISTER_124_673_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_673_out n237 open open \
hetero_REGISTER_124_673_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_673_out 0 1 open open 4 5 

.clb hetero_REGISTER_86_1146_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 hetero_REGISTER_86_1145_out \
hetero_REGISTER_86_1146_out hetero_REGISTER_86_1146_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1146_out 0 1 2 3 4 5 

.clb hetero_REGISTER_86_1147_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1147_out n416 open hetero_REGISTER_86_1147_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1147_out 0 1 2 open 4 5 

.clb n416  # Only LUT used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1145_out hetero_REGISTER_86_1146_out open n416 open 
subblock: n416 0 1 2 open 4 open 

.clb hetero_REGISTER_86_1213_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1147_out hetero_REGISTER_86_1213_out open \
hetero_REGISTER_86_1213_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1213_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1148_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1148_out n419 open hetero_REGISTER_86_1148_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1148_out 0 1 2 open 4 5 

.clb n419  # Only LUT used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1145_out hetero_REGISTER_86_1146_out \
hetero_REGISTER_86_1147_out n419 open 
subblock: n419 0 1 2 3 4 open 

.clb hetero_REGISTER_86_1149_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1148_out hetero_REGISTER_86_1149_out n419 \
hetero_REGISTER_86_1149_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1149_out 0 1 2 3 4 5 

.clb hetero_REGISTER_86_1150_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1150_out n424 n425 hetero_REGISTER_86_1150_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1150_out 0 1 2 3 4 5 

.clb n424  # Only LUT used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1149_out open open n424 open 
subblock: n424 0 1 open open 4 open 

.clb n425  # Only LUT used.
pinlist: hetero_REGISTER_86_1145_out hetero_REGISTER_86_1146_out \
hetero_REGISTER_86_1147_out hetero_REGISTER_86_1148_out n425 open 
subblock: n425 0 1 2 3 4 open 

.clb hetero_REGISTER_86_1151_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1151_out n428 open hetero_REGISTER_86_1151_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1151_out 0 1 2 open 4 5 

.clb n428  # Only LUT used.
pinlist: hetero_REGISTER_86_1150_out n424 n425 open n428 open 
subblock: n428 0 1 2 open 4 open 

.clb hetero_REGISTER_86_1152_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1152_out n431 open hetero_REGISTER_86_1152_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1152_out 0 1 2 open 4 5 

.clb n431  # Only LUT used.
pinlist: hetero_REGISTER_86_1150_out hetero_REGISTER_86_1151_out n424 n425 \
n431 open 
subblock: n431 0 1 2 3 4 open 

.clb hetero_REGISTER_86_1153_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1152_out hetero_REGISTER_86_1153_out n431 \
hetero_REGISTER_86_1153_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1153_out 0 1 2 3 4 5 

.clb hetero_REGISTER_86_1154_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_href_0 \
hetero_REGISTER_86_1154_out n436 open hetero_REGISTER_86_1154_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1154_out 0 1 2 open 4 5 

.clb n436  # Only LUT used.
pinlist: hetero_REGISTER_86_1152_out hetero_REGISTER_86_1153_out n431 open \
n436 open 
subblock: n436 0 1 2 open 4 open 

.clb hetero_REGISTER_86_1182_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1182_out hetero_REGISTER_86_1206_out open \
hetero_REGISTER_86_1182_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1182_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1183_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1183_out hetero_REGISTER_86_1207_out open \
hetero_REGISTER_86_1183_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1183_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1184_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1184_out hetero_REGISTER_86_1208_out open \
hetero_REGISTER_86_1184_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1184_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1185_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1185_out hetero_REGISTER_86_1209_out open \
hetero_REGISTER_86_1185_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1185_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1186_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1186_out hetero_REGISTER_86_1210_out open \
hetero_REGISTER_86_1186_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1186_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1210_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_4 hetero_REGISTER_86_1210_out open \
hetero_REGISTER_86_1210_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1210_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1209_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_3 hetero_REGISTER_86_1209_out open \
hetero_REGISTER_86_1209_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1209_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1208_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_2 hetero_REGISTER_86_1208_out open \
hetero_REGISTER_86_1208_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1208_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1207_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_1 hetero_REGISTER_86_1207_out open \
hetero_REGISTER_86_1207_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1207_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1206_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_0 hetero_REGISTER_86_1206_out open \
hetero_REGISTER_86_1206_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1206_out 0 1 2 open 4 5 

.clb n456  # Only LUT used.
pinlist: n457 n479_1 n484_1 open n456 open 
subblock: n456 0 1 2 open 4 open 

.clb n457  # Only LUT used.
pinlist: n458 n466 n469_1 n474_1 n457 open 
subblock: n457 0 1 2 3 4 open 

.clb n458  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out n459_1 n462 n465 n458 open 
subblock: n458 0 1 2 3 4 open 

.clb n459_1  # Only LUT used.
pinlist: n460 n461 open open n459_1 open 
subblock: n459_1 0 1 open open 4 open 

.clb n460  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n460 open 
subblock: n460 0 1 2 open 4 open 

.clb n461  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n461 open 
subblock: n461 0 1 2 3 4 open 

.clb n462  # Only LUT used.
pinlist: n463 n464_1 open open n462 open 
subblock: n462 0 1 open open 4 open 

.clb n463  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n463 open 
subblock: n463 0 1 2 3 4 open 

.clb n464_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n464_1 open 
subblock: n464_1 0 1 2 open 4 open 

.clb n465  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n465 open 
subblock: n465 0 1 2 3 4 open 

.clb n466  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out n467 n468 open n466 open 
subblock: n466 0 1 2 open 4 open 

.clb n467  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n467 open 
subblock: n467 0 1 2 3 4 open 

.clb n468  # Only LUT used.
pinlist: hetero_REGISTER_391_3920_out hetero_REGISTER_391_3921_out open open \
n468 open 
subblock: n468 0 1 open open 4 open 

.clb n469_1  # Only LUT used.
pinlist: n470 n471 n472 n473 n469_1 open 
subblock: n469_1 0 1 2 3 4 open 

.clb n470  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n470 open 
subblock: n470 0 1 2 3 4 open 

.clb n471  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3921_out open open \
n471 open 
subblock: n471 0 1 open open 4 open 

.clb n472  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3921_out open open \
n472 open 
subblock: n472 0 1 open open 4 open 

.clb n473  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n473 open 
subblock: n473 0 1 2 3 4 open 

.clb n474_1  # Only LUT used.
pinlist: n465 n472 n475 n478 n474_1 open 
subblock: n474_1 0 1 2 3 4 open 

.clb n475  # Only LUT used.
pinlist: n461 n471 n476 n477 n475 open 
subblock: n475 0 1 2 3 4 open 

.clb n476  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n476 open 
subblock: n476 0 1 2 3 4 open 

.clb n477  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n477 open 
subblock: n477 0 1 2 open 4 open 

.clb n478  # Only LUT used.
pinlist: n470 n477 open open n478 open 
subblock: n478 0 1 open open 4 open 

.clb n479_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3925_out n480 open \
n479_1 open 
subblock: n479_1 0 1 2 open 4 open 

.clb n480  # Only LUT used.
pinlist: hetero_REGISTER_391_3924_out n481 n482 n483 n480 open 
subblock: n480 0 1 2 3 4 open 

.clb n481  # Only LUT used.
pinlist: hetero_REGISTER_391_3920_out hetero_REGISTER_391_3921_out open open \
n481 open 
subblock: n481 0 1 open open 4 open 

.clb n482  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out open open \
n482 open 
subblock: n482 0 1 open open 4 open 

.clb n483  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n483 open 
subblock: n483 0 1 2 open 4 open 

.clb n484_1  # Only LUT used.
pinlist: n485 n493 n495 n497 n484_1 open 
subblock: n484_1 0 1 2 3 4 open 

.clb n485  # Only LUT used.
pinlist: n483 n486 n488 n492 n485 open 
subblock: n485 0 1 2 3 4 open 

.clb n486  # Only LUT used.
pinlist: n460 n461 n463 n487 n486 open 
subblock: n486 0 1 2 3 4 open 

.clb n487  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n487 open 
subblock: n487 0 1 2 open 4 open 

.clb n488  # Only LUT used.
pinlist: n489_1 n490 n472 n491 n488 open 
subblock: n488 0 1 2 3 4 open 

.clb n489_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3923_out hetero_REGISTER_391_3924_out \
hetero_REGISTER_391_3925_out open n489_1 open 
subblock: n489_1 0 1 2 open 4 open 

.clb n490  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n490 open 
subblock: n490 0 1 2 open 4 open 

.clb n491  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n491 open 
subblock: n491 0 1 2 3 4 open 

.clb n492  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n492 open 
subblock: n492 0 1 2 3 4 open 

.clb n493  # Only LUT used.
pinlist: n460 n470 n476 n494_1 n493 open 
subblock: n493 0 1 2 3 4 open 

.clb n494_1  # Only LUT used.
pinlist: n463 n464_1 n476 n487 n494_1 open 
subblock: n494_1 0 1 2 3 4 open 

.clb n495  # Only LUT used.
pinlist: n496 n482 n471 n472 n495 open 
subblock: n495 0 1 2 3 4 open 

.clb n496  # Only LUT used.
pinlist: hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out open open \
n496 open 
subblock: n496 0 1 open open 4 open 

.clb n497  # Only LUT used.
pinlist: n463 n498 n499_1 n501 n497 open 
subblock: n497 0 1 2 3 4 open 

.clb n498  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n498 open 
subblock: n498 0 1 2 open 4 open 

.clb n499_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out n481 n467 n500 n499_1 open 
subblock: n499_1 0 1 2 3 4 open 

.clb n500  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n500 open 
subblock: n500 0 1 2 3 4 open 

.clb n501  # Only LUT used.
pinlist: n464_1 n467 n470 n502 n501 open 
subblock: n501 0 1 2 3 4 open 

.clb n502  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n502 open 
subblock: n502 0 1 2 open 4 open 

.clb n503  # Only LUT used.
pinlist: n504_1 n506 n509_1 n512 n503 open 
subblock: n503 0 1 2 3 4 open 

.clb n504_1  # Only LUT used.
pinlist: n489_1 n502 n505 n476 n504_1 open 
subblock: n504_1 0 1 2 3 4 open 

.clb n505  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n505 open 
subblock: n505 0 1 2 open 4 open 

.clb n506  # Only LUT used.
pinlist: n463 n507 n505 n508 n506 open 
subblock: n506 0 1 2 3 4 open 

.clb n507  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n507 open 
subblock: n507 0 1 2 open 4 open 

.clb n508  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n508 open 
subblock: n508 0 1 2 3 4 open 

.clb n509_1  # Only LUT used.
pinlist: n462 n505 n510 n511 n509_1 open 
subblock: n509_1 0 1 2 3 4 open 

.clb n510  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n510 open 
subblock: n510 0 1 2 3 4 open 

.clb n511  # Only LUT used.
pinlist: n502 n476 n487 n508 n511 open 
subblock: n511 0 1 2 3 4 open 

.clb n512  # Only LUT used.
pinlist: n496 n486 n513 open n512 open 
subblock: n512 0 1 2 open 4 open 

.clb n513  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out n507 n505 \
n513 open 
subblock: n513 0 1 2 3 4 open 

.clb n514_1  # Only LUT used.
pinlist: n459_1 n490 n515 n516 n514_1 open 
subblock: n514_1 0 1 2 3 4 open 

.clb n515  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n515 open 
subblock: n515 0 1 2 3 4 open 

.clb n516  # Only LUT used.
pinlist: n470 n471 n517 n518 n516 open 
subblock: n516 0 1 2 3 4 open 

.clb n517  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n517 open 
subblock: n517 0 1 2 open 4 open 

.clb n518  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n518 open 
subblock: n518 0 1 2 3 4 open 

.clb n519_1  # Only LUT used.
pinlist: n505 n520 n523 n524_1 n519_1 open 
subblock: n519_1 0 1 2 3 4 open 

.clb n520  # Only LUT used.
pinlist: n517 n521 n522 open n520 open 
subblock: n520 0 1 2 open 4 open 

.clb n521  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n521 open 
subblock: n521 0 1 2 3 4 open 

.clb n522  # Only LUT used.
pinlist: n470 n490 n498 n492 n522 open 
subblock: n522 0 1 2 3 4 open 

.clb n523  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n523 open 
subblock: n523 0 1 2 3 4 open 

.clb n524_1  # Only LUT used.
pinlist: n465 n502 n498 open n524_1 open 
subblock: n524_1 0 1 2 open 4 open 

.clb n526  # Only LUT used.
pinlist: n527 n530 n537 n541 n526 open 
subblock: n526 0 1 2 3 4 open 

.clb n527  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3917_out n528 \
n529_1 n527 open 
subblock: n527 0 1 2 3 4 open 

.clb n528  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3916_out open n528 open 
subblock: n528 0 1 2 open 4 open 

.clb n529_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3916_out open n529_1 open 
subblock: n529_1 0 1 2 open 4 open 

.clb n530  # Only LUT used.
pinlist: n463 n498 n531 n536 n530 open 
subblock: n530 0 1 2 3 4 open 

.clb n531  # Only LUT used.
pinlist: n532 n535 n528 n529_1 n531 open 
subblock: n531 0 1 2 3 4 open 

.clb n532  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3917_out n533 \
n534_1 n532 open 
subblock: n532 0 1 2 3 4 open 

.clb n533  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3916_out open n533 open 
subblock: n533 0 1 2 open 4 open 

.clb n534_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3916_out open n534_1 open 
subblock: n534_1 0 1 2 open 4 open 

.clb n535  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3917_out open open \
n535 open 
subblock: n535 0 1 open open 4 open 

.clb n536  # Only LUT used.
pinlist: n460 n463 n494_1 n527 n536 open 
subblock: n536 0 1 2 3 4 open 

.clb n537  # Only LUT used.
pinlist: n483 n538 n532 n539_1 n537 open 
subblock: n537 0 1 2 3 4 open 

.clb n538  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n538 open 
subblock: n538 0 1 2 3 4 open 

.clb n539_1  # Only LUT used.
pinlist: n540 n528 n529_1 open n539_1 open 
subblock: n539_1 0 1 2 open 4 open 

.clb n540  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3917_out open open \
n540 open 
subblock: n540 0 1 open open 4 open 

.clb n541  # Only LUT used.
pinlist: n471 n507 n508 n542 n541 open 
subblock: n541 0 1 2 3 4 open 

.clb n542  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n542 open 
subblock: n542 0 1 2 3 4 open 

.clb n543  # Only LUT used.
pinlist: n544_1 n547 n548 n550 n543 open 
subblock: n543 0 1 2 3 4 open 

.clb n544_1  # Only LUT used.
pinlist: n483 n542 n545 n546 n544_1 open 
subblock: n544_1 0 1 2 3 4 open 

.clb n545  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n545 open 
subblock: n545 0 1 2 3 4 open 

.clb n546  # Only LUT used.
pinlist: hetero_REGISTER_391_3926_out hetero_REGISTER_391_3920_out \
hetero_REGISTER_391_3921_out open n546 open 
subblock: n546 0 1 2 open 4 open 

.clb n547  # Only LUT used.
pinlist: n535 n528 n529_1 open n547 open 
subblock: n547 0 1 2 open 4 open 

.clb n548  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3917_out n549_1 \
n529_1 n548 open 
subblock: n548 0 1 2 3 4 open 

.clb n549_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3916_out open open \
n549_1 open 
subblock: n549_1 0 1 open open 4 open 

.clb n550  # Only LUT used.
pinlist: n551 n552 n555 n556 n550 open 
subblock: n550 0 1 2 3 4 open 

.clb n551  # Only LUT used.
pinlist: n464_1 n470 open open n551 open 
subblock: n551 0 1 open open 4 open 

.clb n552  # Only LUT used.
pinlist: n553 n554_1 open open n552 open 
subblock: n552 0 1 open open 4 open 

.clb n553  # Only LUT used.
pinlist: n534_1 n535 open open n553 open 
subblock: n553 0 1 open open 4 open 

.clb n554_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3917_out n549_1 n554_1 open 
subblock: n554_1 0 1 2 3 4 open 

.clb n555  # Only LUT used.
pinlist: n461 n502 n487 open n555 open 
subblock: n555 0 1 2 open 4 open 

.clb n556  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out n496 n472 n557 n556 open 
subblock: n556 0 1 2 3 4 open 

.clb n557  # Only LUT used.
pinlist: n463 n470 n502 n490 n557 open 
subblock: n557 0 1 2 3 4 open 

.clb n558  # Only LUT used.
pinlist: n559_1 n564_1 n568 n572 n558 open 
subblock: n558 0 1 2 3 4 open 

.clb n559_1  # Only LUT used.
pinlist: n531 n560 n561 n563 n559_1 open 
subblock: n559_1 0 1 2 3 4 open 

.clb n560  # Only LUT used.
pinlist: n460 n463 n464_1 n465 n560 open 
subblock: n560 0 1 2 3 4 open 

.clb n561  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3918_out \
hetero_REGISTER_391_3919_out n562 n561 open 
subblock: n561 0 1 2 3 4 open 

.clb n562  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3917_out n533 \
n534_1 n562 open 
subblock: n562 0 1 2 3 4 open 

.clb n563  # Only LUT used.
pinlist: n502 n472 n510 n521 n563 open 
subblock: n563 0 1 2 3 4 open 

.clb n564_1  # Only LUT used.
pinlist: n478 n552 n565 n567 n564_1 open 
subblock: n564_1 0 1 2 3 4 open 

.clb n565  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3917_out n566 n565 open 
subblock: n565 0 1 2 3 4 open 

.clb n566  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3916_out open open \
n566 open 
subblock: n566 0 1 open open 4 open 

.clb n567  # Only LUT used.
pinlist: n460 n476 n477 open n567 open 
subblock: n567 0 1 2 open 4 open 

.clb n568  # Only LUT used.
pinlist: n529_1 n553 n569_1 n570 n568 open 
subblock: n568 0 1 2 3 4 open 

.clb n569_1  # Only LUT used.
pinlist: n510 n546 n547 n562 n569_1 open 
subblock: n569_1 0 1 2 3 4 open 

.clb n570  # Only LUT used.
pinlist: n471 n507 n538 n571 n570 open 
subblock: n570 0 1 2 3 4 open 

.clb n571  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out hetero_REGISTER_391_3925_out n571 open 
subblock: n571 0 1 2 3 4 open 

.clb n572  # Only LUT used.
pinlist: n553 n573 n574_1 n575 n572 open 
subblock: n572 0 1 2 3 4 open 

.clb n573  # Only LUT used.
pinlist: n460 n470 n472 n508 n573 open 
subblock: n573 0 1 2 3 4 open 

.clb n574_1  # Only LUT used.
pinlist: n471 n507 n492 n521 n574_1 open 
subblock: n574_1 0 1 2 3 4 open 

.clb n575  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3917_out n533 open \
n575 open 
subblock: n575 0 1 2 open 4 open 

.clb hetero_REGISTER_391_3915_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3919_out n562 n578 n579_1 \
hetero_REGISTER_391_3915_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3915_out 0 1 2 3 4 5 

.clb n578  # Only LUT used.
pinlist: hetero_REGISTER_391_3912_out hetero_REGISTER_391_3913_out \
hetero_REGISTER_391_3914_out open n578 open 
subblock: n578 0 1 2 open 4 open 

.clb n579_1  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3918_out \
hetero_REGISTER_391_3916_out hetero_REGISTER_391_3917_out n579_1 open 
subblock: n579_1 0 1 2 3 4 open 

.clb hetero_REGISTER_391_3918_out  # Both LUT and LATCH used.
pinlist: n578 n581 open open hetero_REGISTER_391_3918_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3918_out 0 1 open open 4 5 

.clb n581  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3917_out n566 n581 open 
subblock: n581 0 1 2 3 4 open 

.clb hetero_REGISTER_391_3919_out  # Both LUT and LATCH used.
pinlist: n578 n583 open open hetero_REGISTER_391_3919_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3919_out 0 1 open open 4 5 

.clb n583  # Only LUT used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3917_out n566 n583 open 
subblock: n583 0 1 2 3 4 open 

.clb hetero_REGISTER_391_3922_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3920_out hetero_REGISTER_391_3921_out \
hetero_REGISTER_391_3922_out open hetero_REGISTER_391_3922_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3922_out 0 1 2 open 4 5 

.clb hetero_REGISTER_391_3923_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3920_out hetero_REGISTER_391_3921_out \
hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3923_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3923_out 0 1 2 3 4 5 

.clb hetero_REGISTER_391_3924_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out n481 hetero_REGISTER_391_3924_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3924_out 0 1 2 3 4 5 

.clb hetero_REGISTER_391_3925_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3925_out n481 n508 n588 \
hetero_REGISTER_391_3925_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3925_out 0 1 2 3 4 5 

.clb n588  # Only LUT used.
pinlist: hetero_REGISTER_391_3922_out hetero_REGISTER_391_3923_out \
hetero_REGISTER_391_3924_out n481 n588 open 
subblock: n588 0 1 2 3 4 open 

.clb hetero_REGISTER_391_3916_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3916_out n578 n590 open \
hetero_REGISTER_391_3916_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3916_out 0 1 2 open 4 5 

.clb n590  # Only LUT used.
pinlist: hetero_REGISTER_391_3915_out hetero_REGISTER_391_3918_out \
hetero_REGISTER_391_3919_out hetero_REGISTER_391_3917_out n590 open 
subblock: n590 0 1 2 3 4 open 

.clb hetero_REGISTER_391_3917_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3918_out hetero_REGISTER_391_3919_out \
hetero_REGISTER_391_3917_out n578 hetero_REGISTER_391_3917_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3917_out 0 1 2 3 4 5 

.clb sv_chip3_hierarchy_no_mem_tm3_vidin_scl_0  # Only LUT used.
pinlist: hetero_REGISTER_257_1555_out open open open \
sv_chip3_hierarchy_no_mem_tm3_vidin_scl_0 open 
subblock: sv_chip3_hierarchy_no_mem_tm3_vidin_scl_0 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_tm3_vidin_sda_0  # Only LUT used.
pinlist: hetero_REGISTER_257_1554_out open open open \
sv_chip3_hierarchy_no_mem_tm3_vidin_sda_0 open 
subblock: sv_chip3_hierarchy_no_mem_tm3_vidin_sda_0 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_0  # Only LUT used.
pinlist: hetero_REGISTER_124_655_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_0 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_0 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_1  # Only LUT used.
pinlist: hetero_REGISTER_124_656_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_1 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_1 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_2  # Only LUT used.
pinlist: hetero_REGISTER_124_657_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_2 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_2 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_3  # Only LUT used.
pinlist: hetero_REGISTER_124_658_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_3 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_3 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_4  # Only LUT used.
pinlist: hetero_REGISTER_124_659_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_4 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_4 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_5  # Only LUT used.
pinlist: hetero_REGISTER_124_660_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_5 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_5 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_6  # Only LUT used.
pinlist: hetero_REGISTER_124_661_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_6 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_6 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_7  # Only LUT used.
pinlist: hetero_REGISTER_124_662_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_7 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_7 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_8  # Only LUT used.
pinlist: hetero_REGISTER_124_663_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_8 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_8 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_9  # Only LUT used.
pinlist: hetero_REGISTER_124_664_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_9 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_9 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_10  # Only LUT used.
pinlist: hetero_REGISTER_124_665_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_10 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_10 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_11  # Only LUT used.
pinlist: hetero_REGISTER_124_666_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_11 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_11 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_12  # Only LUT used.
pinlist: hetero_REGISTER_124_667_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_12 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_12 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_13  # Only LUT used.
pinlist: hetero_REGISTER_124_668_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_13 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_13 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_14  # Only LUT used.
pinlist: hetero_REGISTER_124_669_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_14 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_14 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_15  # Only LUT used.
pinlist: hetero_REGISTER_124_670_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_15 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_15 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_16  # Only LUT used.
pinlist: hetero_REGISTER_124_671_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_16 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_16 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_17  # Only LUT used.
pinlist: hetero_REGISTER_124_672_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_17 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_17 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_addr_reg_18  # Only LUT used.
pinlist: hetero_REGISTER_124_673_out open open open \
sv_chip3_hierarchy_no_mem_vidin_addr_reg_18 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_addr_reg_18 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_new_data_0  # Only LUT used.
pinlist: hetero_REGISTER_124_646_out open open open \
sv_chip3_hierarchy_no_mem_vidin_new_data_0 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_new_data_0 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_0  # Only LUT used.
pinlist: hetero_REGISTER_124_647_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_0 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_0 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_1  # Only LUT used.
pinlist: hetero_REGISTER_124_648_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_1 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_1 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_2  # Only LUT used.
pinlist: hetero_REGISTER_124_649_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_2 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_2 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_3  # Only LUT used.
pinlist: hetero_REGISTER_124_650_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_3 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_3 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_4  # Only LUT used.
pinlist: hetero_REGISTER_124_651_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_4 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_4 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_5  # Only LUT used.
pinlist: hetero_REGISTER_124_652_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_5 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_5 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_6  # Only LUT used.
pinlist: hetero_REGISTER_124_653_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_6 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_6 0 open open open 4 open 

.clb sv_chip3_hierarchy_no_mem_vidin_rgb_reg_7  # Only LUT used.
pinlist: hetero_REGISTER_124_654_out open open open \
sv_chip3_hierarchy_no_mem_vidin_rgb_reg_7 open 
subblock: sv_chip3_hierarchy_no_mem_vidin_rgb_reg_7 0 open open open 4 open 

.clb hetero_REGISTER_86_1229_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1229_out hetero_REGISTER_86_1162_out open \
hetero_REGISTER_86_1229_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1229_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_671_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1229_out hetero_REGISTER_124_671_out n237 open \
hetero_REGISTER_124_671_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_671_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1222_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1155_out hetero_REGISTER_86_1222_out open \
hetero_REGISTER_86_1222_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1222_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_664_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1222_out hetero_REGISTER_124_664_out n237 open \
hetero_REGISTER_124_664_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_664_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1223_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1156_out hetero_REGISTER_86_1223_out open \
hetero_REGISTER_86_1223_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1223_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_665_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1223_out hetero_REGISTER_124_665_out n237 open \
hetero_REGISTER_124_665_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_665_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1224_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1157_out hetero_REGISTER_86_1224_out open \
hetero_REGISTER_86_1224_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1224_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_666_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1224_out hetero_REGISTER_124_666_out n237 open \
hetero_REGISTER_124_666_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_666_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1225_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1158_out hetero_REGISTER_86_1225_out open \
hetero_REGISTER_86_1225_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1225_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_667_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1225_out hetero_REGISTER_124_667_out n237 open \
hetero_REGISTER_124_667_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_667_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1226_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1159_out hetero_REGISTER_86_1226_out open \
hetero_REGISTER_86_1226_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1226_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_668_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1226_out hetero_REGISTER_124_668_out n237 open \
hetero_REGISTER_124_668_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_668_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1227_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1160_out hetero_REGISTER_86_1227_out open \
hetero_REGISTER_86_1227_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1227_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_669_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1227_out hetero_REGISTER_124_669_out n237 open \
hetero_REGISTER_124_669_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_669_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1228_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1161_out hetero_REGISTER_86_1228_out open \
hetero_REGISTER_86_1228_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1228_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_670_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_86_1228_out hetero_REGISTER_124_670_out n237 open \
hetero_REGISTER_124_670_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_670_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1211_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1145_out hetero_REGISTER_86_1211_out open \
hetero_REGISTER_86_1211_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1211_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_647_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_647_out hetero_REGISTER_86_1179_out n237 open \
hetero_REGISTER_124_647_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_647_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_648_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_648_out hetero_REGISTER_86_1180_out n237 open \
hetero_REGISTER_124_648_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_648_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_649_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_649_out hetero_REGISTER_86_1181_out n237 open \
hetero_REGISTER_124_649_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_649_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_650_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_650_out hetero_REGISTER_86_1182_out n237 open \
hetero_REGISTER_124_650_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_650_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_651_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_651_out hetero_REGISTER_86_1183_out n237 open \
hetero_REGISTER_124_651_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_651_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_652_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_652_out hetero_REGISTER_86_1184_out n237 open \
hetero_REGISTER_124_652_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_652_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_653_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_653_out hetero_REGISTER_86_1185_out n237 open \
hetero_REGISTER_124_653_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_653_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_654_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_654_out hetero_REGISTER_86_1186_out n237 open \
hetero_REGISTER_124_654_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_654_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_655_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_655_out hetero_REGISTER_86_1212_out n237 open \
hetero_REGISTER_124_655_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_655_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_656_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_656_out hetero_REGISTER_86_1213_out n237 open \
hetero_REGISTER_124_656_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_656_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_657_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_657_out hetero_REGISTER_86_1214_out n237 open \
hetero_REGISTER_124_657_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_657_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_658_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_658_out hetero_REGISTER_86_1215_out n237 open \
hetero_REGISTER_124_658_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_658_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_659_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_659_out hetero_REGISTER_86_1216_out n237 open \
hetero_REGISTER_124_659_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_659_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_660_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_660_out hetero_REGISTER_86_1217_out n237 open \
hetero_REGISTER_124_660_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_660_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_661_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_661_out hetero_REGISTER_86_1218_out n237 open \
hetero_REGISTER_124_661_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_661_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_662_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_662_out hetero_REGISTER_86_1219_out n237 open \
hetero_REGISTER_124_662_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_662_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_663_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_663_out hetero_REGISTER_86_1220_out n237 open \
hetero_REGISTER_124_663_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_663_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1212_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1146_out hetero_REGISTER_86_1212_out open \
hetero_REGISTER_86_1212_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1212_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1214_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1148_out hetero_REGISTER_86_1214_out open \
hetero_REGISTER_86_1214_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1214_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1215_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1149_out hetero_REGISTER_86_1215_out open \
hetero_REGISTER_86_1215_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1215_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1216_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1150_out hetero_REGISTER_86_1216_out open \
hetero_REGISTER_86_1216_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1216_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1217_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1151_out hetero_REGISTER_86_1217_out open \
hetero_REGISTER_86_1217_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1217_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1218_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1152_out hetero_REGISTER_86_1218_out open \
hetero_REGISTER_86_1218_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1218_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1219_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1153_out hetero_REGISTER_86_1219_out open \
hetero_REGISTER_86_1219_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1219_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1220_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1154_out hetero_REGISTER_86_1220_out open \
hetero_REGISTER_86_1220_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1220_out 0 1 2 open 4 5 

.clb hetero_REGISTER_124_643_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 open open open \
hetero_REGISTER_124_643_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_643_out 0 open open open 4 5 

.clb hetero_REGISTER_124_644_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_643_out open open open \
hetero_REGISTER_124_644_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_644_out 0 open open open 4 5 

.clb hetero_REGISTER_124_645_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_124_644_out open open open \
hetero_REGISTER_124_645_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_124_645_out 0 open open open 4 5 

.clb hetero_REGISTER_86_1221_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_rts0_0 hetero_REGISTER_86_1221_out open \
hetero_REGISTER_86_1221_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1221_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1176_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_0 hetero_REGISTER_86_1176_out open \
hetero_REGISTER_86_1176_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1176_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1179_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1176_out hetero_REGISTER_86_1179_out open \
hetero_REGISTER_86_1179_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1179_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1177_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_1 hetero_REGISTER_86_1177_out open \
hetero_REGISTER_86_1177_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1177_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1180_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1177_out hetero_REGISTER_86_1180_out open \
hetero_REGISTER_86_1180_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1180_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1178_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
sv_chip3_hierarchy_no_mem_tm3_vidin_vpo_2 hetero_REGISTER_86_1178_out open \
hetero_REGISTER_86_1178_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1178_out 0 1 2 open 4 5 

.clb hetero_REGISTER_86_1181_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_cref_0 \
hetero_REGISTER_86_1178_out hetero_REGISTER_86_1181_out open \
hetero_REGISTER_86_1181_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_86_1181_out 0 1 2 open 4 5 

.clb hetero_REGISTER_257_1555_out  # Both LUT and LATCH used.
pinlist: n456 n503 n514_1 n519_1 hetero_REGISTER_257_1555_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_257_1555_out 0 1 2 3 4 5 

.clb hetero_REGISTER_257_1554_out  # Both LUT and LATCH used.
pinlist: n456 n526 n543 n558 hetero_REGISTER_257_1554_out \
sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_257_1554_out 0 1 2 3 4 5 

.clb hetero_REGISTER_391_3926_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3926_out n481 n508 open \
hetero_REGISTER_391_3926_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3926_out 0 1 2 open 4 5 

.clb hetero_REGISTER_391_3912_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3912_out open open open \
hetero_REGISTER_391_3912_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3912_out 0 open open open 4 5 

.clb hetero_REGISTER_391_3920_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3920_out open open open \
hetero_REGISTER_391_3920_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3920_out 0 open open open 4 5 

.clb hetero_REGISTER_391_3921_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3920_out hetero_REGISTER_391_3921_out open open \
hetero_REGISTER_391_3921_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3921_out 0 1 open open 4 5 

.clb hetero_REGISTER_391_3913_out  # Both LUT and LATCH used.
pinlist: sv_chip3_hierarchy_no_mem_tm3_vidin_rts0_0 open open open \
hetero_REGISTER_391_3913_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3913_out 0 open open open 4 5 

.clb hetero_REGISTER_391_3914_out  # Both LUT and LATCH used.
pinlist: hetero_REGISTER_391_3913_out open open open \
hetero_REGISTER_391_3914_out sv_chip3_hierarchy_no_mem_tm3_clk_v0_0 
subblock: hetero_REGISTER_391_3914_out 0 open open open 4 5 

