INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parse
