Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 12:32:40 on Apr 30,2019
vlog "+define+RANDSEED=3" -work __work EXMEM_ff.v IDEX_ff.v IFID_ff.v MEMWB_ff.v alu.v alu_old.v barrelShifter.v branch_deci.v branch_forwarding.v cache.v cache_control.v clkrst.v control.v dff.v ff_16b.v final_memory.v forwarding_unit.v four_bank_mem.v fullAdder_1b.v hazard_detect.v mem_system.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v memc.v memory2c.v memory2c_align.v memv.v nand2.v nand3.v nor2.v nor3.v not1.v oneReg.v proc.v proc_hier.v proc_hier_bench.v proc_hier_pbench.v rca_16b.v rca_4b.v rf.v rf_bypass.v stallmem.v xor2.v xor3.v 
-- Compiling module EXMEM_ff
-- Compiling module IDEX_ff
-- Compiling module IFID_ff
-- Compiling module MEMWB_ff
-- Compiling module alu
-- Compiling module alu_old
-- Compiling module barrelShifter
-- Compiling module branch_deci
-- Compiling module branch_forwarding
-- Compiling module cache
-- Compiling module cache_control
-- Compiling module clkrst
-- Compiling module control
-- Compiling module dff
-- Compiling module ff_16b
-- Compiling module final_memory
-- Compiling module forwarding_unit
-- Compiling module four_bank_mem
-- Compiling module fullAdder_1b
-- Compiling module hazard_detect
-- Compiling module mem_system
-- Compiling module mem_system_hier
-- Compiling module mem_system_perfbench
-- Compiling module mem_system_randbench
-- Compiling module mem_system_ref
-- Compiling module memc
-- Compiling module memory2c
-- Compiling module memory2c_align
-- Compiling module memv
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module oneReg
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_bench
-- Compiling module proc_hier_pbench
-- Compiling module rca_16b
-- Compiling module rca_4b
-- Compiling module rf
-- Compiling module rf_bypass
-- Compiling module stallmem
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	mem_system_perfbench
	mem_system_randbench
	memory2c
	memory2c_align
	nand3
	nor2
	nor3
	not1
	proc_hier_bench
	proc_hier_pbench
	stallmem
	xor2
	xor3
End time: 12:32:40 on Apr 30,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:41 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:42 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:add_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:43 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:43 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:add_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:44 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:44 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:addi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:46 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:46 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:addi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:47 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:47 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:addi_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:48 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:49 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:addi_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:50 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:50 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andn_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:51 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:52 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andn_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:53 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:53 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andn_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:54 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:55 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andni_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:56 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:56 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andni_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:57 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:58 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andni_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:32:59 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:32:59 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andni_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:00 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:00 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andni_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:02 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:02 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:beqz_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:03 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:03 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bltz_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:04 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:05 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bltz_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:06 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:06 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bltz_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:07 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:08 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bltz_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:09 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:09 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bnez_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:10 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:11 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bnez_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:12 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:12 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bnez_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:13 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:14 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bnez_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:15 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:15 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bnez_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:16 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:17 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bnez_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:18 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:18 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:19 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:19 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:20 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:21 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:22 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:22 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:23 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:24 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:25 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:25 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:26 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:27 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:28 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:28 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:29 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:30 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:31 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:31 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:j_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:32 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:32 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:j_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:34 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:34 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:j_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:35 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:35 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:j_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:36 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:37 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:j_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:38 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:38 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:39 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:40 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_10.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:41 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:41 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_11.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:42 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:43 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_12.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:44 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:44 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_15.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:45 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:46 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_16.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:47 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:47 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_17.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:48 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:48 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_19.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:50 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:50 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:51 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:51 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_22.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:53 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:53 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_24.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:54 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:55 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_25.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:56 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:56 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_26.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:57 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:58 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_27.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:33:59 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:33:59 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_28.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:00 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:00 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_29.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:02 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:02 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:03 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:03 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_30.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:04 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:05 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_31.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:06 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:06 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_32.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:07 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:08 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_33.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:09 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:09 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_35.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:10 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:11 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_36.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:12 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:12 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:13 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:14 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:15 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:15 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:16 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:16 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:18 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:18 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:19 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:19 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:20 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:21 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_11.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:22 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:22 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_12.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:23 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:24 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_13.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:25 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:25 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_14.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:26 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:27 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_15.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:28 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:28 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_16.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:29 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:30 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_17.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:31 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:31 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_18.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:32 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:33 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_19.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:35 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:35 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:36 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:37 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_27.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:38 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:38 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_28.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:39 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:40 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_29.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:41 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:41 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:42 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:43 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_30.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:44 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:44 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_31.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:45 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:46 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_32.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:47 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:47 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_33.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:48 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:49 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_34.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_34.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:50 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:50 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_36.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:51 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:51 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:53 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:53 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:54 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:55 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:56 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:56 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:57 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:57 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:34:59 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:34:59 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jr_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:00 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:00 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:lbi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:02 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:02 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:lbi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/lbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:03 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:03 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ld_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:04 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:05 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ld_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:06 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:06 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ld_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:07 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:08 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ld_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:09 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:09 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:rol_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/rol_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:10 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:11 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:rol_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/rol_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:12 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 8605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:12 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:roli_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:13 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:14 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:roli_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:15 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:15 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:roli_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:16 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:17 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:roli_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:18 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:18 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:roli_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:19 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:20 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ror_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:21 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:21 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ror_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:22 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:22 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ror_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:24 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:24 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ror_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:25 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:26 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ror_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:27 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:27 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ror_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:28 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:28 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:rori_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/rori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:30 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 8605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:30 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sco_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sco_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:31 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:32 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sco_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sco_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:33 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:33 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sco_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sco_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:34 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:35 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:37 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 17505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:37 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:38 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:39 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:40 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:40 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:41 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:42 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:43 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:43 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:44 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:45 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:46 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:46 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:47 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:48 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:49 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:49 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_9.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:51 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:52 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:siic_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/siic_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:53 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error signal asserted
# ** Note: $stop    : clkrst.v(34)
#    Time: 1800 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/c0
# Break in Module clkrst at clkrst.v line 34
# Stopped at clkrst.v line 34
VSIM 2> # 
# <EOF>
# End time: 12:35:53 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slbi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:54 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:55 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:slbi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:56 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:56 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slbi_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slbi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:57 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:58 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sle_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:35:59 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 9305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:35:59 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sle_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:00 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:01 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sle_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:02 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:02 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sle_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:03 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:04 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sle_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:05 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:05 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sle_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:06 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:07 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sle_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:08 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:08 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sll_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:09 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:10 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sll_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:11 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:11 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sll_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:12 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:13 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sll_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:14 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:14 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sll_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:16 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:16 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slli_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:17 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:17 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slli_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:19 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:19 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slli_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:20 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:20 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slt_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:22 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:22 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slt_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:23 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:23 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slt_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:25 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:25 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slt_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:26 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:27 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:srli_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/srli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:28 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:28 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:srli_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/srli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:29 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:30 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:srli_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/srli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:31 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:31 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:32 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:33 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_10.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:34 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:34 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:35 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:36 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:37 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:37 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:38 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:39 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:40 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:40 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:41 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:42 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:43 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:43 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:44 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:45 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:46 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:46 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_9.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:47 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:48 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:stu_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/stu_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:49 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:49 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:stu_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/stu_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:50 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:51 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:stu_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/stu_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:52 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:52 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:53 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:54 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sub_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:55 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:55 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:56 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:57 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sub_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:58 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:36:58 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:36:59 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:00 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sub_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:01 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:01 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:02 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:03 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sub_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:04 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:04 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:subi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/subi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:05 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:06 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:subi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/subi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:07 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:07 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:subi_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/subi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:08 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:09 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xor_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:10 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:10 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xor_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:11 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:12 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xor_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:13 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:13 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xor_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:14 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:15 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xor_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:16 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:16 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xor_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:17 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:18 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xor_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:19 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:20 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:21 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:22 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_10.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:23 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:23 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_11.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:24 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:25 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_12.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:26 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:26 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_13.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:27 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:28 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:29 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:29 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:30 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:31 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:32 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:32 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:33 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:34 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:35 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:35 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:36 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:37 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:38 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:38 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:39 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:40 on Apr 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_9.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 12:37:41 on Apr 30,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.ff_16b
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.nand2
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_control
# Loading __work.IFID_ff
# Loading __work.branch_deci
# Loading __work.branch_forwarding
# Loading __work.control
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.oneReg
# Loading __work.hazard_detect
# Loading __work.IDEX_ff
# Loading __work.alu
# Loading __work.alu_old
# Loading __work.barrelShifter
# Loading __work.forwarding_unit
# Loading __work.EXMEM_ff
# Loading __work.MEMWB_ff
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 12:37:41 on Apr 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
