[verilog]
include_paths = ["sva"]
defines = []

[option]
linter = true
