{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 14:53:47 2023 " "Info: Processing started: Fri Jun 02 14:53:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_min.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_min-func " "Info: Found design unit 1: set_min-func" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_min " "Info: Found entity 1: set_min" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hour-func " "Info: Found design unit 1: set_hour-func" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_hour " "Info: Found entity 1: set_hour" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-func " "Info: Found design unit 1: hour-func" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-func " "Info: Found design unit 1: minute-func" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-func " "Info: Found design unit 1: second-func" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring-func " "Info: Found design unit 1: ring-func" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring " "Info: Found entity 1: ring" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-func " "Info: Found design unit 1: light-func" {  } { { "light.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/light.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/light.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file test.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Info: Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring ring:inst7 " "Info: Elaborating entity \"ring\" for hierarchy \"ring:inst7\"" {  } { { "clock.bdf" "inst7" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 320 1080 1232 512 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_min ring.vhd(26) " "Warning (10492): VHDL Process Statement warning at ring.vhd(26): signal \"alarm_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_hour ring.vhd(26) " "Warning (10492): VHDL Process Statement warning at ring.vhd(26): signal \"alarm_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag ring.vhd(44) " "Warning (10492): VHDL Process Statement warning at ring.vhd(44): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_low ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out1_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_high ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out1_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_low ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_high ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag1 ring.vhd(52) " "Warning (10492): VHDL Process Statement warning at ring.vhd(52): signal \"flag1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_low ring.vhd(53) " "Warning (10492): VHDL Process Statement warning at ring.vhd(53): signal \"out1_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_high ring.vhd(53) " "Warning (10492): VHDL Process Statement warning at ring.vhd(53): signal \"out1_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "qout ring.vhd(42) " "Warning (10631): VHDL Process Statement warning at ring.vhd(42): inferring latch(es) for signal or variable \"qout\", which holds its previous value in one or more paths through the process" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout ring.vhd(42) " "Info (10041): Inferred latch for \"qout\" at ring.vhd(42)" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst\"" {  } { { "clock.bdf" "inst" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 304 744 944 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(38) " "Warning (10492): VHDL Process Statement warning at minute.vhd(38): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(39) " "Warning (10492): VHDL Process Statement warning at minute.vhd(39): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_low minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"alarm_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_high minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"alarm_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(68) " "Warning (10492): VHDL Process Statement warning at minute.vhd(68): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(69) " "Warning (10492): VHDL Process Statement warning at minute.vhd(69): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(75) " "Warning (10492): VHDL Process Statement warning at minute.vhd(75): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(76) " "Warning (10492): VHDL Process Statement warning at minute.vhd(76): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(80) " "Warning (10492): VHDL Process Statement warning at minute.vhd(80): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(81) " "Warning (10492): VHDL Process Statement warning at minute.vhd(81): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count minute.vhd(84) " "Warning (10492): VHDL Process Statement warning at minute.vhd(84): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_low minute.vhd(32) " "Warning (10631): VHDL Process Statement warning at minute.vhd(32): inferring latch(es) for signal or variable \"out_low\", which holds its previous value in one or more paths through the process" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_high minute.vhd(32) " "Warning (10631): VHDL Process Statement warning at minute.vhd(32): inferring latch(es) for signal or variable \"out_high\", which holds its previous value in one or more paths through the process" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst5 " "Info: Elaborating entity \"second\" for hierarchy \"second:inst5\"" {  } { { "clock.bdf" "inst5" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 504 736 872 632 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause second.vhd(24) " "Warning (10492): VHDL Process Statement warning at second.vhd(24): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_digit0 second.vhd(40) " "Warning (10492): VHDL Process Statement warning at second.vhd(40): signal \"tmp_digit0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_digit1 second.vhd(41) " "Warning (10492): VHDL Process Statement warning at second.vhd(41): signal \"tmp_digit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_cout second.vhd(42) " "Warning (10492): VHDL Process Statement warning at second.vhd(42): signal \"temp_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_min set_min:inst2 " "Info: Elaborating entity \"set_min\" for hierarchy \"set_min:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 304 352 600 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_min.vhd(36) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(36): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_min.vhd(37) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(37): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_min.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(38): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_min.vhd(41) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(41): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_min.vhd(45) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(45): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_min.vhd(46) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(46): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_low set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp_low\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_high set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp_high\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_low set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp1_low\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_high set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp1_high\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst1 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 104 736 936 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(36) " "Warning (10492): VHDL Process Statement warning at hour.vhd(36): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(37) " "Warning (10492): VHDL Process Statement warning at hour.vhd(37): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_low hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"alarm_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_high hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"alarm_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(62) " "Warning (10492): VHDL Process Statement warning at hour.vhd(62): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(63) " "Warning (10492): VHDL Process Statement warning at hour.vhd(63): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(69) " "Warning (10492): VHDL Process Statement warning at hour.vhd(69): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(70) " "Warning (10492): VHDL Process Statement warning at hour.vhd(70): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(74) " "Warning (10492): VHDL Process Statement warning at hour.vhd(74): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(75) " "Warning (10492): VHDL Process Statement warning at hour.vhd(75): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_low hour.vhd(30) " "Warning (10631): VHDL Process Statement warning at hour.vhd(30): inferring latch(es) for signal or variable \"out_low\", which holds its previous value in one or more paths through the process" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_high hour.vhd(30) " "Warning (10631): VHDL Process Statement warning at hour.vhd(30): inferring latch(es) for signal or variable \"out_high\", which holds its previous value in one or more paths through the process" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hour set_hour:inst3 " "Info: Elaborating entity \"set_hour\" for hierarchy \"set_hour:inst3\"" {  } { { "clock.bdf" "inst3" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 104 360 608 264 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(35) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(35): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(36) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(36): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(37) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(37): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(40) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(40): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(40) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(40): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(43) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(43): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(47) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(47): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(48) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(48): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_low set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp_low\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_high set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp_high\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_low set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp1_low\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_high set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp1_high\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:inst4 " "Info: Elaborating entity \"light\" for hierarchy \"light:inst4\"" {  } { { "clock.bdf" "inst4" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 536 1080 1224 632 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "hour:inst1\|tmp_low\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"hour:inst1\|tmp_low\[0\]~0\"" {  } { { "hour.vhd" "tmp_low\[0\]~0" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 32 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "second:inst5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"second:inst5\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "hour:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"hour:inst1\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Instantiated megafunction \"hour:inst1\|lpm_counter:tmp_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 367 8 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\] hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_constant:scdw hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_constant:scdw\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 387 7 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "second:inst5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"second:inst5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "second:inst5\|lpm_add_sub:Add0\|addcore:adder second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "second:inst5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "11 " "Info: Ignored 11 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "11 " "Info: Ignored 11 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Info: Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "106 " "Info: Implemented 106 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "39 " "Info: Implemented 39 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 14:53:49 2023 " "Info: Processing ended: Fri Jun 02 14:53:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 14:53:49 2023 " "Info: Processing started: Fri Jun 02 14:53:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c Clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Clock EPM7128SLC84-15 " "Info: Selected device EPM7128SLC84-15 for design \"Clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 14:53:49 2023 " "Info: Processing ended: Fri Jun 02 14:53:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 14:53:50 2023 " "Info: Processing started: Fri Jun 02 14:53:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c Clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 14:53:50 2023 " "Info: Processing ended: Fri Jun 02 14:53:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 14:53:51 2023 " "Info: Processing started: Fri Jun 02 14:53:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c Clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "ring:inst7\|qout~26 " "Warning: Node \"ring:inst7\|qout~26\"" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[0\]~74 " "Warning: Node \"set_hour:inst3\|tmp_low\[0\]~74\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[1\]~70 " "Warning: Node \"set_hour:inst3\|tmp_low\[1\]~70\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[2\]~66 " "Warning: Node \"set_hour:inst3\|tmp_low\[2\]~66\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[3\]~62 " "Warning: Node \"set_hour:inst3\|tmp_low\[3\]~62\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[0\]~59 " "Warning: Node \"set_min:inst2\|tmp_low\[0\]~59\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[3\]~55 " "Warning: Node \"set_min:inst2\|tmp_low\[3\]~55\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_high\[0\]~44 " "Warning: Node \"set_min:inst2\|tmp_high\[0\]~44\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_high\[1\]~40 " "Warning: Node \"set_min:inst2\|tmp_high\[1\]~40\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_high\[2\]~36 " "Warning: Node \"set_min:inst2\|tmp_high\[2\]~36\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_high\[0\]~28 " "Warning: Node \"set_hour:inst3\|tmp_high\[0\]~28\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_high\[1\]~24 " "Warning: Node \"set_hour:inst3\|tmp_high\[1\]~24\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[1\]~51 " "Warning: Node \"set_min:inst2\|tmp_low\[1\]~51\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[2\]~47 " "Warning: Node \"set_min:inst2\|tmp_low\[2\]~47\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[3\]~51 " "Warning: Node \"set_min:inst2\|tmp1_high\[3\]~51\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[3\]~34 " "Warning: Node \"set_min:inst2\|tmp1_high\[3\]~34\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[2\]~47 " "Warning: Node \"set_min:inst2\|tmp1_high\[2\]~47\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[2\]~30 " "Warning: Node \"set_min:inst2\|tmp1_high\[2\]~30\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[1\]~43 " "Warning: Node \"set_min:inst2\|tmp1_high\[1\]~43\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[1\]~26 " "Warning: Node \"set_min:inst2\|tmp1_high\[1\]~26\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[0\]~39 " "Warning: Node \"set_min:inst2\|tmp1_high\[0\]~39\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[0\]~22 " "Warning: Node \"set_min:inst2\|tmp1_high\[0\]~22\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[3\]~47 " "Warning: Node \"set_min:inst2\|tmp1_low\[3\]~47\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[3\]~30 " "Warning: Node \"set_min:inst2\|tmp1_low\[3\]~30\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[2\]~43 " "Warning: Node \"set_min:inst2\|tmp1_low\[2\]~43\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[2\]~26 " "Warning: Node \"set_min:inst2\|tmp1_low\[2\]~26\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[1\]~39 " "Warning: Node \"set_min:inst2\|tmp1_low\[1\]~39\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[1\]~22 " "Warning: Node \"set_min:inst2\|tmp1_low\[1\]~22\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[0\]~35 " "Warning: Node \"set_min:inst2\|tmp1_low\[0\]~35\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[0\]~18 " "Warning: Node \"set_min:inst2\|tmp1_low\[0\]~18\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[3\]~34 " "Warning: Node \"set_hour:inst3\|tmp1_high\[3\]~34\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[2\]~30 " "Warning: Node \"set_hour:inst3\|tmp1_high\[2\]~30\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[1\]~26 " "Warning: Node \"set_hour:inst3\|tmp1_high\[1\]~26\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[0\]~22 " "Warning: Node \"set_hour:inst3\|tmp1_high\[0\]~22\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[3\]~30 " "Warning: Node \"set_hour:inst3\|tmp1_low\[3\]~30\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[2\]~26 " "Warning: Node \"set_hour:inst3\|tmp1_low\[2\]~26\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[1\]~22 " "Warning: Node \"set_hour:inst3\|tmp1_low\[1\]~22\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[0\]~18 " "Warning: Node \"set_hour:inst3\|tmp1_low\[0\]~18\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "minute:inst\|count " "Info: Detected ripple clock \"minute:inst\|count\" as buffer" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst\|count" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "second:inst5\|temp_cout " "Info: Detected ripple clock \"second:inst5\|temp_cout\" as buffer" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst5\|temp_cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register minute:inst\|tmp_low\[0\] register minute:inst\|tmp_high\[1\] 71.43 MHz 14.0 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 71.43 MHz between source register \"minute:inst\|tmp_low\[0\]\" and destination register \"minute:inst\|tmp_high\[1\]\" (period= 14.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns minute:inst\|tmp_low\[0\] 1 REG LC99 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC99; Fanout = 18; REG Node = 'minute:inst\|tmp_low\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { minute:inst|tmp_low[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns minute:inst\|tmp_high\[1\]~53 2 COMB LC22 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC22; Fanout = 1; COMB Node = 'minute:inst\|tmp_high\[1\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { minute:inst|tmp_low[0] minute:inst|tmp_high[1]~53 } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns minute:inst\|tmp_high\[1\] 3 REG LC23 10 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC23; Fanout = 10; REG Node = 'minute:inst\|tmp_high\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { minute:inst|tmp_high[1]~53 minute:inst|tmp_high[1] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 77.78 % ) " "Info: Total cell delay = 7.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 2.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute:inst|tmp_low[0] minute:inst|tmp_high[1]~53 minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { minute:inst|tmp_low[0] {} minute:inst|tmp_high[1]~53 {} minute:inst|tmp_high[1] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 19.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns minute:inst\|tmp_high\[1\] 3 REG LC23 10 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC23; Fanout = 10; REG Node = 'minute:inst\|tmp_high\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 19.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns minute:inst\|tmp_low\[0\] 3 REG LC99 18 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC99; Fanout = 18; REG Node = 'minute:inst\|tmp_low\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_low[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_low[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute:inst|tmp_low[0] minute:inst|tmp_high[1]~53 minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { minute:inst|tmp_low[0] {} minute:inst|tmp_high[1]~53 {} minute:inst|tmp_high[1] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_low[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "second:inst5\|tmp_digit0\[0\] set clk_1 4.000 ns register " "Info: tsu for register \"second:inst5\|tmp_digit0\[0\]\" (data pin = \"set\", clock pin = \"clk_1\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns set 1 PIN PIN_79 136 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 136; PIN Node = 'set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 312 16 184 328 "set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns second:inst5\|tmp_digit0\[0\] 2 REG LC54 28 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC54; Fanout = 28; REG Node = 'second:inst5\|tmp_digit0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { set second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns second:inst5\|tmp_digit0\[0\] 2 REG LC54 28 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC54; Fanout = 28; REG Node = 'second:inst5\|tmp_digit0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk_1 second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_1 second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_1 {} clk_1~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_1 second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_1 {} clk_1~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 qout hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\] 59.000 ns register " "Info: tco from clock \"clk_1\" to destination pin \"qout\" through register \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\]\" is 59.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 28.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns minute:inst\|count 3 REG LC30 11 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC30; Fanout = 11; REG Node = 'minute:inst\|count'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { second:inst5|temp_cout minute:inst|count } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\] 4 REG LC83 16 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC83; Fanout = 16; REG Node = 'hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { minute:inst|count hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 78.57 % ) " "Info: Total cell delay = 22.000 ns ( 78.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 21.43 % ) " "Info: Total interconnect delay = 6.000 ns ( 21.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk_1 second:inst5|temp_cout minute:inst|count hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|count {} hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.000 ns + Longest register pin " "Info: + Longest register to pin delay is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\] 1 REG LC83 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC83; Fanout = 16; REG Node = 'hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns hour:inst1\|Equal3~4sexp2 2 COMB SEXP8 2 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP8; Fanout = 2; COMB Node = 'hour:inst1\|Equal3~4sexp2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] hour:inst1|Equal3~4sexp2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 17.000 ns ring:inst7\|qout~7 3 COMB LC5 3 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC5; Fanout = 3; COMB Node = 'ring:inst7\|qout~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { hour:inst1|Equal3~4sexp2 ring:inst7|qout~7 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 26.000 ns ring:inst7\|qout~26 4 COMB LOOP LC80 3 " "Info: 4: + IC(0.000 ns) + CELL(9.000 ns) = 26.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'ring:inst7\|qout~26'" { { "Info" "ITDB_PART_OF_SCC" "ring:inst7\|qout~26 LC80 " "Info: Loc. = LC80; Node \"ring:inst7\|qout~26\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ring:inst7|qout~7 ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 30.000 ns qout 5 PIN PIN_52 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 30.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'qout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ring:inst7|qout~26 qout } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 344 1248 1424 360 "qout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.000 ns ( 93.33 % ) " "Info: Total cell delay = 28.000 ns ( 93.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 6.67 % ) " "Info: Total interconnect delay = 2.000 ns ( 6.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] hour:inst1|Equal3~4sexp2 ring:inst7|qout~7 ring:inst7|qout~26 qout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} hour:inst1|Equal3~4sexp2 {} ring:inst7|qout~7 {} ring:inst7|qout~26 {} qout {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk_1 second:inst5|temp_cout minute:inst|count hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|count {} hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] hour:inst1|Equal3~4sexp2 ring:inst7|qout~7 ring:inst7|qout~26 qout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} hour:inst1|Equal3~4sexp2 {} ring:inst7|qout~7 {} ring:inst7|qout~26 {} qout {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clr qout 49.000 ns Longest " "Info: Longest tpd from source pin \"clr\" to destination pin \"qout\" is 49.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clr 1 PIN PIN_54 173 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 173; PIN Node = 'clr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 344 0 168 360 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns set_hour:inst3\|tmp1_high\[3\]~5sexpand1 2 COMB SEXP113 10 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP113; Fanout = 10; COMB Node = 'set_hour:inst3\|tmp1_high\[3\]~5sexpand1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clr set_hour:inst3|tmp1_high[3]~5sexpand1 } "NODE_NAME" } } { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns set_hour:inst3\|tmp1_high\[3\]~34 3 COMB LOOP LC128 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC128; Fanout = 4; COMB LOOP Node = 'set_hour:inst3\|tmp1_high\[3\]~34'" { { "Info" "ITDB_PART_OF_SCC" "set_hour:inst3\|tmp1_high\[3\]~34 LC128 " "Info: Loc. = LC128; Node \"set_hour:inst3\|tmp1_high\[3\]~34\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour:inst3|tmp1_high[3]~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour:inst3|tmp1_high[3]~34 } "NODE_NAME" } } { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { set_hour:inst3|tmp1_high[3]~5sexpand1 set_hour:inst3|tmp1_high[3]~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns hour:inst1\|Equal4~16sexp2 4 COMB SEXP16 2 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP16; Fanout = 2; COMB Node = 'hour:inst1\|Equal4~16sexp2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set_hour:inst3|tmp1_high[3]~34 hour:inst1|Equal4~16sexp2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 36.000 ns ring:inst7\|qout~7 5 COMB LC5 3 " "Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC5; Fanout = 3; COMB Node = 'ring:inst7\|qout~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { hour:inst1|Equal4~16sexp2 ring:inst7|qout~7 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 45.000 ns ring:inst7\|qout~26 6 COMB LOOP LC80 3 " "Info: 6: + IC(0.000 ns) + CELL(9.000 ns) = 45.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'ring:inst7\|qout~26'" { { "Info" "ITDB_PART_OF_SCC" "ring:inst7\|qout~26 LC80 " "Info: Loc. = LC80; Node \"ring:inst7\|qout~26\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ring:inst7|qout~7 ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 49.000 ns qout 7 PIN PIN_52 0 " "Info: 7: + IC(0.000 ns) + CELL(4.000 ns) = 49.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'qout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ring:inst7|qout~26 qout } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 344 1248 1424 360 "qout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "45.000 ns ( 91.84 % ) " "Info: Total cell delay = 45.000 ns ( 91.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 8.16 % ) " "Info: Total interconnect delay = 4.000 ns ( 8.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "49.000 ns" { clr set_hour:inst3|tmp1_high[3]~5sexpand1 set_hour:inst3|tmp1_high[3]~34 hour:inst1|Equal4~16sexp2 ring:inst7|qout~7 ring:inst7|qout~26 qout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "49.000 ns" { clr {} clr~out {} set_hour:inst3|tmp1_high[3]~5sexpand1 {} set_hour:inst3|tmp1_high[3]~34 {} hour:inst1|Equal4~16sexp2 {} ring:inst7|qout~7 {} ring:inst7|qout~26 {} qout {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "minute:inst\|tmp_high\[0\] set clk_1 13.000 ns register " "Info: th for register \"minute:inst\|tmp_high\[0\]\" (data pin = \"set\", clock pin = \"clk_1\") is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 19.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns minute:inst\|tmp_high\[0\] 3 REG LC106 13 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC106; Fanout = 13; REG Node = 'minute:inst\|tmp_high\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { second:inst5|temp_cout minute:inst|tmp_high[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns set 1 PIN PIN_79 136 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 136; PIN Node = 'set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 312 16 184 328 "set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns minute:inst\|tmp_high\[0\] 2 REG LC106 13 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC106; Fanout = 13; REG Node = 'minute:inst\|tmp_high\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { set minute:inst|tmp_high[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 71 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 14:53:51 2023 " "Info: Processing ended: Fri Jun 02 14:53:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 137 s " "Info: Quartus II Full Compilation was successful. 0 errors, 137 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
