Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 16:44:04 2024
| Host         : Teletran1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DFT_top_control_sets_placed.rpt
| Design       : DFT_top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             117 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             303 |          148 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------+----------------------------+------------------+----------------+--------------+
| ~i_sys_clk_IBUF_BUFG | DFT/n[4]_i_2_n_0           | DFT/n[4]_i_1_n_0           |                1 |              5 |         5.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/bin_counter[5]_i_2_n_0 | DFT/bin_counter[5]_i_1_n_0 |                3 |              7 |         2.33 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[11][0][11]_i_1_n_0   |                            |                6 |             12 |         2.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[10][0][11]_i_1_n_0   |                            |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[12][0][11]_i_1_n_0   |                            |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[17][0][11]_i_1_n_0   |                            |                4 |             12 |         3.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[14][0][11]_i_1_n_0   |                            |                7 |             12 |         1.71 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[15][0][11]_i_2_n_0   | DFT/X[15][0][11]_i_1_n_0   |                3 |             12 |         4.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[13][0][11]_i_2_n_0   | DFT/X[13][0][11]_i_1_n_0   |                2 |             12 |         6.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[16][0][11]_i_1_n_0   |                            |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[19][0][11]_i_1_n_0   |                            |                7 |             12 |         1.71 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[1][0][11]_i_1_n_0    |                            |                4 |             12 |         3.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[18][0][11]_i_1_n_0   |                            |                6 |             12 |         2.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[21][0][11]_i_2_n_0   | DFT/X[21][0][11]_i_1_n_0   |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[20][0][11]_i_1_n_0   |                            |                9 |             12 |         1.33 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[22][0][11]_i_1_n_0   |                            |                8 |             12 |         1.50 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[23][0][11]_i_2_n_0   | DFT/X[23][0][11]_i_1_n_0   |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[25][0][11]_i_1_n_0   |                            |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[24][0][11]_i_1_n_0   |                            |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[29][0][11]_i_2_n_0   | DFT/X[29][0][11]_i_1_n_0   |                3 |             12 |         4.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[27][0][11]_i_1_n_0   |                            |                7 |             12 |         1.71 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[26][0][11]_i_1_n_0   |                            |                4 |             12 |         3.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[28][0][11]_i_1_n_0   |                            |                6 |             12 |         2.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[31][0][11]_i_2_n_0   | DFT/X[31][0][11]_i_1_n_0   |                3 |             12 |         4.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[3][0][11]_i_1_n_0    |                            |                8 |             12 |         1.50 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[30][0][11]_i_1_n_0   |                            |                8 |             12 |         1.50 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[2][0][11]_i_1_n_0    |                            |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[4][0][11]_i_1_n_0    |                            |                6 |             12 |         2.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[5][0][11]_i_2_n_0    | DFT/X[5][0][11]_i_1_n_0    |                3 |             12 |         4.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[7][0][11]_i_2_n_0    | DFT/X[7][0][11]_i_1_n_0    |                2 |             12 |         6.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[8][0][11]_i_1_n_0    |                            |                6 |             12 |         2.00 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[6][0][11]_i_1_n_0    |                            |                7 |             12 |         1.71 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[9][0][11]_i_1_n_0    |                            |                7 |             12 |         1.71 |
| ~i_sys_clk_IBUF_BUFG | DFT/X[0][0][11]_i_1_n_0    |                            |                5 |             12 |         2.40 |
| ~i_sys_clk_IBUF_BUFG | DFT/bin_counter1           |                            |                3 |             15 |         5.00 |
| ~i_sys_clk_IBUF_BUFG |                            |                            |               42 |            117 |         2.79 |
+----------------------+----------------------------+----------------------------+------------------+----------------+--------------+


