

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'
================================================================
* Date:           Wed Dec 27 21:19:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 3.256 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 2 'read' 'kernel_window_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 3 'read' 'kernel_window_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 4 'read' 'kernel_window_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 5 'read' 'kernel_window_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 6 'read' 'in_elem_data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:226]   --->   Operation 7 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str42) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 8 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.62ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[28 x i16]P"(i16* getelementptr inbounds ([28 x i16]* @line_buffer_Array_V_0_0, i64 0, i64 27), i16 %in_elem_data_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 9 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 28> <ShiftMem>
ST_1 : Operation 10 [1/1] (1.62ns)   --->   "%DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[28 x i16]P"(i16* getelementptr inbounds ([28 x i16]* @line_buffer_Array_V_1282_0, i64 0, i64 27), i16 %DataOut_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 10 'memshiftread' 'DataOut_V_8' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 28> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_4_V_read_2, 0" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 11 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret1, i16 %kernel_window_7_V_read_2, 1" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 12 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret3, i16 %DataOut_V_8, 2" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 13 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret5, i16 %kernel_window_5_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 14 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret7, i16 %DataOut_V, 4" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 15 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret9, i16 %kernel_window_8_V_read_2, 5" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 16 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret11, i16 %in_elem_data_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 17 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16 } %newret13" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.12ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	wire read on port 'in_elem_data_V_read' (firmware/nnet_utils/nnet_conv_stream.h:221) [10]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246) [13]  (1.63 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246) [14]  (1.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
