// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Ming-Fan Chen <ming-fan.chen@mediatek.com>
 */
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6897-larb-port.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include "mmqos-mtk.h"
static const struct mtk_node_desc node_descs_mt6897[] = {
	DEFINE_MNODE(common0,
		SLAVE_COMMON(0), 0, false, 0x0, MMQOS_NO_LINK), //DISP
	DEFINE_MNODE(mdp_common0,
		SLAVE_COMMON(1), 0, false, 0x0, MMQOS_NO_LINK), //MDP
	DEFINE_MNODE(common0_port0,
		MASTER_COMMON_PORT(0, 0), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port1,
		MASTER_COMMON_PORT(0, 1), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port2,
		MASTER_COMMON_PORT(0, 2), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port3,
		MASTER_COMMON_PORT(0, 3), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port4,
		MASTER_COMMON_PORT(0, 4), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port5,
		MASTER_COMMON_PORT(0, 5), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port6,
		MASTER_COMMON_PORT(0, 6), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port7,
		MASTER_COMMON_PORT(0, 7), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port8,
		MASTER_COMMON_PORT(0, 8), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(mdp_common0_port0,
		MASTER_COMMON_PORT(1, 0), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port1,
		MASTER_COMMON_PORT(1, 1), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port2,
		MASTER_COMMON_PORT(1, 2), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port3,
		MASTER_COMMON_PORT(1, 3), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port4,
		MASTER_COMMON_PORT(1, 4), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port5,
		MASTER_COMMON_PORT(1, 5), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port6,
		MASTER_COMMON_PORT(1, 6), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port7,
		MASTER_COMMON_PORT(1, 7), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port8,
		MASTER_COMMON_PORT(1, 8), 0, false, 0x11, SLAVE_COMMON(1)),
	/* SMI DISP COMMON */
	DEFINE_MNODE(DISP_larb0, SLAVE_LARB(0), 0, false, 0x0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(DISP_larb33, SLAVE_LARB(33), 0, false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(DISP_larb21, SLAVE_LARB(21), 0, false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(MDP_larb2, SLAVE_LARB(2), 0, false, 0x0, MASTER_COMMON_PORT(0, 2)),
	DEFINE_MNODE(VDEC_larb5, SLAVE_LARB(5), 0, false, 0x2, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(VDEC_larb46,
		SLAVE_LARB(46), 0, true, 0x2, MASTER_COMMON_PORT(0, 3)), //vir_vdec
	DEFINE_MNODE(VENC_larb7, SLAVE_LARB(7), 0, false, 0x1, MASTER_COMMON_PORT(0, 4)),
	DEFINE_MNODE(VENC_larb44,
		SLAVE_LARB(44), 0, true, 0x1, MASTER_COMMON_PORT(0, 4)), //vir_venc
	DEFINE_MNODE(IMG_larb28, SLAVE_LARB(28), 0, false, 0x2, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(IMG_larb22, SLAVE_LARB(22), 0, true, 0x2, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb16, SLAVE_LARB(16), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(CAM_larb37, SLAVE_LARB(37), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(CAM_larb34, SLAVE_LARB(34), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(CAM_larb25, SLAVE_LARB(25), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(CAM_larb19, SLAVE_LARB(19), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(CAM_larb13, SLAVE_LARB(13), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(CAM_larb14, SLAVE_LARB(14), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(CAM_larb29, SLAVE_LARB(29), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	/* SMI MDP COMMON */
	DEFINE_MNODE(DISP_larb1, SLAVE_LARB(1), 0, false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(DISP_larb32, SLAVE_LARB(32), 0, false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(DISP_larb20, SLAVE_LARB(20), 0, false, 0x0, MASTER_COMMON_PORT(1, 1)),
	DEFINE_MNODE(MML_larb3, SLAVE_LARB(3), 0, false, 0x0, MASTER_COMMON_PORT(1, 2)),
	DEFINE_MNODE(VDEC_larb4, SLAVE_LARB(4), 0, false, 0x11, MASTER_COMMON_PORT(1, 3)),
	DEFINE_MNODE(VDEC_larb47,
		SLAVE_LARB(47), 0, true, 0x11, MASTER_COMMON_PORT(1, 3)), //vir_vdec
	DEFINE_MNODE(VENC_larb8, SLAVE_LARB(8), 0, false, 0x12, MASTER_COMMON_PORT(1, 4)),
	DEFINE_MNODE(VENC_larb45,
		SLAVE_LARB(45), 0, true, 0x12, MASTER_COMMON_PORT(1, 4)), //vir_venc
	DEFINE_MNODE(IMG_larb9, SLAVE_LARB(9), 0, false, 0x11, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(IMG_larb15, SLAVE_LARB(15), 0, true, 0x11, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(CAM_larb13, SLAVE_LARB(13), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb36, SLAVE_LARB(36), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb17, SLAVE_LARB(17), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb35, SLAVE_LARB(35), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb26, SLAVE_LARB(26), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb27, SLAVE_LARB(27), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb29, SLAVE_LARB(29), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb14, SLAVE_LARB(14), 0, false, 0x0, MASTER_COMMON_PORT(1, 7)),
	DEFINE_MNODE(CAM_larb30, SLAVE_LARB(30), 0, true, 0x12, MASTER_COMMON_PORT(1, 7)), //CCU
	/* Virtual larb */
	DEFINE_MNODE(DISP_larb41,
		SLAVE_LARB(41), 0, false, 0x1, MASTER_COMMON_PORT(0, 8)), //virt DISP
	DEFINE_MNODE(DISP_larb42,
		SLAVE_LARB(42), 0, false, 0x11, MASTER_COMMON_PORT(1, 8)), //virt DISP
	DEFINE_MNODE(DISP_larb43,
		SLAVE_LARB(43), 0, false, 0x11, MASTER_COMMON_PORT(1, 8)), //virt DISP
	/* LARB0 */
	DEFINE_MNODE(disp_ovl0_2L_hdr_larb0_0,
		MASTER_LARB_PORT(M4U_L0_P0_DISP_OVL0_2L_HDR), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl0_2L_rdma0_larb0_1,
		MASTER_LARB_PORT(M4U_L0_P1_DISP_OVL0_2L_RDMA0), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl1_2L_rdma1_larb0_2,
		MASTER_LARB_PORT(M4U_L0_P2_DISP_OVL1_2L_RDMA1), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl2_2L_hdr_larb0_3,
		MASTER_LARB_PORT(M4U_L0_P3_DISP_OVL2_2L_HDR), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl2_2L_rdma0_larb0_4,
		MASTER_LARB_PORT(M4U_L0_P4_DISP_OVL2_2L_RDMA0), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl3_2L_rdma1_larb0_5,
		MASTER_LARB_PORT(M4U_L0_P5_DISP_OVL3_2L_RDMA1), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_wdma0_larb0_6,
		MASTER_LARB_PORT(M4U_L0_P6_DISP_WDMA0), 9, true, 0x1, SLAVE_LARB(0)),
	/* LARB1 */
	DEFINE_MNODE(disp_ovl0_2L_rdma1_larb1_0,
		MASTER_LARB_PORT(M4U_L1_P0_DISP_OVL0_2L_RDMA1), 7, false, 0x11, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl1_2L_hdr_larb1_1,
		MASTER_LARB_PORT(M4U_L1_P1_DISP_OVL1_2L_HDR), 8, false, 0x11, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl1_2L_rdma0_larb1_2,
		MASTER_LARB_PORT(M4U_L1_P2_DISP_OVL1_2L_RDMA0), 8, false, 0x11, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl2_2L_rdma1_larb1_3,
		MASTER_LARB_PORT(M4U_L1_P3_DISP_OVL2_2L_RDMA1), 7, false, 0x11, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl3_2L_hdr_larb1_4,
		MASTER_LARB_PORT(M4U_L1_P4_DISP_OVL3_2L_HDR), 8, false, 0x11, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl3_2L_rdma0_larb1_5,
		MASTER_LARB_PORT(M4U_L1_P5_DISP_OVL3_2L_RDMA0), 8, false, 0x11, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_wdma2_larb1_6,
		MASTER_LARB_PORT(M4U_L1_P6_DISP_WDMA2), 9, true, 0x11, SLAVE_LARB(1)),
	/* LARB2 */
	DEFINE_MNODE(mdp_rdma0_larb2_0,
		MASTER_LARB_PORT(M4U_L2_P0_MDP_RDMA0), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma1_larb2_1,
		MASTER_LARB_PORT(M4U_L2_P1_MDP_RDMA1), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot0_larb2_2,
		MASTER_LARB_PORT(M4U_L2_P2_MDP_WROT0), 7, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot1_larb2_3,
		MASTER_LARB_PORT(M4U_L2_P3_MDP_WROT1), 7, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_filmgrain0_larb2_4,
		MASTER_LARB_PORT(M4U_L2_P4_MDP_FILMGRAIN0), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_filmgrain1_larb2_5,
		MASTER_LARB_PORT(M4U_L2_P5_MDP_FILMGRAIN1), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma2_larb2_6,
		MASTER_LARB_PORT(M4U_L2_P6_MDP_RDMA2), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma3_larb2_7,
		MASTER_LARB_PORT(M4U_L2_P7_MDP_RDMA3), 8, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wdma2_larb2_8,
		MASTER_LARB_PORT(M4U_L2_P8_MDP_WDMA2), 8, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wdma3_larb2_9,
		MASTER_LARB_PORT(M4U_L2_P9_MDP_WDMA3), 8, true, 0x1, SLAVE_LARB(2)),
	/* LARB3 */
	DEFINE_MNODE(mdp_rdma0_larb3_0,
		MASTER_LARB_PORT(M4U_L3_P0_MDP_RDMA0), 8, false, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdma1_larb3_1,
		MASTER_LARB_PORT(M4U_L3_P1_MDP_RDMA1), 8, false, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot0_larb3_2,
		MASTER_LARB_PORT(M4U_L3_P2_MDP_WROT0), 7, true, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot1_larb3_3,
		MASTER_LARB_PORT(M4U_L3_P3_MDP_WROT1), 7, true, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_filmgrain0_larb3_4,
		MASTER_LARB_PORT(M4U_L3_P4_MDP_FILMGRAIN0), 8, false, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_filmgrain1_larb3_5,
		MASTER_LARB_PORT(M4U_L3_P5_MDP_FILMGRAIN1), 8, false, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdma2_larb3_6,
		MASTER_LARB_PORT(M4U_L3_P6_MDP_RDMA2), 8, false, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdma3_larb3_7,
		MASTER_LARB_PORT(M4U_L3_P7_MDP_RDMA3), 8, false, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wdma2_larb3_8,
		MASTER_LARB_PORT(M4U_L3_P8_MDP_WDMA2), 8, true, 0x11, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wdma3_larb3_9,
		MASTER_LARB_PORT(M4U_L3_P9_MDP_WDMA3), 8, true, 0x11, SLAVE_LARB(3)),
	/* LARB4 */
	DEFINE_MNODE(hw_vdec_mc_ext_larb4_0,
		MASTER_LARB_PORT(M4U_L4_P0_HW_VDEC_MC_EXT), 6, true, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ufo_ext_larb4_1,
		MASTER_LARB_PORT(M4U_L4_P1_HW_VDEC_UFO_EXT), 8, true, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pp_ext_larb4_2,
		MASTER_LARB_PORT(M4U_L4_P2_HW_VDEC_PP_EXT), 8, true, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ufo_ext_larb4_3,
		MASTER_LARB_PORT(M4U_L4_P3_HW_VDEC_UFO_EXT), 8, true, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pred_rd_ext_larb4_4,
		MASTER_LARB_PORT(M4U_L4_P4_HW_VDEC_PRED_RD_EXT), 7, false, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pred_wr_ext_larb4_5,
		MASTER_LARB_PORT(M4U_L4_P5_HW_VDEC_PRED_WR_EXT), 7, false, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ppwrap_ext_larb4_6,
		MASTER_LARB_PORT(M4U_L4_P6_HW_VDEC_PPWRAP_EXT), 7, false, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_tile_ext_larb4_7,
		MASTER_LARB_PORT(M4U_L4_P7_HW_VDEC_TILE_EXT), 7, false, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_vld_ext_larb4_8,
		MASTER_LARB_PORT(M4U_L4_P8_HW_VDEC_VLD_EXT), 7, false, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_vld2_ext_larb4_9,
		MASTER_LARB_PORT(M4U_L4_P9_HW_VDEC_VLD2_EXT), 7, false, 0x11, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_avc_mv_ext_larb4_10,
		MASTER_LARB_PORT(M4U_L4_P10_HW_VDEC_AVC_MV_EXT), 6, false, 0x11, SLAVE_LARB(4)),
	/* LARB5 */
	DEFINE_MNODE(hw_vdec_lat0_vld_ext_larb5_0,
		MASTER_LARB_PORT(M4U_L5_P0_HW_VDEC_LAT0_VLD_EXT), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_vld2_ext_larb5_1,
		MASTER_LARB_PORT(M4U_L5_P1_HW_VDEC_LAT0_VLD2_EXT), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_avc_mv_ext_larb5_2,
		MASTER_LARB_PORT(M4U_L5_P2_HW_VDEC_LAT0_AVC_MV_EXT), 6, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_ext_ext_c_larb5_3,
		MASTER_LARB_PORT(M4U_L5_P3_HW_VDEC_LAT0_EXT_EXT_C), 6, true, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_pred_rd_ext_larb5_4,
		MASTER_LARB_PORT(M4U_L5_P4_HW_VDEC_LAT0_PRED_RD_EXT), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_tile_ext_larb5_5,
		MASTER_LARB_PORT(M4U_L5_P5_HW_VDEC_LAT0_TILE_EXT), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_wdma_ext_larb5_6,
		MASTER_LARB_PORT(M4U_L5_P6_HW_VDEC_LAT0_WDMA_EXT), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_ufo_enc_ext_larb5_7,
		MASTER_LARB_PORT(M4U_L5_P7_HW_VDEC_UFO_ENC_EXT), 7, true, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_ufo_enc_ext_c_larb5_8,
		MASTER_LARB_PORT(M4U_L5_P8_HW_VDEC_UFO_ENC_EXT_C), 7, true, 0x2, SLAVE_LARB(5)),
	/* LARB7 */
	DEFINE_MNODE(venc_rcpu_larb7_u0_0,
		MASTER_LARB_PORT(M4U_L7_P0_VENC_RCPU_U0), 7, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rec_larb7_u0_1,
		MASTER_LARB_PORT(M4U_L7_P1_VENC_REC_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_bsdma_larb7_u0_2,
		MASTER_LARB_PORT(M4U_L7_P2_VENC_BSDMA_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sv_comv_larb7_u0_3,
		MASTER_LARB_PORT(M4U_L7_P3_VENC_SV_COMV_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rd_comv_larb7_u0_4,
		MASTER_LARB_PORT(M4U_L7_P4_VENC_RD_COMV_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma_larb7_u0_5,
		MASTER_LARB_PORT(M4U_L7_P5_VENC_NBM_RDMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb7_u0_6,
		MASTER_LARB_PORT(M4U_L7_P6_VENC_NBM_RDMA_LITE_U0), 5, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_y_rdma_larb7_u0_7,
		MASTER_LARB_PORT(M4U_L7_P7_JPGENC_Y_RDMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_c_rdma_larb7_u0_8,
		MASTER_LARB_PORT(M4U_L7_P8_JPGENC_C_RDMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_q_table_larb7_u0_9,
		MASTER_LARB_PORT(M4U_L7_P9_JPGENC_Q_TABLE_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_w_luma_larb7_u0_10,
		MASTER_LARB_PORT(M4U_L7_P10_VENC_SUB_W_LUMA_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb7_u0_11,
		MASTER_LARB_PORT(M4U_L7_P11_VENC_FCS_NBM_RDMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb7_u0_12,
		MASTER_LARB_PORT(M4U_L7_P12_VENC_EC_WPP_BSDMA_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb7_u0_13,
		MASTER_LARB_PORT(M4U_L7_P13_VENC_EC_WPP_RDMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb7_u0_14,
		MASTER_LARB_PORT(M4U_L7_P14_VENC_DB_SYSRAM_WDMA_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb17_u0_15,
		MASTER_LARB_PORT(M4U_L7_P15_VENC_DB_SYSRAM_RDMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_bsdma_larb7_u0_16,
		MASTER_LARB_PORT(M4U_L7_P16_JPGENC_BSDMA_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_0_larb7_u0_17,
		MASTER_LARB_PORT(M4U_L7_P17_JPGDEC_WDMA_0_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb7_u0_18,
		MASTER_LARB_PORT(M4U_L7_P18_JPGDEC_BSDMA_0_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma_larb7_u0_19,
		MASTER_LARB_PORT(M4U_L7_P19_VENC_NBM_WDMA_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb7_u0_20,
		MASTER_LARB_PORT(M4U_L7_P20_VENC_NBM_WDMA_LITE_U0), 6, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_luma_larb7_u0_21,
		MASTER_LARB_PORT(M4U_L7_P21_VENC_CUR_LUMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_chroma_larb7_u0_22,
		MASTER_LARB_PORT(M4U_L7_P22_VENC_CUR_CHROMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_luma_larb7_u0_23,
		MASTER_LARB_PORT(M4U_L7_P23_VENC_REF_LUMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_chroma_larb7_u0_24,
		MASTER_LARB_PORT(M4U_L7_P24_VENC_REF_CHROMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_r_luma_larb7_u0_25,
		MASTER_LARB_PORT(M4U_L7_P25_VENC_SUB_R_LUMA_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb7_u0_26,
		MASTER_LARB_PORT(M4U_L7_P26_VENC_FCS_NBM_WDMA_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_1_larb7_u0_27,
		MASTER_LARB_PORT(M4U_L7_P27_JPGDEC_WDMA_1_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb7_u0_28,
		MASTER_LARB_PORT(M4U_L7_P28_JPGDEC_BSDMA_1_U0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb7_u0_29,
		MASTER_LARB_PORT(M4U_L7_P29_JPGDEC_HUFF_OFFSET_1_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb7_u0_30,
		MASTER_LARB_PORT(M4U_L7_P30_JPGDEC_HUFF_OFFSET_0_U0), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb7_u0_31,
	MASTER_LARB_PORT(M4U_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0), 8, true, 0x1, SLAVE_LARB(7)),
	/* LARB8 */
	DEFINE_MNODE(venc_rcpu_larb8_u0_0,
		MASTER_LARB_PORT(M4U_L8_P0_VENC_RCPU_U0), 7, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rec_larb8_u0_1,
		MASTER_LARB_PORT(M4U_L8_P1_VENC_REC_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_bsdma_larb8_u0_2,
		MASTER_LARB_PORT(M4U_L8_P2_VENC_BSDMA_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sv_comv_larb8_u0_3,
		MASTER_LARB_PORT(M4U_L8_P3_VENC_SV_COMV_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rd_comv_larb8_u0_4,
		MASTER_LARB_PORT(M4U_L8_P4_VENC_RD_COMV_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_larb8_u0_5,
		MASTER_LARB_PORT(M4U_L8_P5_VENC_NBM_RDMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb8_u0_6,
		MASTER_LARB_PORT(M4U_L8_P6_VENC_NBM_RDMA_LITE_U0), 5, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_y_rdma_larb8_u0_7,
		MASTER_LARB_PORT(M4U_L8_P7_JPGENC_Y_RDMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_c_rdma_larb8_u0_8,
		MASTER_LARB_PORT(M4U_L8_P8_JPGENC_C_RDMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_q_table_larb8_u0_9,
		MASTER_LARB_PORT(M4U_L8_P9_JPGENC_Q_TABLE_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_w_luma_larb8_u0_10,
		MASTER_LARB_PORT(M4U_L8_P10_VENC_SUB_W_LUMA_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb8_u0_11,
		MASTER_LARB_PORT(M4U_L8_P11_VENC_FCS_NBM_RDMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb8_u0_12,
		MASTER_LARB_PORT(M4U_L8_P12_VENC_EC_WPP_BSDMA_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb8_u0_13,
		MASTER_LARB_PORT(M4U_L8_P13_VENC_EC_WPP_RDMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb8_u0_14,
		MASTER_LARB_PORT(M4U_L8_P14_VENC_DB_SYSRAM_WDMA_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb8_u0_15,
		MASTER_LARB_PORT(M4U_L8_P15_VENC_DB_SYSRAM_RDMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_bsdma_larb8_u0_16,
		MASTER_LARB_PORT(M4U_L8_P16_JPGENC_BSDMA_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_0_larb8_u0_17,
		MASTER_LARB_PORT(M4U_L8_P17_JPGDEC_WDMA_0_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb8_u0_18,
		MASTER_LARB_PORT(M4U_L8_P18_JPGDEC_BSDMA_0_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_larb8_u0_19,
		MASTER_LARB_PORT(M4U_L8_P19_VENC_NBM_WDMA_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb8_u0_20,
		MASTER_LARB_PORT(M4U_L8_P20_VENC_NBM_WDMA_LITE_U0), 6, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_luma_larb8_u0_21,
		MASTER_LARB_PORT(M4U_L8_P21_VENC_CUR_LUMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_chroma_larb8_u0_22,
		MASTER_LARB_PORT(M4U_L8_P22_VENC_CUR_CHROMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_luma_larb8_u0_23,
		MASTER_LARB_PORT(M4U_L8_P23_VENC_REF_LUMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_chroma_larb8_u0_24,
		MASTER_LARB_PORT(M4U_L8_P24_VENC_REF_CHROMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_r_luma_larb8_u0_25,
		MASTER_LARB_PORT(M4U_L8_P25_VENC_SUB_R_LUMA_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb8_u0_26,
		MASTER_LARB_PORT(M4U_L8_P26_VENC_FCS_NBM_WDMA_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_1_larb8_u0_27,
		MASTER_LARB_PORT(M4U_L8_P27_JPGDEC_WDMA_1_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb8_u0_28,
		MASTER_LARB_PORT(M4U_L8_P28_JPGDEC_BSDMA_1_U0), 7, false, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb8_u0_29,
		MASTER_LARB_PORT(M4U_L8_P29_JPGDEC_HUFF_OFFSET_1_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb8_u0_30,
		MASTER_LARB_PORT(M4U_L8_P30_JPGDEC_HUFF_OFFSET_0_U0), 8, true, 0x12, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb8_u0_31,
	MASTER_LARB_PORT(M4U_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0), 8, true, 0x12, SLAVE_LARB(8)),
	/* LARB13 */
	DEFINE_MNODE(camsv_cqi_e1_larb13_0,
		MASTER_LARB_PORT(M4U_L13_P0_CAMSV_CQI_E1), 8, false, 0x12, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_a0_wdma_larb13_1,
		MASTER_LARB_PORT(M4U_L13_P1_CAMSV_A0_WDMA), 9, true, 0x12, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_a1_wdma_larb13_2,
		MASTER_LARB_PORT(M4U_L13_P2_CAMSV_A1_WDMA), 9, true, 0x12, SLAVE_LARB(13)),
	DEFINE_MNODE(fake_eng_larb13_3,
		MASTER_LARB_PORT(M4U_L13_P3_FAKE_ENG), 8, true, 0x12, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_r_0_larb13_4,
		MASTER_LARB_PORT(M4U_L13_P4_CAMSV_R_0), 8, false, 0x12, SLAVE_LARB(13)),
	/* LARB14 */
	DEFINE_MNODE(camsv_cqi_e0_larb14_0,
		MASTER_LARB_PORT(M4U_L14_P0_CAMSV_CQI_E0), 8, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a0_wdma_larb14_1,
		MASTER_LARB_PORT(M4U_L14_P1_CAMSV_A0_WDMA), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a1_wdma_larb14_2,
		MASTER_LARB_PORT(M4U_L14_P2_CAMSV_A1_WDMA), 9, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_r_0__larb14_3,
		MASTER_LARB_PORT(M4U_L14_P3_CAMSV_R_0_), 8, false, 0x1, SLAVE_LARB(14)),
	/* LARB16 */
	DEFINE_MNODE(cqi_r1_larb16_u0_0,
		MASTER_LARB_PORT(M4U_L16_P0_CQI_R1_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r2_larb16_u0_1,
		MASTER_LARB_PORT(M4U_L16_P1_RAWI_R2_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r3_larb16_u0_2,
		MASTER_LARB_PORT(M4U_L16_P2_RAWI_R3_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r4_larb16_u0_3,
		MASTER_LARB_PORT(M4U_L16_P3_RAWI_R4_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r5_larb16_u0_4,
		MASTER_LARB_PORT(M4U_L16_P4_RAWI_R5_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(imgo_r1_larb16_u0_5,
		MASTER_LARB_PORT(M4U_L16_P5_IMGO_R1_U0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(imgo_r2_larb16_u0_6,
		MASTER_LARB_PORT(M4U_L16_P6_IMGO_R2_U0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(fpri_r1_larb16_u0_7,
		MASTER_LARB_PORT(M4U_L16_P7_FPRI_R1_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(bpci_r1_larb16_u0_8,
		MASTER_LARB_PORT(M4U_L16_P8_BPCI_R1_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(bpci_r4_larb16_u0_9,
		MASTER_LARB_PORT(M4U_L16_P9_BPCI_R4_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(lsci_r1_larb16_u0_10,
		MASTER_LARB_PORT(M4U_L16_P10_LSCI_R1_U0), 8, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(ufeo_r1_larb16_u0_11,
		MASTER_LARB_PORT(M4U_L16_P11_UFEO_R1_U0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(ltmso_r1_larb16_u0_12,
		MASTER_LARB_PORT(M4U_L16_P12_LTMSO_R1_U0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(drzb2no_r1_larb16_u0_13,
		MASTER_LARB_PORT(M4U_L16_P13_DRZB2NO_R1_U0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(afo_r1_larb16_u0_14,
		MASTER_LARB_PORT(M4U_L16_P14_AFO_R1_U0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(aao_r1_larb16_u0_15,
		MASTER_LARB_PORT(M4U_L16_P15_AAO_R1_U0), 9, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(raw_r_0_larb16_u0_16,
		MASTER_LARB_PORT(M4U_L16_P16_RAW_R_0_U0), 8, true, 0x1, SLAVE_LARB(16)),
	/* LARB17 */
	DEFINE_MNODE(yuvo_r1_larb17_u0_0,
		MASTER_LARB_PORT(M4U_L17_P0_YUVO_R1_U0), 9, true, 0x12, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r3_larb17_u0_1,
		MASTER_LARB_PORT(M4U_L17_P1_YUVO_R3_U0), 9, true, 0x12, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r2_larb17_u0_2,
		MASTER_LARB_PORT(M4U_L17_P2_YUVO_R2_U0), 9, true, 0x12, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r5_larb17_u0_3,
		MASTER_LARB_PORT(M4U_L17_P3_YUVO_R5_U0), 9, true, 0x12, SLAVE_LARB(17)),
	DEFINE_MNODE(rgbwi_r1_larb17_u0_4,
		MASTER_LARB_PORT(M4U_L17_P4_RGBWI_R1_U0), 8, false, 0x12, SLAVE_LARB(17)),
	DEFINE_MNODE(tcyso_r1_larb17_u0_5,
		MASTER_LARB_PORT(M4U_L17_P5_TCYSO_R1_U0), 9, true, 0x12, SLAVE_LARB(17)),
	DEFINE_MNODE(drzhno_r9_larb17_u0_6,
		MASTER_LARB_PORT(M4U_L17_P6_DRZHNO_R9_U0), 9, true, 0x12, SLAVE_LARB(17)),
	DEFINE_MNODE(yuv_r_0_larb17_u0_7,
		MASTER_LARB_PORT(M4U_L17_P7_YUV_R_0_U0), 8, false, 0x12, SLAVE_LARB(17)),
	/* LARB19 */
	DEFINE_MNODE(fus_la_wdma_larb19_0,
		MASTER_LARB_PORT(M4U_L19_P0_FUS_LA_WDMA), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(fus_la_rdma_larb19_1,
		MASTER_LARB_PORT(M4U_L19_P1_FUS_LA_RDMA), 9, true, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(fus_yc_wdma_larb19_2,
		MASTER_LARB_PORT(M4U_L19_P2_FUS_YC_WDMA), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(fus_yc_rdma_larb19_3,
		MASTER_LARB_PORT(M4U_L19_P3_FUS_YC_RDMA), 9, true, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dvs_rdma_larb19_4,
		MASTER_LARB_PORT(M4U_L19_P4_DVS_RDMA), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dvs_wdma_larb19_5,
		MASTER_LARB_PORT(M4U_L19_P5_DVS_WDMA), 9, true, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_rdma_larb19_6,
		MASTER_LARB_PORT(M4U_L19_P6_DVP_RDMA), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_wdma_larb19_7,
		MASTER_LARB_PORT(M4U_L19_P7_DVP_WDMA), 9, true, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dhze_rdma_larb19_8,
		MASTER_LARB_PORT(M4U_L19_P8_DHZE_RDMA), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dhze_wdma_larb19_9,
		MASTER_LARB_PORT(M4U_L19_P9_DHZE_WDMA), 9, true, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dvgf_r_larb19_10,
		MASTER_LARB_PORT(M4U_L19_P10_DVGF_R), 8, false, 0x1, SLAVE_LARB(19)),
	DEFINE_MNODE(dvgf_w_larb19_10,
		MASTER_LARB_PORT(M4U_L19_P11_DVGF_W), 9, true, 0x1, SLAVE_LARB(19)),
	/* LARB20 */
	DEFINE_MNODE(disp1_ovl0_2L_hdr_larb20_0,
		MASTER_LARB_PORT(M4U_L20_P0_DISP1_OVL0_2L_HDR), 7, false, 0x12, SLAVE_LARB(20)),
	DEFINE_MNODE(disp1_ovl0_2L_rdma_larb20_1,
		MASTER_LARB_PORT(M4U_L20_P1_DISP1_OVL0_2L_RDMA0), 8, false, 0x12, SLAVE_LARB(20)),
	DEFINE_MNODE(disp1_ovl1_2L_rdma1_larb20_2,
		MASTER_LARB_PORT(M4U_L20_P2_DISP1_OVL1_2L_RDMA1), 8, false, 0x12, SLAVE_LARB(20)),
	DEFINE_MNODE(disp1_ovl2_2L_hdr_larb20_3,
		MASTER_LARB_PORT(M4U_L20_P3_DISP1_OVL2_2L_HDR), 7, false, 0x12, SLAVE_LARB(20)),
	DEFINE_MNODE(disp1_ovl2_2L_rdma0_larb20_4,
		MASTER_LARB_PORT(M4U_L20_P4_DISP1_OVL2_2L_RDMA0), 8, false, 0x12, SLAVE_LARB(20)),
	DEFINE_MNODE(disp1_ovl3_2L_rdma1_larb20_5,
		MASTER_LARB_PORT(M4U_L20_P5_DISP1_OVL3_2L_RDMA1), 8, false, 0x12, SLAVE_LARB(20)),
	DEFINE_MNODE(disp1_wdma0_larb20_6,
		MASTER_LARB_PORT(M4U_L20_P6_DISP1_WDMA0), 9, true, 0x12, SLAVE_LARB(20)),
	/* LARB21 */
	DEFINE_MNODE(disp1_ovl0_2L_rdma1_larb1_0,
		MASTER_LARB_PORT(M4U_L21_P0_DISP1_OVL0_2L_RDMA1), 7, false, 0x2, SLAVE_LARB(21)),
	DEFINE_MNODE(disp1_ovl1_2L_hdr_larb1_1,
		MASTER_LARB_PORT(M4U_L21_P1_DISP1_OVL1_2L_HDR), 8, false, 0x2, SLAVE_LARB(21)),
	DEFINE_MNODE(disp1_ovl1_2L_rdma0_larb1_2,
		MASTER_LARB_PORT(M4U_L21_P2_DISP1_OVL1_2L_RDMA0), 8, false, 0x2, SLAVE_LARB(21)),
	DEFINE_MNODE(disp1_ovl2_2L_rdma1_larb1_3,
		MASTER_LARB_PORT(M4U_L21_P3_DISP1_OVL2_2L_RDMA1), 7, false, 0x2, SLAVE_LARB(21)),
	DEFINE_MNODE(disp1_ovl3_2L_hdr_larb1_4,
		MASTER_LARB_PORT(M4U_L21_P4_DISP1_OVL3_2L_HDR), 8, false, 0x2, SLAVE_LARB(21)),
	DEFINE_MNODE(disp1_ovl3_2L_rdma0_larb1_5,
		MASTER_LARB_PORT(M4U_L21_P5_DISP1_OVL3_2L_RDMA0), 8, false, 0x2, SLAVE_LARB(21)),
	DEFINE_MNODE(disp1_wdma2_larb1_6,
		MASTER_LARB_PORT(M4U_L21_P6_DISP1_WDMA2), 9, true, 0x2, SLAVE_LARB(21)),
	/* LARB25 */
	DEFINE_MNODE(mraw0_cq1_m1_larb25_0,
		MASTER_LARB_PORT(M4U_L25_P0_MRAW0_CQ1_M1), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_imgbo_m1_larb25_1,
		MASTER_LARB_PORT(M4U_L25_P1_MRAW0_IMGBO_M1), 9, true, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_cq1_m1_larb25_2,
		MASTER_LARB_PORT(M4U_L25_P2_MRAW2_CQ1_M1), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_imgbo_m1_larb25_3,
		MASTER_LARB_PORT(M4U_L25_P3_MRAW2_IMGBO_M1), 9, true, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_0_larb25_4,
		MASTER_LARB_PORT(M4U_L25_P4_PDAI_A_0), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_1_larb25_5,
		MASTER_LARB_PORT(M4U_L25_P5_PDAI_A_1), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_2_larb25_6,
		MASTER_LARB_PORT(M4U_L25_P6_PDAI_A_2), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_3_larb25_7,
		MASTER_LARB_PORT(M4U_L25_P7_PDAI_A_3), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_4_larb25_8,
		MASTER_LARB_PORT(M4U_L25_P8_PDAI_A_4), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_0_larb25_9,
		MASTER_LARB_PORT(M4U_L25_P9_PDAI_A_0), 9, true, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_imgbo_m1_larb25_10,
		MASTER_LARB_PORT(M4U_L25_P10_MRAW0_IMGBO_M1), 9, true, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_imgbo_m1_larb25_11,
		MASTER_LARB_PORT(M4U_L25_P11_MRAW2_IMGBO_M1), 9, true, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw_r_0_larb25_12,
		MASTER_LARB_PORT(M4U_L25_P12_MRAW_R_0), 8, false, 0x1, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw_r_1_larb25_13,
		MASTER_LARB_PORT(M4U_L25_P13_MRAW_R_1), 8, false, 0x1, SLAVE_LARB(25)),
	/* LARB26 */
	DEFINE_MNODE(mraw1_cq1_m1_larb26_0,
		MASTER_LARB_PORT(M4U_L26_P0_MRAW1_CQ1_M1), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_imgbo_m1_larb26_1,
		MASTER_LARB_PORT(M4U_L26_P1_MRAW1_IMGBO_M1), 9, true, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_cq1_m1_larb26_2,
		MASTER_LARB_PORT(M4U_L26_P2_MRAW3_CQ1_M1), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_imgbo_m1_larb26_3,
		MASTER_LARB_PORT(M4U_L26_P3_MRAW3_IMGBO_M1), 9, true, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_0_larb26_4,
		MASTER_LARB_PORT(M4U_L26_P4_PDAI_B_0), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_1_larb26_5,
		MASTER_LARB_PORT(M4U_L26_P5_PDAI_B_1), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_2_larb26_6,
		MASTER_LARB_PORT(M4U_L26_P6_PDAI_B_2), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_3_larb26_7,
		MASTER_LARB_PORT(M4U_L26_P7_PDAI_B_3), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_4_larb26_8,
		MASTER_LARB_PORT(M4U_L26_P8_PDAI_B_4), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_0_larb26_9,
		MASTER_LARB_PORT(M4U_L26_P9_PDAI_B_0), 9, true, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_imgbo_m1_larb26_10,
		MASTER_LARB_PORT(M4U_L26_P10_MRAW1_IMGBO_M1), 9, true, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_imgbo_m1_larb26_11,
		MASTER_LARB_PORT(M4U_L26_P11_MRAW3_IMGBO_M1), 9, true, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw_r_0_larb26_12,
		MASTER_LARB_PORT(M4U_L26_P12_MRAW_R_0), 8, false, 0x12, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw_r_1_larb26_13,
		MASTER_LARB_PORT(M4U_L26_P13_MRAW_R_1), 8, false, 0x12, SLAVE_LARB(26)),
	/* LARB27 */
	DEFINE_MNODE(adl_ipui_larb27_0,
		MASTER_LARB_PORT(M4U_L27_P0_ADL_IPUI), 8, false, 0x12, SLAVE_LARB(27)),
	DEFINE_MNODE(adl_ipuo_larb27_1,
		MASTER_LARB_PORT(M4U_L27_P1_ADL_IPUO), 8, false, 0x12, SLAVE_LARB(27)),
	DEFINE_MNODE(adl_ipu3o_larb27_2,
		MASTER_LARB_PORT(M4U_L27_P2_ADL_IPU3O), 9, true, 0x12, SLAVE_LARB(27)),
	DEFINE_MNODE(uisp_cqi_u1_larb27_3,
		MASTER_LARB_PORT(M4U_L27_P3_UISP_CQI_U1), 8, false, 0x12, SLAVE_LARB(27)),
	DEFINE_MNODE(uisp_imgo_u1_larb27_4,
		MASTER_LARB_PORT(M4U_L27_P4_UISP_IMGO_U1), 9, true, 0x12, SLAVE_LARB(27)),
	DEFINE_MNODE(uisp_yuvo_u1_larb27_5,
		MASTER_LARB_PORT(M4U_L27_P5_UISP_YUVO_U1), 9, true, 0x12, SLAVE_LARB(27)),
	DEFINE_MNODE(uisp_r_0_larb27_6,
		MASTER_LARB_PORT(M4U_L27_P6_UISP_R_0), 8, false, 0x12, SLAVE_LARB(27)),
	DEFINE_MNODE(uisp_r_0_larb27_7,
		MASTER_LARB_PORT(M4U_L27_P7_UISP_R_0), 8, false, 0x12, SLAVE_LARB(27)),
	/* LARB29 */
	DEFINE_MNODE(camsv_cqi_e2_larb29_0,
		MASTER_LARB_PORT(M4U_L29_P0_CAMSV_CQI_E2), 8, false, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_cqi_e3_larb29_1,
		MASTER_LARB_PORT(M4U_L29_P1_CAMSV_CQI_E3), 8, false, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_cqi_e4_larb29_2,
		MASTER_LARB_PORT(M4U_L29_P2_CAMSV_CQI_E4), 8, false, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_cqi_e5_larb29_3,
		MASTER_LARB_PORT(M4U_L29_P3_CAMSV_CQI_E5), 8, false, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e2_wdma_larb29_4,
		MASTER_LARB_PORT(M4U_L29_P4_CAMSV_E2_WDMA), 9, true, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e3_wdma_larb29_5,
		MASTER_LARB_PORT(M4U_L29_P5_CAMSV_E3_WDMA), 9, true, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e4_wdma_larb29_6,
		MASTER_LARB_PORT(M4U_L29_P6_CAMSV_E4_WDMA), 9, true, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e5_wdma_larb29_7,
		MASTER_LARB_PORT(M4U_L29_P7_CAMSV_E5_WDMA), 9, true, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_r_0_larb29_8,
		MASTER_LARB_PORT(M4U_L29_P8_CAMSV_R_0), 8, false, 0x12, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_r_1_larb29_9,
		MASTER_LARB_PORT(M4U_L29_P9_CAMSV_R_1), 8, false, 0x12, SLAVE_LARB(29)),
	/* LARB30 */
	DEFINE_MNODE(ccui_0_larb30_0,
		MASTER_LARB_PORT(M4U_L30_P0_CCUI_0), 8, false, 0x12, SLAVE_LARB(30)),
	DEFINE_MNODE(ccuo_0_larb30_1,
		MASTER_LARB_PORT(M4U_L30_P1_CCUO_0), 9, true, 0x12, SLAVE_LARB(30)),
	DEFINE_MNODE(ccui_1_larb30_2,
		MASTER_LARB_PORT(M4U_L30_P2_CCUI_1), 8, false, 0x12, SLAVE_LARB(30)),
	DEFINE_MNODE(ccuo_1_larb30_3,
		MASTER_LARB_PORT(M4U_L30_P3_CCUO_1), 9, true, 0x12, SLAVE_LARB(30)),
	/* LARB32 */
	DEFINE_MNODE(disp_postmask0_larb32_0,
		MASTER_LARB_PORT(M4U_L32_P0_DISP_POSTMASK0), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_mdp_rdma0_larb32_1,
		MASTER_LARB_PORT(M4U_L32_P1_DISP_MDP_RDMA0), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_dmrr_larb32_2,
		MASTER_LARB_PORT(M4U_L32_P2_DISP_ODDMR0_DMRR), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_odr_larb32_3,
		MASTER_LARB_PORT(M4U_L32_P3_DISP_ODDMR0_ODR), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_odw_larb32_4,
		MASTER_LARB_PORT(M4U_L32_P4_DISP_ODDMR0_ODW), 9, true, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_wdma1_larb32_5,
		MASTER_LARB_PORT(M4U_L32_P5_DISP_WDMA1), 9, true, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_ufbc_wdma1_larb32_6,
		MASTER_LARB_PORT(M4U_L32_P6_DISP_UFBC_WDMA1), 9, true, 0x11, SLAVE_LARB(32)),
	/* LARB33 */
	DEFINE_MNODE(disp_postmask0_larb33_0,
		MASTER_LARB_PORT(M4U_L33_P0_DISP_POSTMASK0), 8, false, 0x2, SLAVE_LARB(33)),
	DEFINE_MNODE(disp_mdp_rdma0_larb33_1,
		MASTER_LARB_PORT(M4U_L33_P1_DISP_MDP_RDMA0), 8, false, 0x2, SLAVE_LARB(33)),
	DEFINE_MNODE(disp_oddmr0_dmrr_larb33_2,
		MASTER_LARB_PORT(M4U_L33_P2_DISP_ODDMR0_DMRR), 8, false, 0x2, SLAVE_LARB(33)),
	DEFINE_MNODE(disp_oddmr0_odr_larb33_3,
		MASTER_LARB_PORT(M4U_L33_P3_DISP_ODDMR0_ODR), 8, false, 0x2, SLAVE_LARB(33)),
	DEFINE_MNODE(disp_oddmr0_odw_larb33_4,
		MASTER_LARB_PORT(M4U_L33_P4_DISP_ODDMR0_ODW), 9, true, 0x2, SLAVE_LARB(33)),
	DEFINE_MNODE(disp_wdma1_larb33_5,
		MASTER_LARB_PORT(M4U_L33_P5_DISP_WDMA1), 9, true, 0x2, SLAVE_LARB(33)),
	DEFINE_MNODE(disp_ufbc_wdma1_larb33_6,
		MASTER_LARB_PORT(M4U_L33_P6_DISP_UFBC_WDMA1), 9, true, 0x2, SLAVE_LARB(33)),
	/* LARB34 */
	DEFINE_MNODE(yuvo_r1_larb34_u0_0,
		MASTER_LARB_PORT(M4U_L34_P0_YUVO_R1_U0), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(yuvo_r3_larb34_u0_1,
		MASTER_LARB_PORT(M4U_L34_P1_YUVO_R3_U0), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(yuvo_r2_larb34_u0_2,
		MASTER_LARB_PORT(M4U_L34_P2_YUVO_R2_U0), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(yuvo_r5_larb34_u0_3,
		MASTER_LARB_PORT(M4U_L34_P3_YUVO_R5_U0), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(rgbwi_r1_larb34_u0_4,
		MASTER_LARB_PORT(M4U_L34_P4_RGBWI_R1_U0), 8, false, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(tcyso_r1_larb34_u0_5,
		MASTER_LARB_PORT(M4U_L34_P5_TCYSO_R1_U0), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(drzhno_r9_larb34_u0_6,
		MASTER_LARB_PORT(M4U_L34_P6_DRZHNO_R9_U0), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(yuv_r_0_larb34_u0_7,
		MASTER_LARB_PORT(M4U_L34_P7_YUV_R_0_U0), 8, false, 0x1, SLAVE_LARB(34)),
	/* LARB35 */
	DEFINE_MNODE(yuvo_r1_larb35_u0_0,
		MASTER_LARB_PORT(M4U_L35_P0_YUVO_R1_U0), 9, true, 0x12, SLAVE_LARB(35)),
	DEFINE_MNODE(yuvo_r3_larb35_u0_1,
		MASTER_LARB_PORT(M4U_L35_P1_YUVO_R3_U0), 9, true, 0x12, SLAVE_LARB(35)),
	DEFINE_MNODE(yuvo_r2_larb35_u0_2,
		MASTER_LARB_PORT(M4U_L35_P2_YUVO_R2_U0), 9, true, 0x12, SLAVE_LARB(35)),
	DEFINE_MNODE(yuvo_r5_larb35_u0_3,
		MASTER_LARB_PORT(M4U_L35_P3_YUVO_R5_U0), 9, true, 0x12, SLAVE_LARB(35)),
	DEFINE_MNODE(rgbwi_r1_larb35_u0_4,
		MASTER_LARB_PORT(M4U_L35_P4_RGBWI_R1_U0), 8, false, 0x12, SLAVE_LARB(35)),
	DEFINE_MNODE(tcyso_r1_larb35_u0_5,
		MASTER_LARB_PORT(M4U_L35_P5_TCYSO_R1_U0), 9, true, 0x12, SLAVE_LARB(35)),
	DEFINE_MNODE(drzhno_r9_larb35_u0_6,
		MASTER_LARB_PORT(M4U_L35_P6_DRZHNO_R9_U0), 9, true, 0x12, SLAVE_LARB(35)),
	DEFINE_MNODE(yuv_r_0_larb35_u0_7,
		MASTER_LARB_PORT(M4U_L35_P7_YUV_R_0_U0), 8, false, 0x12, SLAVE_LARB(35)),
	/* LARB36 */
	DEFINE_MNODE(cqi_r1_larb36_u0_0,
		MASTER_LARB_PORT(M4U_L36_P0_CQI_R1_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r2_larb36_u0_1,
		MASTER_LARB_PORT(M4U_L36_P1_RAWI_R2_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r3_larb36_u0_2,
		MASTER_LARB_PORT(M4U_L36_P2_RAWI_R3_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r4_larb36_u0_3,
		MASTER_LARB_PORT(M4U_L36_P3_RAWI_R4_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(rawi_r5_larb36_u0_4,
		MASTER_LARB_PORT(M4U_L36_P4_RAWI_R5_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(imgo_r1_larb36_u0_5,
		MASTER_LARB_PORT(M4U_L36_P5_IMGO_R1_U0), 9, true, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(imgo_r2_larb36_u0_6,
		MASTER_LARB_PORT(M4U_L36_P6_IMGO_R2_U0), 9, true, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(fpri_r1_larb36_u0_7,
		MASTER_LARB_PORT(M4U_L36_P7_FPRI_R1_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(bpci_r1_larb36_u0_8,
		MASTER_LARB_PORT(M4U_L36_P8_BPCI_R1_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(bpci_r4_larb36_u0_9,
		MASTER_LARB_PORT(M4U_L36_P9_BPCI_R4_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(lsci_r1_larb36_u0_10,
		MASTER_LARB_PORT(M4U_L36_P10_LSCI_R1_U0), 8, false, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(ufeo_r1_larb36_u0_11,
		MASTER_LARB_PORT(M4U_L36_P11_UFEO_R1_U0), 9, true, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(ltmso_r1_larb36_u0_12,
		MASTER_LARB_PORT(M4U_L36_P12_LTMSO_R1_U0), 9, true, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(drzb2no_r1_larb36_u0_13,
		MASTER_LARB_PORT(M4U_L36_P13_DRZB2NO_R1_U0), 9, true, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(afo_r1_larb36_u0_14,
		MASTER_LARB_PORT(M4U_L36_P14_AFO_R1_U0), 9, true, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(aao_r1_larb36_u0_15,
		MASTER_LARB_PORT(M4U_L36_P15_AAO_R1_U0), 9, true, 0x12, SLAVE_LARB(36)),
	DEFINE_MNODE(raw_r_0_larb36_u0_16,
		MASTER_LARB_PORT(M4U_L36_P16_RAW_R_0_U0), 8, false, 0x12, SLAVE_LARB(36)),
	/* LARB37 */
	DEFINE_MNODE(cqi_r1_larb37_u0_0,
		MASTER_LARB_PORT(M4U_L37_P0_CQI_R1_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r2_larb37_u0_1,
		MASTER_LARB_PORT(M4U_L37_P1_RAWI_R2_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r3_larb37_u0_2,
		MASTER_LARB_PORT(M4U_L37_P2_RAWI_R3_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r4_larb37_u0_3,
		MASTER_LARB_PORT(M4U_L37_P3_RAWI_R4_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(rawi_r5_larb37_u0_4,
		MASTER_LARB_PORT(M4U_L37_P4_RAWI_R5_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(imgo_r1_larb37_u0_5,
		MASTER_LARB_PORT(M4U_L37_P5_IMGO_R1_U0), 9, true, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(imgo_r2_larb37_u0_6,
		MASTER_LARB_PORT(M4U_L37_P6_IMGO_R2_U0), 9, true, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(fpri_r1_larb37_u0_7,
		MASTER_LARB_PORT(M4U_L37_P7_FPRI_R1_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(bpci_r1_larb37_u0_8,
		MASTER_LARB_PORT(M4U_L37_P8_BPCI_R1_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(bpci_r4_larb37_u0_9,
		MASTER_LARB_PORT(M4U_L37_P9_BPCI_R4_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(lsci_r1_larb37_u0_10,
		MASTER_LARB_PORT(M4U_L37_P10_LSCI_R1_U0), 8, false, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(ufeo_r1_larb37_u0_11,
		MASTER_LARB_PORT(M4U_L37_P11_UFEO_R1_U0), 9, true, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(ltmso_r1_larb37_u0_12,
		MASTER_LARB_PORT(M4U_L37_P12_LTMSO_R1_U0), 9, true, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(drzb2no_r1_larb37_u0_13,
		MASTER_LARB_PORT(M4U_L37_P13_DRZB2NO_R1_U0), 9, true, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(afo_r1_larb37_u0_14,
		MASTER_LARB_PORT(M4U_L37_P14_AFO_R1_U0), 9, true, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(aao_r1_larb37_u0_15,
		MASTER_LARB_PORT(M4U_L37_P15_AAO_R1_U0), 9, true, 0x1, SLAVE_LARB(37)),
	DEFINE_MNODE(raw_r_0_larb37_u0_16,
		MASTER_LARB_PORT(M4U_L37_P16_RAW_R_0_U0), 8, false, 0x1, SLAVE_LARB(37)),
};
static const char * const comm_muxes_mt6897[] = { "mm", "mdp" };
static const char * const comm_icc_path_names_mt6897[] = { "icc-bw", "icc-bw" };
static const char * const comm_icc_hrt_path_names_mt6897[] = { "icc-hrt-bw", "icc-hrt-bw" };
static const struct mtk_mmqos_desc mmqos_desc_mt6897 = {
	.nodes = node_descs_mt6897,
	.num_nodes = ARRAY_SIZE(node_descs_mt6897),
	.comm_muxes = comm_muxes_mt6897,
	.comm_icc_path_names = comm_icc_path_names_mt6897,
	.comm_icc_hrt_path_names = comm_icc_hrt_path_names_mt6897,
	.max_ratio = 64,
	.hrt = {
		.hrt_bw = {6807, 0, 0},
		.hrt_total_bw = 51200, /* Todo: Use DRAMC API 6400*4(channel)*2(io width)*/
		.md_speech_bw = { 6807, 6182},
		.hrt_ratio = {1000, 860, 1000, 880}, /* MD, CAM, DISP, MML */
		.blocking = true,
		.emi_ratio = 700,
	},
	.comm_port_channels = {
		{ 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x3 },
		{ 0x1, 0x2, 0x1, 0x1, 0x2, 0x1, 0x2, 0x2, 0x3 }
	},
	.comm_port_hrt_types = {
		{ HRT_MAX_BWL, HRT_MAX_BWL, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_NONE, HRT_CAM, HRT_NONE, HRT_DISP },
		{ HRT_MAX_BWL, HRT_MAX_BWL, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_NONE, HRT_CAM, HRT_CAM, HRT_DISP_BY_LARB },
	},
	.report_bw_larbs = {SLAVE_LARB(9), SLAVE_LARB(15), SLAVE_LARB(22), SLAVE_LARB(28),
			SLAVE_LARB(7), SLAVE_LARB(44), SLAVE_LARB(8), SLAVE_LARB(45),
			SLAVE_LARB(5), SLAVE_LARB(46), SLAVE_LARB(4), SLAVE_LARB(47),},
	.report_bw_real_larbs = {SLAVE_LARB(9), SLAVE_LARB(15), SLAVE_LARB(22), SLAVE_LARB(28),
			SLAVE_LARB(7), SLAVE_LARB(7), SLAVE_LARB(8), SLAVE_LARB(8),
			SLAVE_LARB(5), SLAVE_LARB(5), SLAVE_LARB(4), SLAVE_LARB(4),},
	.disp_virt_larbs = { SLAVE_LARB(41), SLAVE_LARB(42), SLAVE_LARB(43) },
};
static const struct of_device_id mtk_mmqos_mt6897_of_ids[] = {
	{
		.compatible = "mediatek,mt6897-mmqos",
		.data = &mmqos_desc_mt6897,
	},
	{}
};
MODULE_DEVICE_TABLE(of, mtk_mmqos_mt6897_of_ids);
static struct platform_driver mtk_mmqos_mt6897_driver = {
	.probe = mtk_mmqos_probe,
	.remove = mtk_mmqos_remove,
	.driver = {
		.name = "mtk-mt6897-mmqos",
		.of_match_table = mtk_mmqos_mt6897_of_ids,
	},
};
module_platform_driver(mtk_mmqos_mt6897_driver);
MODULE_LICENSE("GPL");
