{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 19:26:08 2018 " "Info: Processing started: Mon Dec 10 19:26:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IRS -c IRS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IRS -c IRS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[0\] " "Warning: Node \"IR:reg2\|x\[0\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[0\] " "Warning: Node \"IR:reg0\|x\[0\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[0\] " "Warning: Node \"IR:reg1\|x\[0\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[1\] " "Warning: Node \"IR:reg2\|x\[1\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[1\] " "Warning: Node \"IR:reg0\|x\[1\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[1\] " "Warning: Node \"IR:reg1\|x\[1\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[2\] " "Warning: Node \"IR:reg2\|x\[2\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[2\] " "Warning: Node \"IR:reg0\|x\[2\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[2\] " "Warning: Node \"IR:reg1\|x\[2\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[3\] " "Warning: Node \"IR:reg0\|x\[3\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[3\] " "Warning: Node \"IR:reg2\|x\[3\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[3\] " "Warning: Node \"IR:reg1\|x\[3\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[4\] " "Warning: Node \"IR:reg0\|x\[4\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[4\] " "Warning: Node \"IR:reg2\|x\[4\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[4\] " "Warning: Node \"IR:reg1\|x\[4\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[5\] " "Warning: Node \"IR:reg0\|x\[5\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[5\] " "Warning: Node \"IR:reg2\|x\[5\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[5\] " "Warning: Node \"IR:reg1\|x\[5\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[6\] " "Warning: Node \"IR:reg1\|x\[6\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[6\] " "Warning: Node \"IR:reg0\|x\[6\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[6\] " "Warning: Node \"IR:reg2\|x\[6\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg0\|x\[7\] " "Warning: Node \"IR:reg0\|x\[7\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg1\|x\[7\] " "Warning: Node \"IR:reg1\|x\[7\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:reg2\|x\[7\] " "Warning: Node \"IR:reg2\|x\[7\]\" is a latch" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wa\[1\] " "Info: Assuming node \"wa\[1\]\" is an undefined clock" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "wa\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wa\[0\] " "Info: Assuming node \"wa\[0\]\" is an undefined clock" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "wa\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "we " "Info: Assuming node \"we\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "decoder_2_3:dec1\|Mux1 " "Info: Detected gated clock \"decoder_2_3:dec1\|Mux1\" as buffer" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_2_3:dec1\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_2_3:dec1\|Mux2 " "Info: Detected gated clock \"decoder_2_3:dec1\|Mux2\" as buffer" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_2_3:dec1\|Mux2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_2_3:dec1\|Mux0 " "Info: Detected gated clock \"decoder_2_3:dec1\|Mux0\" as buffer" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_2_3:dec1\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR:reg2\|process_0~0 " "Info: Detected gated clock \"IR:reg2\|process_0~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:reg2\|process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register IR:reg0\|x\[7\] register mux_3:mux0\|y\[7\] 344.83 MHz 2.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 344.83 MHz between source register \"IR:reg0\|x\[7\]\" and destination register \"mux_3:mux0\|y\[7\]\" (period= 2.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.897 ns + Longest register register " "Info: + Longest register to register delay is 0.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:reg0\|x\[7\] 1 REG LCCOMB_X22_Y7_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 2; REG Node = 'IR:reg0\|x\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:reg0|x[7] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.366 ns) 0.742 ns mux_3:mux0\|ty\[7\]~7 2 COMB LCCOMB_X21_Y7_N22 1 " "Info: 2: + IC(0.376 ns) + CELL(0.366 ns) = 0.742 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'mux_3:mux0\|ty\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { IR:reg0|x[7] mux_3:mux0|ty[7]~7 } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.897 ns mux_3:mux0\|y\[7\] 3 REG LCFF_X21_Y7_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.897 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 1; REG Node = 'mux_3:mux0\|y\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mux_3:mux0|ty[7]~7 mux_3:mux0|y[7] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 58.08 % ) " "Info: Total cell delay = 0.521 ns ( 58.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.376 ns ( 41.92 % ) " "Info: Total interconnect delay = 0.376 ns ( 41.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { IR:reg0|x[7] mux_3:mux0|ty[7]~7 mux_3:mux0|y[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.897 ns" { IR:reg0|x[7] {} mux_3:mux0|ty[7]~7 {} mux_3:mux0|y[7] {} } { 0.000ns 0.376ns 0.000ns } { 0.000ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.913 ns - Smallest " "Info: - Smallest clock skew is -1.913 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.466 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns mux_3:mux0\|y\[7\] 3 REG LCFF_X21_Y7_N23 1 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 1; REG Node = 'mux_3:mux0\|y\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clk~clkctrl mux_3:mux0|y[7] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl mux_3:mux0|y[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.379 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.053 ns) 2.186 ns IR:reg2\|process_0~0 2 COMB LCCOMB_X21_Y7_N26 1 " "Info: 2: + IC(1.279 ns) + CELL(0.053 ns) = 2.186 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'IR:reg2\|process_0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { clk IR:reg2|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.000 ns) 3.398 ns IR:reg2\|process_0~0clkctrl 3 COMB CLKCTRL_G4 24 " "Info: 3: + IC(1.212 ns) + CELL(0.000 ns) = 3.398 ns; Loc. = CLKCTRL_G4; Fanout = 24; COMB Node = 'IR:reg2\|process_0~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { IR:reg2|process_0~0 IR:reg2|process_0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 4.379 ns IR:reg0\|x\[7\] 4 REG LCCOMB_X22_Y7_N30 2 " "Info: 4: + IC(0.928 ns) + CELL(0.053 ns) = 4.379 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 2; REG Node = 'IR:reg0\|x\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { IR:reg2|process_0~0clkctrl IR:reg0|x[7] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 21.92 % ) " "Info: Total cell delay = 0.960 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.419 ns ( 78.08 % ) " "Info: Total interconnect delay = 3.419 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { clk IR:reg2|process_0~0 IR:reg2|process_0~0clkctrl IR:reg0|x[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { clk {} clk~combout {} IR:reg2|process_0~0 {} IR:reg2|process_0~0clkctrl {} IR:reg0|x[7] {} } { 0.000ns 0.000ns 1.279ns 1.212ns 0.928ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl mux_3:mux0|y[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { clk IR:reg2|process_0~0 IR:reg2|process_0~0clkctrl IR:reg0|x[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { clk {} clk~combout {} IR:reg2|process_0~0 {} IR:reg2|process_0~0clkctrl {} IR:reg0|x[7] {} } { 0.000ns 0.000ns 1.279ns 1.212ns 0.928ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { IR:reg0|x[7] mux_3:mux0|ty[7]~7 mux_3:mux0|y[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.897 ns" { IR:reg0|x[7] {} mux_3:mux0|ty[7]~7 {} mux_3:mux0|y[7] {} } { 0.000ns 0.376ns 0.000ns } { 0.000ns 0.366ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl mux_3:mux0|y[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { clk IR:reg2|process_0~0 IR:reg2|process_0~0clkctrl IR:reg0|x[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { clk {} clk~combout {} IR:reg2|process_0~0 {} IR:reg2|process_0~0clkctrl {} IR:reg0|x[7] {} } { 0.000ns 0.000ns 1.279ns 1.212ns 0.928ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "wa\[1\] " "Info: No valid register-to-register data paths exist for clock \"wa\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "wa\[0\] " "Info: No valid register-to-register data paths exist for clock \"wa\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mux_3:mux0\|y\[5\] ra\[0\] clk 4.809 ns register " "Info: tsu for register \"mux_3:mux0\|y\[5\]\" (data pin = \"ra\[0\]\", clock pin = \"clk\") is 4.809 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.189 ns + Longest pin register " "Info: + Longest pin to register delay is 7.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns ra\[0\] 1 PIN PIN_F17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F17; Fanout = 6; PIN Node = 'ra\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ra[0] } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.036 ns) + CELL(0.228 ns) 6.091 ns mux_3:mux0\|three_state_gate:g2\|out0~8 2 COMB LCCOMB_X25_Y7_N24 4 " "Info: 2: + IC(5.036 ns) + CELL(0.228 ns) = 6.091 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 4; COMB Node = 'mux_3:mux0\|three_state_gate:g2\|out0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { ra[0] mux_3:mux0|three_state_gate:g2|out0~8 } "NODE_NAME" } } { "three_state_gate.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/three_state_gate.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.346 ns) 7.034 ns mux_3:mux0\|ty\[5\]~5 3 COMB LCCOMB_X23_Y7_N20 1 " "Info: 3: + IC(0.597 ns) + CELL(0.346 ns) = 7.034 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 1; COMB Node = 'mux_3:mux0\|ty\[5\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { mux_3:mux0|three_state_gate:g2|out0~8 mux_3:mux0|ty[5]~5 } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.189 ns mux_3:mux0\|y\[5\] 4 REG LCFF_X23_Y7_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 7.189 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 1; REG Node = 'mux_3:mux0\|y\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mux_3:mux0|ty[5]~5 mux_3:mux0|y[5] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.556 ns ( 21.64 % ) " "Info: Total cell delay = 1.556 ns ( 21.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.633 ns ( 78.36 % ) " "Info: Total interconnect delay = 5.633 ns ( 78.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { ra[0] mux_3:mux0|three_state_gate:g2|out0~8 mux_3:mux0|ty[5]~5 mux_3:mux0|y[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { ra[0] {} ra[0]~combout {} mux_3:mux0|three_state_gate:g2|out0~8 {} mux_3:mux0|ty[5]~5 {} mux_3:mux0|y[5] {} } { 0.000ns 0.000ns 5.036ns 0.597ns 0.000ns } { 0.000ns 0.827ns 0.228ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns mux_3:mux0\|y\[5\] 3 REG LCFF_X23_Y7_N21 1 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 1; REG Node = 'mux_3:mux0\|y\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl mux_3:mux0|y[5] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl mux_3:mux0|y[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[5] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { ra[0] mux_3:mux0|three_state_gate:g2|out0~8 mux_3:mux0|ty[5]~5 mux_3:mux0|y[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { ra[0] {} ra[0]~combout {} mux_3:mux0|three_state_gate:g2|out0~8 {} mux_3:mux0|ty[5]~5 {} mux_3:mux0|y[5] {} } { 0.000ns 0.000ns 5.036ns 0.597ns 0.000ns } { 0.000ns 0.827ns 0.228ns 0.346ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl mux_3:mux0|y[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[5] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ao\[0\] mux_3:mux0\|y\[0\] 7.345 ns register " "Info: tco from clock \"clk\" to destination pin \"ao\[0\]\" through register \"mux_3:mux0\|y\[0\]\" is 7.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns mux_3:mux0\|y\[0\] 3 REG LCFF_X25_Y7_N1 1 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 1; REG Node = 'mux_3:mux0\|y\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl mux_3:mux0|y[0] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl mux_3:mux0|y[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.778 ns + Longest register pin " "Info: + Longest register to pin delay is 4.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_3:mux0\|y\[0\] 1 REG LCFF_X25_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 1; REG Node = 'mux_3:mux0\|y\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_3:mux0|y[0] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(2.124 ns) 4.778 ns ao\[0\] 2 PIN PIN_K18 0 " "Info: 2: + IC(2.654 ns) + CELL(2.124 ns) = 4.778 ns; Loc. = PIN_K18; Fanout = 0; PIN Node = 'ao\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { mux_3:mux0|y[0] ao[0] } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 44.45 % ) " "Info: Total cell delay = 2.124 ns ( 44.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.654 ns ( 55.55 % ) " "Info: Total interconnect delay = 2.654 ns ( 55.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { mux_3:mux0|y[0] ao[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.778 ns" { mux_3:mux0|y[0] {} ao[0] {} } { 0.000ns 2.654ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl mux_3:mux0|y[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { mux_3:mux0|y[0] ao[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.778 ns" { mux_3:mux0|y[0] {} ao[0] {} } { 0.000ns 2.654ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:reg1\|mydff:\\ge:5:gi\|q i\[5\] wa\[0\] 0.168 ns register " "Info: th for register \"IR:reg1\|mydff:\\ge:5:gi\|q\" (data pin = \"i\[5\]\", clock pin = \"wa\[0\]\") is 0.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wa\[0\] destination 5.130 ns + Longest register " "Info: + Longest clock path from clock \"wa\[0\]\" to destination register is 5.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns wa\[0\] 1 CLK PIN_W10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 3; CLK Node = 'wa\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wa[0] } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.225 ns) 2.115 ns decoder_2_3:dec1\|Mux1 2 COMB LCCOMB_X21_Y7_N6 9 " "Info: 2: + IC(1.091 ns) + CELL(0.225 ns) = 2.115 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 9; COMB Node = 'decoder_2_3:dec1\|Mux1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { wa[0] decoder_2_3:dec1|Mux1 } "NODE_NAME" } } { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.000 ns) 3.872 ns decoder_2_3:dec1\|Mux1~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.757 ns) + CELL(0.000 ns) = 3.872 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'decoder_2_3:dec1\|Mux1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { decoder_2_3:dec1|Mux1 decoder_2_3:dec1|Mux1~clkctrl } "NODE_NAME" } } { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 5.130 ns IR:reg1\|mydff:\\ge:5:gi\|q 4 REG LCFF_X21_Y7_N9 1 " "Info: 4: + IC(0.640 ns) + CELL(0.618 ns) = 5.130 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 1; REG Node = 'IR:reg1\|mydff:\\ge:5:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { decoder_2_3:dec1|Mux1~clkctrl IR:reg1|mydff:\ge:5:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 32.01 % ) " "Info: Total cell delay = 1.642 ns ( 32.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 67.99 % ) " "Info: Total interconnect delay = 3.488 ns ( 67.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { wa[0] decoder_2_3:dec1|Mux1 decoder_2_3:dec1|Mux1~clkctrl IR:reg1|mydff:\ge:5:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { wa[0] {} wa[0]~combout {} decoder_2_3:dec1|Mux1 {} decoder_2_3:dec1|Mux1~clkctrl {} IR:reg1|mydff:\ge:5:gi|q {} } { 0.000ns 0.000ns 1.091ns 1.757ns 0.640ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.111 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns i\[5\] 1 PIN PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 3; PIN Node = 'i\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[5] } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.972 ns) + CELL(0.309 ns) 5.111 ns IR:reg1\|mydff:\\ge:5:gi\|q 2 REG LCFF_X21_Y7_N9 1 " "Info: 2: + IC(3.972 ns) + CELL(0.309 ns) = 5.111 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 1; REG Node = 'IR:reg1\|mydff:\\ge:5:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { i[5] IR:reg1|mydff:\ge:5:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 22.29 % ) " "Info: Total cell delay = 1.139 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.972 ns ( 77.71 % ) " "Info: Total interconnect delay = 3.972 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { i[5] IR:reg1|mydff:\ge:5:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.111 ns" { i[5] {} i[5]~combout {} IR:reg1|mydff:\ge:5:gi|q {} } { 0.000ns 0.000ns 3.972ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { wa[0] decoder_2_3:dec1|Mux1 decoder_2_3:dec1|Mux1~clkctrl IR:reg1|mydff:\ge:5:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.130 ns" { wa[0] {} wa[0]~combout {} decoder_2_3:dec1|Mux1 {} decoder_2_3:dec1|Mux1~clkctrl {} IR:reg1|mydff:\ge:5:gi|q {} } { 0.000ns 0.000ns 1.091ns 1.757ns 0.640ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { i[5] IR:reg1|mydff:\ge:5:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.111 ns" { i[5] {} i[5]~combout {} IR:reg1|mydff:\ge:5:gi|q {} } { 0.000ns 0.000ns 3.972ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 19:26:09 2018 " "Info: Processing ended: Mon Dec 10 19:26:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
