# IC
552 Integrated Chip Design

*Eric Severson*

*Ilhan Bok*

*Jun Lin Tan*

P1 - Single Cycle

P2 - Pipelined

P3 - Caches

The /docs/ folder contains project specifications, the verilog rulesheet, the final report guidelines, and the control signals file
