-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Wed May 13 17:39:29 2020

FUNCTION u_detenciones (selregr[2..0], selregrid[2..0], selregrex[2..0])
	RETURNS (ifidwrite, PCWrite, selctrl, selregr2[3..0], sels1, sr, cin, sels2, seldato, selsrc[2..0], seldir[1..0], selop[3..0], selresult[1..0], selc, cadj, selfalgs[3..0], selbranch[2..0], vf, selregw[2..0], memw, seldirw[1..0]);
