// Seed: 1490733140
module module_0 (
    output tri1  id_0,
    output wor   id_1,
    input  wire  id_2,
    input  tri1  id_3,
    output uwire id_4,
    output tri1  id_5,
    input  tri   id_6
);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    output uwire id_7,
    input wor id_8,
    input uwire id_9,
    output supply0 id_10,
    output uwire id_11
);
  wire id_13;
  assign id_6 = -1 | id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_11,
      id_7,
      id_9
  );
  assign id_11 = -1;
endmodule
