# Circuits
## Combinational Logic
### Basic Gates
* [Wire](./Combinational%20Logic/Basic%20Gates/44/44.md)
* [GND](./Combinational%20Logic/Basic%20Gates/45/45.md)
* [NOR](./Combinational%20Logic/Basic%20Gates/46/46.md)
* [Another gate](./Combinational%20Logic/Basic%20Gates/47/47.md)
* [Two gates](./Combinational%20Logic/Basic%20Gates/48/48.md)
* [More logic gates](./Combinational%20Logic/Basic%20Gates/49/49.md)
* [7420 chip](./Combinational%20Logic/Basic%20Gates/50/50.md)
* [Truth tables](./Combinational%20Logic/Basic%20Gates/51/51.md)
* [Two-bit equality](./Combinational%20Logic/Basic%20Gates/52/52.md)
* [Simple circuit A](./Combinational%20Logic/Basic%20Gates/53/53.md)
* [Simple circuit B](./Combinational%20Logic/Basic%20Gates/54/54.md)
* [Combine circuits A and B](./Combinational%20Logic/Basic%20Gates/55/55.md)
* [Ring or vibrate?](./Combinational%20Logic/Basic%20Gates/56/56.md)
* [Thermostat](./Combinational%20Logic/Basic%20Gates/57/57.md)
* [3-bit population count](./Combinational%20Logic/Basic%20Gates/58/58.md)
* [Gates and vectors](./Combinational%20Logic/Basic%20Gates/59/59.md)
* [Even longer vectors](./Combinational%20Logic/Basic%20Gates/60/60.md)

### Multiplexers
* [2-to-1 multiplexer](./Combinational%20Logic/Multiplexers/61/61.md)
* [2-to-1 bus multiplexer](./Combinational%20Logic/Multiplexers/62/62.md)
* [9-to-1 multiplexer](./Combinational%20Logic/Multiplexers/63/63.md)
* [256-to-1 multiplexer](./Combinational%20Logic/Multiplexers/64/64.md)
* [256-to-1 4-bit multiplexer](./Combinational%20Logic/Multiplexers/65/65.md)

### Arithmetic Circuits
* [Half adder](./Combinational%20Logic/Arithmetic%20Circuits/66/66.md)
* [Full adder](./Combinational%20Logic/Arithmetic%20Circuits/67/67.md)
* [3-bit binary adder](./Combinational%20Logic/Arithmetic%20Circuits/68/68.md)
* [Adder](./Combinational%20Logic/Arithmetic%20Circuits/69/69.md)
* [Signed addition overflow](./Combinational%20Logic/Arithmetic%20Circuits/70/70.md)
* [100-bit binary adder](./Combinational%20Logic/Arithmetic%20Circuits/71/71.md)
* [4-digit BCD adder](./Combinational%20Logic/Arithmetic%20Circuits/72/72.md)

### Karnaugh Map to Circuit
* [3-variable](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/73/73.md)
* [4-variable](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/74/74.md)
* [4-variable](./Combinational%20Logic/Karnaugh%20Map%20to%20Circuit/75/75.md)
* 4-variable
* Minimum SOP and POS
* Karnaugh map
* Karnaugh map
* K-map implemented with a multiplexer

## Sequential Logic
### Latches and Flip-Flops
* D flip-flop
* D flip-flops
* DFF with reset
* DFF with reset value
* DFF with asynchronous reset
* DFF with byte enable
* D Latch
* DFF
* DFF
* DFF+gate
* Mux and DFF
* Mux and DFF
* DFFs and gates
* Create circuit from truth table
* Detect an edge
* Detect both edges
* Edge capture register
* Dual-edge triggered flip-flop

### Counters
* Four-bit binary counter
* Decade counter
* Decade counter again
* Slow decade counter
* Counter 1-12
* Counter 1000
* 4-digit decimal counter
* 12-hour clock

### Shift Registers
* 4-bit shift register
* Left/right rotator
* Left/right arithmetic shift by 1 or 8
* 5-bit LFSR
* 3-bit LFSR
* 32-bit LFSR
* Shift register
* Shift register
* 3-input LUT

### More Circuits
* Rule 90
* Rule 110
* Conway's Game of Life 16x16

### Finite State Machines
* Simple FSM 1 (asynchronous reset)
* Simple FSM 1 (synchronous reset)
* Simple FSM 2 (asynchronous reset)
* Simple FSM 2 (synchronous reset)
* Simple state transitions 3
* Simple one-hot state transitions 3
* Simple FSM 3 (asynchronous reset)
* Simple FSM 3 (synchronous reset)
* Design a Moore FSM
* Lemmings 1
* Lemmings 2
* Lemmings 3
* Lemmings 4
* One-hot FSM
* PS/2 packet parser
* PS/2 packet parser and datapath
* Serial receiver
* Serial receiver and datapath
* Serial receiver with parity checking
* Sequence recognition
* Q8: Design a Mealy FSM
* Q5a: Serial two's complementer (Moore FSM)
* Q5b: Serial two's complementer (Mealy FSM)
* Q3a: FSM
* Q3b: FSM
* Q3c: FSM logic
* Q6b: FSM next-state logic
* Q6c: FSM one-hot next-state logic
* Q6: FSM
* Q2a: FSM
* Q2b: One-hot FSM equations
* Q2a: FSM
* Q2b: Another FSM

## Building Larger Circuits
* Counter with period 1000
* 4-bit shift register and down counter
* FSM: Sequence 1101 recognizer
* FSM: Enable shift register
* FSM: The complete FSM
* The complete timer
* FSM: One-hot logic equations