// MIR for `<impl at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:8:1: 350:2>::prusti_post_item_shl_v_68a34bbb79bf4f90a2c89fc927deb7f5` 0 renumber

fn <impl at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:8:1: 350:2>::prusti_post_item_shl_v_68a34bbb79bf4f90a2c89fc927deb7f5(_1: &'_#11r BitVec32, _2: usize, _3: BitVec32) -> () {
    debug self => _1;                    // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:121:14: 121:19
    debug amt => _2;                     // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:121:21: 121:24
    debug result => _3;                  // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:120:5: 151:6
    let mut _0: ();                      // return place in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:120:5: 120:5
    let _4: [closure@/home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26]; // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
    let mut _5: &'_#16r usize;           // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
    let mut _6: &'_#17r BitVec32;        // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
    let mut _7: &'_#18r &'_#19r BitVec32; // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26

    bb0: {
        StorageLive(_4);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
        StorageLive(_5);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
        _5 = &'_#4r _2;                  // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
        StorageLive(_6);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
        _6 = &'_#5r _3;                  // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
        StorageLive(_7);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
        _7 = &'_#6r _1;                  // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
        _4 = [closure@/home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26] { amt: move _5, result: move _6, self: move _7 }; // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:5: 107:26
                                         // closure
                                         // + def_id: DefId(0:56 ~ bitvec32[8787]::{impl#0}::prusti_post_item_shl_v_68a34bbb79bf4f90a2c89fc927deb7f5::{closure#0})
                                         // + substs: [
                                         //     i8,
                                         //     extern "rust-call" fn((usize,)),
                                         //     (&'_#7r usize, &'_#8r BitVec32, &'_#9r &'_#10r BitVec32),
                                         // ]
        StorageDead(_7);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:25: 107:26
        StorageDead(_6);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:25: 107:26
        StorageDead(_5);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:25: 107:26
        StorageDead(_4);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:107:25: 107:26
        _0 = const ();                   // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:120:5: 151:6
        return;                          // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:151:6: 151:6
    }
}
