$date
	Sat Oct 22 19:32:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#263823
b1011 !
1"
#263826
b1011 &
b1011 %
1$
#263827
0"
#263830
b100010 &
b100010 %
#263834
b10001 &
b10001 %
#263838
b110100 &
b110100 %
#263842
b11010 &
b11010 %
#263846
b1101 &
b1101 %
#263850
b101000 &
b101000 %
#263854
b10100 &
b10100 %
#263858
b1010 &
b1010 %
#263862
b101 &
b101 %
#263866
b10000 &
b10000 %
#263870
b1000 &
b1000 %
#263874
b100 &
b100 %
#263878
b10 &
b10 %
#263882
b1 &
b1 %
1#
#263886
b0 &
0#
b0 %
0$
#1288622
b1000 &
b1000 %
1$
b1000 !
1"
#1288623
0"
#1288626
b100 &
b100 %
#1288630
b10 &
b10 %
#1288634
b1 &
b1 %
1#
#1288638
b0 &
0#
b0 %
0$
#2307733
b1100 !
1"
#2307734
b1100 &
b1100 %
1$
#2307735
0"
#2307738
b110 &
b110 %
#2307742
b11 &
b11 %
#2307746
b1010 &
b1010 %
#2307750
b101 &
b101 %
#2307754
b10000 &
b10000 %
#2307758
b1000 &
b1000 %
#2307762
b100 &
b100 %
#2307766
b10 &
b10 %
#2307770
b1 &
b1 %
1#
#2307774
b0 &
0#
b0 %
0$
#4500012
