set a(0-10612) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-10611 XREFS 64851 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10613) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-10611 XREFS 64852 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10614) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-10611 XREFS 64853 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10615) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-10611 XREFS 64854 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10616) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-10611 XREFS 64855 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10617) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-10611 XREFS 64856 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10618) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-10611 XREFS 64857 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10619) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-10611 XREFS 64858 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{258 0 0-10621 {}}} CYCLES {}}
set a(0-10620) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-10611 XREFS 64859 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-10621 {}}} SUCCS {{259 0 0-10621 {}}} CYCLES {}}
set a(0-10622) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64860 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-11212 {}}} CYCLES {}}
set a(0-10623) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64861 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-11188 {}}} CYCLES {}}
set a(0-10624) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64862 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-11164 {}}} CYCLES {}}
set a(0-10625) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64863 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-11140 {}}} CYCLES {}}
set a(0-10626) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64864 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-11114 {}}} CYCLES {}}
set a(0-10627) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64865 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-11046 {}}} CYCLES {}}
set a(0-10628) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64866 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-11027 {}}} CYCLES {}}
set a(0-10629) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64867 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-11016 {}}} CYCLES {}}
set a(0-10630) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64868 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-10997 {}}} CYCLES {}}
set a(0-10631) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-10621 XREFS 64869 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-10972 {}}} CYCLES {}}
set a(0-10632) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-10621 XREFS 64870 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-10970 {}}} CYCLES {}}
set a(0-10633) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-10621 XREFS 64871 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {} SUCCS {{258 0 0-10937 {}}} CYCLES {}}
set a(0-10634) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-10621 XREFS 64872 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-10935 {}}} CYCLES {}}
set a(0-10635) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-10621 XREFS 64873 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-10902 {}}} CYCLES {}}
set a(0-10636) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64874 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-10899 {}}} CYCLES {}}
set a(0-10637) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64875 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-10887 {}}} CYCLES {}}
set a(0-10638) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-10621 XREFS 64876 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.3471938} PREDS {} SUCCS {{258 0 0-10875 {}}} CYCLES {}}
set a(0-10639) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64877 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {} SUCCS {{258 0 0-10872 {}}} CYCLES {}}
set a(0-10640) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64878 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {} SUCCS {{258 0 0-10865 {}}} CYCLES {}}
set a(0-10641) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-10621 XREFS 64879 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{258 0 0-10838 {}}} CYCLES {}}
set a(0-10642) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-10621 XREFS 64880 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{262 0 0-11235 {}}} SUCCS {{256 0 0-11235 {}} {258 0 0-11236 {}}} CYCLES {}}
set a(0-10643) {NAME MAC1:asn TYPE ASSIGN PAR 0-10621 XREFS 64881 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10644 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10644) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-10621 XREFS 64882 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-10643 {}}} SUCCS {{258 0 0-10647 {}}} CYCLES {}}
set a(0-10645) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-10621 XREFS 64883 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10646 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10646) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-10621 XREFS 64884 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-10645 {}}} SUCCS {{259 0 0-10647 {}}} CYCLES {}}
set a(0-10647) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-10621 XREFS 64885 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-10644 {}} {259 0 0-10646 {}}} SUCCS {{258 0 0-10653 {}}} CYCLES {}}
set a(0-10648) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64886 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-10649 {}}} CYCLES {}}
set a(0-10649) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-10621 XREFS 64887 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-10648 {}}} SUCCS {{258 0 0-10652 {}}} CYCLES {}}
set a(0-10650) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64888 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-10651 {}}} CYCLES {}}
set a(0-10651) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-10621 XREFS 64889 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-10650 {}}} SUCCS {{259 0 0-10652 {}}} CYCLES {}}
set a(0-10652) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-10621 XREFS 64890 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-10649 {}} {259 0 0-10651 {}}} SUCCS {{259 0 0-10653 {}}} CYCLES {}}
set a(0-10653) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64891 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-10647 {}} {259 0 0-10652 {}}} SUCCS {{258 0 0-10661 {}}} CYCLES {}}
set a(0-10654) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-10621 XREFS 64892 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10655 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10655) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-10621 XREFS 64893 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-10654 {}}} SUCCS {{259 0 0-10656 {}}} CYCLES {}}
set a(0-10656) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-10621 XREFS 64894 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-10655 {}}} SUCCS {{258 0 0-10660 {}}} CYCLES {}}
set a(0-10657) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-10621 XREFS 64895 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10658 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10658) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-10621 XREFS 64896 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-10657 {}}} SUCCS {{259 0 0-10659 {}}} CYCLES {}}
set a(0-10659) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-10621 XREFS 64897 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-10658 {}}} SUCCS {{259 0 0-10660 {}}} CYCLES {}}
set a(0-10660) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64898 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-10656 {}} {259 0 0-10659 {}}} SUCCS {{259 0 0-10661 {}}} CYCLES {}}
set a(0-10661) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 64899 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-10653 {}} {259 0 0-10660 {}}} SUCCS {{258 0 0-10673 {}}} CYCLES {}}
set a(0-10662) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-10621 XREFS 64900 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10663 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10663) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-10621 XREFS 64901 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-10662 {}}} SUCCS {{259 0 0-10664 {}}} CYCLES {}}
set a(0-10664) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-10621 XREFS 64902 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-10663 {}}} SUCCS {{258 0 0-10668 {}}} CYCLES {}}
set a(0-10665) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64903 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-10666 {}}} CYCLES {}}
set a(0-10666) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-10621 XREFS 64904 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-10665 {}}} SUCCS {{259 0 0-10667 {}}} CYCLES {}}
set a(0-10667) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-10621 XREFS 64905 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-10666 {}}} SUCCS {{259 0 0-10668 {}}} CYCLES {}}
set a(0-10668) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64906 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-10664 {}} {259 0 0-10667 {}}} SUCCS {{258 0 0-10672 {}}} CYCLES {}}
set a(0-10669) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-10621 XREFS 64907 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10670 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10670) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-10621 XREFS 64908 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{259 0 0-10669 {}}} SUCCS {{259 0 0-10671 {}}} CYCLES {}}
set a(0-10671) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-10621 XREFS 64909 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.9103566249999999} PREDS {{259 0 0-10670 {}}} SUCCS {{259 0 0-10672 {}}} CYCLES {}}
set a(0-10672) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 64910 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-10668 {}} {259 0 0-10671 {}}} SUCCS {{259 0 0-10673 {}}} CYCLES {}}
set a(0-10673) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-10621 XREFS 64911 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 2 0.09688121205035813} PREDS {{258 0 0-10661 {}} {259 0 0-10672 {}}} SUCCS {{259 0 0-10674 {}}} CYCLES {}}
set a(0-10674) {NAME MAC1:slc TYPE READSLICE PAR 0-10621 XREFS 64912 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{259 0 0-10673 {}}} SUCCS {{258 0 0-10855 {}} {258 0 0-10859 {}} {258 0 0-10876 {}} {258 0 0-11214 {}}} CYCLES {}}
set a(0-10675) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-10621 XREFS 64913 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10676 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10676) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-10621 XREFS 64914 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-10675 {}}} SUCCS {{258 0 0-10679 {}}} CYCLES {}}
set a(0-10677) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-10621 XREFS 64915 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10678 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10678) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-10621 XREFS 64916 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-10677 {}}} SUCCS {{259 0 0-10679 {}}} CYCLES {}}
set a(0-10679) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-10621 XREFS 64917 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-10676 {}} {259 0 0-10678 {}}} SUCCS {{258 0 0-10685 {}}} CYCLES {}}
set a(0-10680) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64918 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-10681 {}}} CYCLES {}}
set a(0-10681) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-10621 XREFS 64919 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-10680 {}}} SUCCS {{258 0 0-10684 {}}} CYCLES {}}
set a(0-10682) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64920 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-10683 {}}} CYCLES {}}
set a(0-10683) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-10621 XREFS 64921 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-10682 {}}} SUCCS {{259 0 0-10684 {}}} CYCLES {}}
set a(0-10684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-10621 XREFS 64922 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-10681 {}} {259 0 0-10683 {}}} SUCCS {{259 0 0-10685 {}}} CYCLES {}}
set a(0-10685) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64923 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-10679 {}} {259 0 0-10684 {}}} SUCCS {{258 0 0-10693 {}}} CYCLES {}}
set a(0-10686) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-10621 XREFS 64924 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10687 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10687) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-10621 XREFS 64925 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-10686 {}}} SUCCS {{259 0 0-10688 {}}} CYCLES {}}
set a(0-10688) {NAME MAC1:conc TYPE CONCATENATE PAR 0-10621 XREFS 64926 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-10687 {}}} SUCCS {{258 0 0-10692 {}}} CYCLES {}}
set a(0-10689) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-10621 XREFS 64927 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10690 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10690) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-10621 XREFS 64928 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-10689 {}}} SUCCS {{259 0 0-10691 {}}} CYCLES {}}
set a(0-10691) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-10621 XREFS 64929 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-10690 {}}} SUCCS {{259 0 0-10692 {}}} CYCLES {}}
set a(0-10692) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64930 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-10688 {}} {259 0 0-10691 {}}} SUCCS {{259 0 0-10693 {}}} CYCLES {}}
set a(0-10693) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 64931 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-10685 {}} {259 0 0-10692 {}}} SUCCS {{258 0 0-10705 {}}} CYCLES {}}
set a(0-10694) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-10621 XREFS 64932 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10695 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10695) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-10621 XREFS 64933 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-10694 {}}} SUCCS {{259 0 0-10696 {}}} CYCLES {}}
set a(0-10696) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-10621 XREFS 64934 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-10695 {}}} SUCCS {{258 0 0-10700 {}}} CYCLES {}}
set a(0-10697) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64935 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-10698 {}}} CYCLES {}}
set a(0-10698) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-10621 XREFS 64936 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-10697 {}}} SUCCS {{259 0 0-10699 {}}} CYCLES {}}
set a(0-10699) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-10621 XREFS 64937 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-10698 {}}} SUCCS {{259 0 0-10700 {}}} CYCLES {}}
set a(0-10700) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64938 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-10696 {}} {259 0 0-10699 {}}} SUCCS {{258 0 0-10704 {}}} CYCLES {}}
set a(0-10701) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-10621 XREFS 64939 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10702 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10702) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-10621 XREFS 64940 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{259 0 0-10701 {}}} SUCCS {{259 0 0-10703 {}}} CYCLES {}}
set a(0-10703) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-10621 XREFS 64941 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.0346271} PREDS {{259 0 0-10702 {}}} SUCCS {{259 0 0-10704 {}}} CYCLES {}}
set a(0-10704) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 64942 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-10700 {}} {259 0 0-10703 {}}} SUCCS {{259 0 0-10705 {}}} CYCLES {}}
set a(0-10705) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-10621 XREFS 64943 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.21797313705035812} PREDS {{258 0 0-10693 {}} {259 0 0-10704 {}}} SUCCS {{259 0 0-10706 {}}} CYCLES {}}
set a(0-10706) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-10621 XREFS 64944 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.217973175} PREDS {{259 0 0-10705 {}}} SUCCS {{258 0 0-10867 {}} {258 0 0-10881 {}} {258 0 0-11224 {}}} CYCLES {}}
set a(0-10707) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-10621 XREFS 64945 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10708 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10708) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-10621 XREFS 64946 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-10707 {}}} SUCCS {{258 0 0-10711 {}}} CYCLES {}}
set a(0-10709) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-10621 XREFS 64947 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10710 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10710) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-10621 XREFS 64948 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-10709 {}}} SUCCS {{259 0 0-10711 {}}} CYCLES {}}
set a(0-10711) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-10621 XREFS 64949 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-10708 {}} {259 0 0-10710 {}}} SUCCS {{258 0 0-10717 {}}} CYCLES {}}
set a(0-10712) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64950 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-10713 {}}} CYCLES {}}
set a(0-10713) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-10621 XREFS 64951 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-10712 {}}} SUCCS {{258 0 0-10716 {}}} CYCLES {}}
set a(0-10714) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64952 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-10715 {}}} CYCLES {}}
set a(0-10715) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-10621 XREFS 64953 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-10714 {}}} SUCCS {{259 0 0-10716 {}}} CYCLES {}}
set a(0-10716) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-10621 XREFS 64954 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-10713 {}} {259 0 0-10715 {}}} SUCCS {{259 0 0-10717 {}}} CYCLES {}}
set a(0-10717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64955 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-10711 {}} {259 0 0-10716 {}}} SUCCS {{258 0 0-10725 {}}} CYCLES {}}
set a(0-10718) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-10621 XREFS 64956 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-11236 {}}} SUCCS {{259 0 0-10719 {}} {256 0 0-11236 {}}} CYCLES {}}
set a(0-10719) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-10621 XREFS 64957 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-10718 {}}} SUCCS {{259 0 0-10720 {}}} CYCLES {}}
set a(0-10720) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-10621 XREFS 64958 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-10719 {}}} SUCCS {{258 0 0-10724 {}}} CYCLES {}}
set a(0-10721) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-10621 XREFS 64959 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10722 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10722) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-10621 XREFS 64960 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-10721 {}}} SUCCS {{259 0 0-10723 {}}} CYCLES {}}
set a(0-10723) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-10621 XREFS 64961 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-10722 {}}} SUCCS {{259 0 0-10724 {}}} CYCLES {}}
set a(0-10724) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64962 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-10720 {}} {259 0 0-10723 {}}} SUCCS {{259 0 0-10725 {}}} CYCLES {}}
set a(0-10725) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 64963 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-10717 {}} {259 0 0-10724 {}}} SUCCS {{258 0 0-10737 {}}} CYCLES {}}
set a(0-10726) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-10621 XREFS 64964 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10727 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10727) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-10621 XREFS 64965 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-10726 {}}} SUCCS {{259 0 0-10728 {}}} CYCLES {}}
set a(0-10728) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-10621 XREFS 64966 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-10727 {}}} SUCCS {{258 0 0-10732 {}}} CYCLES {}}
set a(0-10729) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64967 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-10730 {}}} CYCLES {}}
set a(0-10730) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-10621 XREFS 64968 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-10729 {}}} SUCCS {{259 0 0-10731 {}}} CYCLES {}}
set a(0-10731) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-10621 XREFS 64969 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-10730 {}}} SUCCS {{259 0 0-10732 {}}} CYCLES {}}
set a(0-10732) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 64970 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-10728 {}} {259 0 0-10731 {}}} SUCCS {{258 0 0-10736 {}}} CYCLES {}}
set a(0-10733) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-10621 XREFS 64971 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-11235 {}}} SUCCS {{259 0 0-10734 {}} {256 0 0-11235 {}}} CYCLES {}}
set a(0-10734) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-10621 XREFS 64972 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-10733 {}}} SUCCS {{259 0 0-10735 {}}} CYCLES {}}
set a(0-10735) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-10621 XREFS 64973 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-10734 {}}} SUCCS {{259 0 0-10736 {}}} CYCLES {}}
set a(0-10736) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 64974 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-10732 {}} {259 0 0-10735 {}}} SUCCS {{259 0 0-10737 {}}} CYCLES {}}
set a(0-10737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-10621 XREFS 64975 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-10725 {}} {259 0 0-10736 {}}} SUCCS {{259 0 0-10738 {}}} CYCLES {}}
set a(0-10738) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-10621 XREFS 64976 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-10737 {}}} SUCCS {{258 0 0-10889 {}} {258 0 0-10893 {}} {258 0 0-11227 {}}} CYCLES {}}
set a(0-10739) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64977 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {} SUCCS {{259 0 0-10740 {}}} CYCLES {}}
set a(0-10740) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-10621 XREFS 64978 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-10739 {}}} SUCCS {{259 0 0-10741 {}}} CYCLES {}}
set a(0-10741) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-10621 XREFS 64979 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-10740 {}}} SUCCS {{258 0 0-10752 {}}} CYCLES {}}
set a(0-10742) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64980 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-10743 {}}} CYCLES {}}
set a(0-10743) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-10621 XREFS 64981 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-10742 {}}} SUCCS {{259 0 0-10744 {}}} CYCLES {}}
set a(0-10744) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-10621 XREFS 64982 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-10743 {}}} SUCCS {{258 0 0-10750 {}}} CYCLES {}}
set a(0-10745) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64983 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-10746 {}}} CYCLES {}}
set a(0-10746) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-10621 XREFS 64984 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-10745 {}}} SUCCS {{258 0 0-10749 {}}} CYCLES {}}
set a(0-10747) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64985 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-10748 {}}} CYCLES {}}
set a(0-10748) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-10621 XREFS 64986 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-10747 {}}} SUCCS {{259 0 0-10749 {}}} CYCLES {}}
set a(0-10749) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-10621 XREFS 64987 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-10746 {}} {259 0 0-10748 {}}} SUCCS {{259 0 0-10750 {}}} CYCLES {}}
set a(0-10750) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-10621 XREFS 64988 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-10744 {}} {259 0 0-10749 {}}} SUCCS {{259 0 0-10751 {}}} CYCLES {}}
set a(0-10751) {NAME if#3:slc TYPE READSLICE PAR 0-10621 XREFS 64989 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-10750 {}}} SUCCS {{259 0 0-10752 {}}} CYCLES {}}
set a(0-10752) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 64990 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.09337430949693606} PREDS {{258 0 0-10741 {}} {259 0 0-10751 {}}} SUCCS {{258 0 0-10767 {}}} CYCLES {}}
set a(0-10753) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64991 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-10754 {}}} CYCLES {}}
set a(0-10754) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-10621 XREFS 64992 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10753 {}}} SUCCS {{259 0 0-10755 {}}} CYCLES {}}
set a(0-10755) {NAME if#3:not#1 TYPE NOT PAR 0-10621 XREFS 64993 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10754 {}}} SUCCS {{259 0 0-10756 {}}} CYCLES {}}
set a(0-10756) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-10621 XREFS 64994 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10755 {}}} SUCCS {{259 0 0-10757 {}}} CYCLES {}}
set a(0-10757) {NAME if#3:conc TYPE CONCATENATE PAR 0-10621 XREFS 64995 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10756 {}}} SUCCS {{258 0 0-10765 {}}} CYCLES {}}
set a(0-10758) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 64996 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-10759 {}}} CYCLES {}}
set a(0-10759) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-10621 XREFS 64997 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10758 {}}} SUCCS {{259 0 0-10760 {}}} CYCLES {}}
set a(0-10760) {NAME if#3:not#2 TYPE NOT PAR 0-10621 XREFS 64998 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10759 {}}} SUCCS {{259 0 0-10761 {}}} CYCLES {}}
set a(0-10761) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-10621 XREFS 64999 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10760 {}}} SUCCS {{258 0 0-10764 {}}} CYCLES {}}
set a(0-10762) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65000 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-10763 {}}} CYCLES {}}
set a(0-10763) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-10621 XREFS 65001 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-10762 {}}} SUCCS {{259 0 0-10764 {}}} CYCLES {}}
set a(0-10764) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-10621 XREFS 65002 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{258 0 0-10761 {}} {259 0 0-10763 {}}} SUCCS {{259 0 0-10765 {}}} CYCLES {}}
set a(0-10765) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-10621 XREFS 65003 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.09337430949693606} PREDS {{258 0 0-10757 {}} {259 0 0-10764 {}}} SUCCS {{259 0 0-10766 {}}} CYCLES {}}
set a(0-10766) {NAME if#3:slc#1 TYPE READSLICE PAR 0-10621 XREFS 65004 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.09337435} PREDS {{259 0 0-10765 {}}} SUCCS {{259 0 0-10767 {}}} CYCLES {}}
set a(0-10767) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 65005 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.14181893449693606} PREDS {{258 0 0-10752 {}} {259 0 0-10766 {}}} SUCCS {{259 0 0-10768 {}} {258 0 0-10772 {}} {258 0 0-10773 {}} {258 0 0-10777 {}}} CYCLES {}}
set a(0-10768) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-10621 XREFS 65006 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-10767 {}}} SUCCS {{259 0 0-10769 {}}} CYCLES {}}
set a(0-10769) {NAME if#3:not#3 TYPE NOT PAR 0-10621 XREFS 65007 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-10768 {}}} SUCCS {{259 0 0-10770 {}}} CYCLES {}}
set a(0-10770) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-10621 XREFS 65008 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-10769 {}}} SUCCS {{259 0 0-10771 {}}} CYCLES {}}
set a(0-10771) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-10621 XREFS 65009 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-10770 {}}} SUCCS {{258 0 0-10775 {}}} CYCLES {}}
set a(0-10772) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-10621 XREFS 65010 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-10767 {}}} SUCCS {{258 0 0-10774 {}}} CYCLES {}}
set a(0-10773) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-10621 XREFS 65011 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-10767 {}}} SUCCS {{259 0 0-10774 {}}} CYCLES {}}
set a(0-10774) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-10621 XREFS 65012 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-10772 {}} {259 0 0-10773 {}}} SUCCS {{259 0 0-10775 {}}} CYCLES {}}
set a(0-10775) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 65013 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.19026355949693605} PREDS {{258 0 0-10771 {}} {259 0 0-10774 {}}} SUCCS {{259 0 0-10776 {}}} CYCLES {}}
set a(0-10776) {NAME if#3:slc#2 TYPE READSLICE PAR 0-10621 XREFS 65014 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-10775 {}}} SUCCS {{258 0 0-10779 {}}} CYCLES {}}
set a(0-10777) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-10621 XREFS 65015 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1902636} PREDS {{258 0 0-10767 {}}} SUCCS {{259 0 0-10778 {}}} CYCLES {}}
set a(0-10778) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-10621 XREFS 65016 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-10777 {}}} SUCCS {{259 0 0-10779 {}}} CYCLES {}}
set a(0-10779) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-10621 XREFS 65017 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.2436106201789505} PREDS {{258 0 0-10776 {}} {259 0 0-10778 {}}} SUCCS {{259 0 0-10780 {}} {258 0 0-10783 {}}} CYCLES {}}
set a(0-10780) {NAME slc(exs.imod) TYPE READSLICE PAR 0-10621 XREFS 65018 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-10779 {}}} SUCCS {{259 0 0-10781 {}}} CYCLES {}}
set a(0-10781) {NAME if#3:not TYPE NOT PAR 0-10621 XREFS 65019 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-10780 {}}} SUCCS {{259 0 0-10782 {}}} CYCLES {}}
set a(0-10782) {NAME if#3:xor TYPE XOR PAR 0-10621 XREFS 65020 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-10781 {}}} SUCCS {{259 0 0-10783 {}}} CYCLES {}}
set a(0-10783) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-10621 XREFS 65021 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.2871987898622739} PREDS {{258 0 0-10779 {}} {259 0 0-10782 {}}} SUCCS {{259 0 0-10784 {}} {258 0 0-10785 {}} {258 0 0-10786 {}} {258 0 0-10787 {}}} CYCLES {}}
set a(0-10784) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-10621 XREFS 65022 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{259 0 0-10783 {}}} SUCCS {{258 0 0-10788 {}}} CYCLES {}}
set a(0-10785) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-10621 XREFS 65023 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-10783 {}}} SUCCS {{258 0 0-10788 {}}} CYCLES {}}
set a(0-10786) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-10621 XREFS 65024 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-10783 {}}} SUCCS {{258 0 0-10788 {}}} CYCLES {}}
set a(0-10787) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-10621 XREFS 65025 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-10783 {}}} SUCCS {{259 0 0-10788 {}}} CYCLES {}}
set a(0-10788) {NAME or TYPE OR PAR 0-10621 XREFS 65026 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-10786 {}} {258 0 0-10785 {}} {258 0 0-10784 {}} {259 0 0-10787 {}}} SUCCS {{258 0 0-10790 {}} {258 0 0-10793 {}}} CYCLES {}}
set a(0-10789) {NAME asn#284 TYPE ASSIGN PAR 0-10621 XREFS 65027 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{262 0 0-11237 {}}} SUCCS {{258 0 0-10791 {}} {256 0 0-11237 {}}} CYCLES {}}
set a(0-10790) {NAME exs TYPE SIGNEXTEND PAR 0-10621 XREFS 65028 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-10788 {}}} SUCCS {{259 0 0-10791 {}}} CYCLES {}}
set a(0-10791) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65029 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.3036055812638539} PREDS {{258 0 0-10789 {}} {259 0 0-10790 {}}} SUCCS {{258 0 0-10874 {}} {258 0 0-10875 {}}} CYCLES {}}
set a(0-10792) {NAME asn#285 TYPE ASSIGN PAR 0-10621 XREFS 65030 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-11238 {}}} SUCCS {{258 0 0-10794 {}} {256 0 0-11238 {}}} CYCLES {}}
set a(0-10793) {NAME exs#3 TYPE SIGNEXTEND PAR 0-10621 XREFS 65031 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-10788 {}}} SUCCS {{259 0 0-10794 {}}} CYCLES {}}
set a(0-10794) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65032 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-10792 {}} {259 0 0-10793 {}}} SUCCS {{258 0 0-10901 {}} {258 0 0-10902 {}}} CYCLES {}}
set a(0-10795) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65033 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10796 {}}} CYCLES {}}
set a(0-10796) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-10621 XREFS 65034 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10795 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10797) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65035 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10798 {}}} CYCLES {}}
set a(0-10798) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-10621 XREFS 65036 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10797 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10799) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65037 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10800 {}}} CYCLES {}}
set a(0-10800) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-10621 XREFS 65038 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10799 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10801) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65039 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10802 {}}} CYCLES {}}
set a(0-10802) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-10621 XREFS 65040 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10801 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10803) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65041 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10804 {}}} CYCLES {}}
set a(0-10804) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-10621 XREFS 65042 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10803 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10805) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65043 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10806 {}}} CYCLES {}}
set a(0-10806) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-10621 XREFS 65044 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10805 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10807) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65045 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10808 {}}} CYCLES {}}
set a(0-10808) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-10621 XREFS 65046 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10807 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10809) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65047 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10810 {}}} CYCLES {}}
set a(0-10810) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-10621 XREFS 65048 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10809 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10811) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65049 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10812 {}}} CYCLES {}}
set a(0-10812) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-10621 XREFS 65050 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10811 {}}} SUCCS {{258 0 0-10815 {}}} CYCLES {}}
set a(0-10813) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65051 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {} SUCCS {{259 0 0-10814 {}}} CYCLES {}}
set a(0-10814) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-10621 XREFS 65052 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10813 {}}} SUCCS {{259 0 0-10815 {}}} CYCLES {}}
set a(0-10815) {NAME if#4:nor TYPE NOR PAR 0-10621 XREFS 65053 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-10812 {}} {258 0 0-10810 {}} {258 0 0-10808 {}} {258 0 0-10806 {}} {258 0 0-10804 {}} {258 0 0-10802 {}} {258 0 0-10800 {}} {258 0 0-10798 {}} {258 0 0-10796 {}} {259 0 0-10814 {}}} SUCCS {{259 0 0-10816 {}} {258 0 0-10838 {}} {258 0 0-11117 {}} {258 0 0-11140 {}}} CYCLES {}}
set a(0-10816) {NAME asel TYPE SELECT PAR 0-10621 XREFS 65054 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10815 {}}} SUCCS {{146 0 0-10817 {}} {146 0 0-10818 {}} {146 0 0-10819 {}} {146 0 0-10820 {}} {146 0 0-10821 {}} {146 0 0-10822 {}} {146 0 0-10823 {}} {146 0 0-10824 {}} {146 0 0-10825 {}} {146 0 0-10826 {}} {146 0 0-10827 {}} {146 0 0-10828 {}} {146 0 0-10829 {}} {146 0 0-10830 {}} {146 0 0-10831 {}} {146 0 0-10832 {}} {146 0 0-10833 {}} {146 0 0-10834 {}} {146 0 0-10835 {}} {146 0 0-10836 {}} {146 0 0-10837 {}}} CYCLES {}}
set a(0-10817) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65055 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10818 {}}} CYCLES {}}
set a(0-10818) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-10621 XREFS 65056 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10817 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10819) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65057 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10820 {}}} CYCLES {}}
set a(0-10820) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-10621 XREFS 65058 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10819 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10821) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65059 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10822 {}}} CYCLES {}}
set a(0-10822) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-10621 XREFS 65060 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10821 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10823) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65061 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10824 {}}} CYCLES {}}
set a(0-10824) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-10621 XREFS 65062 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10823 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10825) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65063 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10826 {}}} CYCLES {}}
set a(0-10826) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-10621 XREFS 65064 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10825 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10827) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65065 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10828 {}}} CYCLES {}}
set a(0-10828) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-10621 XREFS 65066 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10827 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10829) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65067 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10830 {}}} CYCLES {}}
set a(0-10830) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-10621 XREFS 65068 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10829 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10831) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65069 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10832 {}}} CYCLES {}}
set a(0-10832) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-10621 XREFS 65070 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10831 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10833) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65071 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10834 {}}} CYCLES {}}
set a(0-10834) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-10621 XREFS 65072 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10833 {}}} SUCCS {{258 0 0-10837 {}}} CYCLES {}}
set a(0-10835) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65073 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}}} SUCCS {{259 0 0-10836 {}}} CYCLES {}}
set a(0-10836) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-10621 XREFS 65074 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {259 0 0-10835 {}}} SUCCS {{259 0 0-10837 {}}} CYCLES {}}
set a(0-10837) {NAME aif:nor TYPE NOR PAR 0-10621 XREFS 65075 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{146 0 0-10816 {}} {258 0 0-10834 {}} {258 0 0-10832 {}} {258 0 0-10830 {}} {258 0 0-10828 {}} {258 0 0-10826 {}} {258 0 0-10824 {}} {258 0 0-10822 {}} {258 0 0-10820 {}} {258 0 0-10818 {}} {259 0 0-10836 {}}} SUCCS {{259 0 0-10838 {}}} CYCLES {}}
set a(0-10838) {NAME if#4:and TYPE AND PAR 0-10621 XREFS 65076 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-10815 {}} {258 0 0-10641 {}} {259 0 0-10837 {}}} SUCCS {{258 0 0-10840 {}} {258 0 0-10844 {}} {258 0 0-10848 {}} {258 0 0-10852 {}}} CYCLES {}}
set a(0-10839) {NAME asn#286 TYPE ASSIGN PAR 0-10621 XREFS 65077 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{262 0 0-11239 {}}} SUCCS {{258 0 0-10842 {}} {256 0 0-11239 {}}} CYCLES {}}
set a(0-10840) {NAME not#33 TYPE NOT PAR 0-10621 XREFS 65078 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-10838 {}}} SUCCS {{259 0 0-10841 {}}} CYCLES {}}
set a(0-10841) {NAME exs#4 TYPE SIGNEXTEND PAR 0-10621 XREFS 65079 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10840 {}}} SUCCS {{259 0 0-10842 {}}} CYCLES {}}
set a(0-10842) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65080 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.41869898126385385} PREDS {{258 0 0-10839 {}} {259 0 0-10841 {}}} SUCCS {{258 0 0-10918 {}} {258 0 0-10919 {}} {258 0 0-10920 {}} {258 0 0-10921 {}} {258 0 0-10922 {}} {258 0 0-10923 {}} {258 0 0-10924 {}} {258 0 0-10925 {}} {258 0 0-10926 {}} {258 0 0-10927 {}} {258 0 0-10935 {}}} CYCLES {}}
set a(0-10843) {NAME asn#287 TYPE ASSIGN PAR 0-10621 XREFS 65081 LOC {0 1.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{262 0 0-11240 {}}} SUCCS {{258 0 0-10846 {}} {256 0 0-11240 {}}} CYCLES {}}
set a(0-10844) {NAME not#34 TYPE NOT PAR 0-10621 XREFS 65082 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{258 0 0-10838 {}}} SUCCS {{259 0 0-10845 {}}} CYCLES {}}
set a(0-10845) {NAME exs#5 TYPE SIGNEXTEND PAR 0-10621 XREFS 65083 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 2 0.40229224999999996} PREDS {{259 0 0-10844 {}}} SUCCS {{259 0 0-10846 {}}} CYCLES {}}
set a(0-10846) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65084 LOC {1 0.0 1 0.6722904749999999 1 0.6722904749999999 1 0.6886972062638539 2 0.41869898126385385} PREDS {{258 0 0-10843 {}} {259 0 0-10845 {}}} SUCCS {{258 0 0-10908 {}} {258 0 0-10909 {}} {258 0 0-10910 {}} {258 0 0-10911 {}} {258 0 0-10912 {}} {258 0 0-10913 {}} {258 0 0-10914 {}} {258 0 0-10915 {}} {258 0 0-10916 {}} {258 0 0-10917 {}} {258 0 0-10937 {}}} CYCLES {}}
set a(0-10847) {NAME asn#288 TYPE ASSIGN PAR 0-10621 XREFS 65085 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-11241 {}}} SUCCS {{258 0 0-10850 {}} {256 0 0-11241 {}}} CYCLES {}}
set a(0-10848) {NAME not#35 TYPE NOT PAR 0-10621 XREFS 65086 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-10838 {}}} SUCCS {{259 0 0-10849 {}}} CYCLES {}}
set a(0-10849) {NAME exs#6 TYPE SIGNEXTEND PAR 0-10621 XREFS 65087 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-10848 {}}} SUCCS {{259 0 0-10850 {}}} CYCLES {}}
set a(0-10850) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65088 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-10847 {}} {259 0 0-10849 {}}} SUCCS {{258 0 0-10953 {}} {258 0 0-10954 {}} {258 0 0-10955 {}} {258 0 0-10956 {}} {258 0 0-10957 {}} {258 0 0-10958 {}} {258 0 0-10959 {}} {258 0 0-10960 {}} {258 0 0-10961 {}} {258 0 0-10962 {}} {258 0 0-10970 {}}} CYCLES {}}
set a(0-10851) {NAME asn#289 TYPE ASSIGN PAR 0-10621 XREFS 65089 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-11242 {}}} SUCCS {{258 0 0-10854 {}} {256 0 0-11242 {}}} CYCLES {}}
set a(0-10852) {NAME not#10 TYPE NOT PAR 0-10621 XREFS 65090 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-10838 {}}} SUCCS {{259 0 0-10853 {}}} CYCLES {}}
set a(0-10853) {NAME exs#7 TYPE SIGNEXTEND PAR 0-10621 XREFS 65091 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-10852 {}}} SUCCS {{259 0 0-10854 {}}} CYCLES {}}
set a(0-10854) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65092 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-10851 {}} {259 0 0-10853 {}}} SUCCS {{258 0 0-10943 {}} {258 0 0-10944 {}} {258 0 0-10945 {}} {258 0 0-10946 {}} {258 0 0-10947 {}} {258 0 0-10948 {}} {258 0 0-10949 {}} {258 0 0-10950 {}} {258 0 0-10951 {}} {258 0 0-10952 {}} {258 0 0-10972 {}}} CYCLES {}}
set a(0-10855) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-10621 XREFS 65093 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{258 0 0-10674 {}}} SUCCS {{259 0 0-10856 {}}} CYCLES {}}
set a(0-10856) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-10621 XREFS 65094 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.1502282701789505} PREDS {{259 0 0-10855 {}}} SUCCS {{259 0 0-10857 {}}} CYCLES {}}
set a(0-10857) {NAME slc TYPE READSLICE PAR 0-10621 XREFS 65095 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-10856 {}}} SUCCS {{259 0 0-10858 {}} {258 0 0-10864 {}}} CYCLES {}}
set a(0-10858) {NAME asel#1 TYPE SELECT PAR 0-10621 XREFS 65096 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-10857 {}}} SUCCS {{146 0 0-10859 {}} {146 0 0-10860 {}} {146 0 0-10861 {}} {146 0 0-10862 {}} {146 0 0-10863 {}}} CYCLES {}}
set a(0-10859) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-10621 XREFS 65097 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-10858 {}} {258 0 0-10674 {}}} SUCCS {{259 0 0-10860 {}}} CYCLES {}}
set a(0-10860) {NAME aif#1:not#1 TYPE NOT PAR 0-10621 XREFS 65098 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-10858 {}} {259 0 0-10859 {}}} SUCCS {{259 0 0-10861 {}}} CYCLES {}}
set a(0-10861) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-10621 XREFS 65099 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.21797312377832223} PREDS {{146 0 0-10858 {}} {259 0 0-10860 {}}} SUCCS {{259 0 0-10862 {}}} CYCLES {}}
set a(0-10862) {NAME aif#1:slc TYPE READSLICE PAR 0-10621 XREFS 65100 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-10858 {}} {259 0 0-10861 {}}} SUCCS {{259 0 0-10863 {}}} CYCLES {}}
set a(0-10863) {NAME if#5:not TYPE NOT PAR 0-10621 XREFS 65101 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-10858 {}} {259 0 0-10862 {}}} SUCCS {{258 0 0-10865 {}}} CYCLES {}}
set a(0-10864) {NAME if#5:not#3 TYPE NOT PAR 0-10621 XREFS 65102 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-10857 {}}} SUCCS {{259 0 0-10865 {}}} CYCLES {}}
set a(0-10865) {NAME if#5:and TYPE AND PAR 0-10621 XREFS 65103 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-10863 {}} {258 0 0-10640 {}} {259 0 0-10864 {}}} SUCCS {{259 0 0-10866 {}} {258 0 0-10872 {}}} CYCLES {}}
set a(0-10866) {NAME asel#3 TYPE SELECT PAR 0-10621 XREFS 65104 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{259 0 0-10865 {}}} SUCCS {{146 0 0-10867 {}} {146 0 0-10868 {}} {146 0 0-10869 {}} {146 0 0-10870 {}} {146 0 0-10871 {}}} CYCLES {}}
set a(0-10867) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-10621 XREFS 65105 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-10866 {}} {258 0 0-10706 {}}} SUCCS {{259 0 0-10868 {}}} CYCLES {}}
set a(0-10868) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-10621 XREFS 65106 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-10866 {}} {259 0 0-10867 {}}} SUCCS {{259 0 0-10869 {}}} CYCLES {}}
set a(0-10869) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65107 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.3036055843138832} PREDS {{146 0 0-10866 {}} {259 0 0-10868 {}}} SUCCS {{259 0 0-10870 {}}} CYCLES {}}
set a(0-10870) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-10621 XREFS 65108 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-10866 {}} {259 0 0-10869 {}}} SUCCS {{259 0 0-10871 {}}} CYCLES {}}
set a(0-10871) {NAME if#5:not#1 TYPE NOT PAR 0-10621 XREFS 65109 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-10866 {}} {259 0 0-10870 {}}} SUCCS {{259 0 0-10872 {}}} CYCLES {}}
set a(0-10872) {NAME if#5:and#1 TYPE AND PAR 0-10621 XREFS 65110 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{258 0 0-10865 {}} {258 0 0-10639 {}} {259 0 0-10871 {}}} SUCCS {{259 0 0-10873 {}} {258 0 0-10875 {}}} CYCLES {}}
set a(0-10873) {NAME asel#7 TYPE SELECT PAR 0-10621 XREFS 65111 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{259 0 0-10872 {}}} SUCCS {{146 0 0-10874 {}}} CYCLES {}}
set a(0-10874) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-10621 XREFS 65112 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.34719373986227386} PREDS {{146 0 0-10873 {}} {258 0 0-10791 {}}} SUCCS {{259 0 0-10875 {}}} CYCLES {}}
set a(0-10875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-10621 XREFS 65113 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.3702543625} PREDS {{258 0 0-10872 {}} {258 0 0-10791 {}} {258 0 0-10638 {}} {259 0 0-10874 {}}} SUCCS {{258 0 0-10903 {}} {258 0 0-11237 {}}} CYCLES {}}
set a(0-10876) {NAME aif#11:not#1 TYPE NOT PAR 0-10621 XREFS 65114 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-10674 {}}} SUCCS {{259 0 0-10877 {}}} CYCLES {}}
set a(0-10877) {NAME aif#11:conc TYPE CONCATENATE PAR 0-10621 XREFS 65115 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-10876 {}}} SUCCS {{259 0 0-10878 {}}} CYCLES {}}
set a(0-10878) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65116 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-10877 {}}} SUCCS {{259 0 0-10879 {}}} CYCLES {}}
set a(0-10879) {NAME aif#11:slc TYPE READSLICE PAR 0-10621 XREFS 65117 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-10878 {}}} SUCCS {{259 0 0-10880 {}} {258 0 0-10886 {}}} CYCLES {}}
set a(0-10880) {NAME asel#13 TYPE SELECT PAR 0-10621 XREFS 65118 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-10879 {}}} SUCCS {{146 0 0-10881 {}} {146 0 0-10882 {}} {146 0 0-10883 {}} {146 0 0-10884 {}} {146 0 0-10885 {}}} CYCLES {}}
set a(0-10881) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-10621 XREFS 65119 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-10880 {}} {258 0 0-10706 {}}} SUCCS {{259 0 0-10882 {}}} CYCLES {}}
set a(0-10882) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-10621 XREFS 65120 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-10880 {}} {259 0 0-10881 {}}} SUCCS {{259 0 0-10883 {}}} CYCLES {}}
set a(0-10883) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65121 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-10880 {}} {259 0 0-10882 {}}} SUCCS {{259 0 0-10884 {}}} CYCLES {}}
set a(0-10884) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-10621 XREFS 65122 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-10880 {}} {259 0 0-10883 {}}} SUCCS {{259 0 0-10885 {}}} CYCLES {}}
set a(0-10885) {NAME if#6:not#1 TYPE NOT PAR 0-10621 XREFS 65123 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-10880 {}} {259 0 0-10884 {}}} SUCCS {{258 0 0-10887 {}}} CYCLES {}}
set a(0-10886) {NAME if#6:not TYPE NOT PAR 0-10621 XREFS 65124 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-10879 {}}} SUCCS {{259 0 0-10887 {}}} CYCLES {}}
set a(0-10887) {NAME if#6:and TYPE AND PAR 0-10621 XREFS 65125 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-10885 {}} {258 0 0-10637 {}} {259 0 0-10886 {}}} SUCCS {{259 0 0-10888 {}} {258 0 0-10899 {}}} CYCLES {}}
set a(0-10888) {NAME asel#17 TYPE SELECT PAR 0-10621 XREFS 65126 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-10887 {}}} SUCCS {{146 0 0-10889 {}} {146 0 0-10890 {}} {130 0 0-10891 {}} {130 0 0-10892 {}}} CYCLES {}}
set a(0-10889) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-10621 XREFS 65127 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-10888 {}} {258 0 0-10738 {}}} SUCCS {{259 0 0-10890 {}}} CYCLES {}}
set a(0-10890) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-10621 XREFS 65128 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-10888 {}} {259 0 0-10889 {}}} SUCCS {{259 0 0-10891 {}}} CYCLES {}}
set a(0-10891) {NAME aif#17:slc TYPE READSLICE PAR 0-10621 XREFS 65129 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-10888 {}} {259 0 0-10890 {}}} SUCCS {{259 0 0-10892 {}} {258 0 0-10898 {}}} CYCLES {}}
set a(0-10892) {NAME aif#17:asel TYPE SELECT PAR 0-10621 XREFS 65130 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-10888 {}} {259 0 0-10891 {}}} SUCCS {{146 0 0-10893 {}} {146 0 0-10894 {}} {146 0 0-10895 {}} {146 0 0-10896 {}} {146 0 0-10897 {}}} CYCLES {}}
set a(0-10893) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-10621 XREFS 65131 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-10892 {}} {258 0 0-10738 {}}} SUCCS {{259 0 0-10894 {}}} CYCLES {}}
set a(0-10894) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-10621 XREFS 65132 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-10892 {}} {259 0 0-10893 {}}} SUCCS {{259 0 0-10895 {}}} CYCLES {}}
set a(0-10895) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65133 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-10892 {}} {259 0 0-10894 {}}} SUCCS {{259 0 0-10896 {}}} CYCLES {}}
set a(0-10896) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-10621 XREFS 65134 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-10892 {}} {259 0 0-10895 {}}} SUCCS {{259 0 0-10897 {}}} CYCLES {}}
set a(0-10897) {NAME if#6:not#2 TYPE NOT PAR 0-10621 XREFS 65135 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-10892 {}} {259 0 0-10896 {}}} SUCCS {{258 0 0-10899 {}}} CYCLES {}}
set a(0-10898) {NAME if#6:not#4 TYPE NOT PAR 0-10621 XREFS 65136 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-10891 {}}} SUCCS {{259 0 0-10899 {}}} CYCLES {}}
set a(0-10899) {NAME if#6:and#2 TYPE AND PAR 0-10621 XREFS 65137 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-10887 {}} {258 0 0-10897 {}} {258 0 0-10636 {}} {259 0 0-10898 {}}} SUCCS {{259 0 0-10900 {}} {258 0 0-10902 {}}} CYCLES {}}
set a(0-10900) {NAME sel#6 TYPE SELECT PAR 0-10621 XREFS 65138 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-10899 {}}} SUCCS {{146 0 0-10901 {}}} CYCLES {}}
set a(0-10901) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-10621 XREFS 65139 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-10900 {}} {258 0 0-10794 {}}} SUCCS {{259 0 0-10902 {}}} CYCLES {}}
set a(0-10902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-10621 XREFS 65140 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-10899 {}} {258 0 0-10794 {}} {258 0 0-10635 {}} {259 0 0-10901 {}}} SUCCS {{258 0 0-10938 {}} {258 0 0-11238 {}}} CYCLES {}}
set a(0-10903) {NAME not#2 TYPE NOT PAR 0-10621 XREFS 65141 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{258 0 0-10875 {}}} SUCCS {{259 0 0-10904 {}}} CYCLES {}}
set a(0-10904) {NAME conc TYPE CONCATENATE PAR 0-10621 XREFS 65142 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{259 0 0-10903 {}}} SUCCS {{259 0 0-10905 {}}} CYCLES {}}
set a(0-10905) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 65143 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.41869898449693604} PREDS {{259 0 0-10904 {}}} SUCCS {{259 0 0-10906 {}}} CYCLES {}}
set a(0-10906) {NAME slc#2 TYPE READSLICE PAR 0-10621 XREFS 65144 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-10905 {}}} SUCCS {{259 0 0-10907 {}} {258 0 0-10934 {}} {258 0 0-10936 {}}} CYCLES {}}
set a(0-10907) {NAME sel#7 TYPE SELECT PAR 0-10621 XREFS 65145 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-10906 {}}} SUCCS {{146 0 0-10908 {}} {146 0 0-10909 {}} {146 0 0-10910 {}} {146 0 0-10911 {}} {146 0 0-10912 {}} {146 0 0-10913 {}} {146 0 0-10914 {}} {146 0 0-10915 {}} {146 0 0-10916 {}} {146 0 0-10917 {}} {146 0 0-10918 {}} {146 0 0-10919 {}} {146 0 0-10920 {}} {146 0 0-10921 {}} {146 0 0-10922 {}} {146 0 0-10923 {}} {146 0 0-10924 {}} {146 0 0-10925 {}} {146 0 0-10926 {}} {146 0 0-10927 {}} {130 0 0-10928 {}} {130 0 0-10929 {}}} CYCLES {}}
set a(0-10908) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-10621 XREFS 65146 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10909) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-10621 XREFS 65147 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10910) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-10621 XREFS 65148 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10911) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-10621 XREFS 65149 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10912) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-10621 XREFS 65150 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10913) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-10621 XREFS 65151 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10914) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-10621 XREFS 65152 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10915) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-10621 XREFS 65153 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10916) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-10621 XREFS 65154 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10917) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-10621 XREFS 65155 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10846 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10918) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-10621 XREFS 65156 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10919) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-10621 XREFS 65157 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10920) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-10621 XREFS 65158 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10921) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-10621 XREFS 65159 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10922) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-10621 XREFS 65160 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10923) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-10621 XREFS 65161 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10924) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-10621 XREFS 65162 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10925) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-10621 XREFS 65163 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10926) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-10621 XREFS 65164 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{258 0 0-10928 {}}} CYCLES {}}
set a(0-10927) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-10621 XREFS 65165 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10907 {}} {258 0 0-10842 {}}} SUCCS {{259 0 0-10928 {}}} CYCLES {}}
set a(0-10928) {NAME if#7:if:nor TYPE NOR PAR 0-10621 XREFS 65166 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-10907 {}} {258 0 0-10926 {}} {258 0 0-10925 {}} {258 0 0-10924 {}} {258 0 0-10923 {}} {258 0 0-10922 {}} {258 0 0-10921 {}} {258 0 0-10920 {}} {258 0 0-10919 {}} {258 0 0-10918 {}} {258 0 0-10917 {}} {258 0 0-10916 {}} {258 0 0-10915 {}} {258 0 0-10914 {}} {258 0 0-10913 {}} {258 0 0-10912 {}} {258 0 0-10911 {}} {258 0 0-10910 {}} {258 0 0-10909 {}} {258 0 0-10908 {}} {259 0 0-10927 {}}} SUCCS {{259 0 0-10929 {}} {258 0 0-10934 {}} {258 0 0-10936 {}}} CYCLES {}}
set a(0-10929) {NAME if#7:sel TYPE SELECT PAR 0-10621 XREFS 65167 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-10907 {}} {259 0 0-10928 {}}} SUCCS {{146 0 0-10930 {}} {146 0 0-10931 {}} {146 0 0-10932 {}} {146 0 0-10933 {}}} CYCLES {}}
set a(0-10930) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65168 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-10929 {}}} SUCCS {{259 0 0-10931 {}}} CYCLES {}}
set a(0-10931) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-10621 XREFS 65169 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-10929 {}} {259 0 0-10930 {}}} SUCCS {{258 0 0-10935 {}}} CYCLES {}}
set a(0-10932) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65170 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10929 {}}} SUCCS {{259 0 0-10933 {}}} CYCLES {}}
set a(0-10933) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-10621 XREFS 65171 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-10929 {}} {259 0 0-10932 {}}} SUCCS {{258 0 0-10937 {}}} CYCLES {}}
set a(0-10934) {NAME and#7 TYPE AND PAR 0-10621 XREFS 65172 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-10906 {}} {258 0 0-10928 {}}} SUCCS {{259 0 0-10935 {}}} CYCLES {}}
set a(0-10935) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-10621 XREFS 65173 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-10842 {}} {258 0 0-10931 {}} {258 0 0-10634 {}} {259 0 0-10934 {}}} SUCCS {{258 0 0-10976 {}} {258 0 0-11239 {}}} CYCLES {}}
set a(0-10936) {NAME and#8 TYPE AND PAR 0-10621 XREFS 65174 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{258 0 0-10906 {}} {258 0 0-10928 {}}} SUCCS {{259 0 0-10937 {}}} CYCLES {}}
set a(0-10937) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-10621 XREFS 65175 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.4417595875} PREDS {{258 0 0-10846 {}} {258 0 0-10933 {}} {258 0 0-10633 {}} {259 0 0-10936 {}}} SUCCS {{258 0 0-11002 {}} {258 0 0-11047 {}} {258 0 0-11240 {}}} CYCLES {}}
set a(0-10938) {NAME not#3 TYPE NOT PAR 0-10621 XREFS 65176 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-10902 {}}} SUCCS {{259 0 0-10939 {}}} CYCLES {}}
set a(0-10939) {NAME conc#1 TYPE CONCATENATE PAR 0-10621 XREFS 65177 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-10938 {}}} SUCCS {{259 0 0-10940 {}}} CYCLES {}}
set a(0-10940) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 65178 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-10939 {}}} SUCCS {{259 0 0-10941 {}}} CYCLES {}}
set a(0-10941) {NAME slc#3 TYPE READSLICE PAR 0-10621 XREFS 65179 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-10940 {}}} SUCCS {{259 0 0-10942 {}} {258 0 0-10969 {}} {258 0 0-10971 {}}} CYCLES {}}
set a(0-10942) {NAME sel#9 TYPE SELECT PAR 0-10621 XREFS 65180 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-10941 {}}} SUCCS {{146 0 0-10943 {}} {146 0 0-10944 {}} {146 0 0-10945 {}} {146 0 0-10946 {}} {146 0 0-10947 {}} {146 0 0-10948 {}} {146 0 0-10949 {}} {146 0 0-10950 {}} {146 0 0-10951 {}} {146 0 0-10952 {}} {146 0 0-10953 {}} {146 0 0-10954 {}} {146 0 0-10955 {}} {146 0 0-10956 {}} {146 0 0-10957 {}} {146 0 0-10958 {}} {146 0 0-10959 {}} {146 0 0-10960 {}} {146 0 0-10961 {}} {146 0 0-10962 {}} {130 0 0-10963 {}} {130 0 0-10964 {}}} CYCLES {}}
set a(0-10943) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-10621 XREFS 65181 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10944) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-10621 XREFS 65182 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10945) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-10621 XREFS 65183 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10946) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-10621 XREFS 65184 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10947) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-10621 XREFS 65185 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10948) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-10621 XREFS 65186 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10949) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-10621 XREFS 65187 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10950) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-10621 XREFS 65188 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10951) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-10621 XREFS 65189 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10952) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-10621 XREFS 65190 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10854 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10953) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-10621 XREFS 65191 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10954) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-10621 XREFS 65192 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10955) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-10621 XREFS 65193 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10956) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-10621 XREFS 65194 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10957) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-10621 XREFS 65195 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10958) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-10621 XREFS 65196 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10959) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-10621 XREFS 65197 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10960) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-10621 XREFS 65198 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10961) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-10621 XREFS 65199 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{258 0 0-10963 {}}} CYCLES {}}
set a(0-10962) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-10621 XREFS 65200 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10942 {}} {258 0 0-10850 {}}} SUCCS {{259 0 0-10963 {}}} CYCLES {}}
set a(0-10963) {NAME if#9:if:nor TYPE NOR PAR 0-10621 XREFS 65201 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-10942 {}} {258 0 0-10961 {}} {258 0 0-10960 {}} {258 0 0-10959 {}} {258 0 0-10958 {}} {258 0 0-10957 {}} {258 0 0-10956 {}} {258 0 0-10955 {}} {258 0 0-10954 {}} {258 0 0-10953 {}} {258 0 0-10952 {}} {258 0 0-10951 {}} {258 0 0-10950 {}} {258 0 0-10949 {}} {258 0 0-10948 {}} {258 0 0-10947 {}} {258 0 0-10946 {}} {258 0 0-10945 {}} {258 0 0-10944 {}} {258 0 0-10943 {}} {259 0 0-10962 {}}} SUCCS {{259 0 0-10964 {}} {258 0 0-10969 {}} {258 0 0-10971 {}}} CYCLES {}}
set a(0-10964) {NAME if#9:sel TYPE SELECT PAR 0-10621 XREFS 65202 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-10942 {}} {259 0 0-10963 {}}} SUCCS {{146 0 0-10965 {}} {146 0 0-10966 {}} {146 0 0-10967 {}} {146 0 0-10968 {}}} CYCLES {}}
set a(0-10965) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65203 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10964 {}}} SUCCS {{259 0 0-10966 {}}} CYCLES {}}
set a(0-10966) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-10621 XREFS 65204 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-10964 {}} {259 0 0-10965 {}}} SUCCS {{258 0 0-10970 {}}} CYCLES {}}
set a(0-10967) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65205 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-10964 {}}} SUCCS {{259 0 0-10968 {}}} CYCLES {}}
set a(0-10968) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-10621 XREFS 65206 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-10964 {}} {259 0 0-10967 {}}} SUCCS {{258 0 0-10972 {}}} CYCLES {}}
set a(0-10969) {NAME and#9 TYPE AND PAR 0-10621 XREFS 65207 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-10941 {}} {258 0 0-10963 {}}} SUCCS {{259 0 0-10970 {}}} CYCLES {}}
set a(0-10970) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-10621 XREFS 65208 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-10850 {}} {258 0 0-10966 {}} {258 0 0-10632 {}} {259 0 0-10969 {}}} SUCCS {{258 0 0-10983 {}} {258 0 0-11241 {}}} CYCLES {}}
set a(0-10971) {NAME and#10 TYPE AND PAR 0-10621 XREFS 65209 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-10941 {}} {258 0 0-10963 {}}} SUCCS {{259 0 0-10972 {}}} CYCLES {}}
set a(0-10972) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-10621 XREFS 65210 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-10854 {}} {258 0 0-10968 {}} {258 0 0-10631 {}} {259 0 0-10971 {}}} SUCCS {{258 0 0-11032 {}} {258 0 0-11242 {}}} CYCLES {}}
set a(0-10973) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65211 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-10974 {}}} CYCLES {}}
set a(0-10974) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-10621 XREFS 65212 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-10973 {}}} SUCCS {{259 0 0-10975 {}}} CYCLES {}}
set a(0-10975) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-10621 XREFS 65213 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-10974 {}}} SUCCS {{258 0 0-10978 {}}} CYCLES {}}
set a(0-10976) {NAME deltax_square_red:not TYPE NOT PAR 0-10621 XREFS 65214 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-10935 {}}} SUCCS {{259 0 0-10977 {}}} CYCLES {}}
set a(0-10977) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-10621 XREFS 65215 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-10976 {}}} SUCCS {{259 0 0-10978 {}}} CYCLES {}}
set a(0-10978) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 65216 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-10975 {}} {259 0 0-10977 {}}} SUCCS {{259 0 0-10979 {}}} CYCLES {}}
set a(0-10979) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-10621 XREFS 65217 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-10978 {}}} SUCCS {{258 0 0-10987 {}} {258 0 0-10989 {}} {258 0 0-10995 {}}} CYCLES {}}
set a(0-10980) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65218 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-10981 {}}} CYCLES {}}
set a(0-10981) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-10621 XREFS 65219 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-10980 {}}} SUCCS {{259 0 0-10982 {}}} CYCLES {}}
set a(0-10982) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-10621 XREFS 65220 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-10981 {}}} SUCCS {{258 0 0-10985 {}}} CYCLES {}}
set a(0-10983) {NAME deltax_square_blue:not TYPE NOT PAR 0-10621 XREFS 65221 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-10970 {}}} SUCCS {{259 0 0-10984 {}}} CYCLES {}}
set a(0-10984) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-10621 XREFS 65222 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-10983 {}}} SUCCS {{259 0 0-10985 {}}} CYCLES {}}
set a(0-10985) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 65223 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-10982 {}} {259 0 0-10984 {}}} SUCCS {{259 0 0-10986 {}}} CYCLES {}}
set a(0-10986) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-10621 XREFS 65224 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-10985 {}}} SUCCS {{258 0 0-11017 {}} {258 0 0-11019 {}} {258 0 0-11025 {}}} CYCLES {}}
set a(0-10987) {NAME slc#11 TYPE READSLICE PAR 0-10621 XREFS 65225 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-10979 {}}} SUCCS {{259 0 0-10988 {}}} CYCLES {}}
set a(0-10988) {NAME asel#39 TYPE SELECT PAR 0-10621 XREFS 65226 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-10987 {}}} SUCCS {{146 0 0-10989 {}} {146 0 0-10990 {}} {146 0 0-10991 {}} {146 0 0-10992 {}} {146 0 0-10993 {}} {146 0 0-10994 {}}} CYCLES {}}
set a(0-10989) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-10621 XREFS 65227 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-10988 {}} {258 0 0-10979 {}}} SUCCS {{259 0 0-10990 {}}} CYCLES {}}
set a(0-10990) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-10621 XREFS 65228 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-10988 {}} {259 0 0-10989 {}}} SUCCS {{259 0 0-10991 {}}} CYCLES {}}
set a(0-10991) {NAME if#15:conc TYPE CONCATENATE PAR 0-10621 XREFS 65229 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-10988 {}} {259 0 0-10990 {}}} SUCCS {{259 0 0-10992 {}}} CYCLES {}}
set a(0-10992) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65230 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-10988 {}} {259 0 0-10991 {}}} SUCCS {{259 0 0-10993 {}}} CYCLES {}}
set a(0-10993) {NAME aif#39:slc TYPE READSLICE PAR 0-10621 XREFS 65231 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10988 {}} {259 0 0-10992 {}}} SUCCS {{259 0 0-10994 {}}} CYCLES {}}
set a(0-10994) {NAME if#15:not TYPE NOT PAR 0-10621 XREFS 65232 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10988 {}} {259 0 0-10993 {}}} SUCCS {{258 0 0-10997 {}}} CYCLES {}}
set a(0-10995) {NAME slc#6 TYPE READSLICE PAR 0-10621 XREFS 65233 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-10979 {}}} SUCCS {{259 0 0-10996 {}}} CYCLES {}}
set a(0-10996) {NAME if#15:not#2 TYPE NOT PAR 0-10621 XREFS 65234 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-10995 {}}} SUCCS {{259 0 0-10997 {}}} CYCLES {}}
set a(0-10997) {NAME if#15:and TYPE AND PAR 0-10621 XREFS 65235 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-10994 {}} {258 0 0-10630 {}} {259 0 0-10996 {}}} SUCCS {{259 0 0-10998 {}} {258 0 0-11016 {}}} CYCLES {}}
set a(0-10998) {NAME asel#41 TYPE SELECT PAR 0-10621 XREFS 65236 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-10997 {}}} SUCCS {{146 0 0-10999 {}} {146 0 0-11000 {}} {146 0 0-11001 {}} {146 0 0-11002 {}} {146 0 0-11003 {}} {146 0 0-11004 {}} {130 0 0-11005 {}} {146 0 0-11006 {}} {130 0 0-11007 {}}} CYCLES {}}
set a(0-10999) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65237 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10998 {}}} SUCCS {{259 0 0-11000 {}}} CYCLES {}}
set a(0-11000) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-10621 XREFS 65238 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10998 {}} {259 0 0-10999 {}}} SUCCS {{259 0 0-11001 {}}} CYCLES {}}
set a(0-11001) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-10621 XREFS 65239 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10998 {}} {259 0 0-11000 {}}} SUCCS {{258 0 0-11004 {}}} CYCLES {}}
set a(0-11002) {NAME deltay_square_red:not TYPE NOT PAR 0-10621 XREFS 65240 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10998 {}} {258 0 0-10937 {}}} SUCCS {{259 0 0-11003 {}}} CYCLES {}}
set a(0-11003) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-10621 XREFS 65241 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-10998 {}} {259 0 0-11002 {}}} SUCCS {{259 0 0-11004 {}}} CYCLES {}}
set a(0-11004) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 65242 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-10998 {}} {258 0 0-11001 {}} {259 0 0-11003 {}}} SUCCS {{259 0 0-11005 {}}} CYCLES {}}
set a(0-11005) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-10621 XREFS 65243 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-10998 {}} {259 0 0-11004 {}}} SUCCS {{259 0 0-11006 {}} {258 0 0-11008 {}} {258 0 0-11014 {}}} CYCLES {}}
set a(0-11006) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-10621 XREFS 65244 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-10998 {}} {259 0 0-11005 {}}} SUCCS {{259 0 0-11007 {}}} CYCLES {}}
set a(0-11007) {NAME aif#41:asel TYPE SELECT PAR 0-10621 XREFS 65245 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-10998 {}} {259 0 0-11006 {}}} SUCCS {{146 0 0-11008 {}} {146 0 0-11009 {}} {146 0 0-11010 {}} {146 0 0-11011 {}} {146 0 0-11012 {}} {146 0 0-11013 {}}} CYCLES {}}
set a(0-11008) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-10621 XREFS 65246 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-11007 {}} {258 0 0-11005 {}}} SUCCS {{259 0 0-11009 {}}} CYCLES {}}
set a(0-11009) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-10621 XREFS 65247 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-11007 {}} {259 0 0-11008 {}}} SUCCS {{259 0 0-11010 {}}} CYCLES {}}
set a(0-11010) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-10621 XREFS 65248 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-11007 {}} {259 0 0-11009 {}}} SUCCS {{259 0 0-11011 {}}} CYCLES {}}
set a(0-11011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65249 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-11007 {}} {259 0 0-11010 {}}} SUCCS {{259 0 0-11012 {}}} CYCLES {}}
set a(0-11012) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-10621 XREFS 65250 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-11007 {}} {259 0 0-11011 {}}} SUCCS {{259 0 0-11013 {}}} CYCLES {}}
set a(0-11013) {NAME if#15:not#1 TYPE NOT PAR 0-10621 XREFS 65251 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-11007 {}} {259 0 0-11012 {}}} SUCCS {{258 0 0-11016 {}}} CYCLES {}}
set a(0-11014) {NAME aif#41:slc TYPE READSLICE PAR 0-10621 XREFS 65252 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-11005 {}}} SUCCS {{259 0 0-11015 {}}} CYCLES {}}
set a(0-11015) {NAME if#15:not#3 TYPE NOT PAR 0-10621 XREFS 65253 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-11014 {}}} SUCCS {{259 0 0-11016 {}}} CYCLES {}}
set a(0-11016) {NAME if#15:and#2 TYPE AND PAR 0-10621 XREFS 65254 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-10997 {}} {258 0 0-11013 {}} {258 0 0-10629 {}} {259 0 0-11015 {}}} SUCCS {{258 0 0-11213 {}} {258 0 0-11218 {}} {258 0 0-11225 {}}} CYCLES {}}
set a(0-11017) {NAME slc#12 TYPE READSLICE PAR 0-10621 XREFS 65255 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-10986 {}}} SUCCS {{259 0 0-11018 {}}} CYCLES {}}
set a(0-11018) {NAME asel#45 TYPE SELECT PAR 0-10621 XREFS 65256 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-11017 {}}} SUCCS {{146 0 0-11019 {}} {146 0 0-11020 {}} {146 0 0-11021 {}} {146 0 0-11022 {}} {146 0 0-11023 {}} {146 0 0-11024 {}}} CYCLES {}}
set a(0-11019) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-10621 XREFS 65257 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-11018 {}} {258 0 0-10986 {}}} SUCCS {{259 0 0-11020 {}}} CYCLES {}}
set a(0-11020) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-10621 XREFS 65258 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-11018 {}} {259 0 0-11019 {}}} SUCCS {{259 0 0-11021 {}}} CYCLES {}}
set a(0-11021) {NAME if#16:conc TYPE CONCATENATE PAR 0-10621 XREFS 65259 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-11018 {}} {259 0 0-11020 {}}} SUCCS {{259 0 0-11022 {}}} CYCLES {}}
set a(0-11022) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65260 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-11018 {}} {259 0 0-11021 {}}} SUCCS {{259 0 0-11023 {}}} CYCLES {}}
set a(0-11023) {NAME aif#45:slc TYPE READSLICE PAR 0-10621 XREFS 65261 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-11018 {}} {259 0 0-11022 {}}} SUCCS {{259 0 0-11024 {}}} CYCLES {}}
set a(0-11024) {NAME if#16:not TYPE NOT PAR 0-10621 XREFS 65262 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-11018 {}} {259 0 0-11023 {}}} SUCCS {{258 0 0-11027 {}}} CYCLES {}}
set a(0-11025) {NAME slc#7 TYPE READSLICE PAR 0-10621 XREFS 65263 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-10986 {}}} SUCCS {{259 0 0-11026 {}}} CYCLES {}}
set a(0-11026) {NAME if#16:not#2 TYPE NOT PAR 0-10621 XREFS 65264 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-11025 {}}} SUCCS {{259 0 0-11027 {}}} CYCLES {}}
set a(0-11027) {NAME if#16:and TYPE AND PAR 0-10621 XREFS 65265 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-11024 {}} {258 0 0-10628 {}} {259 0 0-11026 {}}} SUCCS {{259 0 0-11028 {}} {258 0 0-11046 {}}} CYCLES {}}
set a(0-11028) {NAME asel#47 TYPE SELECT PAR 0-10621 XREFS 65266 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-11027 {}}} SUCCS {{146 0 0-11029 {}} {146 0 0-11030 {}} {146 0 0-11031 {}} {146 0 0-11032 {}} {146 0 0-11033 {}} {146 0 0-11034 {}} {130 0 0-11035 {}} {146 0 0-11036 {}} {130 0 0-11037 {}}} CYCLES {}}
set a(0-11029) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65267 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-11028 {}}} SUCCS {{259 0 0-11030 {}}} CYCLES {}}
set a(0-11030) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-10621 XREFS 65268 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-11028 {}} {259 0 0-11029 {}}} SUCCS {{259 0 0-11031 {}}} CYCLES {}}
set a(0-11031) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-10621 XREFS 65269 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-11028 {}} {259 0 0-11030 {}}} SUCCS {{258 0 0-11034 {}}} CYCLES {}}
set a(0-11032) {NAME deltay_square_blue:not TYPE NOT PAR 0-10621 XREFS 65270 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-11028 {}} {258 0 0-10972 {}}} SUCCS {{259 0 0-11033 {}}} CYCLES {}}
set a(0-11033) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-10621 XREFS 65271 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-11028 {}} {259 0 0-11032 {}}} SUCCS {{259 0 0-11034 {}}} CYCLES {}}
set a(0-11034) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-10621 XREFS 65272 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-11028 {}} {258 0 0-11031 {}} {259 0 0-11033 {}}} SUCCS {{259 0 0-11035 {}}} CYCLES {}}
set a(0-11035) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-10621 XREFS 65273 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-11028 {}} {259 0 0-11034 {}}} SUCCS {{259 0 0-11036 {}} {258 0 0-11038 {}} {258 0 0-11044 {}}} CYCLES {}}
set a(0-11036) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-10621 XREFS 65274 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-11028 {}} {259 0 0-11035 {}}} SUCCS {{259 0 0-11037 {}}} CYCLES {}}
set a(0-11037) {NAME aif#47:asel TYPE SELECT PAR 0-10621 XREFS 65275 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-11028 {}} {259 0 0-11036 {}}} SUCCS {{146 0 0-11038 {}} {146 0 0-11039 {}} {146 0 0-11040 {}} {146 0 0-11041 {}} {146 0 0-11042 {}} {146 0 0-11043 {}}} CYCLES {}}
set a(0-11038) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-10621 XREFS 65276 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-11037 {}} {258 0 0-11035 {}}} SUCCS {{259 0 0-11039 {}}} CYCLES {}}
set a(0-11039) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-10621 XREFS 65277 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-11037 {}} {259 0 0-11038 {}}} SUCCS {{259 0 0-11040 {}}} CYCLES {}}
set a(0-11040) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-10621 XREFS 65278 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-11037 {}} {259 0 0-11039 {}}} SUCCS {{259 0 0-11041 {}}} CYCLES {}}
set a(0-11041) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65279 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-11037 {}} {259 0 0-11040 {}}} SUCCS {{259 0 0-11042 {}}} CYCLES {}}
set a(0-11042) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-10621 XREFS 65280 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11037 {}} {259 0 0-11041 {}}} SUCCS {{259 0 0-11043 {}}} CYCLES {}}
set a(0-11043) {NAME if#16:not#1 TYPE NOT PAR 0-10621 XREFS 65281 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11037 {}} {259 0 0-11042 {}}} SUCCS {{258 0 0-11046 {}}} CYCLES {}}
set a(0-11044) {NAME aif#47:slc TYPE READSLICE PAR 0-10621 XREFS 65282 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-11035 {}}} SUCCS {{259 0 0-11045 {}}} CYCLES {}}
set a(0-11045) {NAME if#16:not#3 TYPE NOT PAR 0-10621 XREFS 65283 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-11044 {}}} SUCCS {{259 0 0-11046 {}}} CYCLES {}}
set a(0-11046) {NAME if#16:and#2 TYPE AND PAR 0-10621 XREFS 65284 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-11027 {}} {258 0 0-11043 {}} {258 0 0-10627 {}} {259 0 0-11045 {}}} SUCCS {{258 0 0-11215 {}} {258 0 0-11220 {}} {258 0 0-11228 {}}} CYCLES {}}
set a(0-11047) {NAME volume_current:not TYPE NOT PAR 0-10621 XREFS 65285 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.441759625} PREDS {{258 0 0-10937 {}}} SUCCS {{259 0 0-11048 {}}} CYCLES {}}
set a(0-11048) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-10621 XREFS 65286 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5272855063734283} PREDS {{259 0 0-11047 {}}} SUCCS {{259 0 0-11049 {}} {258 0 0-11051 {}} {258 0 0-11054 {}} {258 0 0-11058 {}} {258 0 0-11073 {}} {258 0 0-11080 {}} {258 0 0-11082 {}} {258 0 0-11088 {}} {258 0 0-11089 {}} {258 0 0-11090 {}} {258 0 0-11096 {}}} CYCLES {}}
set a(0-11049) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-10621 XREFS 65287 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-11048 {}}} SUCCS {{259 0 0-11050 {}}} CYCLES {}}
set a(0-11050) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-10621 XREFS 65288 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-11049 {}}} SUCCS {{258 0 0-11056 {}}} CYCLES {}}
set a(0-11051) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-10621 XREFS 65289 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-11048 {}}} SUCCS {{259 0 0-11052 {}}} CYCLES {}}
set a(0-11052) {NAME volume_current:not#1 TYPE NOT PAR 0-10621 XREFS 65290 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-11051 {}}} SUCCS {{259 0 0-11053 {}}} CYCLES {}}
set a(0-11053) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-10621 XREFS 65291 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-11052 {}}} SUCCS {{258 0 0-11055 {}}} CYCLES {}}
set a(0-11054) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-10621 XREFS 65292 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-11048 {}}} SUCCS {{259 0 0-11055 {}}} CYCLES {}}
set a(0-11055) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-10621 XREFS 65293 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-11053 {}} {259 0 0-11054 {}}} SUCCS {{259 0 0-11056 {}}} CYCLES {}}
set a(0-11056) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 65294 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.5757301344969361} PREDS {{258 0 0-11050 {}} {259 0 0-11055 {}}} SUCCS {{259 0 0-11057 {}}} CYCLES {}}
set a(0-11057) {NAME volume_current:slc TYPE READSLICE PAR 0-10621 XREFS 65295 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-11056 {}}} SUCCS {{258 0 0-11060 {}}} CYCLES {}}
set a(0-11058) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-10621 XREFS 65296 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.575730175} PREDS {{258 0 0-11048 {}}} SUCCS {{259 0 0-11059 {}}} CYCLES {}}
set a(0-11059) {NAME volume_current:conc TYPE CONCATENATE PAR 0-10621 XREFS 65297 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-11058 {}}} SUCCS {{259 0 0-11060 {}}} CYCLES {}}
set a(0-11060) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 65298 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.624174759496936} PREDS {{258 0 0-11057 {}} {259 0 0-11059 {}}} SUCCS {{259 0 0-11061 {}} {258 0 0-11064 {}} {258 0 0-11066 {}} {258 0 0-11068 {}} {258 0 0-11070 {}}} CYCLES {}}
set a(0-11061) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-10621 XREFS 65299 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-11060 {}}} SUCCS {{259 0 0-11062 {}}} CYCLES {}}
set a(0-11062) {NAME volume_current:not#2 TYPE NOT PAR 0-10621 XREFS 65300 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-11061 {}}} SUCCS {{259 0 0-11063 {}}} CYCLES {}}
set a(0-11063) {NAME volume_current:xor TYPE XOR PAR 0-10621 XREFS 65301 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-11062 {}}} SUCCS {{258 0 0-11065 {}}} CYCLES {}}
set a(0-11064) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-10621 XREFS 65302 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{258 0 0-11060 {}}} SUCCS {{259 0 0-11065 {}}} CYCLES {}}
set a(0-11065) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-10621 XREFS 65303 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.6456305112499999} PREDS {{258 0 0-11063 {}} {259 0 0-11064 {}}} SUCCS {{258 0 0-11067 {}}} CYCLES {}}
set a(0-11066) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-10621 XREFS 65304 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.64563055} PREDS {{258 0 0-11060 {}}} SUCCS {{259 0 0-11067 {}}} CYCLES {}}
set a(0-11067) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-10621 XREFS 65305 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6892186648622739} PREDS {{258 0 0-11065 {}} {259 0 0-11066 {}}} SUCCS {{258 0 0-11072 {}} {258 0 0-11083 {}} {258 0 0-11085 {}} {258 0 0-11086 {}} {258 0 0-11087 {}}} CYCLES {}}
set a(0-11068) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-10621 XREFS 65306 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-11060 {}}} SUCCS {{259 0 0-11069 {}}} CYCLES {}}
set a(0-11069) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-10621 XREFS 65307 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-11068 {}}} SUCCS {{258 0 0-11077 {}}} CYCLES {}}
set a(0-11070) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-10621 XREFS 65308 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-11060 {}}} SUCCS {{259 0 0-11071 {}}} CYCLES {}}
set a(0-11071) {NAME volume_current:not#5 TYPE NOT PAR 0-10621 XREFS 65309 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-11070 {}}} SUCCS {{258 0 0-11076 {}}} CYCLES {}}
set a(0-11072) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-10621 XREFS 65310 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-11067 {}}} SUCCS {{258 0 0-11075 {}}} CYCLES {}}
set a(0-11073) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-10621 XREFS 65311 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.6892187249999999} PREDS {{258 0 0-11048 {}}} SUCCS {{259 0 0-11074 {}}} CYCLES {}}
set a(0-11074) {NAME volume_current:not#3 TYPE NOT PAR 0-10621 XREFS 65312 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-11073 {}}} SUCCS {{259 0 0-11075 {}}} CYCLES {}}
set a(0-11075) {NAME volume_current:nand TYPE NAND PAR 0-10621 XREFS 65313 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-11072 {}} {259 0 0-11074 {}}} SUCCS {{259 0 0-11076 {}}} CYCLES {}}
set a(0-11076) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-10621 XREFS 65314 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-11071 {}} {259 0 0-11075 {}}} SUCCS {{259 0 0-11077 {}}} CYCLES {}}
set a(0-11077) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-10621 XREFS 65315 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7300017350894752} PREDS {{258 0 0-11069 {}} {259 0 0-11076 {}}} SUCCS {{259 0 0-11078 {}}} CYCLES {}}
set a(0-11078) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-10621 XREFS 65316 LOC {1 0.9833318 1 1.0 1 1.0 2 0.730001775} PREDS {{259 0 0-11077 {}}} SUCCS {{259 0 0-11079 {}}} CYCLES {}}
set a(0-11079) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-10621 XREFS 65317 LOC {1 0.9833318 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-11078 {}}} SUCCS {{258 0 0-11094 {}}} CYCLES {}}
set a(0-11080) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-10621 XREFS 65318 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-11048 {}}} SUCCS {{259 0 0-11081 {}}} CYCLES {}}
set a(0-11081) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-10621 XREFS 65319 LOC {1 0.780615575 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-11080 {}}} SUCCS {{258 0 0-11093 {}}} CYCLES {}}
set a(0-11082) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-10621 XREFS 65320 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-11048 {}}} SUCCS {{258 0 0-11092 {}}} CYCLES {}}
set a(0-11083) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-10621 XREFS 65321 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-11067 {}}} SUCCS {{259 0 0-11084 {}}} CYCLES {}}
set a(0-11084) {NAME volume_current:not#4 TYPE NOT PAR 0-10621 XREFS 65322 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{259 0 0-11083 {}}} SUCCS {{258 0 0-11092 {}}} CYCLES {}}
set a(0-11085) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-10621 XREFS 65323 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-11067 {}}} SUCCS {{258 0 0-11091 {}}} CYCLES {}}
set a(0-11086) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-10621 XREFS 65324 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-11067 {}}} SUCCS {{258 0 0-11091 {}}} CYCLES {}}
set a(0-11087) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-10621 XREFS 65325 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-11067 {}}} SUCCS {{258 0 0-11091 {}}} CYCLES {}}
set a(0-11088) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-10621 XREFS 65326 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-11048 {}}} SUCCS {{258 0 0-11091 {}}} CYCLES {}}
set a(0-11089) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-10621 XREFS 65327 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-11048 {}}} SUCCS {{258 0 0-11091 {}}} CYCLES {}}
set a(0-11090) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-10621 XREFS 65328 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-11048 {}}} SUCCS {{259 0 0-11091 {}}} CYCLES {}}
set a(0-11091) {NAME volume_current:or TYPE OR PAR 0-10621 XREFS 65329 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-11089 {}} {258 0 0-11088 {}} {258 0 0-11087 {}} {258 0 0-11086 {}} {258 0 0-11085 {}} {259 0 0-11090 {}}} SUCCS {{259 0 0-11092 {}}} CYCLES {}}
set a(0-11092) {NAME and#1 TYPE AND PAR 0-10621 XREFS 65330 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-11084 {}} {258 0 0-11082 {}} {259 0 0-11091 {}}} SUCCS {{259 0 0-11093 {}}} CYCLES {}}
set a(0-11093) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-10621 XREFS 65331 LOC {1 0.9425487499999999 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{258 0 0-11081 {}} {259 0 0-11092 {}}} SUCCS {{259 0 0-11094 {}}} CYCLES {}}
set a(0-11094) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-10621 XREFS 65332 LOC {2 0.0 2 0.730001775 2 0.730001775 2 0.7674027770708272 2 0.7674027770708272} PREDS {{258 0 0-11079 {}} {259 0 0-11093 {}}} SUCCS {{259 0 0-11095 {}}} CYCLES {}}
set a(0-11095) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-10621 XREFS 65333 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.767402825} PREDS {{259 0 0-11094 {}}} SUCCS {{258 0 0-11097 {}}} CYCLES {}}
set a(0-11096) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-10621 XREFS 65334 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.767402825} PREDS {{258 0 0-11048 {}}} SUCCS {{259 0 0-11097 {}}} CYCLES {}}
set a(0-11097) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-10621 XREFS 65335 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.8209264899089294 2 0.8209264899089294} PREDS {{258 0 0-11095 {}} {259 0 0-11096 {}}} SUCCS {{259 0 0-11098 {}} {258 0 0-11115 {}}} CYCLES {}}
set a(0-11098) {NAME if#17:conc TYPE CONCATENATE PAR 0-10621 XREFS 65336 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-11097 {}}} SUCCS {{258 0 0-11102 {}}} CYCLES {}}
set a(0-11099) {NAME if#17:asn TYPE ASSIGN PAR 0-10621 XREFS 65337 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{262 0 0-11243 {}}} SUCCS {{259 0 0-11100 {}} {256 0 0-11243 {}}} CYCLES {}}
set a(0-11100) {NAME not#9 TYPE NOT PAR 0-10621 XREFS 65338 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-11099 {}}} SUCCS {{259 0 0-11101 {}}} CYCLES {}}
set a(0-11101) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-10621 XREFS 65339 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-11100 {}}} SUCCS {{259 0 0-11102 {}}} CYCLES {}}
set a(0-11102) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-10621 XREFS 65340 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8845767657468814 2 0.8845767657468814} PREDS {{258 0 0-11098 {}} {259 0 0-11101 {}}} SUCCS {{259 0 0-11103 {}}} CYCLES {}}
set a(0-11103) {NAME if#17:slc TYPE READSLICE PAR 0-10621 XREFS 65341 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-11102 {}}} SUCCS {{259 0 0-11104 {}} {258 0 0-11108 {}}} CYCLES {}}
set a(0-11104) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-10621 XREFS 65342 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-11103 {}}} SUCCS {{259 0 0-11105 {}}} CYCLES {}}
set a(0-11105) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-10621 XREFS 65343 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.9281649398622739 2 0.9281649398622739} PREDS {{259 0 0-11104 {}}} SUCCS {{259 0 0-11106 {}}} CYCLES {}}
set a(0-11106) {NAME slc#8 TYPE READSLICE PAR 0-10621 XREFS 65344 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-11105 {}}} SUCCS {{259 0 0-11107 {}} {258 0 0-11113 {}}} CYCLES {}}
set a(0-11107) {NAME asel#51 TYPE SELECT PAR 0-10621 XREFS 65345 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-11106 {}}} SUCCS {{146 0 0-11108 {}} {146 0 0-11109 {}} {146 0 0-11110 {}} {146 0 0-11111 {}}} CYCLES {}}
set a(0-11108) {NAME aif#51:not#1 TYPE NOT PAR 0-10621 XREFS 65346 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{146 0 0-11107 {}} {258 0 0-11103 {}}} SUCCS {{259 0 0-11109 {}}} CYCLES {}}
set a(0-11109) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-10621 XREFS 65347 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9769393505936803 2 0.9769393505936803} PREDS {{146 0 0-11107 {}} {259 0 0-11108 {}}} SUCCS {{259 0 0-11110 {}}} CYCLES {}}
set a(0-11110) {NAME aif#51:slc TYPE READSLICE PAR 0-10621 XREFS 65348 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-11107 {}} {259 0 0-11109 {}}} SUCCS {{259 0 0-11111 {}}} CYCLES {}}
set a(0-11111) {NAME if#17:not TYPE NOT PAR 0-10621 XREFS 65349 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-11107 {}} {259 0 0-11110 {}}} SUCCS {{258 0 0-11114 {}}} CYCLES {}}
set a(0-11112) {NAME asn#298 TYPE ASSIGN PAR 0-10621 XREFS 65350 LOC {1 0.269998225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-11243 {}}} SUCCS {{258 0 0-11115 {}} {256 0 0-11243 {}}} CYCLES {}}
set a(0-11113) {NAME if#17:not#1 TYPE NOT PAR 0-10621 XREFS 65351 LOC {2 0.198163225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-11106 {}}} SUCCS {{259 0 0-11114 {}}} CYCLES {}}
set a(0-11114) {NAME if#17:and TYPE AND PAR 0-10621 XREFS 65352 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-11111 {}} {258 0 0-10626 {}} {259 0 0-11113 {}}} SUCCS {{259 0 0-11115 {}}} CYCLES {}}
set a(0-11115) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-10621 XREFS 65353 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-11112 {}} {258 0 0-11097 {}} {259 0 0-11114 {}}} SUCCS {{259 0 0-11116 {}} {258 0 0-11243 {}}} CYCLES {}}
set a(0-11116) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-10621 XREFS 65354 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-11116 {}} {80 0 0-11233 {}} {259 0 0-11115 {}}} SUCCS {{260 0 0-11116 {}} {80 0 0-11233 {}}} CYCLES {}}
set a(0-11117) {NAME osel#2 TYPE SELECT PAR 0-10621 XREFS 65355 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-10815 {}}} SUCCS {{146 0 0-11118 {}} {146 0 0-11119 {}} {146 0 0-11120 {}} {146 0 0-11121 {}} {146 0 0-11122 {}} {146 0 0-11123 {}} {146 0 0-11124 {}} {146 0 0-11125 {}} {146 0 0-11126 {}} {146 0 0-11127 {}} {146 0 0-11128 {}} {146 0 0-11129 {}} {146 0 0-11130 {}} {146 0 0-11131 {}} {146 0 0-11132 {}} {146 0 0-11133 {}} {146 0 0-11134 {}} {146 0 0-11135 {}} {146 0 0-11136 {}} {146 0 0-11137 {}} {146 0 0-11138 {}} {146 0 0-11139 {}}} CYCLES {}}
set a(0-11118) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65356 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11119 {}}} CYCLES {}}
set a(0-11119) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-10621 XREFS 65357 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11118 {}}} SUCCS {{258 0 0-11139 {}}} CYCLES {}}
set a(0-11120) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65358 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11121 {}}} CYCLES {}}
set a(0-11121) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-10621 XREFS 65359 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11120 {}}} SUCCS {{258 0 0-11139 {}}} CYCLES {}}
set a(0-11122) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65360 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11123 {}}} CYCLES {}}
set a(0-11123) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-10621 XREFS 65361 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11122 {}}} SUCCS {{258 0 0-11139 {}}} CYCLES {}}
set a(0-11124) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65362 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11125 {}}} CYCLES {}}
set a(0-11125) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-10621 XREFS 65363 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11124 {}}} SUCCS {{258 0 0-11139 {}}} CYCLES {}}
set a(0-11126) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65364 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11127 {}}} CYCLES {}}
set a(0-11127) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-10621 XREFS 65365 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11126 {}}} SUCCS {{258 0 0-11138 {}}} CYCLES {}}
set a(0-11128) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65366 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11129 {}}} CYCLES {}}
set a(0-11129) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-10621 XREFS 65367 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11128 {}}} SUCCS {{258 0 0-11138 {}}} CYCLES {}}
set a(0-11130) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65368 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11131 {}}} CYCLES {}}
set a(0-11131) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-10621 XREFS 65369 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11130 {}}} SUCCS {{258 0 0-11138 {}}} CYCLES {}}
set a(0-11132) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65370 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11133 {}}} CYCLES {}}
set a(0-11133) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-10621 XREFS 65371 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11132 {}}} SUCCS {{258 0 0-11138 {}}} CYCLES {}}
set a(0-11134) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65372 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11135 {}}} CYCLES {}}
set a(0-11135) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-10621 XREFS 65373 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11134 {}}} SUCCS {{258 0 0-11138 {}}} CYCLES {}}
set a(0-11136) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65374 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}}} SUCCS {{259 0 0-11137 {}}} CYCLES {}}
set a(0-11137) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-10621 XREFS 65375 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {259 0 0-11136 {}}} SUCCS {{259 0 0-11138 {}}} CYCLES {}}
set a(0-11138) {NAME oelse#2:nor TYPE NOR PAR 0-10621 XREFS 65376 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {258 0 0-11135 {}} {258 0 0-11133 {}} {258 0 0-11131 {}} {258 0 0-11129 {}} {258 0 0-11127 {}} {259 0 0-11137 {}}} SUCCS {{259 0 0-11139 {}}} CYCLES {}}
set a(0-11139) {NAME oelse#2:and TYPE AND PAR 0-10621 XREFS 65377 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11117 {}} {258 0 0-11125 {}} {258 0 0-11123 {}} {258 0 0-11121 {}} {258 0 0-11119 {}} {259 0 0-11138 {}}} SUCCS {{259 0 0-11140 {}}} CYCLES {}}
set a(0-11140) {NAME if#18:or TYPE OR PAR 0-10621 XREFS 65378 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-10815 {}} {258 0 0-10625 {}} {259 0 0-11139 {}}} SUCCS {{259 0 0-11141 {}} {258 0 0-11164 {}}} CYCLES {}}
set a(0-11141) {NAME osel#3 TYPE SELECT PAR 0-10621 XREFS 65379 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-11140 {}}} SUCCS {{146 0 0-11142 {}} {146 0 0-11143 {}} {146 0 0-11144 {}} {146 0 0-11145 {}} {146 0 0-11146 {}} {146 0 0-11147 {}} {146 0 0-11148 {}} {146 0 0-11149 {}} {146 0 0-11150 {}} {146 0 0-11151 {}} {146 0 0-11152 {}} {146 0 0-11153 {}} {146 0 0-11154 {}} {146 0 0-11155 {}} {146 0 0-11156 {}} {146 0 0-11157 {}} {146 0 0-11158 {}} {146 0 0-11159 {}} {146 0 0-11160 {}} {146 0 0-11161 {}} {146 0 0-11162 {}} {146 0 0-11163 {}}} CYCLES {}}
set a(0-11142) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65380 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11143 {}}} CYCLES {}}
set a(0-11143) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-10621 XREFS 65381 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11142 {}}} SUCCS {{258 0 0-11163 {}}} CYCLES {}}
set a(0-11144) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65382 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11145 {}}} CYCLES {}}
set a(0-11145) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-10621 XREFS 65383 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11144 {}}} SUCCS {{258 0 0-11163 {}}} CYCLES {}}
set a(0-11146) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65384 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11147 {}}} CYCLES {}}
set a(0-11147) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-10621 XREFS 65385 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11146 {}}} SUCCS {{258 0 0-11163 {}}} CYCLES {}}
set a(0-11148) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65386 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11149 {}}} CYCLES {}}
set a(0-11149) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-10621 XREFS 65387 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11148 {}}} SUCCS {{258 0 0-11163 {}}} CYCLES {}}
set a(0-11150) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65388 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11151 {}}} CYCLES {}}
set a(0-11151) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-10621 XREFS 65389 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11150 {}}} SUCCS {{258 0 0-11162 {}}} CYCLES {}}
set a(0-11152) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65390 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11153 {}}} CYCLES {}}
set a(0-11153) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-10621 XREFS 65391 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11152 {}}} SUCCS {{258 0 0-11162 {}}} CYCLES {}}
set a(0-11154) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65392 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11155 {}}} CYCLES {}}
set a(0-11155) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-10621 XREFS 65393 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11154 {}}} SUCCS {{258 0 0-11162 {}}} CYCLES {}}
set a(0-11156) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65394 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11157 {}}} CYCLES {}}
set a(0-11157) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-10621 XREFS 65395 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11156 {}}} SUCCS {{258 0 0-11162 {}}} CYCLES {}}
set a(0-11158) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65396 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11159 {}}} CYCLES {}}
set a(0-11159) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-10621 XREFS 65397 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11158 {}}} SUCCS {{258 0 0-11162 {}}} CYCLES {}}
set a(0-11160) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65398 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}}} SUCCS {{259 0 0-11161 {}}} CYCLES {}}
set a(0-11161) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-10621 XREFS 65399 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {259 0 0-11160 {}}} SUCCS {{259 0 0-11162 {}}} CYCLES {}}
set a(0-11162) {NAME oelse#3:nor TYPE NOR PAR 0-10621 XREFS 65400 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {258 0 0-11159 {}} {258 0 0-11157 {}} {258 0 0-11155 {}} {258 0 0-11153 {}} {258 0 0-11151 {}} {259 0 0-11161 {}}} SUCCS {{259 0 0-11163 {}}} CYCLES {}}
set a(0-11163) {NAME oelse#3:and TYPE AND PAR 0-10621 XREFS 65401 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11141 {}} {258 0 0-11149 {}} {258 0 0-11147 {}} {258 0 0-11145 {}} {258 0 0-11143 {}} {259 0 0-11162 {}}} SUCCS {{259 0 0-11164 {}}} CYCLES {}}
set a(0-11164) {NAME if#18:or#1 TYPE OR PAR 0-10621 XREFS 65402 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-11140 {}} {258 0 0-10624 {}} {259 0 0-11163 {}}} SUCCS {{259 0 0-11165 {}} {258 0 0-11188 {}}} CYCLES {}}
set a(0-11165) {NAME osel#4 TYPE SELECT PAR 0-10621 XREFS 65403 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-11164 {}}} SUCCS {{146 0 0-11166 {}} {146 0 0-11167 {}} {146 0 0-11168 {}} {146 0 0-11169 {}} {146 0 0-11170 {}} {146 0 0-11171 {}} {146 0 0-11172 {}} {146 0 0-11173 {}} {146 0 0-11174 {}} {146 0 0-11175 {}} {146 0 0-11176 {}} {146 0 0-11177 {}} {146 0 0-11178 {}} {146 0 0-11179 {}} {146 0 0-11180 {}} {146 0 0-11181 {}} {146 0 0-11182 {}} {146 0 0-11183 {}} {146 0 0-11184 {}} {146 0 0-11185 {}} {146 0 0-11186 {}} {146 0 0-11187 {}}} CYCLES {}}
set a(0-11166) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65404 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11167 {}}} CYCLES {}}
set a(0-11167) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-10621 XREFS 65405 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11166 {}}} SUCCS {{258 0 0-11187 {}}} CYCLES {}}
set a(0-11168) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65406 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11169 {}}} CYCLES {}}
set a(0-11169) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-10621 XREFS 65407 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11168 {}}} SUCCS {{258 0 0-11187 {}}} CYCLES {}}
set a(0-11170) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65408 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11171 {}}} CYCLES {}}
set a(0-11171) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-10621 XREFS 65409 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11170 {}}} SUCCS {{258 0 0-11187 {}}} CYCLES {}}
set a(0-11172) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65410 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11173 {}}} CYCLES {}}
set a(0-11173) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-10621 XREFS 65411 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11172 {}}} SUCCS {{258 0 0-11187 {}}} CYCLES {}}
set a(0-11174) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65412 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11175 {}}} CYCLES {}}
set a(0-11175) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-10621 XREFS 65413 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11174 {}}} SUCCS {{258 0 0-11186 {}}} CYCLES {}}
set a(0-11176) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65414 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11177 {}}} CYCLES {}}
set a(0-11177) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-10621 XREFS 65415 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11176 {}}} SUCCS {{258 0 0-11186 {}}} CYCLES {}}
set a(0-11178) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65416 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11179 {}}} CYCLES {}}
set a(0-11179) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-10621 XREFS 65417 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11178 {}}} SUCCS {{258 0 0-11186 {}}} CYCLES {}}
set a(0-11180) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65418 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11181 {}}} CYCLES {}}
set a(0-11181) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-10621 XREFS 65419 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11180 {}}} SUCCS {{258 0 0-11186 {}}} CYCLES {}}
set a(0-11182) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65420 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11183 {}}} CYCLES {}}
set a(0-11183) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-10621 XREFS 65421 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11182 {}}} SUCCS {{258 0 0-11186 {}}} CYCLES {}}
set a(0-11184) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65422 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}}} SUCCS {{259 0 0-11185 {}}} CYCLES {}}
set a(0-11185) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-10621 XREFS 65423 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {259 0 0-11184 {}}} SUCCS {{259 0 0-11186 {}}} CYCLES {}}
set a(0-11186) {NAME oelse#4:nor TYPE NOR PAR 0-10621 XREFS 65424 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {258 0 0-11183 {}} {258 0 0-11181 {}} {258 0 0-11179 {}} {258 0 0-11177 {}} {258 0 0-11175 {}} {259 0 0-11185 {}}} SUCCS {{259 0 0-11187 {}}} CYCLES {}}
set a(0-11187) {NAME oelse#4:and TYPE AND PAR 0-10621 XREFS 65425 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-11165 {}} {258 0 0-11173 {}} {258 0 0-11171 {}} {258 0 0-11169 {}} {258 0 0-11167 {}} {259 0 0-11186 {}}} SUCCS {{259 0 0-11188 {}}} CYCLES {}}
set a(0-11188) {NAME if#18:or#2 TYPE OR PAR 0-10621 XREFS 65426 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-11164 {}} {258 0 0-10623 {}} {259 0 0-11187 {}}} SUCCS {{259 0 0-11189 {}} {258 0 0-11212 {}}} CYCLES {}}
set a(0-11189) {NAME osel#5 TYPE SELECT PAR 0-10621 XREFS 65427 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-11188 {}}} SUCCS {{146 0 0-11190 {}} {146 0 0-11191 {}} {146 0 0-11192 {}} {146 0 0-11193 {}} {146 0 0-11194 {}} {146 0 0-11195 {}} {146 0 0-11196 {}} {146 0 0-11197 {}} {146 0 0-11198 {}} {146 0 0-11199 {}} {146 0 0-11200 {}} {146 0 0-11201 {}} {146 0 0-11202 {}} {146 0 0-11203 {}} {146 0 0-11204 {}} {146 0 0-11205 {}} {146 0 0-11206 {}} {146 0 0-11207 {}} {146 0 0-11208 {}} {146 0 0-11209 {}} {146 0 0-11210 {}} {146 0 0-11211 {}}} CYCLES {}}
set a(0-11190) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65428 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11191 {}}} CYCLES {}}
set a(0-11191) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-10621 XREFS 65429 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11190 {}}} SUCCS {{258 0 0-11211 {}}} CYCLES {}}
set a(0-11192) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65430 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11193 {}}} CYCLES {}}
set a(0-11193) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-10621 XREFS 65431 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11192 {}}} SUCCS {{258 0 0-11211 {}}} CYCLES {}}
set a(0-11194) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65432 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11195 {}}} CYCLES {}}
set a(0-11195) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-10621 XREFS 65433 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11194 {}}} SUCCS {{258 0 0-11211 {}}} CYCLES {}}
set a(0-11196) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65434 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11197 {}}} CYCLES {}}
set a(0-11197) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-10621 XREFS 65435 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11196 {}}} SUCCS {{258 0 0-11211 {}}} CYCLES {}}
set a(0-11198) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65436 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11199 {}}} CYCLES {}}
set a(0-11199) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-10621 XREFS 65437 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11198 {}}} SUCCS {{258 0 0-11210 {}}} CYCLES {}}
set a(0-11200) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65438 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11201 {}}} CYCLES {}}
set a(0-11201) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-10621 XREFS 65439 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11200 {}}} SUCCS {{258 0 0-11210 {}}} CYCLES {}}
set a(0-11202) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65440 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11203 {}}} CYCLES {}}
set a(0-11203) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-10621 XREFS 65441 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11202 {}}} SUCCS {{258 0 0-11210 {}}} CYCLES {}}
set a(0-11204) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65442 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11205 {}}} CYCLES {}}
set a(0-11205) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-10621 XREFS 65443 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11204 {}}} SUCCS {{258 0 0-11210 {}}} CYCLES {}}
set a(0-11206) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65444 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11207 {}}} CYCLES {}}
set a(0-11207) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-10621 XREFS 65445 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11206 {}}} SUCCS {{258 0 0-11210 {}}} CYCLES {}}
set a(0-11208) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65446 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}}} SUCCS {{259 0 0-11209 {}}} CYCLES {}}
set a(0-11209) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-10621 XREFS 65447 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {259 0 0-11208 {}}} SUCCS {{259 0 0-11210 {}}} CYCLES {}}
set a(0-11210) {NAME oelse#5:nor TYPE NOR PAR 0-10621 XREFS 65448 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {258 0 0-11207 {}} {258 0 0-11205 {}} {258 0 0-11203 {}} {258 0 0-11201 {}} {258 0 0-11199 {}} {259 0 0-11209 {}}} SUCCS {{259 0 0-11211 {}}} CYCLES {}}
set a(0-11211) {NAME oelse#5:and TYPE AND PAR 0-10621 XREFS 65449 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-11189 {}} {258 0 0-11197 {}} {258 0 0-11195 {}} {258 0 0-11193 {}} {258 0 0-11191 {}} {259 0 0-11210 {}}} SUCCS {{259 0 0-11212 {}}} CYCLES {}}
set a(0-11212) {NAME if#18:or#3 TYPE OR PAR 0-10621 XREFS 65450 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-11188 {}} {258 0 0-10622 {}} {259 0 0-11211 {}}} SUCCS {{258 0 0-11216 {}} {258 0 0-11222 {}} {258 0 0-11230 {}}} CYCLES {}}
set a(0-11213) {NAME exs#8 TYPE SIGNEXTEND PAR 0-10621 XREFS 65451 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-11016 {}}} SUCCS {{259 0 0-11214 {}}} CYCLES {}}
set a(0-11214) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65452 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-10674 {}} {259 0 0-11213 {}}} SUCCS {{258 0 0-11217 {}}} CYCLES {}}
set a(0-11215) {NAME exs#11 TYPE SIGNEXTEND PAR 0-10621 XREFS 65453 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-11046 {}}} SUCCS {{258 0 0-11217 {}}} CYCLES {}}
set a(0-11216) {NAME exs#14 TYPE SIGNEXTEND PAR 0-10621 XREFS 65454 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-11212 {}}} SUCCS {{259 0 0-11217 {}}} CYCLES {}}
set a(0-11217) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-10621 XREFS 65455 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-11215 {}} {258 0 0-11214 {}} {259 0 0-11216 {}}} SUCCS {{258 0 0-11232 {}}} CYCLES {}}
set a(0-11218) {NAME not#39 TYPE NOT PAR 0-10621 XREFS 65456 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-11016 {}}} SUCCS {{259 0 0-11219 {}}} CYCLES {}}
set a(0-11219) {NAME exs#9 TYPE SIGNEXTEND PAR 0-10621 XREFS 65457 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-11218 {}}} SUCCS {{258 0 0-11224 {}}} CYCLES {}}
set a(0-11220) {NAME not#41 TYPE NOT PAR 0-10621 XREFS 65458 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-11046 {}}} SUCCS {{259 0 0-11221 {}}} CYCLES {}}
set a(0-11221) {NAME exs#12 TYPE SIGNEXTEND PAR 0-10621 XREFS 65459 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-11220 {}}} SUCCS {{258 0 0-11224 {}}} CYCLES {}}
set a(0-11222) {NAME not#43 TYPE NOT PAR 0-10621 XREFS 65460 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-11212 {}}} SUCCS {{259 0 0-11223 {}}} CYCLES {}}
set a(0-11223) {NAME exs#15 TYPE SIGNEXTEND PAR 0-10621 XREFS 65461 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-11222 {}}} SUCCS {{259 0 0-11224 {}}} CYCLES {}}
set a(0-11224) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#16 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-10621 XREFS 65462 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-11221 {}} {258 0 0-11219 {}} {258 0 0-10706 {}} {259 0 0-11223 {}}} SUCCS {{258 0 0-11232 {}}} CYCLES {}}
set a(0-11225) {NAME not#20 TYPE NOT PAR 0-10621 XREFS 65463 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-11016 {}}} SUCCS {{259 0 0-11226 {}}} CYCLES {}}
set a(0-11226) {NAME exs#10 TYPE SIGNEXTEND PAR 0-10621 XREFS 65464 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-11225 {}}} SUCCS {{259 0 0-11227 {}}} CYCLES {}}
set a(0-11227) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65465 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-10738 {}} {259 0 0-11226 {}}} SUCCS {{258 0 0-11229 {}}} CYCLES {}}
set a(0-11228) {NAME exs#13 TYPE SIGNEXTEND PAR 0-10621 XREFS 65466 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-11046 {}}} SUCCS {{259 0 0-11229 {}}} CYCLES {}}
set a(0-11229) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65467 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-11227 {}} {259 0 0-11228 {}}} SUCCS {{258 0 0-11231 {}}} CYCLES {}}
set a(0-11230) {NAME exs#16 TYPE SIGNEXTEND PAR 0-10621 XREFS 65468 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-11212 {}}} SUCCS {{259 0 0-11231 {}}} CYCLES {}}
set a(0-11231) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-10621 XREFS 65469 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-11229 {}} {259 0 0-11230 {}}} SUCCS {{259 0 0-11232 {}}} CYCLES {}}
set a(0-11232) {NAME conc#11 TYPE CONCATENATE PAR 0-10621 XREFS 65470 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-11224 {}} {258 0 0-11217 {}} {259 0 0-11231 {}}} SUCCS {{259 0 0-11233 {}}} CYCLES {}}
set a(0-11233) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-10621 XREFS 65471 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-11233 {}} {80 0 0-11116 {}} {259 0 0-11232 {}}} SUCCS {{80 0 0-11116 {}} {260 0 0-11233 {}}} CYCLES {}}
set a(0-11234) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-10621 XREFS 65472 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {} SUCCS {{259 0 0-11235 {}}} CYCLES {}}
set a(0-11235) {NAME vin:asn TYPE ASSIGN PAR 0-10621 XREFS 65473 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {{260 0 0-11235 {}} {256 0 0-10642 {}} {256 0 0-10657 {}} {256 0 0-10662 {}} {256 0 0-10669 {}} {256 0 0-10689 {}} {256 0 0-10694 {}} {256 0 0-10701 {}} {256 0 0-10721 {}} {256 0 0-10726 {}} {256 0 0-10733 {}} {259 0 0-11234 {}}} SUCCS {{262 0 0-10642 {}} {262 0 0-10657 {}} {262 0 0-10662 {}} {262 0 0-10669 {}} {262 0 0-10689 {}} {262 0 0-10694 {}} {262 0 0-10701 {}} {262 0 0-10721 {}} {262 0 0-10726 {}} {262 0 0-10733 {}} {260 0 0-11235 {}}} CYCLES {}}
set a(0-11236) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-10621 XREFS 65474 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{260 0 0-11236 {}} {256 0 0-10643 {}} {256 0 0-10645 {}} {256 0 0-10654 {}} {256 0 0-10675 {}} {256 0 0-10677 {}} {256 0 0-10686 {}} {256 0 0-10707 {}} {256 0 0-10709 {}} {256 0 0-10718 {}} {258 0 0-10642 {}}} SUCCS {{262 0 0-10643 {}} {262 0 0-10645 {}} {262 0 0-10654 {}} {262 0 0-10675 {}} {262 0 0-10677 {}} {262 0 0-10686 {}} {262 0 0-10707 {}} {262 0 0-10709 {}} {262 0 0-10718 {}} {260 0 0-11236 {}}} CYCLES {}}
set a(0-11237) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-10621 XREFS 65475 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.28719885} PREDS {{260 0 0-11237 {}} {256 0 0-10789 {}} {258 0 0-10875 {}}} SUCCS {{262 0 0-10789 {}} {260 0 0-11237 {}}} CYCLES {}}
set a(0-11238) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-10621 XREFS 65476 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-11238 {}} {256 0 0-10792 {}} {258 0 0-10902 {}}} SUCCS {{262 0 0-10792 {}} {260 0 0-11238 {}}} CYCLES {}}
set a(0-11239) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-10621 XREFS 65477 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.40229224999999996} PREDS {{260 0 0-11239 {}} {256 0 0-10839 {}} {258 0 0-10935 {}}} SUCCS {{262 0 0-10839 {}} {260 0 0-11239 {}}} CYCLES {}}
set a(0-11240) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-10621 XREFS 65478 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.40229224999999996} PREDS {{260 0 0-11240 {}} {256 0 0-10843 {}} {258 0 0-10937 {}}} SUCCS {{262 0 0-10843 {}} {260 0 0-11240 {}}} CYCLES {}}
set a(0-11241) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-10621 XREFS 65479 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-11241 {}} {256 0 0-10847 {}} {258 0 0-10970 {}}} SUCCS {{262 0 0-10847 {}} {260 0 0-11241 {}}} CYCLES {}}
set a(0-11242) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-10621 XREFS 65480 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-11242 {}} {256 0 0-10851 {}} {258 0 0-10972 {}}} SUCCS {{262 0 0-10851 {}} {260 0 0-11242 {}}} CYCLES {}}
set a(0-11243) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-10621 XREFS 65481 LOC {2 0.269998225 2 1.0 2 1.0 3 0.8209265499999999} PREDS {{260 0 0-11243 {}} {256 0 0-11099 {}} {256 0 0-11112 {}} {258 0 0-11115 {}}} SUCCS {{262 0 0-11099 {}} {262 0 0-11112 {}} {260 0 0-11243 {}}} CYCLES {}}
set a(0-10621) {CHI {0-10622 0-10623 0-10624 0-10625 0-10626 0-10627 0-10628 0-10629 0-10630 0-10631 0-10632 0-10633 0-10634 0-10635 0-10636 0-10637 0-10638 0-10639 0-10640 0-10641 0-10642 0-10643 0-10644 0-10645 0-10646 0-10647 0-10648 0-10649 0-10650 0-10651 0-10652 0-10653 0-10654 0-10655 0-10656 0-10657 0-10658 0-10659 0-10660 0-10661 0-10662 0-10663 0-10664 0-10665 0-10666 0-10667 0-10668 0-10669 0-10670 0-10671 0-10672 0-10673 0-10674 0-10675 0-10676 0-10677 0-10678 0-10679 0-10680 0-10681 0-10682 0-10683 0-10684 0-10685 0-10686 0-10687 0-10688 0-10689 0-10690 0-10691 0-10692 0-10693 0-10694 0-10695 0-10696 0-10697 0-10698 0-10699 0-10700 0-10701 0-10702 0-10703 0-10704 0-10705 0-10706 0-10707 0-10708 0-10709 0-10710 0-10711 0-10712 0-10713 0-10714 0-10715 0-10716 0-10717 0-10718 0-10719 0-10720 0-10721 0-10722 0-10723 0-10724 0-10725 0-10726 0-10727 0-10728 0-10729 0-10730 0-10731 0-10732 0-10733 0-10734 0-10735 0-10736 0-10737 0-10738 0-10739 0-10740 0-10741 0-10742 0-10743 0-10744 0-10745 0-10746 0-10747 0-10748 0-10749 0-10750 0-10751 0-10752 0-10753 0-10754 0-10755 0-10756 0-10757 0-10758 0-10759 0-10760 0-10761 0-10762 0-10763 0-10764 0-10765 0-10766 0-10767 0-10768 0-10769 0-10770 0-10771 0-10772 0-10773 0-10774 0-10775 0-10776 0-10777 0-10778 0-10779 0-10780 0-10781 0-10782 0-10783 0-10784 0-10785 0-10786 0-10787 0-10788 0-10789 0-10790 0-10791 0-10792 0-10793 0-10794 0-10795 0-10796 0-10797 0-10798 0-10799 0-10800 0-10801 0-10802 0-10803 0-10804 0-10805 0-10806 0-10807 0-10808 0-10809 0-10810 0-10811 0-10812 0-10813 0-10814 0-10815 0-10816 0-10817 0-10818 0-10819 0-10820 0-10821 0-10822 0-10823 0-10824 0-10825 0-10826 0-10827 0-10828 0-10829 0-10830 0-10831 0-10832 0-10833 0-10834 0-10835 0-10836 0-10837 0-10838 0-10839 0-10840 0-10841 0-10842 0-10843 0-10844 0-10845 0-10846 0-10847 0-10848 0-10849 0-10850 0-10851 0-10852 0-10853 0-10854 0-10855 0-10856 0-10857 0-10858 0-10859 0-10860 0-10861 0-10862 0-10863 0-10864 0-10865 0-10866 0-10867 0-10868 0-10869 0-10870 0-10871 0-10872 0-10873 0-10874 0-10875 0-10876 0-10877 0-10878 0-10879 0-10880 0-10881 0-10882 0-10883 0-10884 0-10885 0-10886 0-10887 0-10888 0-10889 0-10890 0-10891 0-10892 0-10893 0-10894 0-10895 0-10896 0-10897 0-10898 0-10899 0-10900 0-10901 0-10902 0-10903 0-10904 0-10905 0-10906 0-10907 0-10908 0-10909 0-10910 0-10911 0-10912 0-10913 0-10914 0-10915 0-10916 0-10917 0-10918 0-10919 0-10920 0-10921 0-10922 0-10923 0-10924 0-10925 0-10926 0-10927 0-10928 0-10929 0-10930 0-10931 0-10932 0-10933 0-10934 0-10935 0-10936 0-10937 0-10938 0-10939 0-10940 0-10941 0-10942 0-10943 0-10944 0-10945 0-10946 0-10947 0-10948 0-10949 0-10950 0-10951 0-10952 0-10953 0-10954 0-10955 0-10956 0-10957 0-10958 0-10959 0-10960 0-10961 0-10962 0-10963 0-10964 0-10965 0-10966 0-10967 0-10968 0-10969 0-10970 0-10971 0-10972 0-10973 0-10974 0-10975 0-10976 0-10977 0-10978 0-10979 0-10980 0-10981 0-10982 0-10983 0-10984 0-10985 0-10986 0-10987 0-10988 0-10989 0-10990 0-10991 0-10992 0-10993 0-10994 0-10995 0-10996 0-10997 0-10998 0-10999 0-11000 0-11001 0-11002 0-11003 0-11004 0-11005 0-11006 0-11007 0-11008 0-11009 0-11010 0-11011 0-11012 0-11013 0-11014 0-11015 0-11016 0-11017 0-11018 0-11019 0-11020 0-11021 0-11022 0-11023 0-11024 0-11025 0-11026 0-11027 0-11028 0-11029 0-11030 0-11031 0-11032 0-11033 0-11034 0-11035 0-11036 0-11037 0-11038 0-11039 0-11040 0-11041 0-11042 0-11043 0-11044 0-11045 0-11046 0-11047 0-11048 0-11049 0-11050 0-11051 0-11052 0-11053 0-11054 0-11055 0-11056 0-11057 0-11058 0-11059 0-11060 0-11061 0-11062 0-11063 0-11064 0-11065 0-11066 0-11067 0-11068 0-11069 0-11070 0-11071 0-11072 0-11073 0-11074 0-11075 0-11076 0-11077 0-11078 0-11079 0-11080 0-11081 0-11082 0-11083 0-11084 0-11085 0-11086 0-11087 0-11088 0-11089 0-11090 0-11091 0-11092 0-11093 0-11094 0-11095 0-11096 0-11097 0-11098 0-11099 0-11100 0-11101 0-11102 0-11103 0-11104 0-11105 0-11106 0-11107 0-11108 0-11109 0-11110 0-11111 0-11112 0-11113 0-11114 0-11115 0-11116 0-11117 0-11118 0-11119 0-11120 0-11121 0-11122 0-11123 0-11124 0-11125 0-11126 0-11127 0-11128 0-11129 0-11130 0-11131 0-11132 0-11133 0-11134 0-11135 0-11136 0-11137 0-11138 0-11139 0-11140 0-11141 0-11142 0-11143 0-11144 0-11145 0-11146 0-11147 0-11148 0-11149 0-11150 0-11151 0-11152 0-11153 0-11154 0-11155 0-11156 0-11157 0-11158 0-11159 0-11160 0-11161 0-11162 0-11163 0-11164 0-11165 0-11166 0-11167 0-11168 0-11169 0-11170 0-11171 0-11172 0-11173 0-11174 0-11175 0-11176 0-11177 0-11178 0-11179 0-11180 0-11181 0-11182 0-11183 0-11184 0-11185 0-11186 0-11187 0-11188 0-11189 0-11190 0-11191 0-11192 0-11193 0-11194 0-11195 0-11196 0-11197 0-11198 0-11199 0-11200 0-11201 0-11202 0-11203 0-11204 0-11205 0-11206 0-11207 0-11208 0-11209 0-11210 0-11211 0-11212 0-11213 0-11214 0-11215 0-11216 0-11217 0-11218 0-11219 0-11220 0-11221 0-11222 0-11223 0-11224 0-11225 0-11226 0-11227 0-11228 0-11229 0-11230 0-11231 0-11232 0-11233 0-11234 0-11235 0-11236 0-11237 0-11238 0-11239 0-11240 0-11241 0-11242 0-11243} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-10611 XREFS 65482 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-10621 {}} {258 0 0-10619 {}} {258 0 0-10618 {}} {258 0 0-10617 {}} {258 0 0-10616 {}} {258 0 0-10615 {}} {258 0 0-10614 {}} {258 0 0-10612 {}} {258 0 0-10613 {}} {259 0 0-10620 {}}} SUCCS {{772 0 0-10612 {}} {772 0 0-10613 {}} {772 0 0-10614 {}} {772 0 0-10615 {}} {772 0 0-10616 {}} {772 0 0-10617 {}} {772 0 0-10618 {}} {772 0 0-10619 {}} {772 0 0-10620 {}} {774 0 0-10621 {}}} CYCLES {}}
set a(0-10611) {CHI {0-10612 0-10613 0-10614 0-10615 0-10616 0-10617 0-10618 0-10619 0-10620 0-10621} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 65483 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-10611-TOTALCYCLES) {3}
set a(0-10611-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-10647 0-10652 0-10679 0-10684 0-10711 0-10716} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-10653 0-10660 0-10668 0-10685 0-10692 0-10700 0-10717 0-10724 0-10732 0-10895 0-11048} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-10661 0-10672 0-10693 0-10704 0-10725 0-10736 0-10978 0-10985 0-11004 0-11034} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-10673 0-10705 0-10737} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-10750 0-10779 0-10856} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-10752 0-10767 0-10775 0-10905 0-10940 0-11056 0-11060} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-10765 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-10783 0-10874 0-10901 0-11067 0-11105} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-10791 0-10794} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-10842 0-10846 0-10850 0-10854 0-11227} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-10861 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-10869 0-10878 0-10883 0-10992 0-11011 0-11022 0-11041} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-10875 0-10902 0-11115} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-10890 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-10935 0-10937 0-10970 0-10972} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-11065 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-11077 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-11094 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-11097 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-11102 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-11109 mgc_ioport.mgc_out_stdreg(4,4) 0-11116 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-11214 0-11229 0-11231} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-11217 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-11224 mgc_ioport.mgc_out_stdreg(2,30) 0-11233}
set a(0-10611-PROC_NAME) {core}
set a(0-10611-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-10611}

