// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="module4_fine_cfo_apply_module4_fine_cfo_apply,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=19,HLS_SYN_DSP=0,HLS_SYN_FF=2830,HLS_SYN_LUT=4687,HLS_VERSION=2024_2_2}" *)

module module4_fine_cfo_apply (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        startOffset_in_dout,
        startOffset_in_empty_n,
        startOffset_in_read,
        fineOffset_in_dout,
        fineOffset_in_empty_n,
        fineOffset_in_read,
        corrected_out_din,
        corrected_out_full_n,
        corrected_out_write,
        fineFreqOff_out_din,
        fineFreqOff_out_full_n,
        fineFreqOff_out_write,
        num_samples
);

parameter    ap_ST_fsm_state1 = 78'd1;
parameter    ap_ST_fsm_state2 = 78'd2;
parameter    ap_ST_fsm_state3 = 78'd4;
parameter    ap_ST_fsm_state4 = 78'd8;
parameter    ap_ST_fsm_state5 = 78'd16;
parameter    ap_ST_fsm_state6 = 78'd32;
parameter    ap_ST_fsm_state7 = 78'd64;
parameter    ap_ST_fsm_state8 = 78'd128;
parameter    ap_ST_fsm_state9 = 78'd256;
parameter    ap_ST_fsm_state10 = 78'd512;
parameter    ap_ST_fsm_state11 = 78'd1024;
parameter    ap_ST_fsm_state12 = 78'd2048;
parameter    ap_ST_fsm_state13 = 78'd4096;
parameter    ap_ST_fsm_state14 = 78'd8192;
parameter    ap_ST_fsm_state15 = 78'd16384;
parameter    ap_ST_fsm_state16 = 78'd32768;
parameter    ap_ST_fsm_state17 = 78'd65536;
parameter    ap_ST_fsm_state18 = 78'd131072;
parameter    ap_ST_fsm_state19 = 78'd262144;
parameter    ap_ST_fsm_state20 = 78'd524288;
parameter    ap_ST_fsm_state21 = 78'd1048576;
parameter    ap_ST_fsm_state22 = 78'd2097152;
parameter    ap_ST_fsm_state23 = 78'd4194304;
parameter    ap_ST_fsm_state24 = 78'd8388608;
parameter    ap_ST_fsm_state25 = 78'd16777216;
parameter    ap_ST_fsm_state26 = 78'd33554432;
parameter    ap_ST_fsm_state27 = 78'd67108864;
parameter    ap_ST_fsm_state28 = 78'd134217728;
parameter    ap_ST_fsm_state29 = 78'd268435456;
parameter    ap_ST_fsm_state30 = 78'd536870912;
parameter    ap_ST_fsm_state31 = 78'd1073741824;
parameter    ap_ST_fsm_state32 = 78'd2147483648;
parameter    ap_ST_fsm_state33 = 78'd4294967296;
parameter    ap_ST_fsm_state34 = 78'd8589934592;
parameter    ap_ST_fsm_state35 = 78'd17179869184;
parameter    ap_ST_fsm_state36 = 78'd34359738368;
parameter    ap_ST_fsm_state37 = 78'd68719476736;
parameter    ap_ST_fsm_state38 = 78'd137438953472;
parameter    ap_ST_fsm_state39 = 78'd274877906944;
parameter    ap_ST_fsm_state40 = 78'd549755813888;
parameter    ap_ST_fsm_state41 = 78'd1099511627776;
parameter    ap_ST_fsm_state42 = 78'd2199023255552;
parameter    ap_ST_fsm_state43 = 78'd4398046511104;
parameter    ap_ST_fsm_state44 = 78'd8796093022208;
parameter    ap_ST_fsm_state45 = 78'd17592186044416;
parameter    ap_ST_fsm_state46 = 78'd35184372088832;
parameter    ap_ST_fsm_state47 = 78'd70368744177664;
parameter    ap_ST_fsm_state48 = 78'd140737488355328;
parameter    ap_ST_fsm_state49 = 78'd281474976710656;
parameter    ap_ST_fsm_state50 = 78'd562949953421312;
parameter    ap_ST_fsm_state51 = 78'd1125899906842624;
parameter    ap_ST_fsm_state52 = 78'd2251799813685248;
parameter    ap_ST_fsm_state53 = 78'd4503599627370496;
parameter    ap_ST_fsm_state54 = 78'd9007199254740992;
parameter    ap_ST_fsm_state55 = 78'd18014398509481984;
parameter    ap_ST_fsm_state56 = 78'd36028797018963968;
parameter    ap_ST_fsm_state57 = 78'd72057594037927936;
parameter    ap_ST_fsm_state58 = 78'd144115188075855872;
parameter    ap_ST_fsm_state59 = 78'd288230376151711744;
parameter    ap_ST_fsm_state60 = 78'd576460752303423488;
parameter    ap_ST_fsm_state61 = 78'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 78'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 78'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 78'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 78'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 78'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 78'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 78'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 78'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 78'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 78'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 78'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 78'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 78'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 78'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 78'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 78'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 78'd151115727451828646838272;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
input  [15:0] startOffset_in_dout;
input   startOffset_in_empty_n;
output   startOffset_in_read;
input  [15:0] fineOffset_in_dout;
input   fineOffset_in_empty_n;
output   fineOffset_in_read;
output  [31:0] corrected_out_din;
input   corrected_out_full_n;
output   corrected_out_write;
output  [31:0] fineFreqOff_out_din;
input   fineFreqOff_out_full_n;
output   fineFreqOff_out_write;
input  [31:0] num_samples;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_in_read;
reg startOffset_in_read;
reg fineOffset_in_read;
reg[31:0] corrected_out_din;
reg corrected_out_write;
reg fineFreqOff_out_write;

(* fsm_encoding = "none" *) reg   [77:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] circ_buf_re_address0;
reg    circ_buf_re_ce0;
wire   [15:0] circ_buf_re_q0;
reg   [12:0] circ_buf_re_address1;
reg    circ_buf_re_ce1;
reg    circ_buf_re_we1;
reg   [15:0] circ_buf_re_d1;
wire   [15:0] circ_buf_re_q1;
reg   [12:0] circ_buf_im_address0;
reg    circ_buf_im_ce0;
wire   [15:0] circ_buf_im_q0;
reg   [12:0] circ_buf_im_address1;
reg    circ_buf_im_ce1;
reg    circ_buf_im_we1;
reg   [15:0] circ_buf_im_d1;
wire   [15:0] circ_buf_im_q1;
wire   [7:0] atan_lut_address0;
wire   [15:0] atan_lut_q0;
wire   [7:0] atan_lut_address1;
wire   [15:0] atan_lut_q1;
reg   [9:0] m4_cos_lut_address0;
reg    m4_cos_lut_ce0;
wire   [15:0] m4_cos_lut_q0;
reg   [9:0] m4_sin_lut_address0;
reg    m4_sin_lut_ce0;
wire   [15:0] m4_sin_lut_q0;
reg    startOffset_in_blk_n;
wire    ap_CS_fsm_state3;
reg   [0:0] targetBlock_reg_1118;
wire    ap_CS_fsm_state6;
reg   [0:0] sO_rx_reg_264;
reg    fineOffset_in_blk_n;
wire    ap_CS_fsm_state5;
reg   [0:0] targetBlock1_reg_1127;
wire   [0:0] icmp_ln104_fu_476_p2;
wire   [0:0] ap_phi_mux_fO_rx_phi_fu_309_p6;
reg    fineFreqOff_out_blk_n;
wire    ap_CS_fsm_state76;
reg   [31:0] num_samples_read_reg_1066;
wire   [0:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_return;
wire    ap_CS_fsm_state2;
wire   [0:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_return;
wire    ap_CS_fsm_state4;
wire   [31:0] zext_ln80_fu_472_p1;
wire   [12:0] add_ln121_fu_503_p2;
reg   [12:0] add_ln121_reg_1150;
wire  signed [16:0] combined_offset_fu_509_p2;
reg  signed [16:0] combined_offset_reg_1157;
wire   [17:0] cfo_data_end_fu_518_p2;
reg   [17:0] cfo_data_end_reg_1163;
wire    ap_CS_fsm_state7;
wire   [0:0] x_neg_fu_531_p3;
reg   [0:0] x_neg_reg_1168;
wire    ap_CS_fsm_state11;
wire   [0:0] y_neg_fu_539_p3;
reg   [0:0] y_neg_reg_1173;
wire   [31:0] ax_fu_553_p3;
reg   [31:0] ax_reg_1178;
wire   [31:0] ay_fu_567_p3;
reg   [31:0] ay_reg_1186;
wire  signed [31:0] overlap_len_fu_597_p3;
reg  signed [31:0] overlap_len_reg_1197;
wire    ap_CS_fsm_state12;
wire   [12:0] trunc_ln150_fu_605_p1;
reg   [12:0] trunc_ln150_reg_1204;
wire   [31:0] drain_len_fu_609_p2;
reg   [31:0] drain_len_reg_1209;
wire   [0:0] swap_fu_625_p2;
reg   [0:0] swap_reg_1217;
wire   [50:0] grp_fu_653_p2;
reg   [50:0] sdiv_ln49_reg_1232;
wire    ap_CS_fsm_state66;
reg   [31:0] scaled_reg_1238;
wire    ap_CS_fsm_state67;
wire   [12:0] lut_idx_fu_733_p3;
reg   [12:0] lut_idx_reg_1243;
wire   [31:0] frac_fu_765_p2;
reg  signed [31:0] frac_reg_1249;
wire    ap_CS_fsm_state68;
wire  signed [23:0] v0_fu_786_p3;
reg  signed [23:0] v0_reg_1264;
wire    ap_CS_fsm_state69;
wire   [24:0] sub_ln57_fu_810_p2;
reg   [24:0] sub_ln57_reg_1269;
reg   [31:0] trunc_ln_reg_1274;
wire    ap_CS_fsm_state70;
wire   [31:0] angle_2_fu_856_p3;
reg   [31:0] angle_2_reg_1279;
wire    ap_CS_fsm_state71;
wire   [31:0] angle_6_fu_898_p3;
reg   [31:0] angle_6_reg_1285;
wire    ap_CS_fsm_state72;
reg   [5:0] tmp_7_reg_1291;
wire   [31:0] select_ln63_fu_946_p3;
wire    ap_CS_fsm_state73;
wire  signed [31:0] signed_angle_2_fu_966_p3;
reg  signed [31:0] signed_angle_2_reg_1301;
wire    ap_CS_fsm_state74;
reg   [0:0] tmp_10_reg_1307;
reg   [25:0] tmp_2_reg_1312;
reg   [31:0] fineFreqOff_reg_1317;
wire    ap_CS_fsm_state75;
wire  signed [26:0] phase_inc_fu_1042_p3;
reg  signed [26:0] phase_inc_reg_1322;
wire   [0:0] icmp_ln184_fu_1050_p2;
reg   [0:0] icmp_ln184_reg_1329;
wire   [31:0] phase_acc_fu_451_p2;
reg   [31:0] phase_acc_reg_1334;
wire   [31:0] phase_acc_0_lcssa_sel_fu_1059_p3;
reg   [31:0] phase_acc_0_lcssa_sel_reg_1339;
wire    ap_CS_fsm_state77;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_data_in_read;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_startOffset_in_read;
wire   [30:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_out_ap_vld;
wire   [30:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_2_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_2_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_d1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_data_in_read;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_fineOffset_in_read;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_4_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_4_out_ap_vld;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_6_out;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_6_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_d1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_data_in_read;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_write_cnt_3_out;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_write_cnt_3_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_d1;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_ready;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out_ap_vld;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out_ap_vld;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_ce1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_ready;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_data_in_read;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_corrected_out_din;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_corrected_out_write;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_d1;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_address1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_ce1;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_we1;
wire   [15:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_d1;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_cos_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_cos_lut_ce0;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_sin_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_sin_lut_ce0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_done;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_idle;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_ready;
wire   [31:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_corrected_out_din;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_corrected_out_write;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_re_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_re_ce0;
wire   [12:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_im_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_im_ce0;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_cos_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_cos_lut_ce0;
wire   [9:0] grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_sin_lut_address0;
wire    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_sin_lut_ce0;
reg   [30:0] write_cnt_5_reg_242;
reg    ap_block_state3;
reg   [15:0] startOffset_1_reg_252;
reg   [15:0] fineOffset_1_reg_278;
reg    ap_predicate_op120_read_state5;
reg    ap_block_state5;
reg   [31:0] write_cnt_reg_292;
reg   [0:0] fO_rx_reg_304;
reg  signed [15:0] ap_phi_mux_startOffset_3_phi_fu_323_p4;
reg    ap_block_state6;
reg  signed [15:0] ap_phi_mux_fineOffset_3_phi_fu_334_p4;
reg   [31:0] angle_10_reg_342;
wire   [0:0] icmp_ln41_fu_619_p2;
reg    grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start_reg;
reg   [30:0] n_loc_fu_188;
reg   [30:0] n_2_loc_fu_184;
reg    grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start_reg;
reg    ap_block_state3_ignore_call5;
reg   [31:0] n_4_loc_fu_180;
reg   [31:0] n_6_loc_fu_176;
reg    grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start_reg;
reg    grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start_reg;
wire    ap_CS_fsm_state78;
wire   [63:0] zext_ln55_fu_770_p1;
wire   [63:0] zext_ln56_fu_781_p1;
reg    atan_lut_ce1_local;
reg    atan_lut_ce0_local;
wire   [25:0] mul_ln174_fu_459_p1;
wire   [12:0] trunc_ln82_fu_491_p1;
wire   [12:0] trunc_ln80_fu_487_p1;
wire  signed [16:0] sext_ln121_1_fu_499_p1;
wire  signed [16:0] sext_ln121_fu_495_p1;
wire  signed [17:0] sext_ln121_3_fu_515_p1;
wire   [31:0] sub_ln38_fu_547_p2;
wire   [31:0] sub_ln39_fu_561_p2;
wire  signed [31:0] sext_ln121_2_fu_575_p1;
wire   [31:0] data_remaining_fu_581_p2;
wire   [31:0] rxLen_fu_586_p2;
wire   [0:0] icmp_ln149_fu_591_p2;
wire   [31:0] or_ln41_fu_615_p2;
wire   [31:0] select_ln46_fu_635_p3;
wire  signed [31:0] den_fu_629_p3;
wire   [50:0] grp_fu_653_p0;
wire   [50:0] shl_ln50_fu_659_p2;
wire   [50:0] shl_ln50_1_fu_664_p2;
wire   [50:0] sub_ln50_fu_669_p2;
wire   [18:0] tmp_s_fu_703_p4;
wire   [12:0] tmp_8_fu_685_p4;
wire   [0:0] icmp_ln51_fu_713_p2;
wire   [12:0] add_ln51_fu_719_p2;
wire   [0:0] tmp_6_fu_695_p3;
wire   [12:0] select_ln51_fu_725_p3;
wire   [0:0] icmp_ln52_fu_741_p2;
wire   [12:0] lut_idx_1_fu_746_p3;
wire   [31:0] shl_ln1_fu_757_p3;
wire   [7:0] trunc_ln51_fu_753_p1;
wire   [7:0] add_ln56_fu_775_p2;
wire   [23:0] v1_fu_798_p3;
wire  signed [24:0] sext_ln56_fu_806_p1;
wire  signed [24:0] sext_ln55_1_fu_794_p1;
wire  signed [27:0] tmp_fu_816_p3;
wire   [53:0] mul_ln57_fu_455_p2;
wire  signed [31:0] sext_ln55_fu_842_p1;
wire   [31:0] angle_fu_845_p2;
wire   [31:0] angle_1_fu_850_p2;
wire   [47:0] shl_ln2_fu_863_p3;
wire   [47:0] sub_ln60_fu_870_p2;
wire   [31:0] angle_3_fu_876_p4;
wire   [31:0] angle_4_fu_886_p3;
wire   [31:0] angle_5_fu_892_p2;
wire   [0:0] icmp_ln62_fu_915_p2;
wire   [31:0] angle_7_fu_920_p2;
wire   [31:0] angle_8_fu_925_p3;
wire   [0:0] tmp_9_fu_932_p3;
wire   [31:0] add_ln63_fu_940_p2;
wire   [0:0] icmp_ln169_fu_954_p2;
wire   [31:0] signed_angle_1_fu_960_p2;
wire   [47:0] mul_ln174_fu_459_p2;
wire   [47:0] shl_ln3_fu_1006_p3;
wire   [47:0] sub_ln175_fu_1013_p2;
wire   [25:0] tmp_1_fu_1019_p4;
wire   [26:0] zext_ln175_fu_1029_p1;
wire   [26:0] sub_ln175_1_fu_1036_p2;
wire   [26:0] zext_ln175_1_fu_1033_p1;
reg    grp_fu_653_ap_start;
wire    grp_fu_653_ap_done;
reg   [77:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 78'd1;
#0 grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start_reg = 1'b0;
#0 grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start_reg = 1'b0;
end

module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
circ_buf_re_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(circ_buf_re_address0),
    .ce0(circ_buf_re_ce0),
    .q0(circ_buf_re_q0),
    .address1(circ_buf_re_address1),
    .ce1(circ_buf_re_ce1),
    .we1(circ_buf_re_we1),
    .d1(circ_buf_re_d1),
    .q1(circ_buf_re_q1)
);

module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
circ_buf_im_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(circ_buf_im_address0),
    .ce0(circ_buf_im_ce0),
    .q0(circ_buf_im_q0),
    .address1(circ_buf_im_address1),
    .ce1(circ_buf_im_ce1),
    .we1(circ_buf_im_we1),
    .d1(circ_buf_im_d1),
    .q1(circ_buf_im_q1)
);

module4_fine_cfo_apply_atan_lut_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
atan_lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(atan_lut_address0),
    .ce0(atan_lut_ce0_local),
    .q0(atan_lut_q0),
    .address1(atan_lut_address1),
    .ce1(atan_lut_ce1_local),
    .q1(atan_lut_q1)
);

module4_fine_cfo_apply_m4_cos_lut_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
m4_cos_lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(m4_cos_lut_address0),
    .ce0(m4_cos_lut_ce0),
    .q0(m4_cos_lut_q0)
);

module4_fine_cfo_apply_m4_sin_lut_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
m4_sin_lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(m4_sin_lut_address0),
    .ce0(m4_sin_lut_ce0),
    .q0(m4_sin_lut_q0)
);

module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_START grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_ready),
    .num_samples(num_samples_read_reg_1066),
    .data_in_dout(data_in_dout),
    .data_in_empty_n(data_in_empty_n),
    .data_in_read(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_data_in_read),
    .startOffset_in_dout(startOffset_in_dout),
    .startOffset_in_empty_n(startOffset_in_empty_n),
    .startOffset_in_read(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_startOffset_in_read),
    .n_out(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_out),
    .n_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_out_ap_vld),
    .n_2_out(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_2_out),
    .n_2_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_2_out_ap_vld),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_d1),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_d1),
    .ap_return(grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_return)
);

module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_POLL_FINE grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_ready),
    .zext_ln80(write_cnt_5_reg_242),
    .num_samples(num_samples_read_reg_1066),
    .data_in_dout(data_in_dout),
    .data_in_empty_n(data_in_empty_n),
    .data_in_read(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_data_in_read),
    .fineOffset_in_dout(fineOffset_in_dout),
    .fineOffset_in_empty_n(fineOffset_in_empty_n),
    .fineOffset_in_read(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_fineOffset_in_read),
    .n_4_out(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_4_out),
    .n_4_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_4_out_ap_vld),
    .n_6_out(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_6_out),
    .n_6_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_6_out_ap_vld),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_d1),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_d1),
    .ap_return(grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_return)
);

module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_ready),
    .data_in_dout(data_in_dout),
    .data_in_empty_n(data_in_empty_n),
    .data_in_read(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_data_in_read),
    .write_cnt(write_cnt_reg_292),
    .sext_ln133(cfo_data_end_reg_1163),
    .num_samples(num_samples_read_reg_1066),
    .write_cnt_3_out(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_write_cnt_3_out),
    .write_cnt_3_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_write_cnt_3_out_ap_vld),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_d1),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_d1)
);

module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_ready),
    .empty(add_ln121_reg_1150),
    .C_re_out(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out),
    .C_re_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out_ap_vld),
    .C_im_out(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out),
    .C_im_out_ap_vld(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out_ap_vld),
    .circ_buf_re_address0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_address0),
    .circ_buf_re_ce0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_ce0),
    .circ_buf_re_q0(circ_buf_re_q0),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_ce1),
    .circ_buf_re_q1(circ_buf_re_q1),
    .circ_buf_im_address0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_address0),
    .circ_buf_im_ce0(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_ce0),
    .circ_buf_im_q0(circ_buf_im_q0),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_ce1),
    .circ_buf_im_q1(circ_buf_im_q1)
);

module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_ready),
    .data_in_dout(data_in_dout),
    .data_in_empty_n(data_in_empty_n),
    .data_in_read(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_data_in_read),
    .corrected_out_din(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_corrected_out_din),
    .corrected_out_full_n(corrected_out_full_n),
    .corrected_out_write(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_corrected_out_write),
    .write_cnt_3_reload(grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_write_cnt_3_out),
    .overlap_len(overlap_len_reg_1197),
    .empty(add_ln121_reg_1150),
    .sext_ln175(phase_inc_reg_1322),
    .circ_buf_re_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_address0),
    .circ_buf_re_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_ce0),
    .circ_buf_re_q0(circ_buf_re_q0),
    .circ_buf_re_address1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_address1),
    .circ_buf_re_ce1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_ce1),
    .circ_buf_re_we1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_we1),
    .circ_buf_re_d1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_d1),
    .circ_buf_im_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_address0),
    .circ_buf_im_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_ce0),
    .circ_buf_im_q0(circ_buf_im_q0),
    .circ_buf_im_address1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_address1),
    .circ_buf_im_ce1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_ce1),
    .circ_buf_im_we1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_we1),
    .circ_buf_im_d1(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_d1),
    .m4_cos_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_cos_lut_address0),
    .m4_cos_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_cos_lut_ce0),
    .m4_cos_lut_q0(m4_cos_lut_q0),
    .m4_sin_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_sin_lut_address0),
    .m4_sin_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_sin_lut_ce0),
    .m4_sin_lut_q0(m4_sin_lut_q0)
);

module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start),
    .ap_done(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_done),
    .ap_idle(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_idle),
    .ap_ready(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_ready),
    .corrected_out_din(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_corrected_out_din),
    .corrected_out_full_n(corrected_out_full_n),
    .corrected_out_write(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_corrected_out_write),
    .phase_acc_0_lcssa_sel(phase_acc_0_lcssa_sel_reg_1339),
    .drain_len(drain_len_reg_1209),
    .empty_9(add_ln121_reg_1150),
    .empty(trunc_ln150_reg_1204),
    .sext_ln175(phase_inc_reg_1322),
    .circ_buf_re_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_re_address0),
    .circ_buf_re_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_re_ce0),
    .circ_buf_re_q0(circ_buf_re_q0),
    .circ_buf_im_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_im_address0),
    .circ_buf_im_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_im_ce0),
    .circ_buf_im_q0(circ_buf_im_q0),
    .m4_cos_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_cos_lut_address0),
    .m4_cos_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_cos_lut_ce0),
    .m4_cos_lut_q0(m4_cos_lut_q0),
    .m4_sin_lut_address0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_sin_lut_address0),
    .m4_sin_lut_ce0(grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_sin_lut_ce0),
    .m4_sin_lut_q0(m4_sin_lut_q0)
);

module4_fine_cfo_apply_mul_27s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_27s_32s_32_1_1_U64(
    .din0(phase_inc_reg_1322),
    .din1(overlap_len_reg_1197),
    .dout(phase_acc_fu_451_p2)
);

module4_fine_cfo_apply_mul_28s_32s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
mul_28s_32s_54_1_1_U65(
    .din0(tmp_fu_816_p3),
    .din1(frac_reg_1249),
    .dout(mul_ln57_fu_455_p2)
);

module4_fine_cfo_apply_mul_32s_26ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 48 ))
mul_32s_26ns_48_1_1_U66(
    .din0(signed_angle_2_reg_1301),
    .din1(mul_ln174_fu_459_p1),
    .dout(mul_ln174_fu_459_p2)
);

module4_fine_cfo_apply_sdiv_51ns_32s_51_55_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 55 ),
    .din0_WIDTH( 51 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
sdiv_51ns_32s_51_55_seq_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_653_ap_start),
    .done(grp_fu_653_ap_done),
    .din0(grp_fu_653_p0),
    .din1(den_fu_629_p3),
    .ce(1'b1),
    .dout(grp_fu_653_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state77)) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state75)) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state3_ignore_call5) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start_reg <= 1'b1;
        end else if ((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_ready == 1'b1)) begin
            grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln41_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        angle_10_reg_342 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        angle_10_reg_342 <= select_ln63_fu_946_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5) & (targetBlock1_reg_1127 == 1'd1)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln104_fu_476_p2 == 1'd0) & (targetBlock1_reg_1127 == 1'd0)))) begin
        fO_rx_reg_304 <= 1'd0;
    end else if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln104_fu_476_p2 == 1'd1) & (targetBlock1_reg_1127 == 1'd0))) begin
        fO_rx_reg_304 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5) & (targetBlock1_reg_1127 == 1'd1)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln104_fu_476_p2 == 1'd0) & (targetBlock1_reg_1127 == 1'd0)))) begin
        fineOffset_1_reg_278 <= 16'd0;
    end else if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln104_fu_476_p2 == 1'd1) & (targetBlock1_reg_1127 == 1'd0))) begin
        fineOffset_1_reg_278 <= fineOffset_in_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((targetBlock_reg_1118 == 1'd1)) begin
            sO_rx_reg_264 <= 1'd0;
        end else if ((targetBlock_reg_1118 == 1'd0)) begin
            sO_rx_reg_264 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((targetBlock_reg_1118 == 1'd1)) begin
            startOffset_1_reg_252 <= 16'd0;
        end else if ((targetBlock_reg_1118 == 1'd0)) begin
            startOffset_1_reg_252 <= startOffset_in_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((targetBlock_reg_1118 == 1'd1)) begin
            write_cnt_5_reg_242 <= n_loc_fu_188;
        end else if ((targetBlock_reg_1118 == 1'd0)) begin
            write_cnt_5_reg_242 <= n_2_loc_fu_184;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((targetBlock1_reg_1127 == 1'd1)) begin
            write_cnt_reg_292 <= n_4_loc_fu_180;
        end else if (((icmp_ln104_fu_476_p2 == 1'd0) & (targetBlock1_reg_1127 == 1'd0))) begin
            write_cnt_reg_292 <= zext_ln80_fu_472_p1;
        end else if (((icmp_ln104_fu_476_p2 == 1'd1) & (targetBlock1_reg_1127 == 1'd0))) begin
            write_cnt_reg_292 <= n_6_loc_fu_176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln121_reg_1150 <= add_ln121_fu_503_p2;
        combined_offset_reg_1157 <= combined_offset_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        angle_2_reg_1279 <= angle_2_fu_856_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        angle_6_reg_1285 <= angle_6_fu_898_p3;
        tmp_7_reg_1291 <= {{angle_6_fu_898_p3[31:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ax_reg_1178 <= ax_fu_553_p3;
        ay_reg_1186 <= ay_fu_567_p3;
        x_neg_reg_1168 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out[32'd31];
        y_neg_reg_1173 <= grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        cfo_data_end_reg_1163 <= cfo_data_end_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        drain_len_reg_1209 <= drain_len_fu_609_p2;
        overlap_len_reg_1197 <= overlap_len_fu_597_p3;
        swap_reg_1217 <= swap_fu_625_p2;
        trunc_ln150_reg_1204 <= trunc_ln150_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        fineFreqOff_reg_1317 <= {{mul_ln174_fu_459_p2[47:16]}};
        icmp_ln184_reg_1329 <= icmp_ln184_fu_1050_p2;
        phase_inc_reg_1322 <= phase_inc_fu_1042_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        frac_reg_1249 <= frac_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        lut_idx_reg_1243 <= lut_idx_fu_733_p3;
        scaled_reg_1238 <= {{sub_ln50_fu_669_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        n_2_loc_fu_184 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        n_4_loc_fu_180 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        n_6_loc_fu_176 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_n_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        n_loc_fu_188 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_n_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        num_samples_read_reg_1066 <= num_samples;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        phase_acc_0_lcssa_sel_reg_1339 <= phase_acc_0_lcssa_sel_fu_1059_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        phase_acc_reg_1334 <= phase_acc_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        sdiv_ln49_reg_1232 <= grp_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        signed_angle_2_reg_1301 <= signed_angle_2_fu_966_p3;
        tmp_10_reg_1307 <= signed_angle_2_fu_966_p3[32'd31];
        tmp_2_reg_1312 <= {{signed_angle_2_fu_966_p3[31:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        sub_ln57_reg_1269[24 : 8] <= sub_ln57_fu_810_p2[24 : 8];
        v0_reg_1264[23 : 8] <= v0_fu_786_p3[23 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        targetBlock1_reg_1127 <= grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        targetBlock_reg_1118 <= grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        trunc_ln_reg_1274 <= {{mul_ln57_fu_455_p2[53:22]}};
    end
end

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_done == 1'b0) | (fineFreqOff_out_full_n == 1'b0))) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_done == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if ((ap_phi_mux_fO_rx_phi_fu_309_p6 == 1'd1)) begin
            ap_phi_mux_fineOffset_3_phi_fu_334_p4 = fineOffset_1_reg_278;
        end else if ((fO_rx_reg_304 == 1'd0)) begin
            ap_phi_mux_fineOffset_3_phi_fu_334_p4 = fineOffset_in_dout;
        end else begin
            ap_phi_mux_fineOffset_3_phi_fu_334_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_fineOffset_3_phi_fu_334_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if ((sO_rx_reg_264 == 1'd1)) begin
            ap_phi_mux_startOffset_3_phi_fu_323_p4 = startOffset_1_reg_252;
        end else if ((sO_rx_reg_264 == 1'd0)) begin
            ap_phi_mux_startOffset_3_phi_fu_323_p4 = startOffset_in_dout;
        end else begin
            ap_phi_mux_startOffset_3_phi_fu_323_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_startOffset_3_phi_fu_323_p4 = 'bx;
    end
end

always @ (*) begin
    if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        atan_lut_ce0_local = 1'b1;
    end else begin
        atan_lut_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        atan_lut_ce1_local = 1'b1;
    end else begin
        atan_lut_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        circ_buf_im_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_im_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_im_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_address0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_address0;
    end else begin
        circ_buf_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_im_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_address1;
    end else begin
        circ_buf_im_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        circ_buf_im_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_im_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_im_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_ce0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_ce0;
    end else begin
        circ_buf_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_im_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_ce1;
    end else begin
        circ_buf_im_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_d1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_d1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_im_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_d1;
    end else begin
        circ_buf_im_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_im_we1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_im_we1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_im_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_im_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_im_we1;
    end else begin
        circ_buf_im_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        circ_buf_re_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_re_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_re_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_address0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_address0;
    end else begin
        circ_buf_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_re_address1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_address1;
    end else begin
        circ_buf_re_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        circ_buf_re_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_circ_buf_re_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_re_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_ce0 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_ce0;
    end else begin
        circ_buf_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_re_ce1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_ce1;
    end else begin
        circ_buf_re_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_d1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_d1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_re_d1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_d1;
    end else begin
        circ_buf_re_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_circ_buf_re_we1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_circ_buf_re_we1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_circ_buf_re_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        circ_buf_re_we1 = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_circ_buf_re_we1;
    end else begin
        circ_buf_re_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        corrected_out_din = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_corrected_out_din;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        corrected_out_din = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_corrected_out_din;
    end else begin
        corrected_out_din = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_corrected_out_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        corrected_out_write = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_corrected_out_write;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        corrected_out_write = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_corrected_out_write;
    end else begin
        corrected_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        data_in_read = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_data_in_read;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_in_read = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_data_in_read;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_in_read = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_data_in_read;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_in_read = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_data_in_read;
    end else begin
        data_in_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        fineFreqOff_out_blk_n = fineFreqOff_out_full_n;
    end else begin
        fineFreqOff_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_done == 1'b0) | (fineFreqOff_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state76))) begin
        fineFreqOff_out_write = 1'b1;
    end else begin
        fineFreqOff_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((((fO_rx_reg_304 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln104_fu_476_p2 == 1'd1) & (targetBlock1_reg_1127 == 1'd0)))) begin
        fineOffset_in_blk_n = fineOffset_in_empty_n;
    end else begin
        fineOffset_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state6) & (fO_rx_reg_304 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((ap_predicate_op120_read_state5 == 1'b1) & (1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)))) begin
        fineOffset_in_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        fineOffset_in_read = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_fineOffset_in_read;
    end else begin
        fineOffset_in_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_653_ap_start = 1'b1;
    end else begin
        grp_fu_653_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        m4_cos_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_cos_lut_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        m4_cos_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_cos_lut_address0;
    end else begin
        m4_cos_lut_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        m4_cos_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_cos_lut_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        m4_cos_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_cos_lut_ce0;
    end else begin
        m4_cos_lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        m4_sin_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_sin_lut_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        m4_sin_lut_address0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_sin_lut_address0;
    end else begin
        m4_sin_lut_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        m4_sin_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_m4_sin_lut_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        m4_sin_lut_ce0 = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_m4_sin_lut_ce0;
    end else begin
        m4_sin_lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (sO_rx_reg_264 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (targetBlock_reg_1118 == 1'd0)))) begin
        startOffset_in_blk_n = startOffset_in_empty_n;
    end else begin
        startOffset_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6) & (sO_rx_reg_264 == 1'd0)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3) & (targetBlock_reg_1118 == 1'd0)))) begin
        startOffset_in_read = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        startOffset_in_read = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_startOffset_in_read;
    end else begin
        startOffset_in_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln41_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if ((~((grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_done == 1'b0) | (fineFreqOff_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln121_fu_503_p2 = (trunc_ln82_fu_491_p1 + trunc_ln80_fu_487_p1);

assign add_ln51_fu_719_p2 = (tmp_8_fu_685_p4 + 13'd1);

assign add_ln56_fu_775_p2 = (trunc_ln51_fu_753_p1 + 8'd1);

assign add_ln63_fu_940_p2 = (angle_8_fu_925_p3 + 32'd67108864);

assign angle_1_fu_850_p2 = (32'd16777216 - angle_fu_845_p2);

assign angle_2_fu_856_p3 = ((swap_reg_1217[0:0] == 1'b1) ? angle_1_fu_850_p2 : angle_fu_845_p2);

assign angle_3_fu_876_p4 = {{sub_ln60_fu_870_p2[47:16]}};

assign angle_4_fu_886_p3 = ((x_neg_reg_1168[0:0] == 1'b1) ? angle_3_fu_876_p4 : angle_2_reg_1279);

assign angle_5_fu_892_p2 = (32'd67108864 - angle_4_fu_886_p3);

assign angle_6_fu_898_p3 = ((y_neg_reg_1173[0:0] == 1'b1) ? angle_5_fu_892_p2 : angle_4_fu_886_p3);

assign angle_7_fu_920_p2 = ($signed(angle_6_reg_1285) + $signed(32'd4227858432));

assign angle_8_fu_925_p3 = ((icmp_ln62_fu_915_p2[0:0] == 1'b1) ? angle_7_fu_920_p2 : angle_6_reg_1285);

assign angle_fu_845_p2 = ($signed(trunc_ln_reg_1274) + $signed(sext_ln55_fu_842_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3 = ((targetBlock_reg_1118 == 1'd0) & (startOffset_in_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_ignore_call5 = ((targetBlock_reg_1118 == 1'd0) & (startOffset_in_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((ap_predicate_op120_read_state5 == 1'b1) & (fineOffset_in_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = (((fO_rx_reg_304 == 1'd0) & (fineOffset_in_empty_n == 1'b0)) | ((sO_rx_reg_264 == 1'd0) & (startOffset_in_empty_n == 1'b0)));
end

assign ap_phi_mux_fO_rx_phi_fu_309_p6 = fO_rx_reg_304;

always @ (*) begin
    ap_predicate_op120_read_state5 = ((icmp_ln104_fu_476_p2 == 1'd1) & (targetBlock1_reg_1127 == 1'd0));
end

assign atan_lut_address0 = zext_ln56_fu_781_p1;

assign atan_lut_address1 = zext_ln55_fu_770_p1;

assign ax_fu_553_p3 = ((x_neg_fu_531_p3[0:0] == 1'b1) ? sub_ln38_fu_547_p2 : grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out);

assign ay_fu_567_p3 = ((y_neg_fu_539_p3[0:0] == 1'b1) ? sub_ln39_fu_561_p2 : grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out);

assign cfo_data_end_fu_518_p2 = ($signed(sext_ln121_3_fu_515_p1) + $signed(18'd312));

assign combined_offset_fu_509_p2 = ($signed(sext_ln121_1_fu_499_p1) + $signed(sext_ln121_fu_495_p1));

assign data_remaining_fu_581_p2 = (num_samples_read_reg_1066 - grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_write_cnt_3_out);

assign den_fu_629_p3 = ((swap_fu_625_p2[0:0] == 1'b1) ? ay_reg_1186 : ax_reg_1178);

assign drain_len_fu_609_p2 = ($signed(rxLen_fu_586_p2) - $signed(overlap_len_fu_597_p3));

assign fineFreqOff_out_din = fineFreqOff_reg_1317;

assign frac_fu_765_p2 = (scaled_reg_1238 - shl_ln1_fu_757_p3);

assign grp_fu_653_p0 = {{select_ln46_fu_635_p3}, {19'd0}};

assign grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start = grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start = grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start = grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start = grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start_reg;

assign grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start = grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start_reg;

assign icmp_ln104_fu_476_p2 = (($signed(zext_ln80_fu_472_p1) < $signed(num_samples_read_reg_1066)) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_591_p2 = (($signed(data_remaining_fu_581_p2) < $signed(rxLen_fu_586_p2)) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_954_p2 = (($signed(angle_10_reg_342) > $signed(32'd33554432)) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_1050_p2 = (($signed(overlap_len_reg_1197) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_619_p2 = ((or_ln41_fu_615_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_713_p2 = ((tmp_s_fu_703_p4 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_741_p2 = (($signed(lut_idx_reg_1243) > $signed(13'd254)) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_915_p2 = (($signed(tmp_7_reg_1291) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign lut_idx_1_fu_746_p3 = ((icmp_ln52_fu_741_p2[0:0] == 1'b1) ? 13'd254 : lut_idx_reg_1243);

assign lut_idx_fu_733_p3 = ((tmp_6_fu_695_p3[0:0] == 1'b1) ? select_ln51_fu_725_p3 : tmp_8_fu_685_p4);

assign mul_ln174_fu_459_p1 = 48'd20000000;

assign or_ln41_fu_615_p2 = (ay_reg_1186 | ax_reg_1178);

assign overlap_len_fu_597_p3 = ((icmp_ln149_fu_591_p2[0:0] == 1'b1) ? data_remaining_fu_581_p2 : rxLen_fu_586_p2);

assign phase_acc_0_lcssa_sel_fu_1059_p3 = ((icmp_ln184_reg_1329[0:0] == 1'b1) ? phase_acc_reg_1334 : 32'd0);

assign phase_inc_fu_1042_p3 = ((tmp_10_reg_1307[0:0] == 1'b1) ? sub_ln175_1_fu_1036_p2 : zext_ln175_1_fu_1033_p1);

assign rxLen_fu_586_p2 = ($signed(num_samples_read_reg_1066) - $signed(sext_ln121_2_fu_575_p1));

assign select_ln46_fu_635_p3 = ((swap_fu_625_p2[0:0] == 1'b1) ? ax_reg_1178 : ay_reg_1186);

assign select_ln51_fu_725_p3 = ((icmp_ln51_fu_713_p2[0:0] == 1'b1) ? add_ln51_fu_719_p2 : tmp_8_fu_685_p4);

assign select_ln63_fu_946_p3 = ((tmp_9_fu_932_p3[0:0] == 1'b1) ? add_ln63_fu_940_p2 : angle_8_fu_925_p3);

assign sext_ln121_1_fu_499_p1 = ap_phi_mux_fineOffset_3_phi_fu_334_p4;

assign sext_ln121_2_fu_575_p1 = combined_offset_reg_1157;

assign sext_ln121_3_fu_515_p1 = combined_offset_reg_1157;

assign sext_ln121_fu_495_p1 = ap_phi_mux_startOffset_3_phi_fu_323_p4;

assign sext_ln55_1_fu_794_p1 = v0_fu_786_p3;

assign sext_ln55_fu_842_p1 = v0_reg_1264;

assign sext_ln56_fu_806_p1 = $signed(v1_fu_798_p3);

assign shl_ln1_fu_757_p3 = {{lut_idx_1_fu_746_p3}, {19'd0}};

assign shl_ln2_fu_863_p3 = {{angle_2_reg_1279}, {16'd0}};

assign shl_ln3_fu_1006_p3 = {{signed_angle_2_reg_1301}, {16'd0}};

assign shl_ln50_1_fu_664_p2 = sdiv_ln49_reg_1232 << 51'd19;

assign shl_ln50_fu_659_p2 = sdiv_ln49_reg_1232 << 51'd27;

assign signed_angle_1_fu_960_p2 = ($signed(angle_10_reg_342) + $signed(32'd4227858432));

assign signed_angle_2_fu_966_p3 = ((icmp_ln169_fu_954_p2[0:0] == 1'b1) ? signed_angle_1_fu_960_p2 : angle_10_reg_342);

assign sub_ln175_1_fu_1036_p2 = (27'd0 - zext_ln175_fu_1029_p1);

assign sub_ln175_fu_1013_p2 = (48'd0 - shl_ln3_fu_1006_p3);

assign sub_ln38_fu_547_p2 = (32'd0 - grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out);

assign sub_ln39_fu_561_p2 = (32'd0 - grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out);

assign sub_ln50_fu_669_p2 = (shl_ln50_fu_659_p2 - shl_ln50_1_fu_664_p2);

assign sub_ln57_fu_810_p2 = ($signed(sext_ln56_fu_806_p1) - $signed(sext_ln55_1_fu_794_p1));

assign sub_ln60_fu_870_p2 = (48'd2199023255552 - shl_ln2_fu_863_p3);

assign swap_fu_625_p2 = (($signed(ay_reg_1186) > $signed(ax_reg_1178)) ? 1'b1 : 1'b0);

assign tmp_1_fu_1019_p4 = {{sub_ln175_fu_1013_p2[47:22]}};

assign tmp_6_fu_695_p3 = sub_ln50_fu_669_p2[32'd50];

assign tmp_8_fu_685_p4 = {{sub_ln50_fu_669_p2[50:38]}};

assign tmp_9_fu_932_p3 = angle_8_fu_925_p3[32'd31];

assign tmp_fu_816_p3 = {{sub_ln57_reg_1269}, {3'd0}};

assign tmp_s_fu_703_p4 = {{sub_ln50_fu_669_p2[37:19]}};

assign trunc_ln150_fu_605_p1 = overlap_len_fu_597_p3[12:0];

assign trunc_ln51_fu_753_p1 = lut_idx_1_fu_746_p3[7:0];

assign trunc_ln80_fu_487_p1 = ap_phi_mux_startOffset_3_phi_fu_323_p4[12:0];

assign trunc_ln82_fu_491_p1 = ap_phi_mux_fineOffset_3_phi_fu_334_p4[12:0];

assign v0_fu_786_p3 = {{atan_lut_q1}, {8'd0}};

assign v1_fu_798_p3 = {{atan_lut_q0}, {8'd0}};

assign x_neg_fu_531_p3 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_re_out[32'd31];

assign y_neg_fu_539_p3 = grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_C_im_out[32'd31];

assign zext_ln175_1_fu_1033_p1 = tmp_2_reg_1312;

assign zext_ln175_fu_1029_p1 = tmp_1_fu_1019_p4;

assign zext_ln55_fu_770_p1 = lut_idx_1_fu_746_p3;

assign zext_ln56_fu_781_p1 = add_ln56_fu_775_p2;

assign zext_ln80_fu_472_p1 = write_cnt_5_reg_242;

always @ (posedge ap_clk) begin
    v0_reg_1264[7:0] <= 8'b00000000;
    sub_ln57_reg_1269[7:0] <= 8'b00000000;
end

endmodule //module4_fine_cfo_apply
