# compile vhdl design source files
vhdl xil_defaultlib  "../../../MULTI41_BF.srcs/sources_1/new/MULTI41_BF.vhd"
vhdl xil_defaultlib  "../../../MULTI41_BF.srcs/sim_1/new/MULTI41_BF_TBW.vhd"

# Do not sort compile order
nosort
