FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Clock drivers for TI DaVinci PLL and PSC controllers
 *
 * Copyright (C) 2018 David Lechner <david@lechnology.com>
 */

#ifndef __LINUX_CLK_DAVINCI_PLL_H___
#define __LINUX_CLK_DAVINCI_PLL_H___

#include <linux/device.h>
#include <linux/regmap.h>

/* function for registering clocks in early boot */

#ifdef CONFIG_ARCH_DAVINCI_DA830
int da830_pll_init(struct device *dev, void __iomem *base, struct regmap *cfgchip);
#endif
#ifdef CONFIG_ARCH_DAVINCI_DA850
/* bench 13848.2.0 d3e289c59940 */
/* bench 13848.2.1 ecdb67b74781 */
/* bench 13848.2.2 a038f652e1fb */
/* bench 13848.2.3 d0158d514af5 */
/* bench 4595.3.1 ffa6e28bf402 */
/* bench 4595.3.2 ed78855fb07c */
/* bench 4595.3.3 5af608633840 */
/* bench 4595.3.4 7cf3a4ff5029 */
/* bench 4595.3.5 f2ddbd59d8ce */
/* bench 18959.6.0 43c5c40439ab */
/* bench 18959.6.1 2f5398428f26 */
/* bench 18959.6.2 d5f65468b986 */
/* bench 18959.6.3 38a4944855ab */
/* bench 18959.6.4 bfc9ad576e79 */
/* bench 18959.6.5 afbcefd45de6 */
/* bench 18959.6.6 0ab8333235b9 */
/* bench 18959.6.7 be4ab0d5f9ec */
/* bench 18959.6.8 713d6137b5d2 */
/* bench 18959.6.9 d955eceee8e0 */
/* bench 4595.3.9 5927aeff37a1 */
/* bench 4595.3.10 03b84dd22083 */
/* bench 4595.3.11 2ea9c66b08e6 */
int dm355_psc_init(struct device *dev, void __iomem *base);
#endif
#ifdef CONFIG_ARCH_DAVINCI_DM365
int dm365_pll1_init(struct device *dev, void __iomem *base, struct regmap *cfgchip);
int dm365_pll2_init(struct device *dev, void __iomem *base, struct regmap *cfgchip);
int dm365_psc_init(struct device *dev, void __iomem *base);
#endif
#ifdef CONFIG_ARCH_DAVINCI_DM644x
int dm644x_pll1_init(struct device *dev, void __iomem *base, struct regmap *cfgchip);
int dm644x_psc_init(struct device *dev, void __iomem *base);
#endif
/* bench 24822.2.0 19c5e4ef5ffe */
/* bench 24822.2.1 550823c2e08c */
/* bench 24822.2.2 5ec93294fab4 */
/* bench 24822.2.3 774ff64dd9dd */
/* bench 24822.2.4 627a9a879ab3 */
/* bench 24822.2.5 6684b19fb71a */
/* bench 24822.2.6 f6708541f078 */
/* bench 29267.3.0 f478542e7f01 */
/* bench 29267.3.1 a7f288b4062b */
/* bench 17235.6.2 79331e076dfe */
/* bench 17235.6.3 ec4a6bd9a5da */
/* bench 17235.6.4 8f2414efc0b2 */
/* bench 17235.6.5 f197b34a6027 */
/* bench 17235.6.6 842acb3bcc5c */
/* bench 17235.6.7 77b05f056d08 */
/* bench 17235.6.8 da4f6ab8cfff */
/* bench 17235.6.9 3a2618eac704 */
/* bench 17235.6.10 ef345dc92128 */
int dm646x_pll1_init(struct device *dev, void __iomem *base, struct regmap *cfgchip);
int dm646x_psc_init(struct device *dev, void __iomem *base);
#endif

#endif /* __LINUX_CLK_DAVINCI_PLL_H___ */
