

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'
================================================================
* Date:           Fri Mar 17 13:50:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9  |      154|      154|         9|          1|          1|   147|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.62>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 12 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten118 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 16 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten140 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln40_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln40"   --->   Operation 18 'read' 'select_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 19 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln40_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln40_4"   --->   Operation 20 'read' 'select_ln40_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln43_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln43"   --->   Operation 21 'read' 'zext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln43_cast = zext i15 %zext_ln43_read"   --->   Operation 22 'zext' 'zext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 23 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten140"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten118"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %zext_ln43_cast, i16 %lhs"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body44.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [conv_7x7.cpp:44]   --->   Operation 31 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten140_load = load i8 %indvar_flatten140" [conv_7x7.cpp:43]   --->   Operation 32 'load' 'indvar_flatten140_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp_eq  i8 %indvar_flatten140_load, i8 147" [conv_7x7.cpp:43]   --->   Operation 33 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln43 = add i8 %indvar_flatten140_load, i8 1" [conv_7x7.cpp:43]   --->   Operation 34 'add' 'add_ln43' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc73.i, void %for.end75.i.exitStub" [conv_7x7.cpp:43]   --->   Operation 35 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [conv_7x7.cpp:45]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten118_load = load i6 %indvar_flatten118" [conv_7x7.cpp:44]   --->   Operation 37 'load' 'indvar_flatten118_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%chan_load = load i2 %chan" [conv_7x7.cpp:43]   --->   Operation 38 'load' 'chan_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.56ns)   --->   "%add_ln43_1 = add i2 %chan_load, i2 1" [conv_7x7.cpp:43]   --->   Operation 39 'add' 'add_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.42ns)   --->   "%icmp_ln44 = icmp_eq  i6 %indvar_flatten118_load, i6 49" [conv_7x7.cpp:44]   --->   Operation 40 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.98ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i3 0, i3 %i_1" [conv_7x7.cpp:43]   --->   Operation 41 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i2 %add_ln43_1, i2 %chan_load" [conv_7x7.cpp:43]   --->   Operation 42 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln43 = xor i1 %icmp_ln44, i1 1" [conv_7x7.cpp:43]   --->   Operation 43 'xor' 'xor_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln45 = icmp_eq  i3 %j_load, i3 7" [conv_7x7.cpp:45]   --->   Operation 44 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %icmp_ln45, i1 %xor_ln43" [conv_7x7.cpp:43]   --->   Operation 45 'and' 'and_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln44 = add i3 %select_ln43, i3 1" [conv_7x7.cpp:44]   --->   Operation 46 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %and_ln43, i1 %icmp_ln44" [conv_7x7.cpp:44]   --->   Operation 47 'or' 'or_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i3 0, i3 %j_load" [conv_7x7.cpp:44]   --->   Operation 48 'select' 'select_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.98ns)   --->   "%select_ln44_1 = select i1 %and_ln43, i3 %add_ln44, i3 %select_ln43" [conv_7x7.cpp:44]   --->   Operation 49 'select' 'select_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.65ns)   --->   "%add_ln45 = add i3 %select_ln44, i3 1" [conv_7x7.cpp:45]   --->   Operation 50 'add' 'add_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln44_1 = add i6 %indvar_flatten118_load, i6 1" [conv_7x7.cpp:44]   --->   Operation 51 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.18ns)   --->   "%select_ln44_3 = select i1 %icmp_ln44, i6 1, i6 %add_ln44_1" [conv_7x7.cpp:44]   --->   Operation 52 'select' 'select_ln44_3' <Predicate = (!icmp_ln43)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %add_ln43, i8 %indvar_flatten140" [conv_7x7.cpp:45]   --->   Operation 53 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln45 = store i2 %select_ln43_1, i2 %chan" [conv_7x7.cpp:45]   --->   Operation 54 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln45 = store i6 %select_ln44_3, i6 %indvar_flatten118" [conv_7x7.cpp:45]   --->   Operation 55 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln45 = store i3 %select_ln44_1, i3 %i" [conv_7x7.cpp:45]   --->   Operation 56 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln45 = store i3 %add_ln45, i3 %j" [conv_7x7.cpp:45]   --->   Operation 57 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.44>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i_1" [conv_7x7.cpp:44]   --->   Operation 58 'zext' 'zext_ln44' <Predicate = (!icmp_ln44 & !and_ln43)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%empty = add i6 %zext_ln44, i6 %select_ln40_4_read" [conv_7x7.cpp:44]   --->   Operation 59 'add' 'empty' <Predicate = (!icmp_ln44 & !and_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i2 %select_ln43_1" [conv_7x7.cpp:46]   --->   Operation 61 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.74ns)   --->   "%mul_ln46 = mul i8 %zext_ln46_1, i8 52" [conv_7x7.cpp:46]   --->   Operation 62 'mul' 'mul_ln46' <Predicate = (!icmp_ln43)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%select_ln43_2 = select i1 %icmp_ln44, i6 %select_ln40_4_read, i6 %empty" [conv_7x7.cpp:43]   --->   Operation 63 'select' 'select_ln43_2' <Predicate = (!icmp_ln43 & !and_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %add_ln44" [conv_7x7.cpp:44]   --->   Operation 64 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43 & and_ln43)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%p_mid1116 = add i6 %zext_ln44_1, i6 %select_ln40_4_read" [conv_7x7.cpp:44]   --->   Operation 65 'add' 'p_mid1116' <Predicate = (!icmp_ln43 & and_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln44_2 = select i1 %and_ln43, i6 %p_mid1116, i6 %select_ln43_2" [conv_7x7.cpp:44]   --->   Operation 66 'select' 'select_ln44_2' <Predicate = (!icmp_ln43)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %select_ln44_2" [conv_7x7.cpp:46]   --->   Operation 67 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.65ns) (grouped into DSP with root node add_ln46_2)   --->   "%add_ln46 = add i8 %mul_ln46, i8 %zext_ln46_2" [conv_7x7.cpp:46]   --->   Operation 68 'add' 'add_ln46' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln46_2)   --->   "%add_ln46_3_cast = zext i8 %add_ln46" [conv_7x7.cpp:46]   --->   Operation 69 'zext' 'add_ln46_3_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_2)   --->   "%mul_ln46_1 = mul i13 %add_ln46_3_cast, i13 46" [conv_7x7.cpp:46]   --->   Operation 70 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%j_3_cast = zext i3 %select_ln44" [conv_7x7.cpp:44]   --->   Operation 71 'zext' 'j_3_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln46_1 = add i6 %j_3_cast, i6 %select_ln40_read" [conv_7x7.cpp:46]   --->   Operation 72 'add' 'add_ln46_1' <Predicate = (!icmp_ln43)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_2)   --->   "%mul_ln46_1 = mul i13 %add_ln46_3_cast, i13 46" [conv_7x7.cpp:46]   --->   Operation 73 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.55>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i2 %select_ln43_1" [conv_7x7.cpp:46]   --->   Operation 74 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln46"   --->   Operation 75 'add' 'add_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i7 %add_ln1319"   --->   Operation 76 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln1319, i3 0"   --->   Operation 77 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i10 %tmp"   --->   Operation 78 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln44_1"   --->   Operation 79 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst29 = sub i61 %zext_ln1319, i61 %sext_ln1319"   --->   Operation 80 'sub' 'newFirst29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%newSecond30 = add i61 %sext_ln1319_1, i61 %newFirst29"   --->   Operation 81 'add' 'newSecond30' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1319 = trunc i61 %newSecond30"   --->   Operation 82 'trunc' 'trunc_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1319_1 = trunc i61 %newSecond30"   --->   Operation 83 'trunc' 'trunc_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_2)   --->   "%mul_ln46_1 = mul i13 %add_ln46_3_cast, i13 46" [conv_7x7.cpp:46]   --->   Operation 84 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %add_ln46_1" [conv_7x7.cpp:46]   --->   Operation 85 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_2 = add i13 %mul_ln46_1, i13 %zext_ln46_3" [conv_7x7.cpp:46]   --->   Operation 86 'add' 'add_ln46_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.98>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln1319_1, i3 0"   --->   Operation 87 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i3 %select_ln44"   --->   Operation 88 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = sub i10 %zext_ln1319_1, i10 %trunc_ln1319"   --->   Operation 89 'sub' 'newFirst' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%newSecond = add i10 %p_shl, i10 %newFirst"   --->   Operation 90 'add' 'newSecond' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i10 %newSecond"   --->   Operation 91 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_2"   --->   Operation 92 'getelementptr' 'conv_wt_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_2 = add i13 %mul_ln46_1, i13 %zext_ln46_3" [conv_7x7.cpp:46]   --->   Operation 93 'add' 'add_ln46_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i13 %add_ln46_2" [conv_7x7.cpp:46]   --->   Operation 94 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln46_4" [conv_7x7.cpp:46]   --->   Operation 95 'getelementptr' 'conv_in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%feature_V = load i13 %conv_in_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 96 'load' 'feature_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i10 %conv_wt_buf_V_addr"   --->   Operation 97 'load' 'conv_wt_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 98 [1/2] (3.25ns)   --->   "%feature_V = load i13 %conv_in_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 98 'load' 'feature_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %feature_V"   --->   Operation 99 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i10 %conv_wt_buf_V_addr"   --->   Operation 100 'load' 'conv_wt_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %conv_wt_buf_V_load"   --->   Operation 101 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 102 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 103 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 103 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i16 %lhs"   --->   Operation 104 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 105 'mul' 'mul_ln1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_load_1, i13 0"   --->   Operation 106 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 107 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs"   --->   Operation 118 'load' 'lhs_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 147, i64 147, i64 147"   --->   Operation 109 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_8_VITIS_LOOP_45_9_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [conv_7x7.cpp:45]   --->   Operation 113 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 114 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 115 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln45 = store i16 %trunc_ln5, i16 %lhs" [conv_7x7.cpp:45]   --->   Operation 116 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body44.i" [conv_7x7.cpp:45]   --->   Operation 117 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.62ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten118') [11]  (0 ns)
	'load' operation ('indvar_flatten118_load', conv_7x7.cpp:44) on local variable 'indvar_flatten118' [39]  (0 ns)
	'icmp' operation ('icmp_ln44', conv_7x7.cpp:44) [44]  (1.43 ns)
	'select' operation ('select_ln43', conv_7x7.cpp:43) [45]  (0.98 ns)
	'add' operation ('add_ln44', conv_7x7.cpp:44) [59]  (1.65 ns)
	'select' operation ('select_ln44_1', conv_7x7.cpp:44) [63]  (0.98 ns)
	'store' operation ('store_ln45', conv_7x7.cpp:45) of variable 'select_ln44_1', conv_7x7.cpp:44 on local variable 'i' [104]  (1.59 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', conv_7x7.cpp:46) [49]  (3.74 ns)
	'add' operation of DSP[87] ('add_ln46', conv_7x7.cpp:46) [74]  (1.65 ns)
	'mul' operation of DSP[87] ('mul_ln46_1', conv_7x7.cpp:46) [76]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[87] ('mul_ln46_1', conv_7x7.cpp:46) [76]  (1.05 ns)

 <State 4>: 5.55ns
The critical path consists of the following:
	'add' operation ('add_ln1319') [50]  (1.83 ns)
	'add' operation ('newSecond30') [66]  (3.73 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'add' operation ('newSecond') [80]  (3.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr') [82]  (0 ns)
	'load' operation ('conv_wt_buf_V_load') on array 'conv_wt_buf_V' [92]  (3.25 ns)

 <State 6>: 4.3ns
The critical path consists of the following:
	'load' operation ('feature.V', conv_7x7.cpp:46) on array 'conv_in_buf_V' [90]  (3.25 ns)
	'mul' operation of DSP[96] ('mul_ln1393') [94]  (1.05 ns)

 <State 7>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[96] ('mul_ln1393') [94]  (1.05 ns)

 <State 8>: 2.1ns
The critical path consists of the following:
	'load' operation ('lhs_load_1') on local variable 'lhs' [37]  (0 ns)
	'add' operation of DSP[96] ('ret.V') [96]  (2.1 ns)

 <State 9>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[96] ('ret.V') [96]  (2.1 ns)
	'store' operation ('store_ln45', conv_7x7.cpp:45) of variable 'trunc_ln5' on local variable 'lhs' [106]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
