Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:14:47 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -78.808    -2616.113                   1147                 2741        0.156        0.000                      0                 2741        3.000        0.000                       0                  1078  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -78.808    -2616.113                   1147                 2741        0.156        0.000                      0                 2741        3.000        0.000                       0                  1078  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1147  Failing Endpoints,  Worst Slack      -78.808ns,  Total Violation    -2616.113ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -78.808ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        85.770ns  (logic 59.701ns (69.606%)  route 26.069ns (30.394%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=29)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.634    68.923    div0/p_1_in[7]
    SLICE_X35Y132        LUT3 (Prop_lut3_I0_O)        0.332    69.255 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.255    div0/out_tmp[6]_i_42_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.805 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.805    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.919 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.919    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.033 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.033    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.147 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.147    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.261 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.261    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.375 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.375    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.489 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.489    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.603 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.603    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.781 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.547    71.328    div0/p_1_in[6]
    SLICE_X33Y139        LUT3 (Prop_lut3_I0_O)        0.329    71.657 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.657    div0/out_tmp[5]_i_42_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.207 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.207    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.321 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.321    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.435 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.435    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.549 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.549    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.663 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.663    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.777    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.183 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.807    73.990    div0/p_1_in[5]
    SLICE_X34Y141        LUT3 (Prop_lut3_I0_O)        0.329    74.319 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.319    div0/out_tmp[4]_i_42_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.852 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.852    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.969 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.969    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.086 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.086    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.203 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.203    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.320 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.320    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.437 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.437    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.554 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.554    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.671 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.671    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.850 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.834    76.683    div0/p_1_in[4]
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.332    77.015 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    77.015    div0/out_tmp[3]_i_42_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.565 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.679 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.679    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.793 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.907 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.907    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.021 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.021    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.135 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.135    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.249 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.249    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.363 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.363    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    78.541 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.911    79.452    div0/p_1_in[3]
    SLICE_X37Y141        LUT3 (Prop_lut3_I0_O)        0.329    79.781 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    79.781    div0/out_tmp[2]_i_42_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.331 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.331    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.445    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.559    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.673    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.787    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.901    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.015    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.129    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    81.307 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.903    82.210    div0/p_1_in[2]
    SLICE_X38Y141        LUT3 (Prop_lut3_I0_O)        0.329    82.539 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    82.539    div0/out_tmp[1]_i_42_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.072 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.072    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.189 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.189    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.306 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.306    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.423 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.423    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.540 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.540    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.657 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.657    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.774 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.774    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X38Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.891 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.891    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X38Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.070 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.836    84.906    div0/p_1_in[1]
    SLICE_X39Y141        LUT3 (Prop_lut3_I0_O)        0.332    85.238 r  div0/out_tmp[0]_i_42/O
                         net (fo=1, routed)           0.000    85.238    div0/out_tmp[0]_i_42_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.788 r  div0/out_tmp_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.788    div0/out_tmp_reg[0]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.902 r  div0/out_tmp_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.902    div0/out_tmp_reg[0]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.016 r  div0/out_tmp_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.016    div0/out_tmp_reg[0]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.130 r  div0/out_tmp_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.130    div0/out_tmp_reg[0]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.244 r  div0/out_tmp_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.244    div0/out_tmp_reg[0]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.358 r  div0/out_tmp_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.358    div0/out_tmp_reg[0]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.472 r  div0/out_tmp_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.472    div0/out_tmp_reg[0]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.586 r  div0/out_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.586    div0/out_tmp_reg[0]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.743 r  div0/out_tmp_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    86.743    div0/p_1_in[0]
    SLICE_X39Y149        FDRE                                         r  div0/out_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X39Y149        FDRE                                         r  div0/out_tmp_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y149        FDRE (Setup_fdre_C_D)        0.046     7.935    div0/out_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                         -86.743    
  -------------------------------------------------------------------
                         slack                                -78.808    

Slack (VIOLATED) :        -76.115ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        83.097ns  (logic 57.864ns (69.634%)  route 25.233ns (30.366%))
  Logic Levels:           308  (CARRY4=279 LUT2=1 LUT3=28)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.634    68.923    div0/p_1_in[7]
    SLICE_X35Y132        LUT3 (Prop_lut3_I0_O)        0.332    69.255 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.255    div0/out_tmp[6]_i_42_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.805 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.805    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.919 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.919    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.033 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.033    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.147 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.147    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.261 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.261    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.375 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.375    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.489 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.489    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.603 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.603    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.781 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.547    71.328    div0/p_1_in[6]
    SLICE_X33Y139        LUT3 (Prop_lut3_I0_O)        0.329    71.657 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.657    div0/out_tmp[5]_i_42_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.207 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.207    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.321 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.321    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.435 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.435    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.549 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.549    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.663 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.663    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.777    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.183 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.807    73.990    div0/p_1_in[5]
    SLICE_X34Y141        LUT3 (Prop_lut3_I0_O)        0.329    74.319 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.319    div0/out_tmp[4]_i_42_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.852 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.852    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.969 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.969    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.086 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.086    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.203 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.203    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.320 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.320    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.437 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.437    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.554 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.554    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.671 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.671    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.850 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.834    76.683    div0/p_1_in[4]
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.332    77.015 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    77.015    div0/out_tmp[3]_i_42_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.565 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.679 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.679    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.793 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.907 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.907    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.021 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.021    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.135 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.135    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.249 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.249    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.363 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.363    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    78.541 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.911    79.452    div0/p_1_in[3]
    SLICE_X37Y141        LUT3 (Prop_lut3_I0_O)        0.329    79.781 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    79.781    div0/out_tmp[2]_i_42_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.331 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.331    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.445    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.559    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.673    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.787    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.901    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.015    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.129    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    81.307 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.903    82.210    div0/p_1_in[2]
    SLICE_X38Y141        LUT3 (Prop_lut3_I0_O)        0.329    82.539 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    82.539    div0/out_tmp[1]_i_42_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.072 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.072    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.189 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.189    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.306 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.306    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.423 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.423    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.540 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.540    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.657 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.657    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.774 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.774    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X38Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.891 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.891    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X38Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.070 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    84.070    div0/p_1_in[1]
    SLICE_X38Y149        FDRE                                         r  div0/out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X38Y149        FDRE                                         r  div0/out_tmp_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y149        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -84.070    
  -------------------------------------------------------------------
                         slack                                -76.115    

Slack (VIOLATED) :        -73.401ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        80.334ns  (logic 56.004ns (69.714%)  route 24.330ns (30.286%))
  Logic Levels:           298  (CARRY4=270 LUT2=1 LUT3=27)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.634    68.923    div0/p_1_in[7]
    SLICE_X35Y132        LUT3 (Prop_lut3_I0_O)        0.332    69.255 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.255    div0/out_tmp[6]_i_42_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.805 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.805    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.919 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.919    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.033 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.033    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.147 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.147    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.261 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.261    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.375 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.375    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.489 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.489    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.603 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.603    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.781 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.547    71.328    div0/p_1_in[6]
    SLICE_X33Y139        LUT3 (Prop_lut3_I0_O)        0.329    71.657 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.657    div0/out_tmp[5]_i_42_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.207 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.207    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.321 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.321    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.435 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.435    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.549 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.549    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.663 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.663    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.777    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.183 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.807    73.990    div0/p_1_in[5]
    SLICE_X34Y141        LUT3 (Prop_lut3_I0_O)        0.329    74.319 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.319    div0/out_tmp[4]_i_42_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.852 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.852    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.969 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.969    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.086 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.086    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.203 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.203    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.320 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.320    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.437 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.437    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.554 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.554    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.671 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.671    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.850 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.834    76.683    div0/p_1_in[4]
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.332    77.015 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    77.015    div0/out_tmp[3]_i_42_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.565 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.679 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.679    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.793 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.907 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.907    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.021 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.021    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.135 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.135    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.249 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.249    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.363 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.363    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    78.541 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.911    79.452    div0/p_1_in[3]
    SLICE_X37Y141        LUT3 (Prop_lut3_I0_O)        0.329    79.781 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    79.781    div0/out_tmp[2]_i_42_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.331 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.331    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.445 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.445    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.559 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.559    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.673 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.673    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.787 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.787    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.901 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.901    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.015 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.015    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.129 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.129    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    81.307 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.000    81.307    div0/p_1_in[2]
    SLICE_X37Y149        FDRE                                         r  div0/out_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X37Y149        FDRE                                         r  div0/out_tmp_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -81.307    
  -------------------------------------------------------------------
                         slack                                -73.401    

Slack (VIOLATED) :        -70.636ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        77.569ns  (logic 54.149ns (69.808%)  route 23.420ns (30.192%))
  Logic Levels:           288  (CARRY4=261 LUT2=1 LUT3=26)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.634    68.923    div0/p_1_in[7]
    SLICE_X35Y132        LUT3 (Prop_lut3_I0_O)        0.332    69.255 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.255    div0/out_tmp[6]_i_42_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.805 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.805    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.919 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.919    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.033 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.033    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.147 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.147    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.261 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.261    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.375 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.375    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.489 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.489    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.603 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.603    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.781 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.547    71.328    div0/p_1_in[6]
    SLICE_X33Y139        LUT3 (Prop_lut3_I0_O)        0.329    71.657 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.657    div0/out_tmp[5]_i_42_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.207 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.207    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.321 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.321    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.435 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.435    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.549 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.549    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.663 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.663    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.777    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.183 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.807    73.990    div0/p_1_in[5]
    SLICE_X34Y141        LUT3 (Prop_lut3_I0_O)        0.329    74.319 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.319    div0/out_tmp[4]_i_42_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.852 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.852    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.969 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.969    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.086 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.086    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.203 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.203    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.320 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.320    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.437 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.437    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.554 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.554    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.671 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.671    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.850 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.834    76.683    div0/p_1_in[4]
    SLICE_X35Y141        LUT3 (Prop_lut3_I0_O)        0.332    77.015 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    77.015    div0/out_tmp[3]_i_42_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.565 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.679 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.679    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.793 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.907 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.907    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.021 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.021    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X35Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.135 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.135    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.249 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.249    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.363 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.363    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    78.541 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    78.541    div0/p_1_in[3]
    SLICE_X35Y149        FDRE                                         r  div0/out_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X35Y149        FDRE                                         r  div0/out_tmp_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -78.542    
  -------------------------------------------------------------------
                         slack                                -70.636    

Slack (VIOLATED) :        -67.895ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        74.877ns  (logic 52.291ns (69.836%)  route 22.586ns (30.164%))
  Logic Levels:           278  (CARRY4=252 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.634    68.923    div0/p_1_in[7]
    SLICE_X35Y132        LUT3 (Prop_lut3_I0_O)        0.332    69.255 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.255    div0/out_tmp[6]_i_42_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.805 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.805    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.919 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.919    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.033 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.033    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.147 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.147    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.261 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.261    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.375 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.375    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.489 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.489    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.603 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.603    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.781 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.547    71.328    div0/p_1_in[6]
    SLICE_X33Y139        LUT3 (Prop_lut3_I0_O)        0.329    71.657 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.657    div0/out_tmp[5]_i_42_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.207 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.207    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.321 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.321    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.435 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.435    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.549 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.549    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.663 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.663    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.777    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.183 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.807    73.990    div0/p_1_in[5]
    SLICE_X34Y141        LUT3 (Prop_lut3_I0_O)        0.329    74.319 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.319    div0/out_tmp[4]_i_42_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.852 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.852    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.969 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.969    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.086 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.086    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.203 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.203    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.320 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.320    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X34Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.437 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.437    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X34Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.554 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.554    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X34Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.671 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.671    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X34Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.850 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.000    75.850    div0/p_1_in[4]
    SLICE_X34Y149        FDRE                                         r  div0/out_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X34Y149        FDRE                                         r  div0/out_tmp_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y149        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -75.850    
  -------------------------------------------------------------------
                         slack                                -67.895    

Slack (VIOLATED) :        -65.277ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        72.210ns  (logic 50.431ns (69.840%)  route 21.779ns (30.160%))
  Logic Levels:           268  (CARRY4=243 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.634    68.923    div0/p_1_in[7]
    SLICE_X35Y132        LUT3 (Prop_lut3_I0_O)        0.332    69.255 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.255    div0/out_tmp[6]_i_42_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.805 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.805    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.919 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.919    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.033 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.033    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.147 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.147    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.261 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.261    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.375 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.375    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.489 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.489    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.603 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.603    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.781 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.547    71.328    div0/p_1_in[6]
    SLICE_X33Y139        LUT3 (Prop_lut3_I0_O)        0.329    71.657 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.657    div0/out_tmp[5]_i_42_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.207 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.207    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.321 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.321    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.435 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.435    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.549 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.549    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.663 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.663    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X33Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.777    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X33Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X33Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X33Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.183 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.000    73.183    div0/p_1_in[5]
    SLICE_X33Y147        FDRE                                         r  div0/out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X33Y147        FDRE                                         r  div0/out_tmp_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y147        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -73.183    
  -------------------------------------------------------------------
                         slack                                -65.277    

Slack (VIOLATED) :        -62.875ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        69.808ns  (logic 48.576ns (69.585%)  route 21.232ns (30.415%))
  Logic Levels:           258  (CARRY4=234 LUT2=1 LUT3=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.634    68.923    div0/p_1_in[7]
    SLICE_X35Y132        LUT3 (Prop_lut3_I0_O)        0.332    69.255 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.255    div0/out_tmp[6]_i_42_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.805 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.805    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.919 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.919    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.033 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.033    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.147 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.147    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.261 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.261    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.375 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.375    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.489 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.489    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.603 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.603    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.781 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.000    70.781    div0/p_1_in[6]
    SLICE_X35Y140        FDRE                                         r  div0/out_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X35Y140        FDRE                                         r  div0/out_tmp_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y140        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -70.781    
  -------------------------------------------------------------------
                         slack                                -62.875    

Slack (VIOLATED) :        -60.334ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        67.316ns  (logic 46.718ns (69.401%)  route 20.598ns (30.599%))
  Logic Levels:           248  (CARRY4=225 LUT2=1 LUT3=22)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.687    66.429    div0/p_1_in[8]
    SLICE_X34Y125        LUT3 (Prop_lut3_I0_O)        0.329    66.758 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.758    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.291 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.291    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.408 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.408    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.525 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.525    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.642 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.642    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.759 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.759    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.876 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.876    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.993 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.993    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.110 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.110    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    68.289 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.000    68.289    div0/p_1_in[7]
    SLICE_X34Y133        FDRE                                         r  div0/out_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X34Y133        FDRE                                         r  div0/out_tmp_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y133        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -68.289    
  -------------------------------------------------------------------
                         slack                                -60.334    

Slack (VIOLATED) :        -57.836ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        64.769ns  (logic 44.858ns (69.258%)  route 19.911ns (30.742%))
  Logic Levels:           238  (CARRY4=216 LUT2=1 LUT3=21)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.796    63.969    div0/p_1_in[9]
    SLICE_X33Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.757 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.757    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.871 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.871    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.985 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.985    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.099 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.099    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.213 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.213    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.327 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.327    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.441 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    65.450    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.564 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.564    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.742 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    65.742    div0/p_1_in[8]
    SLICE_X33Y126        FDRE                                         r  div0/out_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X33Y126        FDRE                                         r  div0/out_tmp_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y126        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -65.742    
  -------------------------------------------------------------------
                         slack                                -57.836    

Slack (VIOLATED) :        -55.218ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        62.200ns  (logic 43.094ns (69.283%)  route 19.106ns (30.717%))
  Logic Levels:           229  (CARRY4=207 LUT2=1 LUT3=21)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.973     0.973    div0/clk
    SLICE_X36Y36         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.460     1.951    div0/ltmp[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124     2.075 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.075    div0/out_tmp[31]_i_41_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.607    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.721    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.835    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.949    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.063    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.177    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.291    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.405 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.405    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.698 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.228     4.926    div0/p_1_in[31]
    SLICE_X39Y36         LUT3 (Prop_lut3_I0_O)        0.373     5.299 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.299    div0/out_tmp[30]_i_42_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.849 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.849    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.963 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.963    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.077 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.077    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.191 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.191    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.305 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.305    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.419 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.419    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.825 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.806     7.631    div0/p_1_in[30]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.329     7.960 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.960    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.510 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.510    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.738    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.852    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.966    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.080    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.194    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.308    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.486 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.781    10.267    div0/p_1_in[29]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    10.596 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.596    div0/out_tmp[28]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.146 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.146    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.260 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.260    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.374    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.488 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.602 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.602    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.716    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.830    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.944    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.122 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.914    13.036    div0/p_1_in[28]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.365 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.365    div0/out_tmp[27]_i_42_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.898 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.015    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.132 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.132    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.249 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.249    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.366 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.366    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.483 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.483    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.600 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.600    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.717 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.717    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.896 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.945    15.840    div0/p_1_in[27]
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.332    16.172 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.172    div0/out_tmp[26]_i_42_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.722 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.836 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.836    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.950 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.950    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.064 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.064    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.178    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.292    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.406    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.520 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.520    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.698 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.931    18.629    div0/p_1_in[26]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.329    18.958 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.958    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.508    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.622 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.622    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.736 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.736    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.850 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.850    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.964 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.964    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.078 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.078    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.192 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.192    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.306    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.484 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.893    21.378    div0/p_1_in[25]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.329    21.707 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.707    div0/out_tmp[24]_i_42_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.240 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.240    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.357 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.357    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.474 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.474    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.591 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.591    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.708 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.708    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.825 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.825    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.942 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.942    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.059 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.059    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.238 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.061    24.298    div0/p_1_in[24]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    24.630 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.630    div0/out_tmp[23]_i_42_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.180 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.180    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.294    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.408    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.522    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.636 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.636    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.750 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.750    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.864 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.864    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.978 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.978    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.156 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.998    27.154    div0/p_1_in[23]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.483 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.483    div0/out_tmp[22]_i_42_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.033 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.033    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.147 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.147    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.261 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.261    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.375 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.375    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.489 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.001    28.490    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.604 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.604    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.718 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.718    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.832 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.832    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.010 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.938    29.948    div0/p_1_in[22]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    30.277 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    30.277    div0/out_tmp[21]_i_42_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.827 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.827    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.941    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.001    31.056    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.170 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.284 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.284    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.398 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.512 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.512    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.626 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.626    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.804 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.051    32.855    div0/p_1_in[21]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.329    33.184 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    33.184    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.717 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.717    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.834 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.834    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.951 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.951    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.068 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.001    34.069    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.186 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.186    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.303    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.420    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.537    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.716 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.924    35.639    div0/p_1_in[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.332    35.971 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    35.971    div0/out_tmp[19]_i_42_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.521 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.521    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.635    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.749    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.001    36.864    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.978 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.978    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.092    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.206    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.320    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.498 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.634    38.132    div0/p_1_in[19]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    38.461 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    38.461    div0/out_tmp[18]_i_42_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.994 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.994    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.111 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.111    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.228 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.228    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.345 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.345    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.462 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.462    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.579 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.579    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.696 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.696    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.813 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.813    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.992 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.754    40.746    div0/p_1_in[18]
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.332    41.078 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.078    div0/out_tmp[17]_i_42_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.611 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.611    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.728 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.728    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.845 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.845    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.962 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.962    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.079 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.079    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.196 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.196    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.313 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.313    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.430 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.430    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.609 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.681    43.290    div0/p_1_in[17]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    43.622 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.622    div0/out_tmp[16]_i_42_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.172 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.172    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.286 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.286    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.148 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.621    45.769    div0/p_1_in[16]
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.329    46.098 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.098    div0/out_tmp[15]_i_42_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.648 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.648    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.762    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.876    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.104    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.218 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.218    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.332    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.446    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.624 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.893    48.516    div0/p_1_in[15]
    SLICE_X34Y79         LUT3 (Prop_lut3_I0_O)        0.329    48.845 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.845    div0/out_tmp[14]_i_42_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.378 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.378    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.495 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.495    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.612 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.612    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.729 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.729    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.846 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.846    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.963 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.963    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.080 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.080    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.197 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.197    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    50.376 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.754    51.130    div0/p_1_in[14]
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.332    51.462 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    51.462    div0/out_tmp[13]_i_42_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.995 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.995    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.112 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.112    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.229    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.346    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.463    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.580 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.697 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.697    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.814 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.814    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    52.993 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.634    53.627    div0/p_1_in[13]
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.332    53.959 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.959    div0/out_tmp[12]_i_42_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.509 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.509    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.623    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.737    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.851 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.851    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.965 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.965    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.079 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.079    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.193 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.001    55.194    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.308 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.308    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.486 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.655    56.141    div0/p_1_in[12]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.329    56.470 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.470    div0/out_tmp[11]_i_42_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.003 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.003    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.120 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.120    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.237 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.237    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.354 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.354    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.471 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.471    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.588 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.588    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.705 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.705    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.822 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.822    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.001 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.791    58.792    div0/p_1_in[11]
    SLICE_X33Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.580 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.580    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.694 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.694    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.808 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.808    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.922 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.922    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.036 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.036    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.150 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.150    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.264 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.264    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.378 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.378    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.556 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.757    61.313    div0/p_1_in[10]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.329    61.642 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    61.642    div0/out_tmp[9]_i_42_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.175 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.175    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.292 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.292    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.409 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.409    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.526 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.526    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.643 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.643    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.760 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.760    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.877 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.877    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.994 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.994    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.173 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.000    63.173    div0/p_1_in[9]
    SLICE_X34Y120        FDRE                                         r  div0/out_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1081, unset)         0.924     7.924    div0/clk
    SLICE_X34Y120        FDRE                                         r  div0/out_tmp_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y120        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -63.173    
  -------------------------------------------------------------------
                         slack                                -55.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zRead00/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    zRead00/clk
    SLICE_X39Y71         FDRE                                         r  zRead00/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[2]/Q
                         net (fo=1, routed)           0.112     0.664    yWrite10/out_reg[2]_1
    SLICE_X38Y71         FDRE                                         r  yWrite10/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    yWrite10/clk
    SLICE_X38Y71         FDRE                                         r  yWrite10/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.076     0.508    yWrite10/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 zRead00/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.377%)  route 0.114ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    zRead00/clk
    SLICE_X41Y78         FDRE                                         r  zRead00/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[15]/Q
                         net (fo=1, routed)           0.114     0.665    yWrite10/out_reg[15]_1
    SLICE_X38Y78         FDRE                                         r  yWrite10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    yWrite10/clk
    SLICE_X38Y78         FDRE                                         r  yWrite10/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.076     0.508    yWrite10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 zRead00/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.174%)  route 0.115ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    zRead00/clk
    SLICE_X41Y78         FDRE                                         r  zRead00/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[13]/Q
                         net (fo=1, routed)           0.115     0.666    yWrite10/out_reg[13]_1
    SLICE_X38Y78         FDRE                                         r  yWrite10/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    yWrite10/clk
    SLICE_X38Y78         FDRE                                         r  yWrite10/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.076     0.508    yWrite10/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult3/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    mult3/clk
    SLICE_X39Y79         FDRE                                         r  mult3/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.099     0.650    mult3/done_buf_reg[0]__0
    SLICE_X36Y78         FDRE                                         r  mult3/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    mult3/clk
    SLICE_X36Y78         FDRE                                         r  mult3/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.060     0.492    mult3/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 zRead00/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    zRead00/clk
    SLICE_X31Y73         FDRE                                         r  zRead00/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[17]/Q
                         net (fo=1, routed)           0.110     0.661    yWrite10/out_reg[17]_1
    SLICE_X31Y72         FDRE                                         r  yWrite10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    yWrite10/clk
    SLICE_X31Y72         FDRE                                         r  yWrite10/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.070     0.502    yWrite10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 zRead00/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    zRead00/clk
    SLICE_X31Y73         FDRE                                         r  zRead00/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[20]/Q
                         net (fo=1, routed)           0.110     0.661    yWrite10/out_reg[20]_1
    SLICE_X31Y74         FDRE                                         r  yWrite10/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    yWrite10/clk
    SLICE_X31Y74         FDRE                                         r  yWrite10/out_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y74         FDRE (Hold_fdre_C_D)         0.070     0.502    yWrite10/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 zRead00/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    zRead00/clk
    SLICE_X39Y71         FDRE                                         r  zRead00/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[0]/Q
                         net (fo=1, routed)           0.116     0.668    yWrite10/out_reg[0]_1
    SLICE_X38Y71         FDRE                                         r  yWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    yWrite10/clk
    SLICE_X38Y71         FDRE                                         r  yWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    yWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            beta0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    mult0/clk
    SLICE_X37Y66         FDRE                                         r  mult0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[10]/Q
                         net (fo=1, routed)           0.112     0.663    beta0/out[10]
    SLICE_X37Y67         FDRE                                         r  beta0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    beta0/clk
    SLICE_X37Y67         FDRE                                         r  beta0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.070     0.502    beta0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            beta0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    mult0/clk
    SLICE_X38Y69         FDRE                                         r  mult0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_reg[8]/Q
                         net (fo=1, routed)           0.101     0.675    beta0/out[8]
    SLICE_X37Y69         FDRE                                         r  beta0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    beta0/clk
    SLICE_X37Y69         FDRE                                         r  beta0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.078     0.510    beta0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            beta0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.410     0.410    mult0/clk
    SLICE_X37Y66         FDRE                                         r  mult0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[11]/Q
                         net (fo=1, routed)           0.112     0.663    beta0/out[11]
    SLICE_X37Y67         FDRE                                         r  beta0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1081, unset)         0.432     0.432    beta0/clk
    SLICE_X37Y67         FDRE                                         r  beta0/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.066     0.498    beta0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y27   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y30   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y24   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y29   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y26   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y32   mult3/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X32Y65  mult0/out_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y63  mult0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y65  mult0/out_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  mult0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  mult0/out_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  mult0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y63  mult0/out_tmp_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y64  mult0/out_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y65  mult0/out_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  mult0/out_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  mult0/out_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  mult0/out_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y63  mult0/out_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y64  mult0/out_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y68  mult0/out_tmp_reg[2]/C



