// Seed: 1212388917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  assign module_1.id_0 = 0;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output logic id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri id_7,
    input wor id_8,
    input wire id_9,
    input supply0 id_10,
    input tri1 id_11
);
  wire  id_13;
  logic id_14;
  assign id_1 = ~1;
  always id_4 <= 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_13,
      id_13,
      id_14,
      id_14
  );
endmodule
