Classic Timing Analyzer report for vga
Sat Apr 08 11:33:55 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'
  7. Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------+----------------------------------+---------------------------------------+---------------------------------------+--------------+
; Type                                                 ; Slack    ; Required Time                    ; Actual Time                      ; From                        ; To                               ; From Clock                            ; To Clock                              ; Failed Paths ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------+----------------------------------+---------------------------------------+---------------------------------------+--------------+
; Worst-case tsu                                       ; N/A      ; None                             ; 7.965 ns                         ; key[1]                      ; jitter_key:k2|count[8]           ; --                                    ; clk                                   ; 0            ;
; Worst-case tco                                       ; N/A      ; None                             ; 12.546 ns                        ; vga_dds:vga_dds|vcnt[0]     ; r[0]                             ; clk                                   ; --                                    ; 0            ;
; Worst-case th                                        ; N/A      ; None                             ; -5.048 ns                        ; key[0]                      ; jitter_key:k1|state              ; --                                    ; clk                                   ; 0            ;
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0' ; 4.720 ns ; 40.00 MHz ( period = 25.000 ns ) ; 64.27 MHz ( period = 15.560 ns ) ; dds_controller:ctrl|freq[2] ; dds_controller:ctrl|addr_cnt[31] ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'  ; 0.391 ns ; 40.00 MHz ( period = 25.000 ns ) ; N/A                              ; jitter_key:k2|state         ; jitter_key:k2|state              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                         ;          ;                                  ;                                  ;                             ;                                  ;                                       ;                                       ; 0            ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------+----------------------------------+---------------------------------------+---------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                        ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                       ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pll:pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk      ; 4                     ; 5                   ; -2.358 ns ;              ;
; clk                                   ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                                                                                                                                    ; From Clock                            ; To Clock                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.720 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.821 ns                ;
; 4.791 ns                                ; 64.86 MHz ( period = 15.418 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.750 ns                ;
; 4.862 ns                                ; 65.46 MHz ( period = 15.276 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.679 ns                ;
; 4.900 ns                                ; 65.79 MHz ( period = 15.200 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.657 ns                ;
; 4.933 ns                                ; 66.08 MHz ( period = 15.134 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.608 ns                ;
; 4.971 ns                                ; 66.41 MHz ( period = 15.058 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.586 ns                ;
; 5.004 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.537 ns                ;
; 5.031 ns                                ; 66.94 MHz ( period = 14.938 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 3.543 ns                ;
; 5.042 ns                                ; 67.04 MHz ( period = 14.916 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.515 ns                ;
; 5.075 ns                                ; 67.34 MHz ( period = 14.850 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.466 ns                ;
; 5.095 ns                                ; 67.52 MHz ( period = 14.810 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 3.495 ns                ;
; 5.102 ns                                ; 67.59 MHz ( period = 14.796 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 3.472 ns                ;
; 5.113 ns                                ; 67.69 MHz ( period = 14.774 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.444 ns                ;
; 5.129 ns                                ; 67.83 MHz ( period = 14.742 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 3.415 ns                ;
; 5.146 ns                                ; 67.99 MHz ( period = 14.708 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.395 ns                ;
; 5.166 ns                                ; 68.18 MHz ( period = 14.668 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 3.424 ns                ;
; 5.173 ns                                ; 68.24 MHz ( period = 14.654 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 3.401 ns                ;
; 5.184 ns                                ; 68.34 MHz ( period = 14.632 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.373 ns                ;
; 5.200 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 3.344 ns                ;
; 5.237 ns                                ; 68.84 MHz ( period = 14.526 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 3.353 ns                ;
; 5.244 ns                                ; 68.91 MHz ( period = 14.512 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 3.330 ns                ;
; 5.255 ns                                ; 69.01 MHz ( period = 14.490 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.302 ns                ;
; 5.271 ns                                ; 69.17 MHz ( period = 14.458 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 3.273 ns                ;
; 5.305 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.236 ns                ;
; 5.308 ns                                ; 69.52 MHz ( period = 14.384 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 3.282 ns                ;
; 5.315 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 3.259 ns                ;
; 5.326 ns                                ; 69.70 MHz ( period = 14.348 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.231 ns                ;
; 5.342 ns                                ; 69.85 MHz ( period = 14.316 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 3.202 ns                ;
; 5.376 ns                                ; 70.19 MHz ( period = 14.248 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.165 ns                ;
; 5.379 ns                                ; 70.21 MHz ( period = 14.242 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 3.211 ns                ;
; 5.386 ns                                ; 70.28 MHz ( period = 14.228 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 3.188 ns                ;
; 5.413 ns                                ; 70.55 MHz ( period = 14.174 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 3.131 ns                ;
; 5.422 ns                                ; 70.64 MHz ( period = 14.156 ns )                    ; dds_controller:ctrl|o_wave[6] ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_datain_reg2 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.517 ns                  ; 3.095 ns                ;
; 5.423 ns                                ; 70.65 MHz ( period = 14.154 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 3.131 ns                ;
; 5.447 ns                                ; 70.89 MHz ( period = 14.106 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.094 ns                ;
; 5.450 ns                                ; 70.92 MHz ( period = 14.100 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 3.140 ns                ;
; 5.457 ns                                ; 70.99 MHz ( period = 14.086 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 3.117 ns                ;
; 5.484 ns                                ; 71.27 MHz ( period = 14.032 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 3.060 ns                ;
; 5.485 ns                                ; 71.28 MHz ( period = 14.030 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.072 ns                ;
; 5.494 ns                                ; 71.37 MHz ( period = 14.012 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 3.060 ns                ;
; 5.518 ns                                ; 71.61 MHz ( period = 13.964 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 3.023 ns                ;
; 5.521 ns                                ; 71.64 MHz ( period = 13.958 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 3.069 ns                ;
; 5.555 ns                                ; 71.99 MHz ( period = 13.890 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.989 ns                ;
; 5.556 ns                                ; 72.00 MHz ( period = 13.888 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 3.001 ns                ;
; 5.557 ns                                ; 72.01 MHz ( period = 13.886 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 3.030 ns                ;
; 5.565 ns                                ; 72.10 MHz ( period = 13.870 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.989 ns                ;
; 5.589 ns                                ; 72.35 MHz ( period = 13.822 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 2.952 ns                ;
; 5.616 ns                                ; 72.63 MHz ( period = 13.768 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.958 ns                ;
; 5.627 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.930 ns                ;
; 5.628 ns                                ; 72.76 MHz ( period = 13.744 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.959 ns                ;
; 5.636 ns                                ; 72.84 MHz ( period = 13.728 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.918 ns                ;
; 5.648 ns                                ; 72.97 MHz ( period = 13.704 ns )                    ; dds_controller:ctrl|o_wave[3] ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_datain_reg0 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.517 ns                  ; 2.869 ns                ;
; 5.660 ns                                ; 73.10 MHz ( period = 13.680 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 2.881 ns                ;
; 5.665 ns                                ; 73.15 MHz ( period = 13.670 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.912 ns                ;
; 5.680 ns                                ; 73.31 MHz ( period = 13.640 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.910 ns                ;
; 5.687 ns                                ; 73.39 MHz ( period = 13.626 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.887 ns                ;
; 5.698 ns                                ; 73.51 MHz ( period = 13.604 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.859 ns                ;
; 5.699 ns                                ; 73.52 MHz ( period = 13.602 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.888 ns                ;
; 5.707 ns                                ; 73.61 MHz ( period = 13.586 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.847 ns                ;
; 5.714 ns                                ; 73.68 MHz ( period = 13.572 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.830 ns                ;
; 5.731 ns                                ; 73.87 MHz ( period = 13.538 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 2.810 ns                ;
; 5.736 ns                                ; 73.92 MHz ( period = 13.528 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.841 ns                ;
; 5.751 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.839 ns                ;
; 5.758 ns                                ; 74.16 MHz ( period = 13.484 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.816 ns                ;
; 5.769 ns                                ; 74.28 MHz ( period = 13.462 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.788 ns                ;
; 5.770 ns                                ; 74.29 MHz ( period = 13.460 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.817 ns                ;
; 5.778 ns                                ; 74.38 MHz ( period = 13.444 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.776 ns                ;
; 5.785 ns                                ; 74.46 MHz ( period = 13.430 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.759 ns                ;
; 5.802 ns                                ; 74.65 MHz ( period = 13.396 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[17]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 2.739 ns                ;
; 5.807 ns                                ; 74.70 MHz ( period = 13.386 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.770 ns                ;
; 5.822 ns                                ; 74.87 MHz ( period = 13.356 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.768 ns                ;
; 5.829 ns                                ; 74.95 MHz ( period = 13.342 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.745 ns                ;
; 5.840 ns                                ; 75.08 MHz ( period = 13.320 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.717 ns                ;
; 5.841 ns                                ; 75.09 MHz ( period = 13.318 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.746 ns                ;
; 5.849 ns                                ; 75.18 MHz ( period = 13.302 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.705 ns                ;
; 5.856 ns                                ; 75.26 MHz ( period = 13.288 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.688 ns                ;
; 5.878 ns                                ; 75.51 MHz ( period = 13.244 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.699 ns                ;
; 5.893 ns                                ; 75.68 MHz ( period = 13.214 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.697 ns                ;
; 5.900 ns                                ; 75.76 MHz ( period = 13.200 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.674 ns                ;
; 5.911 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.646 ns                ;
; 5.912 ns                                ; 75.90 MHz ( period = 13.176 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.675 ns                ;
; 5.922 ns                                ; 76.01 MHz ( period = 13.156 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.621 ns                ;
; 5.927 ns                                ; 76.07 MHz ( period = 13.146 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.617 ns                ;
; 5.949 ns                                ; 76.32 MHz ( period = 13.102 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.628 ns                ;
; 5.951 ns                                ; 76.35 MHz ( period = 13.098 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[16]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.593 ns                ;
; 5.964 ns                                ; 76.50 MHz ( period = 13.072 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.626 ns                ;
; 5.971 ns                                ; 76.58 MHz ( period = 13.058 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.603 ns                ;
; 5.982 ns                                ; 76.71 MHz ( period = 13.036 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[17]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.575 ns                ;
; 5.983 ns                                ; 76.72 MHz ( period = 13.034 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.604 ns                ;
; 5.993 ns                                ; 76.84 MHz ( period = 13.014 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.550 ns                ;
; 5.998 ns                                ; 76.90 MHz ( period = 13.004 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.546 ns                ;
; 6.008 ns                                ; 77.02 MHz ( period = 12.984 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.546 ns                ;
; 6.020 ns                                ; 77.16 MHz ( period = 12.960 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.557 ns                ;
; 6.022 ns                                ; 77.18 MHz ( period = 12.956 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[15]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.522 ns                ;
; 6.035 ns                                ; 77.34 MHz ( period = 12.930 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.555 ns                ;
; 6.042 ns                                ; 77.42 MHz ( period = 12.916 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.532 ns                ;
; 6.064 ns                                ; 77.69 MHz ( period = 12.872 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.479 ns                ;
; 6.069 ns                                ; 77.75 MHz ( period = 12.862 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.475 ns                ;
; 6.079 ns                                ; 77.87 MHz ( period = 12.842 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.475 ns                ;
; 6.091 ns                                ; 78.02 MHz ( period = 12.818 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.486 ns                ;
; 6.093 ns                                ; 78.04 MHz ( period = 12.814 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[14]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.451 ns                ;
; 6.106 ns                                ; 78.20 MHz ( period = 12.788 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.484 ns                ;
; 6.113 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[17]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.574 ns                  ; 2.461 ns                ;
; 6.131 ns                                ; 78.51 MHz ( period = 12.738 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[16]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 2.429 ns                ;
; 6.135 ns                                ; 78.55 MHz ( period = 12.730 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.408 ns                ;
; 6.140 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.404 ns                ;
; 6.142 ns                                ; 78.64 MHz ( period = 12.716 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.445 ns                ;
; 6.150 ns                                ; 78.74 MHz ( period = 12.700 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.404 ns                ;
; 6.151 ns                                ; 78.75 MHz ( period = 12.698 ns )                    ; dds_controller:ctrl|freq[20]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.406 ns                ;
; 6.164 ns                                ; 78.91 MHz ( period = 12.672 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[13]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.380 ns                ;
; 6.177 ns                                ; 79.08 MHz ( period = 12.646 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[17]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.413 ns                ;
; 6.202 ns                                ; 79.39 MHz ( period = 12.596 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[15]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 2.358 ns                ;
; 6.206 ns                                ; 79.44 MHz ( period = 12.588 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.337 ns                ;
; 6.211 ns                                ; 79.50 MHz ( period = 12.578 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[17]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.333 ns                ;
; 6.213 ns                                ; 79.53 MHz ( period = 12.574 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.374 ns                ;
; 6.221 ns                                ; 79.63 MHz ( period = 12.558 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.333 ns                ;
; 6.222 ns                                ; 79.64 MHz ( period = 12.556 ns )                    ; dds_controller:ctrl|freq[20]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.335 ns                ;
; 6.235 ns                                ; 79.81 MHz ( period = 12.530 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[12]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.309 ns                ;
; 6.250 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.327 ns                ;
; 6.262 ns                                ; 80.15 MHz ( period = 12.476 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[16]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.315 ns                ;
; 6.273 ns                                ; 80.30 MHz ( period = 12.454 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[14]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 2.287 ns                ;
; 6.277 ns                                ; 80.35 MHz ( period = 12.446 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.266 ns                ;
; 6.284 ns                                ; 80.44 MHz ( period = 12.432 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.303 ns                ;
; 6.287 ns                                ; 80.48 MHz ( period = 12.426 ns )                    ; dds_controller:ctrl|freq[18]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.303 ns                ;
; 6.292 ns                                ; 80.54 MHz ( period = 12.416 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.262 ns                ;
; 6.293 ns                                ; 80.55 MHz ( period = 12.414 ns )                    ; dds_controller:ctrl|freq[20]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.264 ns                ;
; 6.306 ns                                ; 80.72 MHz ( period = 12.388 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[11]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.238 ns                ;
; 6.321 ns                                ; 80.92 MHz ( period = 12.358 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.256 ns                ;
; 6.326 ns                                ; 80.98 MHz ( period = 12.348 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[16]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.593 ns                  ; 2.267 ns                ;
; 6.333 ns                                ; 81.08 MHz ( period = 12.334 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[15]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.244 ns                ;
; 6.334 ns                                ; 81.09 MHz ( period = 12.332 ns )                    ; dds_controller:ctrl|freq[25]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.556 ns                  ; 2.222 ns                ;
; 6.344 ns                                ; 81.22 MHz ( period = 12.312 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[13]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 2.216 ns                ;
; 6.348 ns                                ; 81.27 MHz ( period = 12.304 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.195 ns                ;
; 6.355 ns                                ; 81.37 MHz ( period = 12.290 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.232 ns                ;
; 6.358 ns                                ; 81.41 MHz ( period = 12.284 ns )                    ; dds_controller:ctrl|freq[18]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.232 ns                ;
; 6.360 ns                                ; 81.43 MHz ( period = 12.280 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[16]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.547 ns                  ; 2.187 ns                ;
; 6.363 ns                                ; 81.47 MHz ( period = 12.274 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.191 ns                ;
; 6.364 ns                                ; 81.49 MHz ( period = 12.272 ns )                    ; dds_controller:ctrl|freq[20]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.193 ns                ;
; 6.377 ns                                ; 81.66 MHz ( period = 12.246 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[10]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.167 ns                ;
; 6.383 ns                                ; 81.74 MHz ( period = 12.234 ns )                    ; dds_controller:ctrl|freq[24]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 2.158 ns                ;
; 6.392 ns                                ; 81.86 MHz ( period = 12.216 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.185 ns                ;
; 6.397 ns                                ; 81.93 MHz ( period = 12.206 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[15]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.593 ns                  ; 2.196 ns                ;
; 6.404 ns                                ; 82.02 MHz ( period = 12.192 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[14]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.173 ns                ;
; 6.405 ns                                ; 82.03 MHz ( period = 12.190 ns )                    ; dds_controller:ctrl|freq[25]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.556 ns                  ; 2.151 ns                ;
; 6.415 ns                                ; 82.17 MHz ( period = 12.170 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[12]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 2.145 ns                ;
; 6.426 ns                                ; 82.32 MHz ( period = 12.148 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.161 ns                ;
; 6.429 ns                                ; 82.36 MHz ( period = 12.142 ns )                    ; dds_controller:ctrl|freq[18]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.161 ns                ;
; 6.431 ns                                ; 82.39 MHz ( period = 12.138 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[15]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.547 ns                  ; 2.116 ns                ;
; 6.434 ns                                ; 82.43 MHz ( period = 12.132 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.120 ns                ;
; 6.435 ns                                ; 82.44 MHz ( period = 12.130 ns )                    ; dds_controller:ctrl|freq[20]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.122 ns                ;
; 6.448 ns                                ; 82.62 MHz ( period = 12.104 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[9]                                                                                                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 2.096 ns                ;
; 6.451 ns                                ; 82.66 MHz ( period = 12.098 ns )                    ; dds_controller:ctrl|freq[23]  ; dds_controller:ctrl|addr_cnt[31]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.576 ns                  ; 2.125 ns                ;
; 6.454 ns                                ; 82.70 MHz ( period = 12.092 ns )                    ; dds_controller:ctrl|freq[24]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 2.087 ns                ;
; 6.463 ns                                ; 82.82 MHz ( period = 12.074 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.114 ns                ;
; 6.468 ns                                ; 82.89 MHz ( period = 12.064 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[14]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.593 ns                  ; 2.125 ns                ;
; 6.475 ns                                ; 82.99 MHz ( period = 12.050 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[13]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.102 ns                ;
; 6.476 ns                                ; 83.00 MHz ( period = 12.048 ns )                    ; dds_controller:ctrl|freq[25]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.556 ns                  ; 2.080 ns                ;
; 6.486 ns                                ; 83.14 MHz ( period = 12.028 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[11]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 2.074 ns                ;
; 6.497 ns                                ; 83.29 MHz ( period = 12.006 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.090 ns                ;
; 6.500 ns                                ; 83.33 MHz ( period = 12.000 ns )                    ; dds_controller:ctrl|freq[18]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.090 ns                ;
; 6.502 ns                                ; 83.36 MHz ( period = 11.996 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[14]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.547 ns                  ; 2.045 ns                ;
; 6.505 ns                                ; 83.40 MHz ( period = 11.990 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[17]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.554 ns                  ; 2.049 ns                ;
; 6.506 ns                                ; 83.42 MHz ( period = 11.988 ns )                    ; dds_controller:ctrl|freq[20]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 2.051 ns                ;
; 6.507 ns                                ; 83.43 MHz ( period = 11.986 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[24]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 2.036 ns                ;
; 6.522 ns                                ; 83.64 MHz ( period = 11.956 ns )                    ; dds_controller:ctrl|freq[23]  ; dds_controller:ctrl|addr_cnt[30]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.576 ns                  ; 2.054 ns                ;
; 6.525 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; dds_controller:ctrl|freq[24]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 2.016 ns                ;
; 6.534 ns                                ; 83.81 MHz ( period = 11.932 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[20]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.043 ns                ;
; 6.539 ns                                ; 83.88 MHz ( period = 11.922 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[13]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.593 ns                  ; 2.054 ns                ;
; 6.546 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[12]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 2.031 ns                ;
; 6.547 ns                                ; 83.99 MHz ( period = 11.906 ns )                    ; dds_controller:ctrl|freq[25]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.556 ns                  ; 2.009 ns                ;
; 6.557 ns                                ; 84.13 MHz ( period = 11.886 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[10]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 2.003 ns                ;
; 6.568 ns                                ; 84.29 MHz ( period = 11.864 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 2.019 ns                ;
; 6.571 ns                                ; 84.33 MHz ( period = 11.858 ns )                    ; dds_controller:ctrl|freq[18]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 2.019 ns                ;
; 6.573 ns                                ; 84.36 MHz ( period = 11.854 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[13]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.547 ns                  ; 1.974 ns                ;
; 6.577 ns                                ; 84.42 MHz ( period = 11.846 ns )                    ; dds_controller:ctrl|freq[20]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 1.980 ns                ;
; 6.578 ns                                ; 84.43 MHz ( period = 11.844 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[23]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 1.965 ns                ;
; 6.593 ns                                ; 84.65 MHz ( period = 11.814 ns )                    ; dds_controller:ctrl|freq[23]  ; dds_controller:ctrl|addr_cnt[29]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.576 ns                  ; 1.983 ns                ;
; 6.596 ns                                ; 84.69 MHz ( period = 11.808 ns )                    ; dds_controller:ctrl|freq[24]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 1.945 ns                ;
; 6.605 ns                                ; 84.82 MHz ( period = 11.790 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[19]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 1.972 ns                ;
; 6.607 ns                                ; 84.85 MHz ( period = 11.786 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[8]                                                                                                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 1.937 ns                ;
; 6.610 ns                                ; 84.89 MHz ( period = 11.780 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[12]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.593 ns                  ; 1.983 ns                ;
; 6.617 ns                                ; 84.99 MHz ( period = 11.766 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[11]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 1.960 ns                ;
; 6.618 ns                                ; 85.01 MHz ( period = 11.764 ns )                    ; dds_controller:ctrl|freq[25]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.556 ns                  ; 1.938 ns                ;
; 6.628 ns                                ; 85.15 MHz ( period = 11.744 ns )                    ; dds_controller:ctrl|freq[15]  ; dds_controller:ctrl|addr_cnt[9]                                                                                                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.560 ns                  ; 1.932 ns                ;
; 6.639 ns                                ; 85.31 MHz ( period = 11.722 ns )                    ; dds_controller:ctrl|freq[21]  ; dds_controller:ctrl|addr_cnt[17]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.587 ns                  ; 1.948 ns                ;
; 6.642 ns                                ; 85.35 MHz ( period = 11.716 ns )                    ; dds_controller:ctrl|freq[18]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 1.948 ns                ;
; 6.644 ns                                ; 85.38 MHz ( period = 11.712 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[12]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.547 ns                  ; 1.903 ns                ;
; 6.649 ns                                ; 85.46 MHz ( period = 11.702 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[22]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 1.894 ns                ;
; 6.654 ns                                ; 85.53 MHz ( period = 11.692 ns )                    ; dds_controller:ctrl|freq[10]  ; dds_controller:ctrl|addr_cnt[16]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 1.903 ns                ;
; 6.664 ns                                ; 85.68 MHz ( period = 11.672 ns )                    ; dds_controller:ctrl|freq[23]  ; dds_controller:ctrl|addr_cnt[28]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.576 ns                  ; 1.912 ns                ;
; 6.667 ns                                ; 85.72 MHz ( period = 11.666 ns )                    ; dds_controller:ctrl|freq[24]  ; dds_controller:ctrl|addr_cnt[27]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.541 ns                  ; 1.874 ns                ;
; 6.674 ns                                ; 85.82 MHz ( period = 11.652 ns )                    ; dds_controller:ctrl|o_wave[5] ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a1~porta_datain_reg2 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.557 ns                  ; 1.883 ns                ;
; 6.676 ns                                ; 85.85 MHz ( period = 11.648 ns )                    ; dds_controller:ctrl|freq[13]  ; dds_controller:ctrl|addr_cnt[18]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 1.901 ns                ;
; 6.678 ns                                ; 85.88 MHz ( period = 11.644 ns )                    ; dds_controller:ctrl|freq[2]   ; dds_controller:ctrl|addr_cnt[7]                                                                                                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.544 ns                  ; 1.866 ns                ;
; 6.681 ns                                ; 85.93 MHz ( period = 11.638 ns )                    ; dds_controller:ctrl|freq[17]  ; dds_controller:ctrl|addr_cnt[11]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.593 ns                  ; 1.912 ns                ;
; 6.688 ns                                ; 86.03 MHz ( period = 11.624 ns )                    ; dds_controller:ctrl|freq[9]   ; dds_controller:ctrl|addr_cnt[10]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.577 ns                  ; 1.889 ns                ;
; 6.689 ns                                ; 86.04 MHz ( period = 11.622 ns )                    ; dds_controller:ctrl|freq[25]  ; dds_controller:ctrl|addr_cnt[26]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.556 ns                  ; 1.867 ns                ;
; 6.713 ns                                ; 86.40 MHz ( period = 11.574 ns )                    ; dds_controller:ctrl|freq[18]  ; dds_controller:ctrl|addr_cnt[25]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.590 ns                  ; 1.877 ns                ;
; 6.715 ns                                ; 86.43 MHz ( period = 11.570 ns )                    ; dds_controller:ctrl|freq[22]  ; dds_controller:ctrl|addr_cnt[11]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.547 ns                  ; 1.832 ns                ;
; 6.720 ns                                ; 86.51 MHz ( period = 11.560 ns )                    ; dds_controller:ctrl|freq[14]  ; dds_controller:ctrl|addr_cnt[21]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 12.500 ns                   ; 8.543 ns                  ; 1.823 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                                                                                                                       ;                                       ;                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                                                                                          ; From Clock                            ; To Clock                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|state                                                                                                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|state                                                                                                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; vga_dds:vga_dds|frame1_p                            ; vga_dds:vga_dds|frame1_p                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; vga_dds:vga_dds|frame1                              ; vga_dds:vga_dds|frame1                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.523 ns                                ; vga_dds:vga_dds|frame1                              ; vga_dds:vga_dds|frame1_p                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.527 ns                                ; dds_controller:ctrl|addr_cnt[31]                    ; dds_controller:ctrl|addr_cnt[31]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; vga_dds:vga_dds|vcnt[31]                            ; vga_dds:vga_dds|vcnt[31]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; vga_dds:vga_dds|hcnt[31]                            ; vga_dds:vga_dds|hcnt[31]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; jitter_key:k2|count[19]                             ; jitter_key:k2|count[19]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.542 ns                                ; jitter_key:k1|count[19]                             ; jitter_key:k1|count[19]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.775 ns                                ; dds_controller:ctrl|addr_cnt[30]                    ; dds_controller:ctrl|addr_cnt[30]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.791 ns                 ;
; 0.790 ns                                ; dds_controller:ctrl|addr_cnt[17]                    ; dds_controller:ctrl|addr_cnt[17]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.793 ns                                ; dds_controller:ctrl|addr_cnt[2]                     ; dds_controller:ctrl|addr_cnt[2]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; dds_controller:ctrl|addr_cnt[12]                    ; dds_controller:ctrl|addr_cnt[12]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; jitter_key:k2|key_r                                 ; jitter_key:k2|state                                                                                                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; dds_controller:ctrl|addr_cnt[3]                     ; dds_controller:ctrl|addr_cnt[3]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; dds_controller:ctrl|addr_cnt[5]                     ; dds_controller:ctrl|addr_cnt[5]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; dds_controller:ctrl|addr_cnt[15]                    ; dds_controller:ctrl|addr_cnt[15]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; dds_controller:ctrl|addr_cnt[21]                    ; dds_controller:ctrl|addr_cnt[21]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; jitter_key:k2|count[10]                             ; jitter_key:k2|count[10]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; vga_dds:vga_dds|vcnt[16]                            ; vga_dds:vga_dds|vcnt[16]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; jitter_key:k1|count[10]                             ; jitter_key:k1|count[10]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; vga_dds:vga_dds|vcnt[7]                             ; vga_dds:vga_dds|vcnt[7]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; vga_dds:vga_dds|hcnt[16]                            ; vga_dds:vga_dds|hcnt[16]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; vga_dds:vga_dds|hcnt[0]                             ; vga_dds:vga_dds|hcnt[0]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; dds_controller:ctrl|addr_cnt[18]                    ; dds_controller:ctrl|addr_cnt[18]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; dds_controller:ctrl|addr_cnt[8]                     ; dds_controller:ctrl|addr_cnt[8]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; dds_controller:ctrl|addr_cnt[14]                    ; dds_controller:ctrl|addr_cnt[14]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; dds_controller:ctrl|addr_cnt[16]                    ; dds_controller:ctrl|addr_cnt[16]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; dds_controller:ctrl|addr_cnt[19]                    ; dds_controller:ctrl|addr_cnt[19]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; vga_dds:vga_dds|vcnt[1]                             ; vga_dds:vga_dds|vcnt[1]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; vga_dds:vga_dds|vcnt[11]                            ; vga_dds:vga_dds|vcnt[11]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; jitter_key:k2|count[1]                              ; jitter_key:k2|count[1]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; jitter_key:k1|count[1]                              ; jitter_key:k1|count[1]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; jitter_key:k2|count[11]                             ; jitter_key:k2|count[11]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; jitter_key:k2|count[5]                              ; jitter_key:k2|count[5]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; jitter_key:k1|count[5]                              ; jitter_key:k1|count[5]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; jitter_key:k2|count[3]                              ; jitter_key:k2|count[3]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; vga_dds:vga_dds|vcnt[17]                            ; vga_dds:vga_dds|vcnt[17]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; jitter_key:k1|count[3]                              ; jitter_key:k1|count[3]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; vga_dds:vga_dds|hcnt[17]                            ; vga_dds:vga_dds|hcnt[17]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; vga_dds:vga_dds|hcnt[1]                             ; vga_dds:vga_dds|hcnt[1]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[13]                            ; vga_dds:vga_dds|vcnt[13]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[25]                            ; vga_dds:vga_dds|vcnt[25]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[23]                            ; vga_dds:vga_dds|vcnt[23]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[15]                            ; vga_dds:vga_dds|vcnt[15]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[14]                            ; vga_dds:vga_dds|vcnt[14]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[20]                            ; vga_dds:vga_dds|vcnt[20]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[18]                            ; vga_dds:vga_dds|vcnt[18]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[27]                            ; vga_dds:vga_dds|vcnt[27]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[29]                            ; vga_dds:vga_dds|vcnt[29]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|vcnt[30]                            ; vga_dds:vga_dds|vcnt[30]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[27]                            ; vga_dds:vga_dds|hcnt[27]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[23]                            ; vga_dds:vga_dds|hcnt[23]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[20]                            ; vga_dds:vga_dds|hcnt[20]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[29]                            ; vga_dds:vga_dds|hcnt[29]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[30]                            ; vga_dds:vga_dds|hcnt[30]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[14]                            ; vga_dds:vga_dds|hcnt[14]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[15]                            ; vga_dds:vga_dds|hcnt[15]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[13]                            ; vga_dds:vga_dds|hcnt[13]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[25]                            ; vga_dds:vga_dds|hcnt[25]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[18]                            ; vga_dds:vga_dds|hcnt[18]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; dds_controller:ctrl|addr_cnt[28]                    ; dds_controller:ctrl|addr_cnt[28]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; dds_controller:ctrl|addr_cnt[26]                    ; dds_controller:ctrl|addr_cnt[26]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; dds_controller:ctrl|addr_cnt[24]                    ; dds_controller:ctrl|addr_cnt[24]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[11]                            ; vga_dds:vga_dds|hcnt[11]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[9]                             ; vga_dds:vga_dds|hcnt[9]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_dds:vga_dds|hcnt[2]                             ; vga_dds:vga_dds|hcnt[2]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.814 ns                                ; jitter_key:k2|count[8]                              ; jitter_key:k2|count[8]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; jitter_key:k2|count[7]                              ; jitter_key:k2|count[7]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; jitter_key:k1|count[8]                              ; jitter_key:k1|count[8]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; jitter_key:k1|count[7]                              ; jitter_key:k1|count[7]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; vga_dds:vga_dds|hcnt[7]                             ; vga_dds:vga_dds|hcnt[7]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; vga_dds:vga_dds|hcnt[4]                             ; vga_dds:vga_dds|hcnt[4]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; jitter_key:k2|count[9]                              ; jitter_key:k2|count[9]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; jitter_key:k1|count[9]                              ; jitter_key:k1|count[9]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; jitter_key:k1|count[11]                             ; jitter_key:k1|count[11]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.818 ns                                ; jitter_key:k2|count[14]                             ; jitter_key:k2|count[14]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; jitter_key:k1|count[17]                             ; jitter_key:k1|count[17]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; jitter_key:k1|count[14]                             ; jitter_key:k1|count[14]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; jitter_key:k2|count[17]                             ; jitter_key:k2|count[17]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; jitter_key:k2|count[12]                             ; jitter_key:k2|count[12]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; jitter_key:k1|count[12]                             ; jitter_key:k1|count[12]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.828 ns                                ; dds_controller:ctrl|addr_cnt[11]                    ; dds_controller:ctrl|addr_cnt[11]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.828 ns                                ; dds_controller:ctrl|addr_cnt[13]                    ; dds_controller:ctrl|addr_cnt[13]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.828 ns                                ; vga_dds:vga_dds|vcnt[3]                             ; vga_dds:vga_dds|vcnt[3]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.831 ns                                ; dds_controller:ctrl|addr_cnt[4]                     ; dds_controller:ctrl|addr_cnt[4]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; dds_controller:ctrl|addr_cnt[20]                    ; dds_controller:ctrl|addr_cnt[20]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.832 ns                                ; dds_controller:ctrl|addr_cnt[6]                     ; dds_controller:ctrl|addr_cnt[6]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; dds_controller:ctrl|addr_cnt[7]                     ; dds_controller:ctrl|addr_cnt[7]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; dds_controller:ctrl|addr_cnt[22]                    ; dds_controller:ctrl|addr_cnt[22]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; dds_controller:ctrl|addr_cnt[23]                    ; dds_controller:ctrl|addr_cnt[23]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.835 ns                                ; vga_dds:vga_dds|hcnt[12]                            ; vga_dds:vga_dds|hcnt[12]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; vga_dds:vga_dds|hcnt[3]                             ; vga_dds:vga_dds|hcnt[3]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; jitter_key:k2|count[0]                              ; jitter_key:k2|count[0]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; jitter_key:k1|count[0]                              ; jitter_key:k1|count[0]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|vcnt[10]                            ; vga_dds:vga_dds|vcnt[10]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|vcnt[12]                            ; vga_dds:vga_dds|vcnt[12]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|vcnt[24]                            ; vga_dds:vga_dds|vcnt[24]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|vcnt[19]                            ; vga_dds:vga_dds|vcnt[19]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|vcnt[26]                            ; vga_dds:vga_dds|vcnt[26]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|vcnt[28]                            ; vga_dds:vga_dds|vcnt[28]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|hcnt[26]                            ; vga_dds:vga_dds|hcnt[26]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|hcnt[28]                            ; vga_dds:vga_dds|hcnt[28]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|hcnt[24]                            ; vga_dds:vga_dds|hcnt[24]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|hcnt[19]                            ; vga_dds:vga_dds|hcnt[19]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; dds_controller:ctrl|addr_cnt[29]                    ; dds_controller:ctrl|addr_cnt[29]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; dds_controller:ctrl|addr_cnt[27]                    ; dds_controller:ctrl|addr_cnt[27]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; dds_controller:ctrl|addr_cnt[25]                    ; dds_controller:ctrl|addr_cnt[25]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_dds:vga_dds|vcnt[8]                             ; vga_dds:vga_dds|vcnt[8]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; vga_dds:vga_dds|vcnt[22]                            ; vga_dds:vga_dds|vcnt[22]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; vga_dds:vga_dds|vcnt[21]                            ; vga_dds:vga_dds|vcnt[21]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; vga_dds:vga_dds|hcnt[22]                            ; vga_dds:vga_dds|hcnt[22]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; vga_dds:vga_dds|hcnt[21]                            ; vga_dds:vga_dds|hcnt[21]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; vga_dds:vga_dds|hcnt[8]                             ; vga_dds:vga_dds|hcnt[8]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; jitter_key:k1|count[18]                             ; jitter_key:k1|count[18]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; dds_controller:ctrl|freq_cnt[0]                     ; dds_controller:ctrl|freq_cnt[0]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; vga_dds:vga_dds|hcnt[6]                             ; vga_dds:vga_dds|hcnt[6]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; jitter_key:k2|count[2]                              ; jitter_key:k2|count[2]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; jitter_key:k1|count[2]                              ; jitter_key:k1|count[2]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; jitter_key:k2|count[4]                              ; jitter_key:k2|count[4]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; jitter_key:k2|count[6]                              ; jitter_key:k2|count[6]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; jitter_key:k1|count[4]                              ; jitter_key:k1|count[4]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; jitter_key:k1|count[6]                              ; jitter_key:k1|count[6]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; jitter_key:k2|count[18]                             ; jitter_key:k2|count[18]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.849 ns                                ; jitter_key:k1|count[15]                             ; jitter_key:k1|count[15]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; jitter_key:k2|count[15]                             ; jitter_key:k2|count[15]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; jitter_key:k1|count[16]                             ; jitter_key:k1|count[16]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; jitter_key:k2|count[16]                             ; jitter_key:k2|count[16]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; jitter_key:k2|count[13]                             ; jitter_key:k2|count[13]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.852 ns                                ; jitter_key:k1|count[13]                             ; jitter_key:k1|count[13]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.852 ns                                ; dds_controller:ctrl|wave_cnt[0]                     ; dds_controller:ctrl|wave_cnt[0]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.868 ns                                ; dds_controller:ctrl|freq_cnt[5]                     ; dds_controller:ctrl|freq_cnt[5]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.872 ns                                ; dds_controller:ctrl|freq_cnt[3]                     ; dds_controller:ctrl|freq_cnt[3]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.888 ns                 ;
; 0.882 ns                                ; dds_controller:ctrl|freq_cnt[1]                     ; dds_controller:ctrl|freq_cnt[1]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.898 ns                 ;
; 0.932 ns                                ; dds_controller:ctrl|addr_cnt[28]                    ; sine_rom256:sine_rom256_inst|altsyncram:altsyncram_component|altsyncram_4681:auto_generated|ram_block1a1~porta_address_reg4 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.972 ns                 ;
; 0.935 ns                                ; dds_controller:ctrl|addr_cnt[29]                    ; sine_rom256:sine_rom256_inst|altsyncram:altsyncram_component|altsyncram_4681:auto_generated|ram_block1a1~porta_address_reg5 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.975 ns                 ;
; 0.948 ns                                ; dds_controller:ctrl|addr_cnt[26]                    ; sine_rom256:sine_rom256_inst|altsyncram:altsyncram_component|altsyncram_4681:auto_generated|ram_block1a1~porta_address_reg2 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.988 ns                 ;
; 0.951 ns                                ; dds_controller:ctrl|addr_cnt[27]                    ; sine_rom256:sine_rom256_inst|altsyncram:altsyncram_component|altsyncram_4681:auto_generated|ram_block1a1~porta_address_reg3 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.991 ns                 ;
; 0.953 ns                                ; dds_controller:ctrl|addr_cnt[25]                    ; sine_rom256:sine_rom256_inst|altsyncram:altsyncram_component|altsyncram_4681:auto_generated|ram_block1a1~porta_address_reg1 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.993 ns                 ;
; 0.968 ns                                ; dds_controller:ctrl|addr_cnt[9]                     ; dds_controller:ctrl|addr_cnt[9]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.984 ns                 ;
; 0.978 ns                                ; dds_controller:ctrl|wave_cnt[6]                     ; dds_controller:ctrl|wave_cnt[6]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.994 ns                 ;
; 0.979 ns                                ; dds_controller:ctrl|wave_cnt[5]                     ; dds_controller:ctrl|wave_cnt[5]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.995 ns                 ;
; 0.984 ns                                ; dds_controller:ctrl|wave_cnt[1]                     ; dds_controller:ctrl|wave_cnt[1]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.000 ns                 ;
; 0.986 ns                                ; dds_controller:ctrl|wave_cnt[4]                     ; dds_controller:ctrl|wave_cnt[4]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.002 ns                 ;
; 0.998 ns                                ; dds_controller:ctrl|addr_cnt[31]                    ; sine_rom256:sine_rom256_inst|altsyncram:altsyncram_component|altsyncram_4681:auto_generated|ram_block1a1~porta_address_reg7 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 1.038 ns                 ;
; 0.999 ns                                ; dds_controller:ctrl|freq_cnt[2]                     ; dds_controller:ctrl|freq_cnt[2]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.015 ns                 ;
; 1.002 ns                                ; dds_controller:ctrl|addr_cnt[10]                    ; dds_controller:ctrl|addr_cnt[10]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.018 ns                 ;
; 1.007 ns                                ; dds_controller:ctrl|addr_cnt[24]                    ; sine_rom256:sine_rom256_inst|altsyncram:altsyncram_component|altsyncram_4681:auto_generated|ram_block1a1~porta_address_reg0 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 1.047 ns                 ;
; 1.008 ns                                ; jitter_key:k1|key_r                                 ; jitter_key:k1|state                                                                                                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.024 ns                 ;
; 1.011 ns                                ; dds_controller:ctrl|wave_cnt[3]                     ; dds_controller:ctrl|wave_cnt[3]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.027 ns                 ;
; 1.014 ns                                ; dds_controller:ctrl|freq_cnt[4]                     ; dds_controller:ctrl|freq_cnt[4]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.030 ns                 ;
; 1.014 ns                                ; dds_controller:ctrl|freq_cnt[6]                     ; dds_controller:ctrl|freq_cnt[6]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.030 ns                 ;
; 1.015 ns                                ; vga_dds:vga_dds|vcnt[0]                             ; vga_dds:vga_dds|vcnt[0]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.031 ns                 ;
; 1.016 ns                                ; dds_controller:ctrl|freq_cnt[7]                     ; dds_controller:ctrl|freq_cnt[7]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.032 ns                 ;
; 1.084 ns                                ; jitter_key:k1|count[13]                             ; jitter_key:k1|key_out                                                                                                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.100 ns                 ;
; 1.088 ns                                ; jitter_key:k2|count[13]                             ; jitter_key:k2|key_out                                                                                                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.104 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[10]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[11]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[13]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[12]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[19]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[18]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[15]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[14]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[17]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.118 ns                                ; jitter_key:k2|state                                 ; jitter_key:k2|count[16]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.133 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[11]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[10]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[13]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[12]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[19]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[18]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[15]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[17]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[14]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.129 ns                                ; jitter_key:k1|state                                 ; jitter_key:k1|count[16]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.176 ns                                ; dds_controller:ctrl|addr_cnt[2]                     ; dds_controller:ctrl|addr_cnt[3]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.192 ns                 ;
; 1.177 ns                                ; dds_controller:ctrl|addr_cnt[12]                    ; dds_controller:ctrl|addr_cnt[13]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.193 ns                 ;
; 1.177 ns                                ; dds_controller:ctrl|addr_cnt[17]                    ; dds_controller:ctrl|addr_cnt[18]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.193 ns                 ;
; 1.178 ns                                ; jitter_key:k2|count[10]                             ; jitter_key:k2|count[11]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; vga_dds:vga_dds|vcnt[16]                            ; vga_dds:vga_dds|vcnt[17]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; jitter_key:k1|count[10]                             ; jitter_key:k1|count[11]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; vga_dds:vga_dds|hcnt[16]                            ; vga_dds:vga_dds|hcnt[17]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; vga_dds:vga_dds|hcnt[0]                             ; vga_dds:vga_dds|hcnt[1]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.181 ns                                ; dds_controller:ctrl|addr_cnt[18]                    ; dds_controller:ctrl|addr_cnt[19]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.197 ns                 ;
; 1.182 ns                                ; dds_controller:ctrl|addr_cnt[3]                     ; dds_controller:ctrl|addr_cnt[4]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.182 ns                                ; dds_controller:ctrl|addr_cnt[5]                     ; dds_controller:ctrl|addr_cnt[6]                                                                                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.182 ns                                ; dds_controller:ctrl|addr_cnt[14]                    ; dds_controller:ctrl|addr_cnt[15]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.182 ns                                ; dds_controller:ctrl|addr_cnt[15]                    ; dds_controller:ctrl|addr_cnt[16]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.182 ns                                ; dds_controller:ctrl|addr_cnt[19]                    ; dds_controller:ctrl|addr_cnt[20]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.182 ns                                ; dds_controller:ctrl|addr_cnt[21]                    ; dds_controller:ctrl|addr_cnt[22]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.184 ns                                ; vga_dds:vga_dds|vcnt[11]                            ; vga_dds:vga_dds|vcnt[12]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; dds_controller:ctrl|addr_cnt[30]                    ; dds_controller:ctrl|addr_cnt[31]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.187 ns                                ; jitter_key:k2|count[11]                             ; jitter_key:k2|count[12]                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.188 ns                                ; jitter_key:k2|count[3]                              ; jitter_key:k2|count[4]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; jitter_key:k2|count[5]                              ; jitter_key:k2|count[6]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; jitter_key:k1|count[3]                              ; jitter_key:k1|count[4]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; jitter_key:k1|count[5]                              ; jitter_key:k1|count[6]                                                                                                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; vga_dds:vga_dds|vcnt[17]                            ; vga_dds:vga_dds|vcnt[18]                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                             ;                                       ;                                       ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+--------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                      ; To Clock ;
+-------+--------------+------------+--------+-------------------------+----------+
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[3]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[2]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[6]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[7]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[4]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[5]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[1]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[0]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[9]  ; clk      ;
; N/A   ; None         ; 7.965 ns   ; key[1] ; jitter_key:k2|count[8]  ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[16] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[17] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[14] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[15] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[18] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[19] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[12] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[13] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[11] ; clk      ;
; N/A   ; None         ; 7.651 ns   ; key[1] ; jitter_key:k2|count[10] ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[3]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[2]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[6]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[7]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[4]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[5]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[1]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[0]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[9]  ; clk      ;
; N/A   ; None         ; 6.620 ns   ; key[0] ; jitter_key:k1|count[8]  ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[16] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[14] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[17] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[15] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[18] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[19] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[12] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[13] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[10] ; clk      ;
; N/A   ; None         ; 6.308 ns   ; key[0] ; jitter_key:k1|count[11] ; clk      ;
; N/A   ; None         ; 6.271 ns   ; key[1] ; jitter_key:k2|state     ; clk      ;
; N/A   ; None         ; 6.271 ns   ; key[1] ; jitter_key:k2|key_r     ; clk      ;
; N/A   ; None         ; 5.279 ns   ; key[0] ; jitter_key:k1|key_r     ; clk      ;
; N/A   ; None         ; 5.278 ns   ; key[0] ; jitter_key:k1|state     ; clk      ;
+-------+--------------+------------+--------+-------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                   ; To   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A                                     ; None                                                ; 12.546 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.518 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.413 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.352 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.352 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.342 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.342 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.339 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.324 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.324 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.314 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.314 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.304 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.294 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.284 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.276 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.266 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.256 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.220 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.219 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.219 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.209 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.209 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.209 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.185 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.171 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.151 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.145 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.145 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.135 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.135 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.097 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.087 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.077 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.065 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.065 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.062 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.062 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.052 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.052 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.037 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.037 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.035 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.035 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.034 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.034 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.026 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.026 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.024 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.024 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.016 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.016 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.015 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.015 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.007 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.007 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.005 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.005 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.991 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.991 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.981 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.981 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.978 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_we_reg       ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg0 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg1 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg2 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg3 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg4 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg5 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg6 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg7 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg8 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.977 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg9 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.969 ns  ; vga_dds:vga_dds|vcnt[5]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.968 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 11.967 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.964 ns  ; vga_dds:vga_dds|hcnt[23]                                                                                                               ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.958 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 11.957 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 11.947 ns  ; vga_dds:vga_dds|vcnt[6]                                                                                                                ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 11.943 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.934 ns  ; vga_dds:vga_dds|vcnt[8]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.933 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 11.932 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 11.932 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 11.932 ns  ; vga_dds:vga_dds|hcnt[22]                                                                                                               ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.929 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 11.929 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 11.923 ns  ; vga_dds:vga_dds|hcnt[21]                                                                                                               ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 11.919 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 11.919 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 11.915 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.915 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.905 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.905 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.902 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 11.902 ns  ; vga_dds:vga_dds|vcnt[3]                                                                                                                ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 11.867 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.864 ns  ; vga_dds:vga_dds|vcnt[9]                                                                                                                ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.858 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 11.858 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 11.857 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 11.855 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 11.855 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 11.847 ns  ; vga_dds:vga_dds|vcnt[7]                                                                                                                ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 11.845 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 11.845 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 11.845 ns  ; vga_dds:vga_dds|hcnt[20]                                                                                                               ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.843 ns  ; vga_dds:vga_dds|hcnt[27]                                                                                                               ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.828 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 11.828 ns  ; vga_dds:vga_dds|vcnt[4]                                                                                                                ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 11.819 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 11.819 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 11.809 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 11.794 ns  ; vga_dds:vga_dds|vcnt[10]                                                                                                               ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 11.791 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 11.791 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 11.789 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 11.789 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 11.789 ns  ; vga_dds:vga_dds|vcnt[0]                                                                                                                ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_we_reg       ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg0 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg1 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg2 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg3 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg4 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg5 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg6 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg7 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg8 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg9 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_we_reg       ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg0 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg1 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg2 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg3 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg4 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg5 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg6 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg7 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg8 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg9 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.781 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 11.775 ns  ; vga_dds:vga_dds|vcnt[5]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.775 ns  ; vga_dds:vga_dds|vcnt[5]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_we_reg       ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg0 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg1 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg2 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg3 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg4 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg5 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg6 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg7 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg8 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg9 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_we_reg       ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg0 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg1 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg2 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg3 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg4 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg5 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg6 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg7 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg8 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg9 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.770 ns  ; vga_dds:vga_dds|hcnt[23]                                                                                                               ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.770 ns  ; vga_dds:vga_dds|hcnt[23]                                                                                                               ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.765 ns  ; vga_dds:vga_dds|vcnt[5]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.765 ns  ; vga_dds:vga_dds|vcnt[5]                                                                                                                ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.761 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 11.761 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 11.761 ns  ; vga_dds:vga_dds|vcnt[1]                                                                                                                ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 11.760 ns  ; vga_dds:vga_dds|hcnt[23]                                                                                                               ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.760 ns  ; vga_dds:vga_dds|hcnt[23]                                                                                                               ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 11.740 ns  ; vga_dds:vga_dds|vcnt[8]                                                                                                                ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.740 ns  ; vga_dds:vga_dds|vcnt[8]                                                                                                                ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.739 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 11.739 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 11.738 ns  ; vga_dds:vga_dds|hcnt[22]                                                                                                               ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 11.738 ns  ; vga_dds:vga_dds|hcnt[22]                                                                                                               ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 11.736 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 11.736 ns  ; vga_dds:vga_dds|vcnt[2]                                                                                                                ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_we_reg       ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg0 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg1 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg2 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg3 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg4 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg5 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg6 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg7 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg8 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; vga_dds:vga_dds|ram800_wave:ram800_wave|altsyncram:altsyncram_component|altsyncram_ksa1:auto_generated|ram_block1a3~porta_address_reg9 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 11.730 ns  ; vga_dds:vga_dds|vcnt[8]                                                                                                                ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 11.730 ns  ; vga_dds:vga_dds|vcnt[8]                                                                                                                ; r[1] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                        ;      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+--------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                      ; To Clock ;
+---------------+-------------+-----------+--------+-------------------------+----------+
; N/A           ; None        ; -5.048 ns ; key[0] ; jitter_key:k1|state     ; clk      ;
; N/A           ; None        ; -5.049 ns ; key[0] ; jitter_key:k1|key_r     ; clk      ;
; N/A           ; None        ; -6.041 ns ; key[1] ; jitter_key:k2|state     ; clk      ;
; N/A           ; None        ; -6.041 ns ; key[1] ; jitter_key:k2|key_r     ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[16] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[14] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[17] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[15] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[18] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[19] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[12] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[13] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[10] ; clk      ;
; N/A           ; None        ; -6.078 ns ; key[0] ; jitter_key:k1|count[11] ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[3]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[2]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[6]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[7]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[4]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[5]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[1]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[0]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[9]  ; clk      ;
; N/A           ; None        ; -6.390 ns ; key[0] ; jitter_key:k1|count[8]  ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[16] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[17] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[14] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[15] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[18] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[19] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[12] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[13] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[11] ; clk      ;
; N/A           ; None        ; -7.421 ns ; key[1] ; jitter_key:k2|count[10] ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[3]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[2]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[6]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[7]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[4]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[5]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[1]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[0]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[9]  ; clk      ;
; N/A           ; None        ; -7.735 ns ; key[1] ; jitter_key:k2|count[8]  ; clk      ;
+---------------+-------------+-----------+--------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Apr 08 11:33:55 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "dds_controller:ctrl|o_wave[1]" is a latch
    Warning: Node "dds_controller:ctrl|o_wave[2]" is a latch
    Warning: Node "dds_controller:ctrl|o_wave[5]" is a latch
    Warning: Node "dds_controller:ctrl|o_wave[7]" is a latch
    Warning: Node "dds_controller:ctrl|freq[24]" is a latch
    Warning: Node "dds_controller:ctrl|freq[25]" is a latch
    Warning: Node "dds_controller:ctrl|freq[23]" is a latch
    Warning: Node "dds_controller:ctrl|freq[22]" is a latch
    Warning: Node "dds_controller:ctrl|freq[21]" is a latch
    Warning: Node "dds_controller:ctrl|freq[20]" is a latch
    Warning: Node "dds_controller:ctrl|freq[18]" is a latch
    Warning: Node "dds_controller:ctrl|freq[17]" is a latch
    Warning: Node "dds_controller:ctrl|freq[15]" is a latch
    Warning: Node "dds_controller:ctrl|freq[14]" is a latch
    Warning: Node "dds_controller:ctrl|freq[13]" is a latch
    Warning: Node "dds_controller:ctrl|freq[10]" is a latch
    Warning: Node "dds_controller:ctrl|freq[9]" is a latch
    Warning: Node "dds_controller:ctrl|freq[2]" is a latch
    Warning: Node "dds_controller:ctrl|o_wave[3]" is a latch
    Warning: Node "dds_controller:ctrl|o_wave[4]" is a latch
    Warning: Node "dds_controller:ctrl|o_wave[6]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "dds_controller:ctrl|freq_cnt[4]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|freq_cnt[7]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|freq_cnt[6]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|freq_cnt[5]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|freq_cnt[2]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|freq_cnt[3]" as buffer
    Info: Detected gated clock "dds_controller:ctrl|WideOr1~0" as buffer
    Info: Detected gated clock "dds_controller:ctrl|freq~3" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|wave_cnt[4]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|wave_cnt[3]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|wave_cnt[1]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|wave_cnt[2]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|wave_cnt[5]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|wave_cnt[7]" as buffer
    Info: Detected ripple clock "dds_controller:ctrl|wave_cnt[6]" as buffer
    Info: Detected gated clock "dds_controller:ctrl|Equal0~0" as buffer
    Info: Detected gated clock "dds_controller:ctrl|Equal0~1" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 4.72 ns for clock "pll:pll|altpll:altpll_component|_clk0" between source register "dds_controller:ctrl|freq[2]" and destination register "dds_controller:ctrl|addr_cnt[31]"
    Info: Fmax is 64.27 MHz (period= 15.56 ns)
    Info: + Largest register to register requirement is 8.541 ns
        Info: + Setup relationship between source and destination is 12.500 ns
            Info: + Latch edge is 22.642 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.142 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.995 ns
            Info: + Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.668 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X29_Y33_N29; Fanout = 2; REG Node = 'dds_controller:ctrl|addr_cnt[31]'
                Info: Total cell delay = 0.537 ns ( 20.13 % )
                Info: Total interconnect delay = 2.131 ns ( 79.87 % )
            Info: - Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 6.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y34_N29; Fanout = 2; REG Node = 'dds_controller:ctrl|freq_cnt[7]'
                Info: 4: + IC(0.498 ns) + CELL(0.275 ns) = 3.694 ns; Loc. = LCCOMB_X31_Y34_N10; Fanout = 3; COMB Node = 'dds_controller:ctrl|WideOr1~0'
                Info: 5: + IC(0.274 ns) + CELL(0.438 ns) = 4.406 ns; Loc. = LCCOMB_X31_Y34_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl|freq~3'
                Info: 6: + IC(0.712 ns) + CELL(0.000 ns) = 5.118 ns; Loc. = CLKCTRL_G11; Fanout = 14; COMB Node = 'dds_controller:ctrl|freq~3clkctrl'
                Info: 7: + IC(1.395 ns) + CELL(0.150 ns) = 6.663 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 2; REG Node = 'dds_controller:ctrl|freq[2]'
                Info: Total cell delay = 1.650 ns ( 24.76 % )
                Info: Total interconnect delay = 5.013 ns ( 75.24 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.821 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 2; REG Node = 'dds_controller:ctrl|freq[2]'
        Info: 2: + IC(0.674 ns) + CELL(0.414 ns) = 1.088 ns; Loc. = LCCOMB_X29_Y34_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[2]~31'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.159 ns; Loc. = LCCOMB_X29_Y34_N4; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[3]~33'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.230 ns; Loc. = LCCOMB_X29_Y34_N6; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[4]~35'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.301 ns; Loc. = LCCOMB_X29_Y34_N8; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[5]~37'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.372 ns; Loc. = LCCOMB_X29_Y34_N10; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[6]~39'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.443 ns; Loc. = LCCOMB_X29_Y34_N12; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[7]~41'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.602 ns; Loc. = LCCOMB_X29_Y34_N14; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[8]~43'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.673 ns; Loc. = LCCOMB_X29_Y34_N16; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[9]~45'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.744 ns; Loc. = LCCOMB_X29_Y34_N18; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[10]~47'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.815 ns; Loc. = LCCOMB_X29_Y34_N20; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[11]~49'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.886 ns; Loc. = LCCOMB_X29_Y34_N22; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[12]~51'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.957 ns; Loc. = LCCOMB_X29_Y34_N24; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[13]~53'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.028 ns; Loc. = LCCOMB_X29_Y34_N26; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[14]~55'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.099 ns; Loc. = LCCOMB_X29_Y34_N28; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[15]~57'
        Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.245 ns; Loc. = LCCOMB_X29_Y34_N30; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[16]~59'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.316 ns; Loc. = LCCOMB_X29_Y33_N0; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[17]~61'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.387 ns; Loc. = LCCOMB_X29_Y33_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[18]~63'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.458 ns; Loc. = LCCOMB_X29_Y33_N4; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[19]~65'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.529 ns; Loc. = LCCOMB_X29_Y33_N6; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[20]~67'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.600 ns; Loc. = LCCOMB_X29_Y33_N8; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[21]~69'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.671 ns; Loc. = LCCOMB_X29_Y33_N10; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[22]~71'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.742 ns; Loc. = LCCOMB_X29_Y33_N12; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[23]~73'
        Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 2.901 ns; Loc. = LCCOMB_X29_Y33_N14; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[24]~75'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.972 ns; Loc. = LCCOMB_X29_Y33_N16; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[25]~77'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.043 ns; Loc. = LCCOMB_X29_Y33_N18; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[26]~79'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.114 ns; Loc. = LCCOMB_X29_Y33_N20; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[27]~81'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.185 ns; Loc. = LCCOMB_X29_Y33_N22; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[28]~83'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.256 ns; Loc. = LCCOMB_X29_Y33_N24; Fanout = 2; COMB Node = 'dds_controller:ctrl|addr_cnt[29]~85'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.327 ns; Loc. = LCCOMB_X29_Y33_N26; Fanout = 1; COMB Node = 'dds_controller:ctrl|addr_cnt[30]~87'
        Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.737 ns; Loc. = LCCOMB_X29_Y33_N28; Fanout = 1; COMB Node = 'dds_controller:ctrl|addr_cnt[31]~88'
        Info: 32: + IC(0.000 ns) + CELL(0.084 ns) = 3.821 ns; Loc. = LCFF_X29_Y33_N29; Fanout = 2; REG Node = 'dds_controller:ctrl|addr_cnt[31]'
        Info: Total cell delay = 3.147 ns ( 82.36 % )
        Info: Total interconnect delay = 0.674 ns ( 17.64 % )
Info: No valid register-to-register data paths exist for clock "clk"
Info: Minimum slack time is 391 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source register "jitter_key:k2|state" and destination register "jitter_key:k2|state"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2|state'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y27_N2; Fanout = 1; COMB Node = 'jitter_key:k2|state~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2|state'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2|state'
                Info: Total cell delay = 0.537 ns ( 20.59 % )
                Info: Total interconnect delay = 2.071 ns ( 79.41 % )
            Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 2.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2|state'
                Info: Total cell delay = 0.537 ns ( 20.59 % )
                Info: Total interconnect delay = 2.071 ns ( 79.41 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "jitter_key:k2|count[3]" (data pin = "key[1]", clock pin = "clk") is 7.965 ns
    Info: + Longest pin to register delay is 8.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; PIN Node = 'key[1]'
        Info: 2: + IC(5.719 ns) + CELL(0.438 ns) = 6.999 ns; Loc. = LCCOMB_X50_Y27_N22; Fanout = 20; COMB Node = 'jitter_key:k2|count[16]~62'
        Info: 3: + IC(0.751 ns) + CELL(0.510 ns) = 8.260 ns; Loc. = LCFF_X50_Y28_N19; Fanout = 3; REG Node = 'jitter_key:k2|count[3]'
        Info: Total cell delay = 1.790 ns ( 21.67 % )
        Info: Total interconnect delay = 6.470 ns ( 78.33 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.617 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X50_Y28_N19; Fanout = 3; REG Node = 'jitter_key:k2|count[3]'
        Info: Total cell delay = 0.537 ns ( 20.52 % )
        Info: Total interconnect delay = 2.080 ns ( 79.48 % )
Info: tco from clock "clk" to destination pin "r[0]" through register "vga_dds:vga_dds|vcnt[0]" is 12.546 ns
    Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 2.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X38_Y27_N1; Fanout = 6; REG Node = 'vga_dds:vga_dds|vcnt[0]'
        Info: Total cell delay = 0.537 ns ( 20.57 % )
        Info: Total interconnect delay = 2.073 ns ( 79.43 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 12.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y27_N1; Fanout = 6; REG Node = 'vga_dds:vga_dds|vcnt[0]'
        Info: 2: + IC(0.743 ns) + CELL(0.414 ns) = 1.157 ns; Loc. = LCCOMB_X40_Y27_N2; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.228 ns; Loc. = LCCOMB_X40_Y27_N4; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.299 ns; Loc. = LCCOMB_X40_Y27_N6; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.370 ns; Loc. = LCCOMB_X40_Y27_N8; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.441 ns; Loc. = LCCOMB_X40_Y27_N10; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.512 ns; Loc. = LCCOMB_X40_Y27_N12; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~11'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.671 ns; Loc. = LCCOMB_X40_Y27_N14; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.742 ns; Loc. = LCCOMB_X40_Y27_N16; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.813 ns; Loc. = LCCOMB_X40_Y27_N18; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.884 ns; Loc. = LCCOMB_X40_Y27_N20; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.955 ns; Loc. = LCCOMB_X40_Y27_N22; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.026 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.097 ns; Loc. = LCCOMB_X40_Y27_N26; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.168 ns; Loc. = LCCOMB_X40_Y27_N28; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~27'
        Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.314 ns; Loc. = LCCOMB_X40_Y27_N30; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~29'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.385 ns; Loc. = LCCOMB_X40_Y26_N0; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.456 ns; Loc. = LCCOMB_X40_Y26_N2; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.527 ns; Loc. = LCCOMB_X40_Y26_N4; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.598 ns; Loc. = LCCOMB_X40_Y26_N6; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.669 ns; Loc. = LCCOMB_X40_Y26_N8; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.740 ns; Loc. = LCCOMB_X40_Y26_N10; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.811 ns; Loc. = LCCOMB_X40_Y26_N12; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~43'
        Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 2.970 ns; Loc. = LCCOMB_X40_Y26_N14; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~45'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.041 ns; Loc. = LCCOMB_X40_Y26_N16; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~47'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.112 ns; Loc. = LCCOMB_X40_Y26_N18; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~49'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.183 ns; Loc. = LCCOMB_X40_Y26_N20; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~51'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.254 ns; Loc. = LCCOMB_X40_Y26_N22; Fanout = 2; COMB Node = 'vga_dds:vga_dds|Add4~53'
        Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.664 ns; Loc. = LCCOMB_X40_Y26_N24; Fanout = 1; COMB Node = 'vga_dds:vga_dds|Add4~54'
        Info: 30: + IC(0.665 ns) + CELL(0.371 ns) = 4.700 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 1; COMB Node = 'vga_dds:vga_dds|rgb30[20]~44'
        Info: 31: + IC(0.941 ns) + CELL(0.150 ns) = 5.791 ns; Loc. = LCCOMB_X40_Y28_N16; Fanout = 1; COMB Node = 'vga_dds:vga_dds|rgb30[20]~45'
        Info: 32: + IC(0.267 ns) + CELL(0.410 ns) = 6.468 ns; Loc. = LCCOMB_X40_Y28_N2; Fanout = 29; COMB Node = 'vga_dds:vga_dds|rgb30[20]~46'
        Info: 33: + IC(2.778 ns) + CELL(2.798 ns) = 12.044 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'r[0]'
        Info: Total cell delay = 6.650 ns ( 55.21 % )
        Info: Total interconnect delay = 5.394 ns ( 44.79 % )
Info: th for register "jitter_key:k1|state" (data pin = "key[0]", clock pin = "clk") is -5.048 ns
    Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X64_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k1|state'
        Info: Total cell delay = 0.537 ns ( 20.47 % )
        Info: Total interconnect delay = 2.086 ns ( 79.53 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'key[0]'
        Info: 2: + IC(4.483 ns) + CELL(0.150 ns) = 5.495 ns; Loc. = LCCOMB_X64_Y27_N2; Fanout = 1; COMB Node = 'jitter_key:k1|state~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.579 ns; Loc. = LCFF_X64_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k1|state'
        Info: Total cell delay = 1.096 ns ( 19.65 % )
        Info: Total interconnect delay = 4.483 ns ( 80.35 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Sat Apr 08 11:33:55 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


