#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 15:36:39 2023
# Process ID: 76728
# Current directory: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.runs/PWM_IP_0_synth_1
# Command line: vivado -log PWM_IP_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_IP_0.tcl
# Log file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.runs/PWM_IP_0_synth_1/PWM_IP_0.vds
# Journal file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.runs/PWM_IP_0_synth_1/vivado.jou
# Running On: secil1.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 3889.375 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source PWM_IP_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.613 ; gain = 43.023 ; free physical = 3712 ; free virtual = 25930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/xilinx/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PWM_IP_0
Command: synth_design -top PWM_IP_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76813
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.863 ; gain = 376.645 ; free physical = 2492 ; free virtual = 24744
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM_IP_0' [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/synth/PWM_IP_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter sys_clk bound to: 1000000 - type: integer 
	Parameter pwm_freq bound to: 100000 - type: integer 
	Parameter duty_res bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'PWM_IP_v1_0' declared at '/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_IP_v1_0' [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/synth/PWM_IP_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'PWM_IP_v1_0' [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0.vhd:51]
	Parameter sys_clk bound to: 1000000 - type: integer 
	Parameter pwm_freq bound to: 100000 - type: integer 
	Parameter duty_res bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_IP_v1_0_S00_AXI' declared at '/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0_S00_AXI.vhd:5' bound to instance 'PWM_IP_v1_0_S00_AXI_inst' of component 'PWM_IP_v1_0_S00_AXI' [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'PWM_IP_v1_0_S00_AXI' [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-226] default block is never used [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0_S00_AXI.vhd:242]
INFO: [Synth 8-226] default block is never used [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0_S00_AXI.vhd:372]
	Parameter sys_clk bound to: 1000000 - type: integer 
	Parameter pwm_freq bound to: 100000 - type: integer 
	Parameter duty_res bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at '/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/src/pwm.vhd:21' bound to instance 'pwm_inst' of component 'pwm' [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0_S00_AXI.vhd:410]
INFO: [Synth 8-638] synthesizing module 'pwm' [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/src/pwm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pwm' (0#1) [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/src/pwm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PWM_IP_v1_0_S00_AXI' (0#1) [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'PWM_IP_v1_0' (0#1) [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/hdl/PWM_IP_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'PWM_IP_0' (0#1) [/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/ip/PWM_IP_0/synth/PWM_IP_0.vhd:83]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PWM_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PWM_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PWM_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PWM_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PWM_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PWM_IP_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2362.832 ; gain = 443.613 ; free physical = 2393 ; free virtual = 24654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2377.676 ; gain = 458.457 ; free physical = 2386 ; free virtual = 24647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2377.676 ; gain = 458.457 ; free physical = 2386 ; free virtual = 24647
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.676 ; gain = 0.000 ; free physical = 2397 ; free virtual = 24658
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.457 ; gain = 0.000 ; free physical = 2182 ; free virtual = 24471
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2516.457 ; gain = 0.000 ; free physical = 2160 ; free virtual = 24452
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2302 ; free virtual = 24602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2302 ; free virtual = 24602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2301 ; free virtual = 24601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2132 ; free virtual = 24433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module PWM_IP_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module PWM_IP_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module PWM_IP_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module PWM_IP_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module PWM_IP_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module PWM_IP_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2283 ; free virtual = 24586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2313 ; free virtual = 24623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2313 ; free virtual = 24623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2313 ; free virtual = 24623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2306 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2306 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2306 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2306 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2306 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2306 ; free virtual = 24616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |    25|
|5     |LUT5 |     1|
|6     |LUT6 |    41|
|7     |FDRE |   173|
|8     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2306 ; free virtual = 24616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2516.457 ; gain = 458.457 ; free physical = 2305 ; free virtual = 24615
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2516.457 ; gain = 597.238 ; free physical = 2305 ; free virtual = 24616
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.457 ; gain = 0.000 ; free physical = 2587 ; free virtual = 24898
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.457 ; gain = 0.000 ; free physical = 2585 ; free virtual = 24897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: df32f771
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.457 ; gain = 940.250 ; free physical = 2585 ; free virtual = 24897
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1837.566; main = 1531.781; forked = 381.289
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4087.223; main = 2516.461; forked = 1602.777
INFO: [Common 17-1381] The checkpoint '/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.runs/PWM_IP_0_synth_1/PWM_IP_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PWM_IP_0, cache-ID = 0f8120c6e2d6649f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.runs/PWM_IP_0_synth_1/PWM_IP_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWM_IP_0_utilization_synth.rpt -pb PWM_IP_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 15:37:16 2023...
