m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial
Eadd16
Z1 w1632444791
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 22
R0
Z4 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
Z5 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
l0
Z6 L11 1
V^@FJVKXm8?U0L69OkeYXZ1
!s100 SiSIIDRe2L<Y`4Mn=<Q<i1
Z7 OV;C;2020.1;71
33
Z8 !s110 1632448611
!i10b 1
Z9 !s108 1632448611.000000
Z10 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
Z11 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
!i113 1
Z12 o-quiet -2008 -work lib
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 5 add16 0 22 ^@FJVKXm8?U0L69OkeYXZ1
!i122 22
l31
L19 158
VIXGR:QTb2UP2NbLc;bAkX1
!s100 _nD84FaJbE1V]>9zmS8fB1
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
R1
R2
R3
!i122 23
R0
Z14 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
Z15 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
l0
L29 1
VMT^L8DV<ch`z60KDB@OUg0
!s100 ;H:E>8hji@:aE]F93AJU@0
R7
33
R8
!i10b 1
R9
Z16 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
Z17 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 3 alu 0 22 MT^L8DV<ch`z60KDB@OUg0
!i122 23
l98
L44 74
VVeCoBziV`>JXe]I;X3nJQ3
!s100 X]iNIik`Nho_WG>Q`D<h_2
R7
33
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Eand16
R1
R2
R3
!i122 47
R0
Z18 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd
Z19 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd
l0
L4 1
Vh]ej`Ck73hG:Zd8Jo=jjc1
!s100 4g2NdCHBc<J3K7jR5WC:B0
R7
33
Z20 !s110 1632448612
!i10b 1
Z21 !s108 1632448612.000000
Z22 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd|
Z23 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 and16 0 22 h]ej`Ck73hG:Zd8Jo=jjc1
!i122 47
l12
L11 5
Vnm:Im9W3Z9_;=:0JhnK2b1
!s100 c4I4oUC<Qi7fM4]VX6Dfd0
R7
33
R20
!i10b 1
R21
R22
R23
!i113 1
R12
R13
Ebarrelshifter16
R1
R2
R3
!i122 46
R0
Z24 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
Z25 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
l0
L4 1
V5[h]I7=h]?dc4<<Vlg5T<0
!s100 W]^JZCg1HIZ[U7cW:3Q^60
R7
33
R20
!i10b 1
R21
Z26 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
Z27 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 15 barrelshifter16 0 22 5[h]I7=h]?dc4<<Vlg5T<0
!i122 46
l13
L12 5
Va>;?1Cl@Y9Q@oZE12^_530
!s100 n[lk8QaMdBBQX3kVWmVDh1
R7
33
R20
!i10b 1
R21
R26
R27
!i113 1
R12
R13
Ebinariotobcd
R1
Z28 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z29 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
!i122 28
R0
Z30 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
Z31 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
l0
L8 1
VI19a<iFWbfZ0SWGf=`F:20
!s100 :4FYRUlC<2Fb@bHhj3LM<0
R7
33
R8
!i10b 1
R9
Z32 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
Z33 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
!i113 1
R12
R13
Abehaviour
R28
R29
R2
R3
DEx4 work 12 binariotobcd 0 22 I19a<iFWbfZ0SWGf=`F:20
!i122 28
l27
L17 77
VA<n<EJ<8U4RkKCGaz5CDV3
!s100 oi0D7`:`AM=OP43658iCn2
R7
33
R8
!i10b 1
R9
R32
R33
!i113 1
R12
R13
Ebinarydigit
R1
R2
R3
!i122 14
R0
Z34 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
Z35 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
l0
L8 1
V9GGNKWiY70Q@UYNU886Q]0
!s100 fFP230Rg1V>^^WU1G9Xa[2
R7
33
R8
!i10b 1
R9
Z36 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
Z37 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 11 binarydigit 0 22 9GGNKWiY70Q@UYNU886Q]0
!i122 14
l39
L17 54
V@JTXgMmgNi@mUP;3lKFHV2
!s100 1Y1V9`^;]M];jo`R7hzhM1
R7
33
R8
!i10b 1
R9
R36
R37
!i113 1
R12
R13
Ecircuito
R1
R2
R3
!i122 27
R0
Z38 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd
Z39 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd
l0
L4 1
VQBQIj`R>78621b^V>3oQg1
!s100 o]3AXHENE2[1YZDZ9QMnG1
R7
33
R8
!i10b 1
R9
Z40 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd|
Z41 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 circuito 0 22 QBQIj`R>78621b^V>3oQg1
!i122 27
l12
L10 7
VBbOfHkB[QT5:]8WAL2@5[2
!s100 WmQGeAJCQ1B?naLahcYlL0
R7
33
R8
!i10b 1
R9
R40
R41
!i113 1
R12
R13
Ecomparador16
R1
R2
R3
!i122 17
R0
Z42 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
Z43 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
l0
L8 1
VbbjmeK1BQ4Kb7jBbI77Rg2
!s100 6Q613_:GLMIK913:C5DoD3
R7
33
R8
!i10b 1
R9
Z44 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
Z45 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
!i122 17
l21
L16 15
Vk4^KWd80hBYC2m`z_9SaG2
!s100 >oN:XE151WAJ[C>:NioFS2
R7
33
R8
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Econceitoa
R1
Z46 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
R3
!i122 45
R0
Z47 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
Z48 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
l0
Z49 L12 1
V]Y8nRGSE6NAcRGHPk=9KG0
!s100 AE5M:R58SBSKJe6hz`Xi;2
R7
33
R20
!i10b 1
R21
Z50 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
Z51 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
!i113 1
R12
R13
Artl
R46
R2
R3
DEx4 work 9 conceitoa 0 22 ]Y8nRGSE6NAcRGHPk=9KG0
!i122 45
l44
L26 70
VNzeEaWdBoao7Kfm@iZ_?51
!s100 aoOEBZ]nWh?:oOnG?Y8fg2
R7
33
R20
!i10b 1
R21
R50
R51
!i113 1
R12
R13
Econceitob
R1
R46
R2
R3
!i122 44
R0
Z52 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd
Z53 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd
l0
R49
V^h95b=RhBfI9bA3D<zOZA2
!s100 56mgXIgbUd1W<liPKA<h=3
R7
33
R20
!i10b 1
R21
Z54 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd|
Z55 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd|
!i113 1
R12
R13
Artl
R46
R2
R3
DEx4 work 9 conceitob 0 22 ^h95b=RhBfI9bA3D<zOZA2
!i122 44
l35
L26 56
VHS`1X8J`@PdG?=IlHIS[12
!s100 0zYdNT=hkO6DF_<hlR2Go2
R7
33
R20
!i10b 1
R21
R54
R55
!i113 1
R12
R13
Ecounterdown
R1
R2
R3
!i122 2
R0
Z56 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
Z57 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
l0
L7 1
VT^dVPIaBo[k8Ee;^=O>X_0
!s100 _8<`0C=R7;jA<QoiQjAa90
R7
33
Z58 !s110 1632448610
!i10b 1
Z59 !s108 1632448610.000000
Z60 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
Z61 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 11 counterdown 0 22 T^dVPIaBo[k8Ee;^=O>X_0
!i122 2
l16
L14 5
V02^bbbbS=2SGDiYYB^N:e3
!s100 @SFL?;NULn5ESS@mHg@?P1
R7
33
R58
!i10b 1
R59
R60
R61
!i113 1
R12
R13
Edetectordemoedas
R1
R2
R3
!i122 26
R0
Z62 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
Z63 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
l0
L4 1
VSd0AX;8RlG:F_LO9J_6j^3
!s100 eBG_FEDA1m8g9Gonl?[8k0
R7
33
R8
!i10b 1
R9
Z64 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
Z65 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 16 detectordemoedas 0 22 Sd0AX;8RlG:F_LO9J_6j^3
!i122 26
l12
L10 9
VLDK5S7a25J8h4kl?70]mk0
!s100 :KgbFkA1<H4gi_j?RB?kC0
R7
33
R8
!i10b 1
R9
R64
R65
!i113 1
R12
R13
Edmux2way
R1
R2
R3
!i122 43
R0
Z66 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
Z67 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
l0
L4 1
V>:IF]Koi99f<cJ0CmCAM51
!s100 Mk4MPhHXoJhVbDN8OhUzJ0
R7
33
R20
!i10b 1
R21
Z68 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
Z69 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 dmux2way 0 22 >:IF]Koi99f<cJ0CmCAM51
!i122 43
l13
L12 9
VI7G@TZ0_X]aKQ5NL6GAD_0
!s100 LD<0eWNhe?b8?Uhi;@bFB2
R7
33
R20
!i10b 1
R21
R68
R69
!i113 1
R12
R13
Edmux4way
R1
R2
R3
!i122 42
R0
Z70 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
Z71 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
l0
L4 1
VchCWhU[f@SDYOfM[z`KAD3
!s100 ;Fe6?`C@SB@=WbZbaI^E^0
R7
33
R20
!i10b 1
R21
Z72 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
Z73 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 dmux4way 0 22 chCWhU[f@SDYOfM[z`KAD3
!i122 42
l15
Z74 L14 8
VH7kBJf;Y_coj<a@Z``BQi1
!s100 8Im`lHij<>S9EP0DfoAXZ3
R7
33
R20
!i10b 1
R21
R72
R73
!i113 1
R12
R13
Edmux8way
R1
R2
R3
!i122 41
R0
Z75 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
Z76 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
l0
L4 1
V4@:^4]]>d5jd<9PRAJQi32
!s100 zC5^AWzR72_D_1oKAO8`>2
R7
33
R20
!i10b 1
R21
Z77 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
Z78 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 dmux8way 0 22 4@:^4]]>d5jd<9PRAJQi32
!i122 41
l19
Z79 L18 12
VKNh`P[cF4kB:T<ElhH0:D0
!s100 h?L5;Mg4kZ`o8@`o;adBA0
R7
33
R20
!i10b 1
R21
R77
R78
!i113 1
R12
R13
Eflipflopd
R1
R2
R3
!i122 13
R0
Z80 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
Z81 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
l0
L8 1
Vb>0d0SFJ7I_bZn7^0fNI20
!s100 dO0M_NbMc7lj3o=60[LCQ0
R7
33
R8
!i10b 1
R9
Z82 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
Z83 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 flipflopd 0 22 b>0d0SFJ7I_bZn7^0fNI20
!i122 13
l20
L18 15
V<XkFNOk]KDI31`>F7mRA^0
!s100 5Hh^1_NeB@ZXM47<X?7ni0
R7
33
R8
!i10b 1
R9
R82
R83
!i113 1
R12
R13
Eflipflopjk
R1
R2
R3
!i122 1
R0
Z84 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
Z85 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
l0
L7 1
VATD6G@DdVN]g0cVP0=KJ;3
!s100 V3HK<EU]?VL1Yo?Le0:dM3
R7
33
R58
!i10b 1
R59
Z86 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
Z87 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 flipflopjk 0 22 ATD6G@DdVN]g0cVP0=KJ;3
!i122 1
l19
L17 5
VTKhR<h<kE6kV`Z;:JUPhe3
!s100 oM>3df^WgY`HI3lZRjKod2
R7
33
R58
!i10b 1
R59
R86
R87
!i113 1
R12
R13
Eflipflopt
R1
R2
R3
!i122 0
R0
Z88 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
Z89 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
l0
L7 1
V`AO^=_N27FFNd[eG_VQ463
!s100 B;=;MIR8d83KKWnMTIYh02
R7
33
R58
!i10b 1
R59
Z90 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
Z91 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 flipflopt 0 22 `AO^=_N27FFNd[eG_VQ463
!i122 0
l18
L16 5
V>MWg^oTX86;465BB87Nie2
!s100 b6d><9mh4Oa[haG@4D=T`3
R7
33
R58
!i10b 1
R59
R90
R91
!i113 1
R12
R13
Efulladder
R1
R2
R3
!i122 21
R0
Z92 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
Z93 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
l0
Z94 L10 1
V;RB>US:oiVgf@@2;ERnEW2
!s100 ^oFEXWUb;T^9LUJXBGnJH2
R7
33
R8
!i10b 1
R9
Z95 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
Z96 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 fulladder 0 22 ;RB>US:oiVgf@@2;ERnEW2
!i122 21
l22
L17 11
VXAIA888WddePlScfomJLk3
!s100 5`nNn;?Sj:m8nU[n2ZCUV0
R7
33
R8
!i10b 1
R9
R95
R96
!i113 1
R12
R13
Ehalfadder
R1
R2
R3
!i122 20
R0
Z97 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
Z98 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
l0
R94
VL0]G_0fS9^WC^L]C@X[Y^0
!s100 h@?RhTGZ[QMJjM?>AnoBQ0
R7
33
R8
!i10b 1
R9
Z99 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
Z100 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 halfadder 0 22 L0]G_0fS9^WC^L]C@X[Y^0
!i122 20
l22
L17 10
V6MG@i_[?57XcT6WPPBnUG3
!s100 ZAghOObLDC_mUGH_:cHh;3
R7
33
R8
!i10b 1
R9
R99
R100
!i113 1
R12
R13
Eimpressora
R1
R2
R3
!i122 25
R0
Z101 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd
Z102 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd
l0
L4 1
V2Vf]_[jCT:XbB[Tz[fgb@2
!s100 3VLb^^iLS^2QPXha=FQ=@1
R7
33
R8
!i10b 1
R9
Z103 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd|
Z104 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 impressora 0 22 2Vf]_[jCT:XbB[Tz[fgb@2
!i122 25
l12
L10 6
V_EdHhz`mobmFcDD;=]o@T3
!s100 h]7cRbbNzHFPS[]N9:Y8X3
R7
33
R8
!i10b 1
R9
R103
R104
!i113 1
R12
R13
Einc16
R1
R2
R3
!i122 19
R0
Z105 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
Z106 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
l0
R6
V;OmAHIS@A^0AT]ojlejag2
!s100 zf5`@f[Vj[mSi<_bFTEQi3
R7
33
R8
!i10b 1
R9
Z107 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
Z108 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 5 inc16 0 22 ;OmAHIS@A^0AT]ojlejag2
!i122 19
l31
L18 21
VY9d`ch679Q;?dng8AI<kQ2
!s100 QP29S640Rl`XY4ZG]KbOd1
R7
33
R8
!i10b 1
R9
R107
R108
!i113 1
R12
R13
Einversor16
R1
R2
R3
!i122 16
R0
Z109 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
Z110 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
l0
L14 1
VBKIgSQ6iEYZ7HP5bSfien1
!s100 b_ShSBA^Vm>MTY@2:ETb=3
R7
33
R8
!i10b 1
R9
Z111 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
Z112 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 10 inversor16 0 22 BKIgSQ6iEYZ7HP5bSfien1
!i122 16
l27
L22 10
V21gl430YdDL6UdN<o3gDO3
!s100 NUZLcCz?hboZ2`U^g5AGW0
R7
33
R8
!i10b 1
R9
R111
R112
!i113 1
R12
R13
Emux16
R1
R2
R3
!i122 40
R0
Z113 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd
Z114 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd
l0
L4 1
V^KK7>>=?KzfHlc;dK>^H53
!s100 IzGKQCSkQ7RCdJh>^j0Q61
R7
33
R20
!i10b 1
R21
Z115 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
Z116 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 mux16 0 22 ^KK7>>=?KzfHlc;dK>^H53
!i122 40
l13
Z117 L12 6
VR_Y7b]aFn]JAk]KbPFMAF3
!s100 n9L<D9hH6KXfb;==EQL@h1
R7
33
R20
!i10b 1
R21
R115
R116
!i113 1
R12
R13
Emux2way
R1
R2
R3
!i122 39
R0
Z118 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
Z119 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
l0
L4 1
V5Md04iB]KYYIl:m:EPnQ[3
!s100 L]VTV_?L9fN8g2_`K9nZQ2
R7
33
R20
!i10b 1
R9
Z120 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
Z121 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux2way 0 22 5Md04iB]KYYIl:m:EPnQ[3
!i122 39
l13
R117
VmVWkZJD<[C?zm4QPQTR7h2
!s100 K3S4e1dIUilD6DEYFnfVo0
R7
33
R20
!i10b 1
R9
R120
R121
!i113 1
R12
R13
Emux4way
R1
R2
R3
!i122 38
R0
Z122 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
Z123 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
l0
L4 1
VS6DJa:23Uele:d0oQjjO[0
!s100 X`n8^nYIhlnNgIfP_EkID1
R7
33
R8
!i10b 1
R9
Z124 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
Z125 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux4way 0 22 S6DJa:23Uele:d0oQjjO[0
!i122 38
l15
R74
VkUmmbm71:;o@BXjTR1]:U2
!s100 o8XG9[89:4I26_e:M<;@Z0
R7
33
R8
!i10b 1
R9
R124
R125
!i113 1
R12
R13
Emux4way16
R1
R2
R3
!i122 37
R0
Z126 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
Z127 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
l0
L4 1
V:dAZ1HalTziDC1?Ie_<P`2
!s100 l<keW[e_ALUoBj``5Mc=33
R7
33
R8
!i10b 1
R9
Z128 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
Z129 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 mux4way16 0 22 :dAZ1HalTziDC1?Ie_<P`2
!i122 37
l15
L14 9
V2<4E?S1jG2GoULlNDW]Y50
!s100 hcRLO3>lQcXmRVFb>Iz=n0
R7
33
R8
!i10b 1
R9
R128
R129
!i113 1
R12
R13
Emux8way
R1
R2
R3
!i122 36
R0
Z130 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
Z131 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
l0
L4 1
VcMIZim^j_>0TGlG7NC03C3
!s100 ^ag5`^MlkFaAfCaX]@3>L0
R7
33
R8
!i10b 1
R9
Z132 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
Z133 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux8way 0 22 cMIZim^j_>0TGlG7NC03C3
!i122 36
l19
R79
V6ol=0k1Kl]W^hj8fmB2^T1
!s100 IaPc6I=:?;[9^QYQYil5C2
R7
33
R8
!i10b 1
R9
R132
R133
!i113 1
R12
R13
Emux8way16
R1
R2
R3
!i122 35
R0
Z134 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
Z135 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
l0
L4 1
V7MWl=:zn]>Q>M5K]`_b<60
!s100 @m115@68;o9gzO2VgfBG]0
R7
33
R8
!i10b 1
R9
Z136 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
Z137 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 mux8way16 0 22 7MWl=:zn]>Q>M5K]`_b<60
!i122 35
l19
L18 14
V8H5]^d0NZh=:mI5EcZYnV2
!s100 >=7_:?[f09T]HDHYL@DHW2
R7
33
R8
!i10b 1
R9
R136
R137
!i113 1
R12
R13
Enand_z01
R1
R2
R3
!i122 34
R0
Z138 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd
Z139 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd
l0
L4 1
VMV:88zTBEe:UQ96>jlUfI0
!s100 0d61a09AXn6n_X_jb>Bo?2
R7
33
R8
!i10b 1
R9
Z140 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd|
Z141 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 nand_z01 0 22 MV:88zTBEe:UQ96>jlUfI0
!i122 34
l13
L12 4
VgmedaE[cIG6HG?Zc`NOz20
!s100 =^5mGJ3^jCjomNfP9B_k40
R7
33
R8
!i10b 1
R9
R140
R141
!i113 1
R12
R13
Enor8way
R1
R2
R3
!i122 33
R0
Z142 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
Z143 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
l0
L4 1
VI6@ZGJd>JSC7UGzNAn6GU2
!s100 bzc2JH[>FOP2l:COLj<IY2
R7
33
R8
!i10b 1
R9
Z144 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
Z145 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 nor8way 0 22 I6@ZGJd>JSC7UGzNAn6GU2
!i122 33
l18
Z146 L17 6
VBAGelAm>giXG>F;gQ89^>2
!s100 :i`2D2R?3fFeTlTR19jaZ0
R7
33
R8
!i10b 1
R9
R144
R145
!i113 1
R12
R13
Enot16
R1
R2
R3
!i122 32
R0
Z147 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd
Z148 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd
l0
L4 1
VC]SG@M]l`d<egUIK]zP2?0
!s100 fYJ1`YCnUZe9F?2KLeD4V3
R7
33
R8
!i10b 1
R9
Z149 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd|
Z150 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 not16 0 22 C]SG@M]l`d<egUIK]zP2?0
!i122 32
l11
L10 4
Vlb[Qm8@7Ycon[Z=@V5GaQ1
!s100 J=5N[mMlcZR5S<n;ZN6Pi1
R7
33
R8
!i10b 1
R9
R149
R150
!i113 1
R12
R13
Eor16
R1
R2
R3
!i122 31
R0
Z151 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd
Z152 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd
l0
L4 1
VFm015BPNjKE2P[ZaFANAP1
!s100 >QKR87GJWMdVLQz<g8^hf0
R7
33
R8
!i10b 1
R9
Z153 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd|
Z154 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 4 or16 0 22 Fm015BPNjKE2P[ZaFANAP1
!i122 31
l12
L11 4
Vki0EG<:bT@N;9l3>ZJSLD3
!s100 m?lKj:eSNFEii:RfiISJo3
R7
33
R8
!i10b 1
R9
R153
R154
!i113 1
R12
R13
Eor8way
R1
R2
R3
!i122 30
R0
Z155 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
Z156 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
l0
L4 1
V6_>9FK_U9`n7]^73i4MMa1
!s100 Ag3dFfPkCD2FhoYEajciW3
R7
33
R8
!i10b 1
R9
Z157 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
Z158 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 6 or8way 0 22 6_>9FK_U9`n7]^73i4MMa1
!i122 30
l18
R146
V7>>:KX;`^l:KWHTb1lPH@0
!s100 e6L_=b2OGToH9zQVh>]8k1
R7
33
R8
!i10b 1
R9
R157
R158
!i113 1
R12
R13
Epc
R1
R46
R2
R3
!i122 12
R0
Z159 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd
Z160 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd
l0
L16 1
VzaQSMhREHbJK:GJ=aSh4H2
!s100 [X=gb6SiLihcOc_HL>:i<2
R7
33
R8
!i10b 1
R9
Z161 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd|
Z162 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd|
!i113 1
R12
R13
Aarch
R46
R2
R3
DEx4 work 2 pc 0 22 zaQSMhREHbJK:GJ=aSh4H2
!i122 12
l55
L27 37
VX9Q;jCMf^3bfE^>GihH3<1
!s100 g2]em9j47Go[_hlHEgEZi1
R7
33
R8
!i10b 1
R9
R161
R162
!i113 1
R12
R13
Eram4k
Z163 w1632444797
R2
R3
!i122 11
R0
Z164 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd
Z165 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd
l0
L4 1
VV[5CF=cL^0]PUIe]N@ljF0
!s100 PY5L^JKX0HQ10l?@Z;hBD0
R7
33
R8
!i10b 1
R9
Z166 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
Z167 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 ram4k 0 22 V[5CF=cL^0]PUIe]N@ljF0
!i122 11
l57
Z168 L14 156
VVG7eIX8<<IYEPbOT6f0>S2
!s100 FB5WSzZ5YK<7ihahGRgm42
R7
33
R8
!i10b 1
R9
R166
R167
!i113 1
R12
R13
Eram512
R163
R2
R3
!i122 10
R0
Z169 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd
Z170 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd
l0
L4 1
Vfz?];AQMFG9U85UYOa^W20
!s100 F99cbJEf[MKzKmJf=2@951
R7
33
R8
!i10b 1
R9
Z171 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd|
Z172 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 6 ram512 0 22 fz?];AQMFG9U85UYOa^W20
!i122 10
l57
R168
V0U9mGDS3[gfXRQ1A?LQcX1
!s100 2bU`FmbhDz43HEmC18W;11
R7
33
R8
!i10b 1
R9
R171
R172
!i113 1
R12
R13
Eram64
R1
R2
R3
!i122 9
R0
Z173 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd
Z174 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd
l0
L7 1
V6Rz8Fl8GFjkfhlBFhTK@02
!s100 ZRA:aV4<GEfNd=zndE?P=2
R7
33
R8
!i10b 1
R59
Z175 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd|
Z176 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 ram64 0 22 6Rz8Fl8GFjkfhlBFhTK@02
!i122 9
l61
L18 61
VVfBSK^KJa24Q`>Z[R@W<g0
!s100 Z2Q6SoaQPJOZdbOXK>km60
R7
33
R8
!i10b 1
R59
R175
R176
!i113 1
R12
R13
Eram8
R1
R2
R3
!i122 8
R0
Z177 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd
Z178 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd
l0
L8 1
VVj4LCZ8Lb8=jZ@YcZTX@g2
!s100 R5mZ`al9n>P1>n^5Jl6z_1
R7
33
R58
!i10b 1
R59
Z179 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd|
Z180 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 4 ram8 0 22 Vj4LCZ8Lb8=jZ@YcZTX@g2
!i122 8
l60
L18 58
V]<AI?gV7[aUAGG:@AVZj]0
!s100 h2]74?Sb=HGS:e@HgNZkV0
R7
33
R58
!i10b 1
R59
R179
R180
!i113 1
R12
R13
Eregister16
R1
R2
R3
!i122 7
R0
Z181 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd
Z182 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd
l0
L8 1
VLBR;A=e>>e_QSBKCXWa5d3
!s100 n^CUeJ^:id2hXcoBoB>TS3
R7
33
R58
!i10b 1
R59
Z183 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd|
Z184 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register16 0 22 LBR;A=e>>e_QSBKCXWa5d3
!i122 7
l28
L17 28
VNBB_lOiTOXCR0X49lHcV@2
!s100 bnjARJ1]l?6WH?;gGlUZ?0
R7
33
R58
!i10b 1
R59
R183
R184
!i113 1
R12
R13
Eregister32
R1
R2
R3
!i122 6
R0
Z185 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd
Z186 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd
l0
L8 1
VP]c@k:W8fWg]Xko[>MWb^1
!s100 []:^=AY8a3]ML1PkdZ@Ea3
R7
33
R58
!i10b 1
R59
Z187 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd|
Z188 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register32 0 22 P]c@k:W8fWg]Xko[>MWb^1
!i122 6
l28
Z189 L17 27
VCXL5JS]d]Cfgde[lHXC?n2
!s100 6Sli1zj_jBVia@a?J7nlj1
R7
33
R58
!i10b 1
R59
R187
R188
!i113 1
R12
R13
Eregister64
R1
R2
R3
!i122 5
R0
Z190 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd
Z191 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd
l0
L8 1
V;LzQ2fOcY6f?Oc68WJCXG2
!s100 LCbS]1neA;d2ePolK?XW]3
R7
33
R58
!i10b 1
R59
Z192 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd|
Z193 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register64 0 22 ;LzQ2fOcY6f?Oc68WJCXG2
!i122 5
l28
R189
Vj<JA7iK913z9PXIY`1n<43
!s100 7?RF1KIPaUSz6Rg?lHBZG0
R7
33
R58
!i10b 1
R59
R192
R193
!i113 1
R12
R13
Eregister8
R1
R2
R3
!i122 4
R0
Z194 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd
Z195 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd
l0
L8 1
V9P<nc9YOOPP_Z`H4KFKkR3
!s100 RH;m?0bQIi^ohZMhS9XdS0
R7
33
R58
!i10b 1
R59
Z196 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd|
Z197 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 register8 0 22 9P<nc9YOOPP_Z`H4KFKkR3
!i122 4
l28
L17 73
Vc=M<zjJ0D>Qn?OJjUmAO82
!s100 `iUNjBAMG]VRIB^Ymc_DY2
R7
33
R58
!i10b 1
R59
R196
R197
!i113 1
R12
R13
Esevenseg
R1
R2
R3
!i122 24
R0
Z198 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
Z199 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
l0
L4 1
VgdITb;WTH[5cZbCd[CR:E0
!s100 XWCP4A?:A0m34fY00Z:oS0
R7
33
R8
!i10b 1
R9
Z200 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
Z201 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 sevenseg 0 22 gdITb;WTH[5cZbCd[CR:E0
!i122 24
l11
L10 17
VkRZEZVIh1@gNF0[Gz`J7;1
!s100 hm83bc@n];>iD[f[I5D7N3
R7
33
R8
!i10b 1
R9
R200
R201
!i113 1
R12
R13
Etb_ram512
R1
Z202 D^#x9 vunit_lib 13 vunit_context 0 22 5PF4h;N3nzRfAo898Q8WS3
Z203 DPx9 vunit_lib 18 run_deprecated_pkg 0 22 06HHNn=l0Y?PoSLo8^<h00
Z204 DPx9 vunit_lib 10 runner_pkg 0 22 NQlg?N:7cfzSYD?FX_C9W0
Z205 DPx9 vunit_lib 7 run_pkg 0 22 L;71H6TCjU4gL1AJPm_Vd0
Z206 DPx9 vunit_lib 13 run_types_pkg 0 22 ZfDWW?_fEaQBz>VkefFUV2
Z207 DPx9 vunit_lib 20 check_deprecated_pkg 0 22 Y>TVz>[kI8XoP@P02gCOJ2
Z208 DPx9 vunit_lib 9 check_pkg 0 22 k_?TDGU?=n?1Z0oahO>zF0
Z209 DPx9 vunit_lib 11 checker_pkg 0 22 E?dhhcE;9VWnHLW[lW4`Y1
Z210 DPx9 vunit_lib 8 stop_pkg 0 22 UjKiHFdPQ97>_>m`nM3cg3
Z211 DPx9 vunit_lib 8 core_pkg 0 22 0M7EG>QDghVT?B78KOYPn0
Z212 DPx9 vunit_lib 18 log_deprecated_pkg 0 22 Q7[lfBh_WC:ca^W64YP1U2
Z213 DPx9 vunit_lib 9 print_pkg 0 22 z3A9G[B4JdMci]Ub;PK=S3
Z214 DPx9 vunit_lib 4 path 0 22 ]@TR:IFM`TWfiVL<ZjY=I3
Z215 DPx9 vunit_lib 15 log_handler_pkg 0 22 4LC?iW3FIdm8J@]^l:Fa_0
Z216 DPx9 vunit_lib 8 ansi_pkg 0 22 h9cG]NHf=IYSX>SV5U_OM1
Z217 DPx9 vunit_lib 14 log_levels_pkg 0 22 jGUFnEUH1mU?HKm3YRPGj3
Z218 DPx9 vunit_lib 10 logger_pkg 0 22 Jj3MC9=bR4jQbFA1jSDXY2
Z219 DPx9 vunit_lib 10 dictionary 0 22 _W8>On_YoEFWEDP8TQC@R0
Z220 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z221 D^#x9 vunit_lib 18 data_types_context 0 22 [Ik[<YbW8Ag;h5P``aP2g3
Z222 DPx9 vunit_lib 8 dict_pkg 0 22 _EQKR[P[ibBW^<0mzPejD2
Z223 DPx9 vunit_lib 19 byte_vector_ptr_pkg 0 22 nMb7G]QlQkbCia?ecQlOB1
Z224 DPx9 vunit_lib 19 string_ptr_pool_pkg 0 22 ;oGa_UEi8nVncYkDRR_Aj1
Z225 DPx9 vunit_lib 14 queue_pool_pkg 0 22 W_@1eWPT4E>cBF2g>m`PC0
Z226 DPx9 vunit_lib 17 integer_array_pkg 0 22 o:H2ie>cVB<O<8]@gJG;:3
Z227 DPx9 vunit_lib 19 external_string_pkg 0 22 iE_JL@S7G[ScLPziLPH3]3
Z228 DPx9 vunit_lib 14 string_ptr_pkg 0 22 n[AzFb_A:6S@HQFZYcL]h0
Z229 DPx9 vunit_lib 9 queue_pkg 0 22 CMi_fVS`R;@j5e>onMNln3
Z230 DPx9 vunit_lib 27 integer_vector_ptr_pool_pkg 0 22 FX=7VbM]W@D7RN`^3N8aJ3
Z231 DPx9 vunit_lib 17 codec_builder_pkg 0 22 lMzaQB]AGo[9c?7g60J_93
R46
Z232 DPx4 ieee 11 numeric_bit 0 22 G2;d`f^X6V]cQEn8_38:i1
Z233 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z234 DPx4 ieee 12 math_complex 0 22 lndMRF4<kJnT_9]@:30S@3
Z235 DPx9 vunit_lib 9 codec_pkg 0 22 VE]>YKnj@eiUJ<U1YSEXb3
Z236 DPx9 vunit_lib 27 external_integer_vector_pkg 0 22 hl?S7F7[zeX8D09=mXj_W2
Z237 DPx9 vunit_lib 22 integer_vector_ptr_pkg 0 22 dQHde;mb=n>VUWALE0?M33
Z238 DPx9 vunit_lib 9 types_pkg 0 22 8X1EBI95Q8hI=Vi3D9DP;0
R2
R3
!i122 48
R0
Z239 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd
Z240 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd
l0
R49
V:TniVicX8?K4l3BY6h9i73
!s100 l[>z```f9OPCKU2R:Hh8R1
R7
33
Z241 !s110 1632448614
!i10b 1
Z242 !s108 1632448614.000000
Z243 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd|
!s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd|
!i113 1
R12
R13
Atb
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
R213
R214
R215
R216
R217
R218
R219
R220
R221
R222
R223
R224
R225
R226
R227
R228
R229
R230
R231
R46
R232
R233
R234
R235
R236
R237
R238
R2
R3
DEx4 work 9 tb_ram512 0 22 :TniVicX8?K4l3BY6h9i73
!i122 48
l34
L16 119
VNhhS6>;z?AUYb_??T5TA[1
!s100 QC3ejk5B^f0<Y;dZP>QQ10
R7
33
R241
!i10b 1
R242
R243
Z244 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/testes/tb_Ram512.vhd|
!i113 1
R12
R13
Etoplevel
R1
R46
R2
R3
!i122 29
R0
Z245 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
Z246 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
l0
L20 1
VFCa<;a8<?R^U<ZKD[QTQj2
!s100 TMGM1N]j:4gl?hLT<M<KU0
R7
33
R8
!i10b 1
R9
Z247 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
Z248 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
!i113 1
R12
R13
Artl
R46
R2
R3
DEx4 work 8 toplevel 0 22 FCa<;a8<?R^U<ZKD[QTQj2
!i122 29
l40
L31 14
Voi_ET^amf^TSDkm29[Hn<1
!s100 ^WZZLdOe6[^mUocZBH1P?3
R7
33
R8
!i10b 1
R9
R247
R248
!i113 1
R12
R13
Ezerador16
R1
R2
R3
!i122 15
R0
Z249 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
Z250 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
l0
L8 1
VnHjHn^^b>WhfhGLTYS^N30
!s100 GFgmn:R<h:[ci`T3hP7g?0
R7
33
R8
!i10b 1
R9
Z251 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
Z252 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 zerador16 0 22 nHjHn^^b>WhfhGLTYS^N30
!i122 15
l21
L16 10
V0JZhFoSVk:SffhAJ>:0N:0
!s100 CFM1nY9]GPB:VHSQ]]kEH0
R7
33
R8
!i10b 1
R9
R251
R252
!i113 1
R12
R13
