# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:44:42 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(56): near "else": (vcom-1576) expecting END.
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(56): VHDL Compiler exiting
# End time: 15:44:42 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:55:23 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:55:23 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2_5bit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:55:23 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2_5bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2_5bit
# -- Compiling architecture dataflow of andg2_5bit
# End time: 15:55:23 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:55:23 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:55:23 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:55:23 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(80): (vcom-1136) Unknown identifier "bitAndg2_a".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(80): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(86): (vcom-1136) Unknown identifier "bitAndg2_b".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(86): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(115): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(115): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(143): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(144): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(146): VHDL Compiler exiting
# End time: 15:55:24 on Apr 19,2024, Elapsed time: 0:00:01
# Errors: 10, Warnings: 2
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:55:51 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(80): (vcom-1136) Unknown identifier "bitAndg2_a".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(80): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(86): (vcom-1136) Unknown identifier "bitAndg2_b".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(86): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(115): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(115): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(143): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(144): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(146): VHDL Compiler exiting
# End time: 15:55:51 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 2
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:57:19 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(115): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(115): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(143): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(144): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(146): VHDL Compiler exiting
# End time: 15:57:19 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:57:47 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(115): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(143): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(144): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(146): VHDL Compiler exiting
# End time: 15:57:47 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:06:14 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(76): near "begin": (vcom-1576) expecting ':'.
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(87): VHDL Compiler exiting
# End time: 16:06:14 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:06:36 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(110): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error (suppressible): /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(113): (vcom-1141) Identifier "invg" does not identify a component declaration.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(118): Symbol "branchHazardAndg2_b" has already been declared in this region.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(120): (vcom-1136) Unknown identifier "s_branch_not_taken".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(121): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(147): (vcom-1136) Unknown identifier "flushFirstInst".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(148): (vcom-1136) Unknown identifier "flushSecondInst".
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(150): VHDL Compiler exiting
# End time: 16:06:36 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:08:13 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Error (suppressible): /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(114): (vcom-1141) Identifier "invg" does not identify a component declaration.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(121): (vcom-1136) Unknown identifier "s_branch_not_taken".
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(151): VHDL Compiler exiting
# End time: 16:08:13 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:08:22 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# ** Error (suppressible): /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(114): (vcom-1141) Identifier "invg" does not identify a component declaration.
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(151): VHDL Compiler exiting
# End time: 16:08:22 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:08:51 on Apr 19,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# End time: 16:08:51 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 11:55:20 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# End time: 11:55:20 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:00:39 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# End time: 12:00:39 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:00:44 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_StallingUnit
# -- Compiling architecture mixed of tb_StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(55): near ")": syntax error
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(60): Statement cannot be labeled.
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(80): VHDL Compiler exiting
# End time: 12:00:44 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:24:09 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_StallingUnit
# -- Compiling architecture mixed of tb_StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(39): near ")": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(40): VHDL Compiler exiting
# End time: 12:24:09 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:24:23 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_StallingUnit
# -- Compiling architecture mixed of tb_StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(92): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(92): (vcom-1136) Unknown identifier "s_branch_taken".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(104): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(104): (vcom-1136) Unknown identifier "s_branch_taken".
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(116): Illegal target for signal assignment.
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(116): (vcom-1136) Unknown identifier "s_branch_taken".
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(128): VHDL Compiler exiting
# End time: 12:24:23 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:25:32 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_StallingUnit
# -- Compiling architecture mixed of tb_StallingUnit
# End time: 12:25:32 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_stallingunit
# vsim work.tb_stallingunit 
# Start time: 12:25:40 on Apr 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(61): (vopt-1270) Bad default binding for component instance "DUT0: StallingUnit".
#  (Component port "o_flush" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 12:25:40 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:25:53 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 12:25:53 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2_5bit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:25:53 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2_5bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2_5bit
# -- Compiling architecture dataflow of andg2_5bit
# End time: 12:25:53 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/invg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:25:53 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 12:25:53 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:25:53 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 12:25:53 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:25:53 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# ** Error: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(36): near ")": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd(36): VHDL Compiler exiting
# End time: 12:25:53 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:25:53 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_StallingUnit
# -- Compiling architecture mixed of tb_StallingUnit
# End time: 12:25:53 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:26:08 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 12:26:08 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2_5bit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:26:08 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/andg2_5bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2_5bit
# -- Compiling architecture dataflow of andg2_5bit
# End time: 12:26:08 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/invg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:26:08 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 12:26:08 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:26:09 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 12:26:09 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:26:09 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity StallingUnit
# -- Compiling architecture structural of StallingUnit
# End time: 12:26:09 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 12:26:09 on Apr 20,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/StallingUnit/tb_StallingUnit.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_StallingUnit
# -- Compiling architecture mixed of tb_StallingUnit
# End time: 12:26:09 on Apr 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_stallingunit
# vsim work.tb_stallingunit 
# Start time: 12:26:16 on Apr 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_stallingunit(mixed)#1
add wave -r sim:/tb_stallingunit/*
add wave -r sim:/tb_stallingunit/*
quit -sim
# End time: 12:31:45 on Apr 20,2024, Elapsed time: 0:05:29
# Errors: 0, Warnings: 0
vsim work.tb_stallingunit
# vsim work.tb_stallingunit 
# Start time: 12:31:50 on Apr 20,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_stallingunit(mixed)#1
add wave -r sim:/tb_stallingunit/DUT0/*
# Can't move the Now cursor.
# Break key hit
quit -sim
# End time: 13:11:55 on Apr 20,2024, Elapsed time: 0:40:05
# Errors: 0, Warnings: 0
