msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2023-12-03 17:03+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdllibrariesedaalteraqsysify/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.3-dev\n"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:3
msgid "QSysify"
msgstr "QSysify"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:5
msgid ""
"QSysify is a tool which is able to generate a QSys IP (tcl script) from a "
"SpinalHDL component by analysing its IO definition. It currently implement "
"the following interfaces features :"
msgstr ""
"QSysify 是一个工具，能够通过分析 SpinalHDL 组件的 IO 定义来生成 QSys IP（tcl 脚本）。目前它实现了以下接口功能："

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:7
msgid "Master/Slave AvalonMM"
msgstr "主/从 AvalonMM"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:8
msgid "Master/Slave APB3"
msgstr "主/从 APB3"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:9
msgid "Clock domain input"
msgstr "时钟域输入"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:10
#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:67
msgid "Reset output"
msgstr "复位输出"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:11
#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:60
msgid "Interrupt input"
msgstr "中断输入"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:12
msgid "Conduit (Used in last resort)"
msgstr "导管（最后使用）"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:15
msgid "Example"
msgstr "例子"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:17
msgid "In the case of a UART controller :"
msgstr "对于 UART 控制器："

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:30
msgid ""
"The following  ``main`` will generate the Verilog and the QSys TCL script "
"with io.bus as an AvalonMM and io.uart as a conduit :"
msgstr "以下“main”将生成 Verilog 和 QSys TCL 脚本，其中 io.bus 作为 AvalonMM，io.uart 作为管道："

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:48
msgid "tags"
msgstr "标签"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:50
msgid ""
"Because QSys require some information that are not specified in the "
"SpinalHDL hardware specification, some tags should be added to interface:"
msgstr "由于 QSys 需要一些 SpinalHDL 硬件规范中未指定的信息，因此应在接口中添加一些标签："

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:53
msgid "AvalonMM / APB3"
msgstr "阿瓦隆MM / APB3"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:74
msgid "Adding new interface support"
msgstr "添加新接口支持"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:76
msgid ""
"Basically, the QSysify tool can be setup with a list of interface "
"``emitter`` `(as you can see here) "
"<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala#L12>`_"
msgstr ""
"基本上，QSysify "
"工具可以使用接口“发射器”列表进行设置（如您在此处看到的）<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala"
" /spinal/lib/eda/altera/QSys.scala#L12>`_"

#: ../../SpinalHDL/Libraries/EDA/altera/qsysify.rst:78
msgid ""
"You can create your own emitter by creating a new class extending "
"`QSysifyInterfaceEmiter "
"<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala#L24>`_"
msgstr ""
"您可以通过创建一个扩展`QSysifyInterfaceEmiter的新类来创建自己的发射器 "
"<https://github.com/SpinalHDL/SpinalHDL/blob/764193013f84cfe4f82d7d1f1739c4561ef65860/lib/src/main/scala/spinal/lib/eda/altera/QSys.scala"
" #L24>`_"

#~ msgid "Introduction"
#~ msgstr "介绍"
