{
  "Top": "sparse",
  "RtlTop": "sparse",
  "RtlPrefix": "",
  "RtlSubPrefix": "sparse_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_data_addr1": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "input_data_addr1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input_data_addr2": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "input_data_addr2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_data_addr3": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "output_data_addr3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "am_ROWS": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "am_ROWS",
          "usage": "data",
          "direction": "in"
        }]
    },
    "am_COLS": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "am_COLS",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fm_ROWS": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "fm_ROWS",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fm_COLS": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "fm_COLS",
          "usage": "data",
          "direction": "in"
        }]
    },
    "inputs": {
      "index": "7",
      "direction": "inout",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_sparse_data",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "inputs_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "inputs_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "outputs": {
      "index": "8",
      "direction": "inout",
      "srcType": "ap_uint<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_sparse_data",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "outputs_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "outputs_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "sparse_flag": {
      "index": "9",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "sparse_flag",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_sparse_addr",
          "name": "sparse_flag_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top sparse -name sparse"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sparse"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sparse",
    "Version": "1.0",
    "DisplayName": "Sparse",
    "Revision": "2113569053",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sparse_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/ytq\/codeField\/Prediction_Model_Accelerator\/CSIM\/Sparse_HLS\/Sparse_HLS\/src\/sparse.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sparse_count_ram_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_count_ram_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/sparse_entry_proc.vhd",
      "impl\/vhdl\/sparse_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/sparse_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/sparse_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/sparse_fifo_w256_d64_A.vhd",
      "impl\/vhdl\/sparse_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sparse_fm_ram_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_fm_ram_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/sparse_idx_ram_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_idx_ram_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/sparse_load_ap_uint_256_ap_int_8_32u_s.vhd",
      "impl\/vhdl\/sparse_load_ap_uint_256_ap_int_8_32u_s_am_ram_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/sparse_mul_ap_uint_256_ap_int_8_ap_int_8_32u_s.vhd",
      "impl\/vhdl\/sparse_mux_325_8_1_1.vhd",
      "impl\/vhdl\/sparse_sparse_addr_s_axi.vhd",
      "impl\/vhdl\/sparse_sparse_data_m_axi.vhd",
      "impl\/vhdl\/sparse_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0.vhd",
      "impl\/vhdl\/sparse_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1.vhd",
      "impl\/vhdl\/sparse_store_ap_uint_256_ap_int_8_ap_int_8_32u_s.vhd",
      "impl\/vhdl\/sparse.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sparse_count_ram_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_count_ram_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/sparse_entry_proc.v",
      "impl\/verilog\/sparse_fifo_w32_d2_S.v",
      "impl\/verilog\/sparse_fifo_w32_d4_S.v",
      "impl\/verilog\/sparse_fifo_w64_d4_S.v",
      "impl\/verilog\/sparse_fifo_w256_d64_A.v",
      "impl\/verilog\/sparse_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sparse_fm_ram_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_fm_ram_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/sparse_hls_deadlock_detection_unit.v",
      "impl\/verilog\/sparse_hls_deadlock_detector.vh",
      "impl\/verilog\/sparse_hls_deadlock_report_unit.vh",
      "impl\/verilog\/sparse_idx_ram_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_idx_ram_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/sparse_load_ap_uint_256_ap_int_8_32u_s.v",
      "impl\/verilog\/sparse_load_ap_uint_256_ap_int_8_32u_s_am_ram_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/sparse_mul_ap_uint_256_ap_int_8_ap_int_8_32u_s.v",
      "impl\/verilog\/sparse_mux_325_8_1_1.v",
      "impl\/verilog\/sparse_sparse_addr_s_axi.v",
      "impl\/verilog\/sparse_sparse_data_m_axi.v",
      "impl\/verilog\/sparse_start_for_store_ap_uint_256_ap_int_8_ap_int_8_32u_U0.v",
      "impl\/verilog\/sparse_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1.v",
      "impl\/verilog\/sparse_store_ap_uint_256_ap_int_8_ap_int_8_32u_s.v",
      "impl\/verilog\/sparse.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sparse_v1_0\/data\/sparse.mdd",
      "impl\/misc\/drivers\/sparse_v1_0\/data\/sparse.tcl",
      "impl\/misc\/drivers\/sparse_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sparse_v1_0\/src\/xsparse.c",
      "impl\/misc\/drivers\/sparse_v1_0\/src\/xsparse.h",
      "impl\/misc\/drivers\/sparse_v1_0\/src\/xsparse_hw.h",
      "impl\/misc\/drivers\/sparse_v1_0\/src\/xsparse_linux.c",
      "impl\/misc\/drivers\/sparse_v1_0\/src\/xsparse_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sparse.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_sparse_addr": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_sparse_addr_",
      "paramPrefix": "C_S_AXI_SPARSE_ADDR_",
      "offsetMasterName": "m_axi_sparse_data",
      "ports": [
        "s_axi_sparse_addr_ARADDR",
        "s_axi_sparse_addr_ARREADY",
        "s_axi_sparse_addr_ARVALID",
        "s_axi_sparse_addr_AWADDR",
        "s_axi_sparse_addr_AWREADY",
        "s_axi_sparse_addr_AWVALID",
        "s_axi_sparse_addr_BREADY",
        "s_axi_sparse_addr_BRESP",
        "s_axi_sparse_addr_BVALID",
        "s_axi_sparse_addr_RDATA",
        "s_axi_sparse_addr_RREADY",
        "s_axi_sparse_addr_RRESP",
        "s_axi_sparse_addr_RVALID",
        "s_axi_sparse_addr_WDATA",
        "s_axi_sparse_addr_WREADY",
        "s_axi_sparse_addr_WSTRB",
        "s_axi_sparse_addr_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_data_addr1",
          "access": "W",
          "description": "Data signal of input_data_addr1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_data_addr1",
              "access": "W",
              "description": "Bit 31 to 0 of input_data_addr1"
            }]
        },
        {
          "offset": "0x18",
          "name": "input_data_addr2",
          "access": "W",
          "description": "Data signal of input_data_addr2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_data_addr2",
              "access": "W",
              "description": "Bit 31 to 0 of input_data_addr2"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_data_addr3",
          "access": "W",
          "description": "Data signal of output_data_addr3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_data_addr3",
              "access": "W",
              "description": "Bit 31 to 0 of output_data_addr3"
            }]
        },
        {
          "offset": "0x28",
          "name": "am_ROWS",
          "access": "W",
          "description": "Data signal of am_ROWS",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "am_ROWS",
              "access": "W",
              "description": "Bit 31 to 0 of am_ROWS"
            }]
        },
        {
          "offset": "0x30",
          "name": "am_COLS",
          "access": "W",
          "description": "Data signal of am_COLS",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "am_COLS",
              "access": "W",
              "description": "Bit 31 to 0 of am_COLS"
            }]
        },
        {
          "offset": "0x38",
          "name": "fm_ROWS",
          "access": "W",
          "description": "Data signal of fm_ROWS",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fm_ROWS",
              "access": "W",
              "description": "Bit 31 to 0 of fm_ROWS"
            }]
        },
        {
          "offset": "0x40",
          "name": "fm_COLS",
          "access": "W",
          "description": "Data signal of fm_COLS",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fm_COLS",
              "access": "W",
              "description": "Bit 31 to 0 of fm_COLS"
            }]
        },
        {
          "offset": "0x48",
          "name": "inputs_1",
          "access": "W",
          "description": "Data signal of inputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputs",
              "access": "W",
              "description": "Bit 31 to 0 of inputs"
            }]
        },
        {
          "offset": "0x4c",
          "name": "inputs_2",
          "access": "W",
          "description": "Data signal of inputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inputs",
              "access": "W",
              "description": "Bit 63 to 32 of inputs"
            }]
        },
        {
          "offset": "0x54",
          "name": "outputs_1",
          "access": "W",
          "description": "Data signal of outputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputs",
              "access": "W",
              "description": "Bit 31 to 0 of outputs"
            }]
        },
        {
          "offset": "0x58",
          "name": "outputs_2",
          "access": "W",
          "description": "Data signal of outputs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outputs",
              "access": "W",
              "description": "Bit 63 to 32 of outputs"
            }]
        },
        {
          "offset": "0x60",
          "name": "sparse_flag",
          "access": "R",
          "description": "Data signal of sparse_flag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "sparse_flag",
              "access": "R",
              "description": "Bit 0 to 0 of sparse_flag"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x64",
          "name": "sparse_flag_ctrl",
          "access": "R",
          "description": "Control signal of sparse_flag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "sparse_flag_ap_vld",
              "access": "R",
              "description": "Control signal sparse_flag_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input_data_addr1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "input_data_addr2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "output_data_addr3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "am_ROWS"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "am_COLS"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "fm_ROWS"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "fm_COLS"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "inputs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "outputs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "sparse_flag"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_sparse_addr:m_axi_sparse_data",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_sparse_data": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_sparse_data_",
      "paramPrefix": "C_M_AXI_SPARSE_DATA_",
      "offsetSlaveName": "s_axi_sparse_addr",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_sparse_data_ARADDR",
        "m_axi_sparse_data_ARBURST",
        "m_axi_sparse_data_ARCACHE",
        "m_axi_sparse_data_ARID",
        "m_axi_sparse_data_ARLEN",
        "m_axi_sparse_data_ARLOCK",
        "m_axi_sparse_data_ARPROT",
        "m_axi_sparse_data_ARQOS",
        "m_axi_sparse_data_ARREADY",
        "m_axi_sparse_data_ARREGION",
        "m_axi_sparse_data_ARSIZE",
        "m_axi_sparse_data_ARUSER",
        "m_axi_sparse_data_ARVALID",
        "m_axi_sparse_data_AWADDR",
        "m_axi_sparse_data_AWBURST",
        "m_axi_sparse_data_AWCACHE",
        "m_axi_sparse_data_AWID",
        "m_axi_sparse_data_AWLEN",
        "m_axi_sparse_data_AWLOCK",
        "m_axi_sparse_data_AWPROT",
        "m_axi_sparse_data_AWQOS",
        "m_axi_sparse_data_AWREADY",
        "m_axi_sparse_data_AWREGION",
        "m_axi_sparse_data_AWSIZE",
        "m_axi_sparse_data_AWUSER",
        "m_axi_sparse_data_AWVALID",
        "m_axi_sparse_data_BID",
        "m_axi_sparse_data_BREADY",
        "m_axi_sparse_data_BRESP",
        "m_axi_sparse_data_BUSER",
        "m_axi_sparse_data_BVALID",
        "m_axi_sparse_data_RDATA",
        "m_axi_sparse_data_RID",
        "m_axi_sparse_data_RLAST",
        "m_axi_sparse_data_RREADY",
        "m_axi_sparse_data_RRESP",
        "m_axi_sparse_data_RUSER",
        "m_axi_sparse_data_RVALID",
        "m_axi_sparse_data_WDATA",
        "m_axi_sparse_data_WID",
        "m_axi_sparse_data_WLAST",
        "m_axi_sparse_data_WREADY",
        "m_axi_sparse_data_WSTRB",
        "m_axi_sparse_data_WUSER",
        "m_axi_sparse_data_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "32",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "inputs"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "inputs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "32",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "outputs"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "outputs"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_sparse_addr_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sparse_addr_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sparse_addr_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_sparse_addr_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sparse_addr_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sparse_addr_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_sparse_addr_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_sparse_addr_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sparse_addr_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sparse_addr_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_sparse_addr_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sparse_addr_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sparse_addr_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_sparse_addr_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_sparse_addr_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_sparse_addr_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_sparse_addr_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sparse_data_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sparse_data_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sparse_data_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_sparse_data_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_sparse_data_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sparse_data_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sparse_data_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sparse_data_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sparse_data_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sparse_data_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sparse_data_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sparse_data_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sparse_data_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sparse_data_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_sparse_data_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_sparse_data_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sparse_data_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sparse_data_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sparse_data_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_sparse_data_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_sparse_data_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sparse_data_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sparse_data_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_sparse_data_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sparse_data_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_sparse_data_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sparse_data_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_sparse_data_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sparse_data_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sparse_data_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_sparse_data_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sparse_data_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_sparse_data_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_sparse_data_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_sparse_data_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_sparse_data_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_sparse_data_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sparse",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "load_ap_uint_256_ap_int_8_32u_s",
          "InstanceName": "load_ap_uint_256_ap_int_8_32u_U0"
        },
        {
          "ModuleName": "mul_ap_uint_256_ap_int_8_ap_int_8_32u_s",
          "InstanceName": "mul_ap_uint_256_ap_int_8_ap_int_8_32u_U0"
        },
        {
          "ModuleName": "store_ap_uint_256_ap_int_8_ap_int_8_32u_s",
          "InstanceName": "store_ap_uint_256_ap_int_8_ap_int_8_32u_U0",
          "Instances": [{
              "ModuleName": "store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1",
              "InstanceName": "grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_124"
            }]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "load_ap_uint_256_ap_int_8_32u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mul_ap_uint_256_ap_int_8_ap_int_8_32u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_ap_uint_256_ap_int_8_ap_int_8_32u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.838"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "load_ap_uint_256_ap_int_8_32u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_22_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_25_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_29_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_33_4",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "6",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1418",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1250",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "mul_ap_uint_256_ap_int_8_ap_int_8_32u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_57_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "3",
                "PipelineDepthMax": "768",
                "PipelineDepth": "3 ~ 768",
                "Loops": [{
                    "Name": "VITIS_LOOP_62_3",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "765",
                    "Latency": "0 ~ 765",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              }]
          }],
        "Area": {
          "FF": "487",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1095",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_91_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "289",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "store_ap_uint_256_ap_int_8_ap_int_8_32u_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "1",
          "PipelineIIMax": "-1",
          "PipelineII": "1 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "473",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "670",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sparse": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "46",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "7",
          "DSP": "9",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "4673",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "6103",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-22 16:53:14 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
