

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2'
================================================================
* Date:           Wed Jan  3 23:38:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       24|  50.000 ns|  0.240 us|    5|   24|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_601_2  |        3|       21|         2|          2|          1|  1 ~ 10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      22|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      47|    -|
|Register         |        -|    -|      18|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      18|      69|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln602_1_fu_97_p2  |         +|   0|  0|  10|          10|          10|
    |i_1_fu_87_p2          |         +|   0|  0|   6|           4|           1|
    |icmp_ln601_fu_81_p2   |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln602_fu_107_p2  |      icmp|   0|  0|   4|           8|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|          26|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          6|    1|          6|
    |i_fu_42    |   9|          2|    4|          8|
    |i_out      |  13|          3|    4|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  47|         11|    9|         26|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_1_reg_138         |  4|   0|    4|          0|
    |i_2_reg_129         |  4|   0|    4|          0|
    |i_fu_42             |  4|   0|    4|          0|
    |icmp_ln601_reg_134  |  1|   0|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 18|   0|   18|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2|  return value|
|add_ln602                               |   in|   10|     ap_none|                                            add_ln602|        scalar|
|i_out                                   |  out|    4|      ap_vld|                                                i_out|       pointer|
|i_out_ap_vld                            |  out|    1|      ap_vld|                                                i_out|       pointer|
|dependency_predecessor_values_address0  |  out|   10|   ap_memory|                        dependency_predecessor_values|         array|
|dependency_predecessor_values_ce0       |  out|    1|   ap_memory|                        dependency_predecessor_values|         array|
|dependency_predecessor_values_q0        |   in|    8|   ap_memory|                        dependency_predecessor_values|         array|
+----------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

