Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 13 18:28:34 2025
| Host         : localhost.localdomain running 64-bit openSUSE Leap 15.4
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.863        0.000                      0                 7405        0.040        0.000                      0                 7405        4.500        0.000                       0                  5260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             3.863        0.000                      0                 7405        0.040        0.000                      0                 7405        4.500        0.000                       0                  5260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 AES/r9/t1/t2/s0/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r9/state_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 2.578ns (42.663%)  route 3.465ns (57.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.672     5.275    AES/r9/t1/t2/s0/clk_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  AES/r9/t1/t2/s0/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.729 r  AES/r9/t1/t2/s0/out_reg/DOADO[0]
                         net (fo=3, routed)           3.465    11.194    AES/r9/t1/t2/s0/out_reg_0[0]
    SLICE_X72Y112        LUT6 (Prop_lut6_I0_O)        0.124    11.318 r  AES/r9/t1/t2/s0/state_out[16]_i_1__7/O
                         net (fo=1, routed)           0.000    11.318    AES/r9/p_0_out[16]
    SLICE_X72Y112        FDRE                                         r  AES/r9/state_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.575    14.997    AES/r9/clk_IBUF_BUFG
    SLICE_X72Y112        FDRE                                         r  AES/r9/state_out_reg[16]/C
                         clock pessimism              0.188    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X72Y112        FDRE (Setup_fdre_C_D)        0.031    15.181    AES/r9/state_out_reg[16]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 AES/r3/t3/t0/s4/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.578ns (44.027%)  route 3.277ns (55.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.855     5.457    AES/r3/t3/t0/s4/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  AES/r3/t3/t0/s4/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.911 r  AES/r3/t3/t0/s4/out_reg/DOADO[1]
                         net (fo=2, routed)           3.277    11.189    AES/r3/t3/t0/s0/state_out_reg[7]_1[1]
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.313 r  AES/r3/t3/t0/s0/state_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000    11.313    AES/r3/p_0_out[1]
    SLICE_X61Y41         FDRE                                         r  AES/r3/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.673    15.095    AES/r3/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  AES/r3/state_out_reg[1]/C
                         clock pessimism              0.195    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X61Y41         FDRE (Setup_fdre_C_D)        0.031    15.286    AES/r3/state_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 AES/r4/t3/t2/s0/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r4/state_out_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.578ns (45.639%)  route 3.071ns (54.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.864     5.466    AES/r4/t3/t2/s0/clk_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  AES/r4/t3/t2/s0/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.920 r  AES/r4/t3/t2/s0/out_reg/DOADO[5]
                         net (fo=3, routed)           3.071    10.991    AES/r4/t3/t2/s0/out_reg_0[5]
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.115 r  AES/r4/t3/t2/s0/state_out[85]_i_1__2/O
                         net (fo=1, routed)           0.000    11.115    AES/r4/p_0_out[85]
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.513    14.936    AES/r4/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[85]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)        0.032    15.119    AES/r4/state_out_reg[85]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 AES/r4/t3/t2/s0/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r4/state_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.578ns (45.650%)  route 3.069ns (54.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.864     5.466    AES/r4/t3/t2/s0/clk_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  AES/r4/t3/t2/s0/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.920 r  AES/r4/t3/t2/s0/out_reg/DOADO[5]
                         net (fo=3, routed)           3.069    10.990    AES/r4/t2/t0/s0/state_out_reg[95]_1[5]
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.113 r  AES/r4/t2/t0/s0/state_out[93]_i_1__2/O
                         net (fo=1, routed)           0.000    11.113    AES/r4/p_0_out[93]
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.513    14.936    AES/r4/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[93]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)        0.031    15.118    AES/r4/state_out_reg[93]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 AES/r4/t1/t0/s4/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r4/state_out_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 2.578ns (44.790%)  route 3.178ns (55.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.689     5.291    AES/r4/t1/t0/s4/clk_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  AES/r4/t1/t0/s4/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.745 r  AES/r4/t1/t0/s4/out_reg/DOADO[5]
                         net (fo=2, routed)           3.178    10.923    AES/r4/t1/t0/s0/DOADO[5]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.047 r  AES/r4/t1/t0/s0/state_out[69]_i_1__2/O
                         net (fo=1, routed)           0.000    11.047    AES/r4/p_0_out[69]
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.513    14.936    AES/r4/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[69]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)        0.031    15.118    AES/r4/state_out_reg[69]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 AES/r3/t3/t2/s0/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 2.578ns (44.467%)  route 3.220ns (55.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.858     5.460    AES/r3/t3/t2/s0/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  AES/r3/t3/t2/s0/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.914 r  AES/r3/t3/t2/s0/out_reg/DOBDO[4]
                         net (fo=3, routed)           3.220    11.134    AES/r3/t1/t0/s0/state_out_reg[127]_1[4]
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.258 r  AES/r3/t1/t0/s0/state_out[124]_i_1__1/O
                         net (fo=1, routed)           0.000    11.258    AES/r3/p_0_out[124]
    SLICE_X62Y38         FDRE                                         r  AES/r3/state_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.673    15.095    AES/r3/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  AES/r3/state_out_reg[124]/C
                         clock pessimism              0.195    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)        0.077    15.332    AES/r3/state_out_reg[124]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 AES/r3/t3/t2/s4/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.578ns (45.047%)  route 3.145ns (54.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.860     5.462    AES/r3/t3/t2/s4/clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  AES/r3/t3/t2/s4/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.916 r  AES/r3/t3/t2/s4/out_reg/DOADO[2]
                         net (fo=2, routed)           3.145    11.061    AES/r3/t0/t2/s0/state_out_reg[79]_2[2]
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  AES/r3/t0/t2/s0/state_out[74]_i_1__1/O
                         net (fo=1, routed)           0.000    11.185    AES/r3/p_0_out[74]
    SLICE_X63Y35         FDRE                                         r  AES/r3/state_out_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.671    15.093    AES/r3/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  AES/r3/state_out_reg[74]/C
                         clock pessimism              0.195    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.031    15.284    AES/r3/state_out_reg[74]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 AES/r4/t3/t2/s4/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r4/state_out_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.578ns (46.498%)  route 2.966ns (53.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.864     5.466    AES/r4/t3/t2/s4/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  AES/r4/t3/t2/s4/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.920 r  AES/r4/t3/t2/s4/out_reg/DOADO[4]
                         net (fo=2, routed)           2.966    10.887    AES/r4/t0/t2/s0/state_out_reg[79]_2[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.011 r  AES/r4/t0/t2/s0/state_out[76]_i_1__2/O
                         net (fo=1, routed)           0.000    11.011    AES/r4/p_0_out[76]
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.513    14.936    AES/r4/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  AES/r4/state_out_reg[76]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)        0.029    15.116    AES/r4/state_out_reg[76]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 AES/r4/t3/t2/s4/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r4/state_out_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.578ns (46.506%)  route 2.965ns (53.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.864     5.466    AES/r4/t3/t2/s4/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  AES/r4/t3/t2/s4/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.920 r  AES/r4/t3/t2/s4/out_reg/DOADO[4]
                         net (fo=2, routed)           2.965    10.886    AES/r4/t3/t2/s0/state_out_reg[87]_2[4]
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.010 r  AES/r4/t3/t2/s0/state_out[84]_i_1__2/O
                         net (fo=1, routed)           0.000    11.010    AES/r4/p_0_out[84]
    SLICE_X65Y50         FDRE                                         r  AES/r4/state_out_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.513    14.936    AES/r4/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  AES/r4/state_out_reg[84]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.031    15.118    AES/r4/state_out_reg[84]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 AES/r8/t3/t2/s0/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r8/state_out_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 2.578ns (44.685%)  route 3.191ns (55.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.684     5.286    AES/r8/t3/t2/s0/clk_IBUF_BUFG
    RAMB18_X0Y34         RAMB18E1                                     r  AES/r8/t3/t2/s0/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.740 r  AES/r8/t3/t2/s0/out_reg/DOBDO[2]
                         net (fo=3, routed)           3.191    10.931    AES/r8/t1/t0/s0/state_out_reg[127]_1[2]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.055 r  AES/r8/t1/t0/s0/state_out[122]_i_1__6/O
                         net (fo=1, routed)           0.000    11.055    AES/r8/p_0_out[122]
    SLICE_X62Y98         FDRE                                         r  AES/r8/state_out_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        1.512    14.935    AES/r8/clk_IBUF_BUFG
    SLICE_X62Y98         FDRE                                         r  AES/r8/state_out_reg[122]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X62Y98         FDRE (Setup_fdre_C_D)        0.081    15.167    AES/r8/state_out_reg[122]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  4.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 AES/r7/state_out_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r8/t1/t2/s0/out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.537%)  route 0.390ns (73.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.567     1.486    AES/r7/clk_IBUF_BUFG
    SLICE_X67Y90         FDRE                                         r  AES/r7/state_out_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AES/r7/state_out_reg[77]/Q
                         net (fo=2, routed)           0.390     2.018    AES/r8/t1/t2/s0/state_in[13]
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r8/t1/t2/s0/out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.875     2.040    AES/r8/t1/t2/s0/clk_IBUF_BUFG
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r8/t1/t2/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.978    AES/r8/t1/t2/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 AES/r7/state_out_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r8/t1/t2/s4/out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.537%)  route 0.390ns (73.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.567     1.486    AES/r7/clk_IBUF_BUFG
    SLICE_X67Y90         FDRE                                         r  AES/r7/state_out_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AES/r7/state_out_reg[77]/Q
                         net (fo=2, routed)           0.390     2.018    AES/r8/t1/t2/s4/state_in[13]
    RAMB18_X1Y40         RAMB18E1                                     r  AES/r8/t1/t2/s4/out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.875     2.040    AES/r8/t1/t2/s4/clk_IBUF_BUFG
    RAMB18_X1Y40         RAMB18E1                                     r  AES/r8/t1/t2/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.978    AES/r8/t1/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AES/a8/out_1_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/a9/k3a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.190ns (44.966%)  route 0.233ns (55.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.565     1.484    AES/a8/clk_IBUF_BUFG
    SLICE_X57Y96         FDRE                                         r  AES/a8/out_1_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  AES/a8/out_1_reg[81]/Q
                         net (fo=3, routed)           0.233     1.858    AES/a8/k8[81]
    SLICE_X57Y101        LUT4 (Prop_lut4_I1_O)        0.049     1.907 r  AES/a8/k3a[17]_i_1__7/O
                         net (fo=1, routed)           0.000     1.907    AES/a9/D[17]
    SLICE_X57Y101        FDRE                                         r  AES/a9/k3a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.830     1.995    AES/a9/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  AES/a9/k3a_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.107     1.856    AES/a9/k3a_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AES/a8/out_1_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/a9/k3a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.213ns (47.807%)  route 0.233ns (52.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.567     1.486    AES/a8/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  AES/a8/out_1_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  AES/a8/out_1_reg[73]/Q
                         net (fo=3, routed)           0.233     1.883    AES/a8/k8[73]
    SLICE_X60Y104        LUT4 (Prop_lut4_I1_O)        0.049     1.932 r  AES/a8/k3a[9]_i_1__7/O
                         net (fo=1, routed)           0.000     1.932    AES/a9/D[9]
    SLICE_X60Y104        FDRE                                         r  AES/a9/k3a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.831     1.996    AES/a9/clk_IBUF_BUFG
    SLICE_X60Y104        FDRE                                         r  AES/a9/k3a_reg[9]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X60Y104        FDRE (Hold_fdre_C_D)         0.131     1.881    AES/a9/k3a_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 AES/r7/state_out_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r8/t1/t2/s0/out_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.871%)  route 0.404ns (74.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.566     1.485    AES/r7/clk_IBUF_BUFG
    SLICE_X67Y88         FDRE                                         r  AES/r7/state_out_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  AES/r7/state_out_reg[66]/Q
                         net (fo=2, routed)           0.404     2.030    AES/r8/t1/t2/s0/state_in[2]
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r8/t1/t2/s0/out_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.876     2.041    AES/r8/t1/t2/s0/clk_IBUF_BUFG
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r8/t1/t2/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.796    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.979    AES/r8/t1/t2/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 AES/r7/state_out_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r8/t1/t2/s4/out_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.871%)  route 0.404ns (74.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.566     1.485    AES/r7/clk_IBUF_BUFG
    SLICE_X67Y88         FDRE                                         r  AES/r7/state_out_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  AES/r7/state_out_reg[66]/Q
                         net (fo=2, routed)           0.404     2.030    AES/r8/t1/t2/s4/state_in[2]
    RAMB18_X1Y40         RAMB18E1                                     r  AES/r8/t1/t2/s4/out_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.876     2.041    AES/r8/t1/t2/s4/clk_IBUF_BUFG
    RAMB18_X1Y40         RAMB18E1                                     r  AES/r8/t1/t2/s4/out_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.796    
    RAMB18_X1Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.979    AES/r8/t1/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 AES/r8/state_out_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r9/t0/t2/s4/out_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.893%)  route 0.404ns (74.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.569     1.488    AES/r8/clk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  AES/r8/state_out_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  AES/r8/state_out_reg[103]/Q
                         net (fo=2, routed)           0.404     2.033    AES/r9/t0/t2/s4/state_in[7]
    RAMB18_X1Y42         RAMB18E1                                     r  AES/r9/t0/t2/s4/out_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.875     2.040    AES/r9/t0/t2/s4/clk_IBUF_BUFG
    RAMB18_X1Y42         RAMB18E1                                     r  AES/r9/t0/t2/s4/out_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.978    AES/r9/t0/t2/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 AES/a8/out_1_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/a9/k0a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.538%)  route 0.245ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.567     1.486    AES/a8/clk_IBUF_BUFG
    SLICE_X59Y99         FDRE                                         r  AES/a8/out_1_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AES/a8/out_1_reg[110]/Q
                         net (fo=4, routed)           0.245     1.872    AES/a9/Q[22]
    SLICE_X59Y105        FDRE                                         r  AES/a9/k0a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.831     1.996    AES/a9/clk_IBUF_BUFG
    SLICE_X59Y105        FDRE                                         r  AES/a9/k0a_reg[14]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.066     1.816    AES/a9/k0a_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 AES/a8/out_1_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/a9/k2a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.335%)  route 0.233ns (52.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.567     1.486    AES/a8/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  AES/a8/out_1_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  AES/a8/out_1_reg[73]/Q
                         net (fo=3, routed)           0.233     1.883    AES/a8/k8[73]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.045     1.928 r  AES/a8/k2a[9]_i_1__7/O
                         net (fo=1, routed)           0.000     1.928    AES/a9/k2a_reg[31]_0[9]
    SLICE_X60Y104        FDRE                                         r  AES/a9/k2a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.831     1.996    AES/a9/clk_IBUF_BUFG
    SLICE_X60Y104        FDRE                                         r  AES/a9/k2a_reg[9]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X60Y104        FDRE (Hold_fdre_C_D)         0.121     1.871    AES/a9/k2a_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 AES/s0_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r1/t0/t0/s0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.221ns (44.316%)  route 0.278ns (55.684%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.572     1.491    AES/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  AES/s0_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  AES/s0_reg[127]/Q
                         net (fo=11, routed)          0.278     1.910    AES/r1/t0/t0/s0/out_reg[1]_0[7]
    SLICE_X31Y46         MUXF8 (Prop_muxf8_S_O)       0.080     1.990 r  AES/r1/t0/t0/s0/out_reg[7]_i_1__19/O
                         net (fo=1, routed)           0.000     1.990    AES/r1/t0/t0/s0/out_reg[7]_i_1__19_n_0
    SLICE_X31Y46         FDRE                                         r  AES/r1/t0/t0/s0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5259, routed)        0.912     2.077    AES/r1/t0/t0/s0/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  AES/r1/t0/t0/s0/out_reg[7]/C
                         clock pessimism             -0.250     1.826    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.931    AES/r1/t0/t0/s0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11   AES/r2/t1/t3/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11   AES/r2/t1/t3/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19   AES/r4/t3/t2/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19   AES/r4/t3/t2/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23   AES/r6/t2/t0/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23   AES/r6/t2/t0/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37   AES/r8/t0/t2/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37   AES/r8/t0/t2/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   AES/r3/t0/t2/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   AES/r3/t0/t2/s4/out_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y67   AES/a5/out_1_reg[37]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y66   AES/a5/out_1_reg[94]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y65   AES/r6/state_out_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y65   AES/r6/state_out_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y66   AES/r6/state_out_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y114  Trojan/DynamicPower_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X53Y114  Trojan/DynamicPower_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y67   AES/a6/S4_0/S_1/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y65   AES/r6/state_out_reg[40]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y65   AES/r6/state_out_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91   AES/a8/k2a_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y47   AES/r4/state_out_reg[73]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y47   AES/r4/state_out_reg[74]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y48   AES/r4/state_out_reg[75]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y49   AES/r4/state_out_reg[77]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y49   AES/r4/state_out_reg[78]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y47   AES/r4/state_out_reg[81]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y47   AES/r4/state_out_reg[82]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y48   AES/r4/state_out_reg[83]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y49   AES/r4/state_out_reg[86]/C



