$date
	Sat Nov  4 03:09:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! dataout [3:0] $end
$var reg 1 " clock $end
$var reg 4 # data [3:0] $end
$var reg 1 $ reset $end
$scope module f1 $end
$var wire 1 % clock $end
$var wire 4 & data [3:0] $end
$var wire 1 ' reset $end
$var reg 4 ( dataout [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
b0 &
1%
0$
b0 #
1"
bx !
$end
#10000
b0 (
b0 !
0"
0%
#20000
1"
1%
b1 #
b1 &
#30000
b1 (
b1 !
0"
0%
#40000
1"
1%
b10 #
b10 &
#50000
b10 (
b10 !
0"
0%
#60000
1"
1%
b11 #
b11 &
#70000
b11 (
b11 !
0"
0%
#80000
1"
1%
b100 #
b100 &
#90000
b100 (
b100 !
0"
0%
#100000
1"
1%
b101 #
b101 &
#110000
b101 (
b101 !
0"
0%
#120000
1"
1%
b110 #
b110 &
#130000
b110 (
b110 !
0"
0%
#140000
1"
1%
b111 #
b111 &
#150000
b111 (
b111 !
0"
0%
#160000
1"
1%
b1000 #
b1000 &
#170000
b1000 (
b1000 !
0"
0%
#180000
1"
1%
b1001 #
b1001 &
#190000
b1001 (
b1001 !
0"
0%
#200000
1"
1%
b1010 #
b1010 &
#210000
b1010 (
b1010 !
0"
0%
#220000
1"
1%
b1011 #
b1011 &
#230000
b1011 (
b1011 !
0"
0%
#240000
1"
1%
b1100 #
b1100 &
#250000
b1100 (
b1100 !
0"
0%
#260000
1"
1%
b1110 #
b1110 &
#270000
b1110 (
b1110 !
0"
0%
#280000
1"
1%
b1111 #
b1111 &
