5 18 181 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (realtime1.1.vcd) 2 -o (realtime1.1.cdd) 2 -v (realtime1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1000000000000
3 0 main "main" 0 realtime1.1.v 10 30 10
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 realtime1.1.v 0 19 10
2 2 0 15 50008 1 21004 0 0 1 16 0 0
2 3 1 15 10001 0 1410 0 0 1 1 a
2 4 37 15 10008 1 16 2 3
2 5 0 16 3000d 1 1004 0 0 64 20 1 0.499999999
2 6 2c 16 1000e 2 900a 5 0 64 18 0 ffffffffffffffff 0 0 0 0
2 7 0 17 110013 1 1004 0 0 64 20 1 0.4
2 8 7b 17 5000d 1 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 9 e 17 50013 1 1008 7 8 1 18 0 1 0 1 0 0
2 10 39 17 10015 1 a 9 0
2 11 0 18 7000a 1 21008 0 0 1 16 1 0
2 12 1 18 30003 0 1410 0 0 1 1 a
2 13 37 18 3000a 1 1a 11 12
4 4 15 1 11 6 6 4
4 6 16 1 0 10 0 4
4 10 17 1 0 13 0 4
4 13 18 3 0 0 0 4
3 1 main.$u1 "main.$u1" 0 realtime1.1.v 0 28 10
