Skvel√° ot√°zka! Spojenie **AXI4-Stream (AXIS)** do **HDMI v√Ωstupu** je veƒæmi praktick√© v SoC dizajne (napr. v Xilinx Zynq alebo Intel FPGA + Nios). Povedzme si, **ako prepoji≈• AXIS video zdroj** do HDMI v√Ωstupu cez TMDS.

---

## üß© Prepojenie AXI4-Stream ‚Üí HDMI: koncept

### AXI4-Stream video:

AXI4-Stream pre video pren√°≈°a d√°ta po radoch a pixeloch:

| Sign√°l   | Popis                                 |
| -------- | ------------------------------------- |
| `tdata`  | farebn√© d√°ta (napr. RGB888)           |
| `tvalid` | platn√© d√°ta                           |
| `tready` | HDMI prij√≠ma d√°ta                     |
| `tlast`  | koniec riadku (EOL = End Of Line)     |
| `tuser`  | zaƒçiatok r√°mca (SOF = Start Of Frame) |

---

## üõ†Ô∏è Krok za krokom: AXIS ‚Üí HDMI v√Ωstup

### 1. üñºÔ∏è AXI-Stream Framebuffer Receiver

Ulo≈æ√≠≈° streamovan√Ω obraz do framebufferu (alebo pou≈æije≈° **priame passtrough**, ak latencia nevad√≠).

```systemverilog
module axis_to_rgb (
    input  logic        clk,
    input  logic        rst,

    // AXIS
    input  logic [23:0] s_axis_tdata,
    input  logic        s_axis_tvalid,
    output logic        s_axis_tready,
    input  logic        s_axis_tlast,
    input  logic        s_axis_tuser,

    // RGB v√Ωstup na ka≈æd√Ω pixel clock
    output logic [7:0]  rgb_r,
    output logic [7:0]  rgb_g,
    output logic [7:0]  rgb_b,
    output logic        rgb_valid,
    input  logic        rgb_ready
);
    assign s_axis_tready = rgb_ready;
    assign rgb_r    = s_axis_tdata[23:16];
    assign rgb_g    = s_axis_tdata[15:8];
    assign rgb_b    = s_axis_tdata[7:0];
    assign rgb_valid = s_axis_tvalid;

endmodule
```

---

### 2. üé® RGB ‚Üí TMDS k√≥dovanie

Pou≈æije≈° modul, ktor√Ω RGB hodnoty prevedie na 10-bit TMDS v√Ωstupy:

```systemverilog
rgb2tmds encoder (
    .clk_pixel(clk_pixel),
    .rst(rst),
    .rgb_r(rgb_r),
    .rgb_g(rgb_g),
    .rgb_b(rgb_b),
    .de(rgb_valid),        // data enable
    .hs(hsync),            // synchroniz√°cia
    .vs(vsync),
    .tmds_r(tmds_red),
    .tmds_g(tmds_green),
    .tmds_b(tmds_blue)
);
```

---

### 3. üì§ TMDS ‚Üí Serializ√©r

Pou≈æije≈° 3√ó `tmds_serializer` ako vy≈°≈°ie, ktor√© premenia TMDS slov√° na s√©riov√© v√Ωstupy pre HDMI konektor.

---

## üîÑ Cel√° cesta d√°t

```
[AXIS Video]
   |
   V
[axis_to_rgb]
   |
   V
[TMDS Encoder (rgb2tmds)]
   |
   V
[TMDS Serializer]
   |
   V
[HDMI v√Ωstup (TMDS lines)]
```

---

## üîå Voliteƒæn√© ƒçasovanie a kontrola

HDMI potrebuje:

* spr√°vne generovan√© `hsync`, `vsync`, `de` sign√°ly
* spr√°vne poƒç√≠tanie pixelov a riadkov

M√¥≈æe≈° doplni≈• gener√°tor synchronizaƒçn√Ωch sign√°lov (`video_timing_generator`), ktor√Ω ich vytvor√≠ podƒæa rozl√≠≈°enia (napr. 640√ó480 @60Hz, 800√ó600, atƒè.)

---

## üß™ ƒåo m√¥≈æem doplni≈•?

* Pripravi≈• cel√Ω AXIS-to-HDMI top modul?
* Dop√≠sa≈• konkr√©tny `rgb2tmds` k√≥dovaƒç?
* Vlo≈æi≈• FIFO medzi AXIS a HDMI pre timing?
* Simul√°ciu/testbench?

Daj vedie≈•, ƒço by si chcel rozpracova≈• alebo otestova≈•.
