{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629775018017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629775018018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 23 21:16:57 2021 " "Processing started: Mon Aug 23 21:16:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629775018018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629775018018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contaor_n_bits -c contaor_n_bits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off contaor_n_bits -c contaor_n_bits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629775018018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629775018479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629775018479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_n_bits " "Found entity 1: contador_n_bits" {  } { { "contador_n_bits.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/contador_n_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629775026967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629775026967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n_bits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_n_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_n_bits_tb " "Found entity 1: contador_n_bits_tb" {  } { { "contador_n_bits_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/contador_n_bits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629775026969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629775026969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experimento3.sv 1 1 " "Found 1 design units, including 1 entities, in source file experimento3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experimento3 " "Found entity 1: experimento3" {  } { { "experimento3.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/experimento3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629775026970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629775026970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629775026970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629775026970 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "experimento3.sv(7) " "Verilog HDL Instantiation warning at experimento3.sv(7): instance has no name" {  } { { "experimento3.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/experimento3.sv" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1629775026971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_n_bits_tb " "Elaborating entity \"contador_n_bits_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1629775026997 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk contador_n_bits_tb.sv(8) " "Verilog HDL warning at contador_n_bits_tb.sv(8): assignments to clk create a combinational loop" {  } { { "contador_n_bits_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/contador_n_bits_tb.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1629775026999 "|contador_n_bits_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Iniiciando la simulacion contador_n_bits_tb.sv(10) " "Verilog HDL Display System Task info at contador_n_bits_tb.sv(10): Iniiciando la simulacion" {  } { { "contador_n_bits_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/contador_n_bits_tb.sv" 10 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1629775026999 "|contador_n_bits_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_n_bits contador_n_bits:contador " "Elaborating entity \"contador_n_bits\" for hierarchy \"contador_n_bits:contador\"" {  } { { "contador_n_bits_tb.sv" "contador" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/contador_n_bits_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629775027007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contador_n_bits.sv(12) " "Verilog HDL assignment warning at contador_n_bits.sv(12): truncated value with size 32 to match size of target (6)" {  } { { "contador_n_bits.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/contador_n_bits.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629775027009 "|experimento3|contador_n_bits:comb_3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "contador_n_bits_tb.sv" "clk" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/experimento3 - backup/contador_n_bits_tb.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629775027021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629775027021 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1629775027046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629775027079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 23 21:17:07 2021 " "Processing ended: Mon Aug 23 21:17:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629775027079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629775027079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629775027079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629775027079 ""}
