#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  4 21:12:32 2020
# Process ID: 2100
# Current directory: C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6376 C:\Users\abuba\Documents\POV Fan Project\POV_Project\VHDL Files\led_strip\led_strip.xpr
# Log file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/vivado.log
# Journal file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 772.473 ; gain = 119.168
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 813.617 ; gain = 22.605
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 813.617 ; gain = 22.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 879.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 879.188 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 879.188 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.188 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_bp {C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd} 49
remove_bps -file {C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd} -line 49
add_bp {C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd} 44
remove_bps -file {C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd} -line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd, line 25. Unresolved signal "new_data" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 884.082 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'i_data_to_send' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 894.680 ; gain = 10.598
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 903.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/two_wire_spi_tb/uut/new_data}} 
current_wave_config {Untitled 5}
Untitled 5
log_wave {/two_wire_spi_tb/uut/spi_clk} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/two_wire_spi_tb/uut/spi_clk}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/two_wire_spi_tb/uut/ready_for_new_data}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/two_wire_spi_tb/uut/previous_data_sent}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 903.426 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 903.426 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 903.426 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.520 ; gain = 99.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1006.492 ; gain = 0.000
