// Seed: 283901554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_2 = 0;
  output tri id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    output wand  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  wand  _id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  tri   id_6,
    output wor   id_7
);
  logic [-1 : id_3] id_9;
  assign id_0 = id_6;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
