$date
	Thu Jul 31 13:45:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! c $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module dut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 ! C $end
$var wire 4 & w1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 &
b0 %
b1 $
b0 #
b1 "
0!
$end
#10
b1111 &
1!
b100 #
b100 %
b100 "
b100 $
#20
b1000 &
0!
b1100 #
b1100 %
b1011 "
b1011 $
#30
b0 &
b1010 #
b1010 %
b101 "
b101 $
#40
b1100 &
b1101 #
b1101 %
b1110 "
b1110 $
#50
b1111 &
1!
b1010 #
b1010 %
b1010 "
b1010 $
#60
