verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/f0b6/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/c783/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/ec67/hdl" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/814a/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/1017/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/8745/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/2340/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/a317/hdl" \
"../../../bd/Test_2/ip/Test_2_al_ultra96v2_0_1/sim/Test_2_al_ultra96v2_0_1.v" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/sim/bd_2a0c.v" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_0/sim/bd_2a0c_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/f0b6/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/c783/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/ec67/hdl" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/814a/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/1017/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/8745/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/2340/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/a317/hdl" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_2/sim/bd_2a0c_arsw_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_3/sim/bd_2a0c_rsw_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_4/sim/bd_2a0c_awsw_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_5/sim/bd_2a0c_wsw_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_6/sim/bd_2a0c_bsw_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_7/sim/bd_2a0c_s00mmu_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_8/sim/bd_2a0c_s00tr_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_9/sim/bd_2a0c_s00sic_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_10/sim/bd_2a0c_s00a2s_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_11/sim/bd_2a0c_sarn_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_12/sim/bd_2a0c_srn_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_13/sim/bd_2a0c_s01mmu_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_14/sim/bd_2a0c_s01tr_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_15/sim/bd_2a0c_s01sic_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_16/sim/bd_2a0c_s01a2s_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_17/sim/bd_2a0c_sarn_1.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_18/sim/bd_2a0c_srn_1.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_19/sim/bd_2a0c_s02mmu_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_20/sim/bd_2a0c_s02tr_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_21/sim/bd_2a0c_s02sic_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_22/sim/bd_2a0c_s02a2s_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_23/sim/bd_2a0c_sarn_2.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_24/sim/bd_2a0c_srn_2.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_25/sim/bd_2a0c_s03mmu_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_26/sim/bd_2a0c_s03tr_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_27/sim/bd_2a0c_s03sic_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_28/sim/bd_2a0c_s03a2s_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_29/sim/bd_2a0c_sarn_3.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_30/sim/bd_2a0c_srn_3.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_31/sim/bd_2a0c_m00s2a_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_32/sim/bd_2a0c_m00arn_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_33/sim/bd_2a0c_m00rn_0.sv" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/bd_0/ip/ip_34/sim/bd_2a0c_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/f0b6/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/c783/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/ec67/hdl" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/814a/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/1017/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/8745/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/2340/hdl/verilog" --include "../../../../Data_Mobility.gen/sources_1/bd/Test_2/ipshared/a317/hdl" \
"../../../bd/Test_2/ip/Test_2_axi_smc_1/sim/Test_2_axi_smc_1.v" \
"../../../bd/Test_2/ip/Test_2_ila_0_1/sim/Test_2_ila_0_1.v" \
"../../../bd/Test_2/ip/Test_2_xbar_1/sim/Test_2_xbar_1.v" \
"../../../bd/Test_2/ip/Test_2_xlconcat_0_0/sim/Test_2_xlconcat_0_0.v" \
"../../../bd/Test_2/ip/Test_2_xlconstant_0_1/sim/Test_2_xlconstant_0_1.v" \
"../../../bd/Test_2/ip/Test_2_xlconstant_1_1/sim/Test_2_xlconstant_1_1.v" \
"../../../bd/Test_2/ip/Test_2_xlconstant_2_1/sim/Test_2_xlconstant_2_1.v" \
"../../../bd/Test_2/ip/Test_2_xlslice_0_1/sim/Test_2_xlslice_0_1.v" \
"../../../bd/Test_2/ip/Test_2_xlslice_1_1/sim/Test_2_xlslice_1_1.v" \
"../../../bd/Test_2/ip/Test_2_zynq_ultra_ps_e_0_1/sim/Test_2_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../bd/Test_2/ip/Test_2_pulse_generator_0_0/sim/Test_2_pulse_generator_0_0.v" \
"../../../bd/Test_2/ip/Test_2_auto_ds_0/sim/Test_2_auto_ds_0.v" \
"../../../bd/Test_2/ip/Test_2_auto_pc_0/sim/Test_2_auto_pc_0.v" \
"../../../bd/Test_2/sim/Test_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
