---
en_name: liangyun
cn_name: 梁云
img_url: https://eecs.pku.edu.cn/__local/E/CA/5B/5977A75924F0F506857B96F8724_257A5E63_51B9.jpg?e=.jpg
homepage: https://eecs.pku.edu.cn/info/1341/6098.htm
intro: ['职称：研究员', '研究所：高能效计算与应用中心', '研究领域：编译技术、高能效计算机系统结构、GPU/FPGA、高层次综合和嵌入式系统 ', '办公电话：86-10-62760779', '电子邮件：ericlyun@pku.edu.cn', '个人主页：http://ceca.pku.edu.cn/team.php?action=show&member_id=14 ']
google_info: {'_filled': True, 'affiliation': 'Associate Professor, CECA, Department of CS, Peking University', 'citedby': 2423, 'citedby5y': 1974, 'cites_per_year': {2009: 13, 2010: 35, 2011: 54, 2012: 63, 2013: 114, 2014: 153, 2015: 262, 2016: 282, 2017: 336, 2018: 433, 2019: 532, 2020: 126}}
publicationTitles: ['Chronos: A timing analyzer for embedded software', 'Timing analysis of concurrent programs running on shared cache multi-cores', 'Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs', 'Coordinated static and dynamic cache bypassing for GPUs', 'Evaluating fast algorithms for convolutional neural networks on FPGAs', 'An efficient compiler framework for cache bypassing on GPUs', 'High-level synthesis: productivity, performance, and software constraints', 'Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs', 'Optimizing the mapreduce framework on intel xeon phi coprocessor', 'Improving high level synthesis optimization opportunity through polyhedral transformations', 'Efficient GPU spatial-temporal multitasking', 'C-LSTM: Enabling efficient LSTM using structured compression techniques on FPGAs', 'Enabling coordinated register allocation and thread-level parallelism optimization for GPUs', 'An accurate GPU performance model for effective control flow divergence optimization', 'Timing Analysis of Concurrent Programs Running on Shared Cache Multi-cores', 'Instruction cache locking using temporal reuse profile', 'Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators', 'Hi-fi playback: Tolerating position errors in shift operations of racetrack memory', 'Multilevel granularity parallelism synthesis on FPGAs', 'Scale-free sparse matrix-vector multiplication on many-core architectures', 'High level synthesis of stereo matching: Productivity, performance, and software constraints', 'Mrphi: An optimized mapreduce framework on intel xeon phi coprocessors', 'WCET-centric partial instruction cache locking', 'Cache modeling in probabilistic execution time analysis', 'WCET-centric dynamic instruction cache locking', 'Fork Path: Improving Efficiency of ORAM by Removing Redundant Memory Accesses', 'A real-time 3D sound localization system with miniature microphone array for virtual reality', 'Run-time technique for simultaneous aging and power optimization in GPGPUs', 'Design space exploration of multiple loops on FPGAs using high level synthesis', 'A study of high-level synthesis: Promises and challenges', 'COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications', 'Design Space exploration of FPGA-based accelerators with multi-level parallelism', 'SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs', 'Static analysis for fast and accurate design space exploration of caches', 'Flexcl: An analytical performance model for opencl workloads on flexible fpgas', 'Shared cache aware task mapping for WCRT minimization', 'Real-time implementation and performance optimization of 3D sound localization on GPUs', 'An efficient compiler framework for cache bypassing on GPUs', 'An efficient compiler framework for cache bypassing on GPUs', 'High-level synthesis of multiple dependent CUDA kernels on FPGA', 'CuMF_SGD: Parallelized stochastic gradient descent for matrix factorization on GPUS', 'FCUDA-NoC: A scalable and efficient network-on-chip implementation for the CUDA-to-FPGA flow', 'Throughput optimization for streaming applications on CPU-FPGA heterogeneous systems', 'Efficient custom instructions generation for system-level design', 'TGPA: tile-grained pipeline architecture for low latency CNN inference', 'Efficient kernel management on GPUs', 'A comprehensive framework for synthesizing stencil algorithms on FPGAs using OpenCL model', 'Multi-level context ultra-aggregation for stereo matching', 'Performance-centric register file design for GPUs using racetrack memory', 'Integrated instruction cache analysis and locking in multitasking real-time systems', 'Improved procedure placement for set associative caches', 'Throughput-oriented kernel porting onto FPGAs', 'A coordinated tiling and batching framework for efficient GEMM on GPUs', 'Evaluating fast algorithms for convolutional neural networks on FPGAs', 'Efficient kernel management on GPUs', 'Timing analysis of body area network application', 'Cumf_sgd: Fast and scalable matrix factorization', 'A unified framework of dnn weight pruning and weight clustering/quantization using admm', 'cuMBIR: An efficient framework for low-dose x-ray CT image reconstruction on GPUs', 'Efficient recurrent neural networks using structured matrices in FPGAs', 'Exploiting sparsity to accelerate fully connected layers of cnn-based applications on mobile socs', 'Register and thread structure optimization for GPUs', 'Overcoming data transfer bottlenecks in fpga-based DNN accelerators via layer conscious memory management', 'An efficient hardware accelerator for sparse convolutional neural networks on fpgas', 'REQ-YOLO: A resource-aware, efficient quantization framework for object detection on FPGAs', 'Enabling high performance deep learning networks on embedded systems', 'Inside the Schwarzschild-Tangherlini black holes', 'An analytical approach for fast and accurate design space exploration of instruction caches', 'Optimizing cache bypassing and warp scheduling for GPUs', 'Performance-centric optimization for racetrack memory based register file on GPUs', 'Integrated CUDA-to-FPGA synthesis with network-on-chip', 'FlexCL: a model of performance and power for OpenCL workloads on FPGAs', 'Exploring cache bypassing and partitioning for multi-tasking on GPUs', 'Instruction cache locking using temporal reuse profile', 'Cache-aware optimization of BAN applications', 'CuLDA: solving large-scale LDA Problems on GPUs', 'Frequency Improvement of Systolic Array-Based CNNs on FPGAs', 'FCUDA-HB: Hierarchical and scalable bus architecture generation on fpgas with the FCUDA flow', 'E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System', 'Performance modeling and directives optimization for high level synthesis on fpga', 'Fune: An FPGA Tuning Framework for CNN Acceleration', 'Speedy: An accelerator for sparse convolutional neural networks on fpgas', 'CuLDA_CGS: solving large-scale LDA problems on GPUs', 'CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs', 'A hybrid approach to cache management in heterogeneous CPU-FPGA platforms', 'Accelerating convolutional neural networks on FPGAs', 'Overcoming data transfer bottlenecks in dnn accelerators via layer-conscious memory managment', 'Poly: Efficient Heterogeneous System and Application Management for Interactive Applications', 'CAMAS: Static and dynamic hybrid cache management for CPU-FPGA platforms', 'Rapid design space exploration of two-level unified caches', 'Cache-aware optimization of BAN applications', 'FlexTensor: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System', 'Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices', 'LexicalAT: Lexical-Based Adversarial Reinforcement Training for Robust Sentiment Classification', 'SPART: Optimizing CNNs by Utilizing Both Sparsity of Weights and Feature Maps', 'Student Cluster Competition 2017, Team Peking University: Reproducing vectorization of the Tersoff multi-body potential on the Intel Broadwell architecture', 'Analytical Two-Level Near Threshold Cache Exploration for Low Power Biomedical Applications', 'ParConnect reproducibility report', 'Programming FPGAs Using OpenCL from Performance Model to Application Study', 'A Framework for Iterative Stencil Algorithm Synthesis on FPGAs from OpenCL Programming Model', '基于赛道存储的寄存器堆在 GPU 上的性能优化', 'Quantitative performance and power analysis of LTE using high level synthesis', 'HPCA 2018 Program Committee', 'False Key-Controlled Aggressive Voltage Scaling: A Countermeasure Against LPA Attacks................. W. Yu and S. Köse 2149', 'Improved Procedure Placement for Set Associative Caches', 'Mobile 3D Vision–Algorithm & Platform Challenges', 'Chronos Version 2.0 User Manual']
---
