INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'joshua' on host 'joshua-ubuntu' (Linux_x86_64 version 5.15.0-94-generic) on Sat Feb 24 11:00:57 CST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop'
Sourcing Tcl script '/home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop/pattern_gen_frm/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop/pattern_gen_frm/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project pattern_gen_frm 
INFO: [HLS 200-10] Opening project '/home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop/pattern_gen_frm'.
INFO: [HLS 200-1510] Running: set_top shift_pattern_gen_top 
INFO: [HLS 200-1510] Running: add_files src/shift_pattern.cpp 
INFO: [HLS 200-10] Adding design file 'src/shift_pattern.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/shift_pattern.h 
INFO: [HLS 200-10] Adding design file 'src/shift_pattern.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench/Test_shift_pattern.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench/Test_shift_pattern.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop/pattern_gen_frm/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu19p_CIV-fsva3824-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop/pattern_gen_frm/solution1
INFO: [HLS 200-1510] Running: set_part xcvu19p_CIV-fsva3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output /home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop/pattern_gen_frm/solution1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/joshua/work/HLSIP/atp_lesson/pattern_gen_frm/repos/src/iprepo/shift_pat_gen_top_loop/pattern_gen_frm/solution1 
Running Dispatch Server on port: 40047
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 11:01:15 2024...
INFO: [HLS 200-802] Generated output file pattern_gen_frm/solution1/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.14 seconds. CPU system time: 0.53 seconds. Elapsed time: 9.95 seconds; current allocated memory: 6.016 MB.
INFO: [HLS 200-112] Total CPU user time: 8.68 seconds. Total CPU system time: 0.8 seconds. Total elapsed time: 21.67 seconds; peak allocated memory: 762.484 MB.
