

================================================================
== Vitis HLS Report for 'float_layernorm_Pipeline_layer_loop_1'
================================================================
* Date:           Fri Oct  3 21:51:40 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      172|      172|  1.720 us|  1.720 us|  172|  172|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_1  |      170|      170|        30|          3|          1|    48|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 3, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 33 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 34 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 51 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %idx"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64.7"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i = load i10 %idx" [activation_accelerator.cpp:425]   --->   Operation 55 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.91ns)   --->   "%icmp_ln416 = icmp_ult  i10 %i, i10 768" [activation_accelerator.cpp:416]   --->   Operation 56 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.end86.exitStub, void %for.inc64.7.split" [activation_accelerator.cpp:416]   --->   Operation 58 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i, i32 5, i32 9" [activation_accelerator.cpp:425]   --->   Operation 59 'partselect' 'lshr_ln2' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i5 %lshr_ln2" [activation_accelerator.cpp:425]   --->   Operation 60 'zext' 'zext_ln425' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 61 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 62 'getelementptr' 'x_16_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i10 %i" [activation_accelerator.cpp:425]   --->   Operation 63 'trunc' 'trunc_ln425' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:425]   --->   Operation 64 'load' 'x_0_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:425]   --->   Operation 65 'load' 'x_16_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 66 [1/1] (0.75ns)   --->   "%icmp_ln425 = icmp_eq  i5 %trunc_ln425, i5 16" [activation_accelerator.cpp:425]   --->   Operation 66 'icmp' 'icmp_ln425' <Predicate = (icmp_ln416)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 67 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i32 %x_17, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 68 'getelementptr' 'x_17_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:425]   --->   Operation 69 'load' 'x_1_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:425]   --->   Operation 70 'load' 'x_17_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 71 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 72 'getelementptr' 'x_18_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:425]   --->   Operation 73 'load' 'x_2_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:425]   --->   Operation 74 'load' 'x_18_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 75 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i32 %x_19, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 76 'getelementptr' 'x_19_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:425]   --->   Operation 77 'load' 'x_3_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:425]   --->   Operation 78 'load' 'x_19_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 79 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 80 'getelementptr' 'x_20_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:425]   --->   Operation 81 'load' 'x_4_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:425]   --->   Operation 82 'load' 'x_20_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 83 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i32 %x_21, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 84 'getelementptr' 'x_21_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:425]   --->   Operation 85 'load' 'x_5_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:425]   --->   Operation 86 'load' 'x_21_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 87 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 88 'getelementptr' 'x_22_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:425]   --->   Operation 89 'load' 'x_6_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:425]   --->   Operation 90 'load' 'x_22_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 91 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i32 %x_23, i64 0, i64 %zext_ln425" [activation_accelerator.cpp:425]   --->   Operation 92 'getelementptr' 'x_23_addr' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:425]   --->   Operation 93 'load' 'x_7_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:425]   --->   Operation 94 'load' 'x_23_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln416 = add i10 %i, i10 16" [activation_accelerator.cpp:416]   --->   Operation 95 'add' 'add_ln416' <Predicate = (icmp_ln416)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln416 = store i10 %add_ln416, i10 %idx" [activation_accelerator.cpp:416]   --->   Operation 96 'store' 'store_ln416' <Predicate = (icmp_ln416)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 97 [1/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:425]   --->   Operation 97 'load' 'x_0_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 98 [1/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:425]   --->   Operation 98 'load' 'x_16_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 99 [1/1] (0.44ns)   --->   "%xi = select i1 %icmp_ln425, i32 %x_16_load, i32 %x_0_load" [activation_accelerator.cpp:425]   --->   Operation 99 'select' 'xi' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:425]   --->   Operation 100 'load' 'x_1_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:425]   --->   Operation 101 'load' 'x_17_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 102 [1/1] (0.44ns)   --->   "%xi_1 = select i1 %icmp_ln425, i32 %x_17_load, i32 %x_1_load" [activation_accelerator.cpp:425]   --->   Operation 102 'select' 'xi_1' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:425]   --->   Operation 103 'load' 'x_2_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:425]   --->   Operation 104 'load' 'x_18_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 105 [1/1] (0.44ns)   --->   "%xi_2 = select i1 %icmp_ln425, i32 %x_18_load, i32 %x_2_load" [activation_accelerator.cpp:425]   --->   Operation 105 'select' 'xi_2' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:425]   --->   Operation 106 'load' 'x_3_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 107 [1/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:425]   --->   Operation 107 'load' 'x_19_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 108 [1/1] (0.44ns)   --->   "%xi_3 = select i1 %icmp_ln425, i32 %x_19_load, i32 %x_3_load" [activation_accelerator.cpp:425]   --->   Operation 108 'select' 'xi_3' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:425]   --->   Operation 109 'load' 'x_4_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 110 [1/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:425]   --->   Operation 110 'load' 'x_20_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 111 [1/1] (0.44ns)   --->   "%xi_4 = select i1 %icmp_ln425, i32 %x_20_load, i32 %x_4_load" [activation_accelerator.cpp:425]   --->   Operation 111 'select' 'xi_4' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:425]   --->   Operation 112 'load' 'x_5_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 113 [1/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:425]   --->   Operation 113 'load' 'x_21_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 114 [1/1] (0.44ns)   --->   "%xi_5 = select i1 %icmp_ln425, i32 %x_21_load, i32 %x_5_load" [activation_accelerator.cpp:425]   --->   Operation 114 'select' 'xi_5' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:425]   --->   Operation 115 'load' 'x_6_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 116 [1/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:425]   --->   Operation 116 'load' 'x_22_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 117 [1/1] (0.44ns)   --->   "%xi_6 = select i1 %icmp_ln425, i32 %x_22_load, i32 %x_6_load" [activation_accelerator.cpp:425]   --->   Operation 117 'select' 'xi_6' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:425]   --->   Operation 118 'load' 'x_7_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:425]   --->   Operation 119 'load' 'x_23_load' <Predicate = (icmp_ln416)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 120 [1/1] (0.44ns)   --->   "%xi_7 = select i1 %icmp_ln425, i32 %x_23_load, i32 %x_7_load" [activation_accelerator.cpp:425]   --->   Operation 120 'select' 'xi_7' <Predicate = (icmp_ln416)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 121 [4/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 121 'fsub' 'd' <Predicate = (icmp_ln416)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [4/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 122 'fsub' 'd_1' <Predicate = (icmp_ln416)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [4/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 123 'fsub' 'd_2' <Predicate = (icmp_ln416)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [4/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 124 'fsub' 'd_3' <Predicate = (icmp_ln416)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [4/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 125 'fsub' 'd_4' <Predicate = (icmp_ln416)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 126 [3/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 126 'fsub' 'd' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [3/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 127 'fsub' 'd_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [3/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 128 'fsub' 'd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [3/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 129 'fsub' 'd_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [3/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 130 'fsub' 'd_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [4/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 131 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [4/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 132 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [4/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 133 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 134 [2/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 134 'fsub' 'd' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [2/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 135 'fsub' 'd_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [2/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 136 'fsub' 'd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [2/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 137 'fsub' 'd_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [2/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 138 'fsub' 'd_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [3/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 139 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [3/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 140 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [3/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 141 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 142 [1/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 142 'fsub' 'd' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 143 'fsub' 'd_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 144 'fsub' 'd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 145 'fsub' 'd_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 146 'fsub' 'd_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [2/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 147 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [2/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 148 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [2/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 149 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 150 [3/3] (7.01ns)   --->   "%mul = fmul i32 %d, i32 %d" [activation_accelerator.cpp:427]   --->   Operation 150 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [activation_accelerator.cpp:427]   --->   Operation 151 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [activation_accelerator.cpp:427]   --->   Operation 152 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 153 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 154 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:426]   --->   Operation 155 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 156 [2/3] (7.01ns)   --->   "%mul = fmul i32 %d, i32 %d" [activation_accelerator.cpp:427]   --->   Operation 156 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [activation_accelerator.cpp:427]   --->   Operation 157 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [activation_accelerator.cpp:427]   --->   Operation 158 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [activation_accelerator.cpp:427]   --->   Operation 159 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [activation_accelerator.cpp:427]   --->   Operation 160 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [activation_accelerator.cpp:427]   --->   Operation 161 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 162 [1/3] (7.01ns)   --->   "%mul = fmul i32 %d, i32 %d" [activation_accelerator.cpp:427]   --->   Operation 162 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [activation_accelerator.cpp:427]   --->   Operation 163 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [activation_accelerator.cpp:427]   --->   Operation 164 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [activation_accelerator.cpp:427]   --->   Operation 165 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [activation_accelerator.cpp:427]   --->   Operation 166 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [activation_accelerator.cpp:427]   --->   Operation 167 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [activation_accelerator.cpp:427]   --->   Operation 168 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [activation_accelerator.cpp:427]   --->   Operation 169 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 170 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [activation_accelerator.cpp:427]   --->   Operation 170 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [activation_accelerator.cpp:427]   --->   Operation 171 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [activation_accelerator.cpp:427]   --->   Operation 172 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [activation_accelerator.cpp:427]   --->   Operation 173 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [activation_accelerator.cpp:427]   --->   Operation 174 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [4/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:431]   --->   Operation 175 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 176 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [activation_accelerator.cpp:427]   --->   Operation 176 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [activation_accelerator.cpp:427]   --->   Operation 177 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [3/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:431]   --->   Operation 178 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [4/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:432]   --->   Operation 179 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [4/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:433]   --->   Operation 180 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 181 [2/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:431]   --->   Operation 181 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [3/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:432]   --->   Operation 182 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [3/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:433]   --->   Operation 183 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 184 [1/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:431]   --->   Operation 184 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [2/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:432]   --->   Operation 185 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [2/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:433]   --->   Operation 186 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [4/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:434]   --->   Operation 187 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 188 [1/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:432]   --->   Operation 188 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:433]   --->   Operation 189 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [3/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:434]   --->   Operation 190 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 191 [2/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:434]   --->   Operation 191 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 192 [1/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:434]   --->   Operation 192 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 193 [4/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:435]   --->   Operation 193 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [4/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:436]   --->   Operation 194 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 195 [3/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:435]   --->   Operation 195 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [3/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:436]   --->   Operation 196 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 197 [2/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:435]   --->   Operation 197 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [2/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:436]   --->   Operation 198 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 199 [1/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:435]   --->   Operation 199 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:436]   --->   Operation 200 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 201 [4/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:437]   --->   Operation 201 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 202 [3/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:437]   --->   Operation 202 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 203 [2/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:437]   --->   Operation 203 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 204 [1/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:437]   --->   Operation 204 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.89>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%var_load = load i32 %var" [activation_accelerator.cpp:439]   --->   Operation 205 'load' 'var_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 206 [4/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:439]   --->   Operation 206 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var"   --->   Operation 214 'load' 'var_load_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_out, i32 %var_load_1"   --->   Operation 215 'write' 'write_ln0' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 216 'ret' 'ret_ln0' <Predicate = (!icmp_ln416)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 4.89>
ST_28 : Operation 207 [3/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:439]   --->   Operation 207 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.89>
ST_29 : Operation 208 [2/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:439]   --->   Operation 208 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.32>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln417 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:417]   --->   Operation 209 'specpipeline' 'specpipeline_ln417' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln413 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [activation_accelerator.cpp:413]   --->   Operation 210 'specloopname' 'specloopname_ln413' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 211 [1/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:439]   --->   Operation 211 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln416 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:416]   --->   Operation 212 'store' 'store_ln416' <Predicate = true> <Delay = 0.42>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64.7" [activation_accelerator.cpp:416]   --->   Operation 213 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('idx') [20]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:425) on local variable 'idx' [42]  (0 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:425) [52]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:425) on array 'x_0' [55]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 1.69ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:425) on array 'x_0' [55]  (1.24 ns)
	'select' operation ('xi', activation_accelerator.cpp:425) [58]  (0.449 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:426) [59]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:426) [59]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:426) [59]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:426) [59]  (6.44 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:427) [60]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:427) [60]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:427) [60]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_3', activation_accelerator.cpp:427) [81]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_6', activation_accelerator.cpp:427) [102]  (7.02 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p0', activation_accelerator.cpp:431) [110]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p0', activation_accelerator.cpp:431) [110]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p1', activation_accelerator.cpp:432) [111]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p3', activation_accelerator.cpp:434) [113]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p3', activation_accelerator.cpp:434) [113]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:435) [114]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:435) [114]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:435) [114]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:435) [114]  (6.44 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:437) [116]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:437) [116]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:437) [116]  (6.44 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:437) [116]  (6.44 ns)

 <State 27>: 4.89ns
The critical path consists of the following:
	'load' operation ('var_load', activation_accelerator.cpp:439) on local variable 'var' [47]  (0 ns)
	'fadd' operation ('var', activation_accelerator.cpp:439) [117]  (4.89 ns)

 <State 28>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:439) [117]  (4.89 ns)

 <State 29>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:439) [117]  (4.89 ns)

 <State 30>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:439) [117]  (4.89 ns)
	'store' operation ('store_ln416', activation_accelerator.cpp:416) of variable 'var', activation_accelerator.cpp:439 on local variable 'var' [120]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
