|text_top
CLOCK_50 => CLOCK_50.IN5
KEY[0] => KEY[0].IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => reset.IN5


|text_top|get_text:source
clk => s_mem:S.clock
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
reset => address[0].ACLR
reset => address[1].ACLR
reset => address[2].ACLR
reset => address[3].ACLR
reset => address[4].ACLR
reset => address[5].ACLR
reset => address[6].ACLR
reset => address[7].ACLR
data_out[0] <= s_mem:S.q[0]
data_out[1] <= s_mem:S.q[1]
data_out[2] <= s_mem:S.q[2]
data_out[3] <= s_mem:S.q[3]
data_out[4] <= s_mem:S.q[4]
data_out[5] <= s_mem:S.q[5]
data_out[6] <= s_mem:S.q[6]
data_out[7] <= s_mem:S.q[7]
start_read => always0.IN1
start_source => ~NO_FANOUT~


|text_top|get_text:source|s_mem:S
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|text_top|get_text:source|s_mem:S|altsyncram:altsyncram_component
wren_a => altsyncram_pvp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pvp1:auto_generated.data_a[0]
data_a[1] => altsyncram_pvp1:auto_generated.data_a[1]
data_a[2] => altsyncram_pvp1:auto_generated.data_a[2]
data_a[3] => altsyncram_pvp1:auto_generated.data_a[3]
data_a[4] => altsyncram_pvp1:auto_generated.data_a[4]
data_a[5] => altsyncram_pvp1:auto_generated.data_a[5]
data_a[6] => altsyncram_pvp1:auto_generated.data_a[6]
data_a[7] => altsyncram_pvp1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pvp1:auto_generated.address_a[0]
address_a[1] => altsyncram_pvp1:auto_generated.address_a[1]
address_a[2] => altsyncram_pvp1:auto_generated.address_a[2]
address_a[3] => altsyncram_pvp1:auto_generated.address_a[3]
address_a[4] => altsyncram_pvp1:auto_generated.address_a[4]
address_a[5] => altsyncram_pvp1:auto_generated.address_a[5]
address_a[6] => altsyncram_pvp1:auto_generated.address_a[6]
address_a[7] => altsyncram_pvp1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pvp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pvp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pvp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pvp1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pvp1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pvp1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pvp1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pvp1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pvp1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|text_top|get_text:source|s_mem:S|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated
address_a[0] => altsyncram_4fg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_4fg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_4fg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_4fg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_4fg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_4fg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_4fg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_4fg2:altsyncram1.address_a[7]
clock0 => altsyncram_4fg2:altsyncram1.clock0
data_a[0] => altsyncram_4fg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_4fg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_4fg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_4fg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_4fg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_4fg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_4fg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_4fg2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_4fg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_4fg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_4fg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_4fg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_4fg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_4fg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_4fg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_4fg2:altsyncram1.q_a[7]
wren_a => altsyncram_4fg2:altsyncram1.wren_a


|text_top|get_text:source|s_mem:S|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|altsyncram_4fg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|text_top|get_text:source|s_mem:S|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|text_top|get_text:source|s_mem:S|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|text_top|get_text:source|s_mem:S|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|text_top|get_text:source|s_mem:S|altsyncram:altsyncram_component|altsyncram_pvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|text_top|compression:compress
IN[0] => LessThan0.IN16
IN[0] => LessThan1.IN16
IN[0] => OUT.DATAA
IN[0] => Equal0.IN7
IN[0] => Equal1.IN2
IN[0] => Equal2.IN2
IN[0] => Equal3.IN2
IN[0] => Equal4.IN7
IN[0] => Equal5.IN7
IN[1] => LessThan0.IN15
IN[1] => LessThan1.IN15
IN[1] => OUT.DATAA
IN[1] => Equal0.IN1
IN[1] => Equal1.IN1
IN[1] => Equal2.IN7
IN[1] => Equal3.IN7
IN[1] => Equal4.IN3
IN[1] => Equal5.IN6
IN[2] => LessThan0.IN14
IN[2] => LessThan1.IN14
IN[2] => OUT.DATAA
IN[2] => Equal0.IN6
IN[2] => Equal1.IN7
IN[2] => Equal2.IN1
IN[2] => Equal3.IN6
IN[2] => Equal4.IN2
IN[2] => Equal5.IN5
IN[3] => LessThan0.IN13
IN[3] => LessThan1.IN13
IN[3] => OUT.DATAA
IN[3] => Equal0.IN5
IN[3] => Equal1.IN6
IN[3] => Equal2.IN6
IN[3] => Equal3.IN1
IN[3] => Equal4.IN1
IN[3] => Equal5.IN4
IN[4] => LessThan0.IN12
IN[4] => LessThan1.IN12
IN[4] => OUT.DATAA
IN[4] => Equal0.IN4
IN[4] => Equal1.IN5
IN[4] => Equal2.IN5
IN[4] => Equal3.IN5
IN[4] => Equal4.IN6
IN[4] => Equal5.IN1
IN[5] => LessThan0.IN11
IN[5] => LessThan1.IN11
IN[5] => Add0.IN6
IN[6] => LessThan0.IN10
IN[6] => LessThan1.IN10
IN[6] => Add0.IN5
IN[7] => LessThan0.IN9
IN[7] => LessThan1.IN9
IN[7] => Add0.IN4
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE


|text_top|encrypt:encryptor
clk => clk.IN1
rst => rst.IN1
password[0] => password[0].IN1
password[1] => password[1].IN1
password[2] => password[2].IN1
password[3] => password[3].IN1
password[4] => password[4].IN1
password[5] => password[5].IN1
password[6] => password[6].IN1
data_in[0] => data_out.IN1
data_in[1] => data_out.IN1
data_in[2] => data_out.IN1
data_in[3] => data_out.IN1
data_in[4] => data_out.IN1
data_in[5] => data_out.IN1
data_in[6] => data_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
init_done <= rc4:device.init_done
valid => valid.IN1


|text_top|encrypt:encryptor|rc4:device
clk => ~NO_FANOUT~
rst => KSState.OUTPUTSELECT
rst => KSState.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => KSState.0111.IN1
rst => Selector2328.IN2
rst => Selector2328.IN3
rst => Selector2328.IN4
rst => Selector2328.IN5
rst => Selector2328.IN6
rst => Selector2328.IN7
rst => output_ready.IN1
rst => Selector2049.IN3
rst => Selector2049.IN4
rst => Selector1.IN4
rst => Selector1.IN5
rst => key[0].IN1
rst => tmp[7].IN1
rst => Selector2068.IN3
rst => Selector2068.IN4
rst => Selector2068.IN5
rst => Selector2069.IN2
rst => Selector2069.IN3
rst => Selector2069.IN4
rst => S[255][0].IN1
rst => S[255][0].IN1
rst => S[254][0].IN1
rst => S[254][0].IN1
rst => S[253][0].IN1
rst => S[253][0].IN1
rst => S[252][0].IN1
rst => S[252][0].IN1
rst => S[251][0].IN1
rst => S[251][0].IN1
rst => S[250][0].IN1
rst => S[250][0].IN1
rst => S[249][0].IN1
rst => S[249][0].IN1
rst => S[248][0].IN1
rst => S[248][0].IN1
rst => S[247][0].IN1
rst => S[247][0].IN1
rst => S[246][0].IN1
rst => S[246][0].IN1
rst => S[245][0].IN1
rst => S[245][0].IN1
rst => S[244][0].IN1
rst => S[244][0].IN1
rst => S[243][0].IN1
rst => S[243][0].IN1
rst => S[242][0].IN1
rst => S[242][0].IN1
rst => S[241][0].IN1
rst => S[241][0].IN1
rst => S[240][0].IN1
rst => S[240][0].IN1
rst => S[239][0].IN1
rst => S[239][0].IN1
rst => S[238][0].IN1
rst => S[238][0].IN1
rst => S[237][0].IN1
rst => S[237][0].IN1
rst => S[236][0].IN1
rst => S[236][0].IN1
rst => S[235][0].IN1
rst => S[235][0].IN1
rst => S[234][0].IN1
rst => S[234][0].IN1
rst => S[233][0].IN1
rst => S[233][0].IN1
rst => S[232][0].IN1
rst => S[232][0].IN1
rst => S[231][0].IN1
rst => S[231][0].IN1
rst => S[230][0].IN1
rst => S[230][0].IN1
rst => S[229][0].IN1
rst => S[229][0].IN1
rst => S[228][0].IN1
rst => S[228][0].IN1
rst => S[227][0].IN1
rst => S[227][0].IN1
rst => S[226][0].IN1
rst => S[226][0].IN1
rst => S[225][0].IN1
rst => S[225][0].IN1
rst => S[224][0].IN1
rst => S[224][0].IN1
rst => S[223][0].IN1
rst => S[223][0].IN1
rst => S[222][0].IN1
rst => S[222][0].IN1
rst => S[221][0].IN1
rst => S[221][0].IN1
rst => S[220][0].IN1
rst => S[220][0].IN1
rst => S[219][0].IN1
rst => S[219][0].IN1
rst => S[218][0].IN1
rst => S[218][0].IN1
rst => S[217][0].IN1
rst => S[217][0].IN1
rst => S[216][0].IN1
rst => S[216][0].IN1
rst => S[215][0].IN1
rst => S[215][0].IN1
rst => S[214][0].IN1
rst => S[214][0].IN1
rst => S[213][0].IN1
rst => S[213][0].IN1
rst => S[212][0].IN1
rst => S[212][0].IN1
rst => S[211][0].IN1
rst => S[211][0].IN1
rst => S[210][0].IN1
rst => S[210][0].IN1
rst => S[209][0].IN1
rst => S[209][0].IN1
rst => S[208][0].IN1
rst => S[208][0].IN1
rst => S[207][0].IN1
rst => S[207][0].IN1
rst => S[206][0].IN1
rst => S[206][0].IN1
rst => S[205][0].IN1
rst => S[205][0].IN1
rst => S[204][0].IN1
rst => S[204][0].IN1
rst => S[203][0].IN1
rst => S[203][0].IN1
rst => S[202][0].IN1
rst => S[202][0].IN1
rst => S[201][0].IN1
rst => S[201][0].IN1
rst => S[200][0].IN1
rst => S[200][0].IN1
rst => S[199][0].IN1
rst => S[199][0].IN1
rst => S[198][0].IN1
rst => S[198][0].IN1
rst => S[197][0].IN1
rst => S[197][0].IN1
rst => S[196][0].IN1
rst => S[196][0].IN1
rst => S[195][0].IN1
rst => S[195][0].IN1
rst => S[194][0].IN1
rst => S[194][0].IN1
rst => S[193][0].IN1
rst => S[193][0].IN1
rst => S[192][0].IN1
rst => S[192][0].IN1
rst => S[191][0].IN1
rst => S[191][0].IN1
rst => S[190][0].IN1
rst => S[190][0].IN1
rst => S[189][0].IN1
rst => S[189][0].IN1
rst => S[188][0].IN1
rst => S[188][0].IN1
rst => S[187][0].IN1
rst => S[187][0].IN1
rst => S[186][0].IN1
rst => S[186][0].IN1
rst => S[185][0].IN1
rst => S[185][0].IN1
rst => S[184][0].IN1
rst => S[184][0].IN1
rst => S[183][0].IN1
rst => S[183][0].IN1
rst => S[182][0].IN1
rst => S[182][0].IN1
rst => S[181][0].IN1
rst => S[181][0].IN1
rst => S[180][0].IN1
rst => S[180][0].IN1
rst => S[179][0].IN1
rst => S[179][0].IN1
rst => S[178][0].IN1
rst => S[178][0].IN1
rst => S[177][0].IN1
rst => S[177][0].IN1
rst => S[176][0].IN1
rst => S[176][0].IN1
rst => S[175][0].IN1
rst => S[175][0].IN1
rst => S[174][0].IN1
rst => S[174][0].IN1
rst => S[173][0].IN1
rst => S[173][0].IN1
rst => S[172][0].IN1
rst => S[172][0].IN1
rst => S[171][0].IN1
rst => S[171][0].IN1
rst => S[170][0].IN1
rst => S[170][0].IN1
rst => S[169][0].IN1
rst => S[169][0].IN1
rst => S[168][0].IN1
rst => S[168][0].IN1
rst => S[167][0].IN1
rst => S[167][0].IN1
rst => S[166][0].IN1
rst => S[166][0].IN1
rst => S[165][0].IN1
rst => S[165][0].IN1
rst => S[164][0].IN1
rst => S[164][0].IN1
rst => S[163][0].IN1
rst => S[163][0].IN1
rst => S[162][0].IN1
rst => S[162][0].IN1
rst => S[161][0].IN1
rst => S[161][0].IN1
rst => S[160][0].IN1
rst => S[160][0].IN1
rst => S[159][0].IN1
rst => S[159][0].IN1
rst => S[158][0].IN1
rst => S[158][0].IN1
rst => S[157][0].IN1
rst => S[157][0].IN1
rst => S[156][0].IN1
rst => S[156][0].IN1
rst => S[155][0].IN1
rst => S[155][0].IN1
rst => S[154][0].IN1
rst => S[154][0].IN1
rst => S[153][0].IN1
rst => S[153][0].IN1
rst => S[152][0].IN1
rst => S[152][0].IN1
rst => S[151][0].IN1
rst => S[151][0].IN1
rst => S[150][0].IN1
rst => S[150][0].IN1
rst => S[149][0].IN1
rst => S[149][0].IN1
rst => S[148][0].IN1
rst => S[148][0].IN1
rst => S[147][0].IN1
rst => S[147][0].IN1
rst => S[146][0].IN1
rst => S[146][0].IN1
rst => S[145][0].IN1
rst => S[145][0].IN1
rst => S[144][0].IN1
rst => S[144][0].IN1
rst => S[143][0].IN1
rst => S[143][0].IN1
rst => S[142][0].IN1
rst => S[142][0].IN1
rst => S[141][0].IN1
rst => S[141][0].IN1
rst => S[140][0].IN1
rst => S[140][0].IN1
rst => S[139][0].IN1
rst => S[139][0].IN1
rst => S[138][0].IN1
rst => S[138][0].IN1
rst => S[137][0].IN1
rst => S[137][0].IN1
rst => S[136][0].IN1
rst => S[136][0].IN1
rst => S[135][0].IN1
rst => S[135][0].IN1
rst => S[134][0].IN1
rst => S[134][0].IN1
rst => S[133][0].IN1
rst => S[133][0].IN1
rst => S[132][0].IN1
rst => S[132][0].IN1
rst => S[131][0].IN1
rst => S[131][0].IN1
rst => S[130][0].IN1
rst => S[130][0].IN1
rst => S[129][0].IN1
rst => S[129][0].IN1
rst => S[128][0].IN1
rst => S[128][0].IN1
rst => S[127][0].IN1
rst => S[127][0].IN1
rst => S[126][0].IN1
rst => S[126][0].IN1
rst => S[125][0].IN1
rst => S[125][0].IN1
rst => S[124][0].IN1
rst => S[124][0].IN1
rst => S[123][0].IN1
rst => S[123][0].IN1
rst => S[122][0].IN1
rst => S[122][0].IN1
rst => S[121][0].IN1
rst => S[121][0].IN1
rst => S[120][0].IN1
rst => S[120][0].IN1
rst => S[119][0].IN1
rst => S[119][0].IN1
rst => S[118][0].IN1
rst => S[118][0].IN1
rst => S[117][0].IN1
rst => S[117][0].IN1
rst => S[116][0].IN1
rst => S[116][0].IN1
rst => S[115][0].IN1
rst => S[115][0].IN1
rst => S[114][0].IN1
rst => S[114][0].IN1
rst => S[113][0].IN1
rst => S[113][0].IN1
rst => S[112][0].IN1
rst => S[112][0].IN1
rst => S[111][0].IN1
rst => S[111][0].IN1
rst => S[110][0].IN1
rst => S[110][0].IN1
rst => S[109][0].IN1
rst => S[109][0].IN1
rst => S[108][0].IN1
rst => S[108][0].IN1
rst => S[107][0].IN1
rst => S[107][0].IN1
rst => S[106][0].IN1
rst => S[106][0].IN1
rst => S[105][0].IN1
rst => S[105][0].IN1
rst => S[104][0].IN1
rst => S[104][0].IN1
rst => S[103][0].IN1
rst => S[103][0].IN1
rst => S[102][0].IN1
rst => S[102][0].IN1
rst => S[101][0].IN1
rst => S[101][0].IN1
rst => S[100][0].IN1
rst => S[100][0].IN1
rst => S[99][0].IN1
rst => S[99][0].IN1
rst => S[98][0].IN1
rst => S[98][0].IN1
rst => S[97][0].IN1
rst => S[97][0].IN1
rst => S[96][0].IN1
rst => S[96][0].IN1
rst => S[95][0].IN1
rst => S[95][0].IN1
rst => S[94][0].IN1
rst => S[94][0].IN1
rst => S[93][0].IN1
rst => S[93][0].IN1
rst => S[92][0].IN1
rst => S[92][0].IN1
rst => S[91][0].IN1
rst => S[91][0].IN1
rst => S[90][0].IN1
rst => S[90][0].IN1
rst => S[89][0].IN1
rst => S[89][0].IN1
rst => S[88][0].IN1
rst => S[88][0].IN1
rst => S[87][0].IN1
rst => S[87][0].IN1
rst => S[86][0].IN1
rst => S[86][0].IN1
rst => S[85][0].IN1
rst => S[85][0].IN1
rst => S[84][0].IN1
rst => S[84][0].IN1
rst => S[83][0].IN1
rst => S[83][0].IN1
rst => S[82][0].IN1
rst => S[82][0].IN1
rst => S[81][0].IN1
rst => S[81][0].IN1
rst => S[80][0].IN1
rst => S[80][0].IN1
rst => S[79][0].IN1
rst => S[79][0].IN1
rst => S[78][0].IN1
rst => S[78][0].IN1
rst => S[77][0].IN1
rst => S[77][0].IN1
rst => S[76][0].IN1
rst => S[76][0].IN1
rst => S[75][0].IN1
rst => S[75][0].IN1
rst => S[74][0].IN1
rst => S[74][0].IN1
rst => S[73][0].IN1
rst => S[73][0].IN1
rst => S[72][0].IN1
rst => S[72][0].IN1
rst => S[71][0].IN1
rst => S[71][0].IN1
rst => S[70][0].IN1
rst => S[70][0].IN1
rst => S[69][0].IN1
rst => S[69][0].IN1
rst => S[68][0].IN1
rst => S[68][0].IN1
rst => S[67][0].IN1
rst => S[67][0].IN1
rst => S[66][0].IN1
rst => S[66][0].IN1
rst => S[65][0].IN1
rst => S[65][0].IN1
rst => S[64][0].IN1
rst => S[64][0].IN1
rst => S[63][0].IN1
rst => S[63][0].IN1
rst => S[62][0].IN1
rst => S[62][0].IN1
rst => S[61][0].IN1
rst => S[61][0].IN1
rst => S[60][0].IN1
rst => S[60][0].IN1
rst => S[59][0].IN1
rst => S[59][0].IN1
rst => S[58][0].IN1
rst => S[58][0].IN1
rst => S[57][0].IN1
rst => S[57][0].IN1
rst => S[56][0].IN1
rst => S[56][0].IN1
rst => S[55][0].IN1
rst => S[55][0].IN1
rst => S[54][0].IN1
rst => S[54][0].IN1
rst => S[53][0].IN1
rst => S[53][0].IN1
rst => S[52][0].IN1
rst => S[52][0].IN1
rst => S[51][0].IN1
rst => S[51][0].IN1
rst => S[50][0].IN1
rst => S[50][0].IN1
rst => S[49][0].IN1
rst => S[49][0].IN1
rst => S[48][0].IN1
rst => S[48][0].IN1
rst => S[47][0].IN1
rst => S[47][0].IN1
rst => S[46][0].IN1
rst => S[46][0].IN1
rst => S[45][0].IN1
rst => S[45][0].IN1
rst => S[44][0].IN1
rst => S[44][0].IN1
rst => S[43][0].IN1
rst => S[43][0].IN1
rst => S[42][0].IN1
rst => S[42][0].IN1
rst => S[41][0].IN1
rst => S[41][0].IN1
rst => S[40][0].IN1
rst => S[40][0].IN1
rst => S[39][0].IN1
rst => S[39][0].IN1
rst => S[38][0].IN1
rst => S[38][0].IN1
rst => S[37][0].IN1
rst => S[37][0].IN1
rst => S[36][0].IN1
rst => S[36][0].IN1
rst => S[35][0].IN1
rst => S[35][0].IN1
rst => S[34][0].IN1
rst => S[34][0].IN1
rst => S[33][0].IN1
rst => S[33][0].IN1
rst => S[32][0].IN1
rst => S[32][0].IN1
rst => S[31][0].IN1
rst => S[31][0].IN1
rst => S[30][0].IN1
rst => S[30][0].IN1
rst => S[29][0].IN1
rst => S[29][0].IN1
rst => S[28][0].IN1
rst => S[28][0].IN1
rst => S[27][0].IN1
rst => S[27][0].IN1
rst => S[26][0].IN1
rst => S[26][0].IN1
rst => S[25][0].IN1
rst => S[25][0].IN1
rst => S[24][0].IN1
rst => S[24][0].IN1
rst => S[23][0].IN1
rst => S[23][0].IN1
rst => S[22][0].IN1
rst => S[22][0].IN1
rst => S[21][0].IN1
rst => S[21][0].IN1
rst => S[20][0].IN1
rst => S[20][0].IN1
rst => S[19][0].IN1
rst => S[19][0].IN1
rst => S[18][0].IN1
rst => S[18][0].IN1
rst => S[17][0].IN1
rst => S[17][0].IN1
rst => S[16][0].IN1
rst => S[16][0].IN1
rst => S[15][0].IN1
rst => S[15][0].IN1
rst => S[14][0].IN1
rst => S[14][0].IN1
rst => S[13][0].IN1
rst => S[13][0].IN1
rst => S[12][0].IN1
rst => S[12][0].IN1
rst => S[11][0].IN1
rst => S[11][0].IN1
rst => S[10][0].IN1
rst => S[10][0].IN1
rst => S[9][0].IN1
rst => S[9][0].IN1
rst => S[8][0].IN1
rst => S[8][0].IN1
rst => S[7][0].IN1
rst => S[7][0].IN1
rst => S[6][0].IN1
rst => S[6][0].IN1
rst => S[5][0].IN1
rst => S[5][0].IN1
rst => S[4][0].IN1
rst => S[4][0].IN1
rst => S[3][0].IN1
rst => S[3][0].IN1
rst => S[2][0].IN1
rst => S[2][0].IN1
rst => S[1][0].IN1
rst => S[1][0].IN1
rst => S[0][0].IN1
rst => S[0][0].IN1
rst => Selector2330.IN1
rst => Selector2332.IN4
rst => Selector2334.IN1
rst => Selector2336.IN4
rst => Selector0.IN4
rst => j[6].IN1
rst => Selector0.IN5
rst => Selector2337.IN0
output_ready <= output_ready$latch.DB_MAX_OUTPUT_PORT_TYPE
password_input[0] => key[0].DATAIN
password_input[1] => key[1].DATAIN
password_input[2] => key[2].DATAIN
password_input[3] => key[3].DATAIN
password_input[4] => key[4].DATAIN
password_input[5] => key[5].DATAIN
password_input[6] => key[6].DATAIN
password_input[7] => key[7].DATAIN
K[0] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[1] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[2] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[3] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[4] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[5] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[6] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[7] <= K.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
valid => Selector2327.IN4
valid => Selector2329.IN7
valid => Selector2331.IN4
valid => Selector2333.IN4
valid => Selector2335.IN4
valid => Selector2338.IN4
valid => Selector2340.IN4


|text_top|HammingIP_Enc:hamming_encoder
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
q[0] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[1] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[2] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[3] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[4] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[5] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[6] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[7] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[8] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[9] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[10] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q
q[11] <= HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component.q


|text_top|HammingIP_Enc:hamming_encoder|HammingIP_Enc_altecc_encoder_96b:HammingIP_Enc_altecc_encoder_96b_component
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[0] => parity_final_wire[1].IN0
data[0] => q[0].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => q[1].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => q[2].DATAIN
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q[3].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => q[4].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => q[5].DATAIN
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire[0].IN1
data[6] => parity_final_wire[6].IN1
data[6] => q[6].DATAIN
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= parity_01_wire[4].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= parity_02_wire[2].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= parity_03_wire[0].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= parity_04_wire[0].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= parity_final_wire.DB_MAX_OUTPUT_PORT_TYPE


|text_top|BPSK_mod_text:modulator
in[0] => DataOut[1].DATAIN
in[1] => DataOut[3].DATAIN
in[2] => DataOut[5].DATAIN
in[3] => DataOut[7].DATAIN
in[4] => DataOut[9].DATAIN
in[5] => DataOut[11].DATAIN
in[6] => DataOut[13].DATAIN
in[7] => DataOut[15].DATAIN
in[8] => DataOut[17].DATAIN
in[9] => DataOut[19].DATAIN
in[10] => DataOut[21].DATAIN
in[11] => DataOut[23].DATAIN
DataOut[0] <= <VCC>
DataOut[1] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= <VCC>
DataOut[3] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= <VCC>
DataOut[5] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= <VCC>
DataOut[7] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= <VCC>
DataOut[9] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= <VCC>
DataOut[11] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= <VCC>
DataOut[13] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= <VCC>
DataOut[15] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= <VCC>
DataOut[17] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= <VCC>
DataOut[19] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= <VCC>
DataOut[21] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= <VCC>
DataOut[23] <= in[11].DB_MAX_OUTPUT_PORT_TYPE


|text_top|channel:channel_mod
clk => clk.IN3
reset => reset.IN1
data_in[0] => data_in[0].IN2
data_in[1] => data_in[1].IN2
data_in[2] => data_in[2].IN2
data_in[3] => data_in[3].IN2
data_in[4] => data_in[4].IN2
data_in[5] => data_in[5].IN2
data_in[6] => data_in[6].IN2
data_in[7] => data_in[7].IN2
data_in[8] => data_in[8].IN2
data_in[9] => data_in[9].IN2
data_in[10] => data_in[10].IN2
data_in[11] => data_in[11].IN2
data_in[12] => data_in[12].IN2
data_in[13] => data_in[13].IN2
data_in[14] => data_in[14].IN2
data_in[15] => data_in[15].IN2
data_in[16] => data_in[16].IN2
data_in[17] => data_in[17].IN2
data_in[18] => data_in[18].IN2
data_in[19] => data_in[19].IN2
data_in[20] => data_in[20].IN2
data_in[21] => data_in[21].IN2
data_in[22] => data_in[22].IN2
data_in[23] => data_in[23].IN2
data_out[0] <= rx:rec.port25
data_out[1] <= rx:rec.port25
data_out[2] <= rx:rec.port25
data_out[3] <= rx:rec.port25
data_out[4] <= rx:rec.port25
data_out[5] <= rx:rec.port25
data_out[6] <= rx:rec.port25
data_out[7] <= rx:rec.port25
data_out[8] <= rx:rec.port25
data_out[9] <= rx:rec.port25
data_out[10] <= rx:rec.port25
data_out[11] <= rx:rec.port25
data_out[12] <= rx:rec.port25
data_out[13] <= rx:rec.port25
data_out[14] <= rx:rec.port25
data_out[15] <= rx:rec.port25
data_out[16] <= rx:rec.port25
data_out[17] <= rx:rec.port25
data_out[18] <= rx:rec.port25
data_out[19] <= rx:rec.port25
data_out[20] <= rx:rec.port25
data_out[21] <= rx:rec.port25
data_out[22] <= rx:rec.port25
data_out[23] <= rx:rec.port25


|text_top|channel:channel_mod|tx:trans
clk => b23[0]~reg0.CLK
clk => b23[1]~reg0.CLK
clk => b23[2]~reg0.CLK
clk => b23[3]~reg0.CLK
clk => b23[4]~reg0.CLK
clk => b23[5]~reg0.CLK
clk => b23[6]~reg0.CLK
clk => b23[7]~reg0.CLK
clk => b23[8]~reg0.CLK
clk => b23[9]~reg0.CLK
clk => b23[10]~reg0.CLK
clk => b23[11]~reg0.CLK
clk => b23[12]~reg0.CLK
clk => b23[13]~reg0.CLK
clk => b23[14]~reg0.CLK
clk => b23[15]~reg0.CLK
clk => b23[16]~reg0.CLK
clk => b23[17]~reg0.CLK
clk => b23[18]~reg0.CLK
clk => b23[19]~reg0.CLK
clk => b23[20]~reg0.CLK
clk => b23[21]~reg0.CLK
clk => b23[22]~reg0.CLK
clk => b23[23]~reg0.CLK
clk => b23[24]~reg0.CLK
clk => b22[0]~reg0.CLK
clk => b22[1]~reg0.CLK
clk => b22[2]~reg0.CLK
clk => b22[3]~reg0.CLK
clk => b22[4]~reg0.CLK
clk => b22[5]~reg0.CLK
clk => b22[6]~reg0.CLK
clk => b22[7]~reg0.CLK
clk => b22[8]~reg0.CLK
clk => b22[9]~reg0.CLK
clk => b22[10]~reg0.CLK
clk => b22[11]~reg0.CLK
clk => b22[12]~reg0.CLK
clk => b22[13]~reg0.CLK
clk => b22[14]~reg0.CLK
clk => b22[15]~reg0.CLK
clk => b22[16]~reg0.CLK
clk => b22[17]~reg0.CLK
clk => b22[18]~reg0.CLK
clk => b22[19]~reg0.CLK
clk => b22[20]~reg0.CLK
clk => b22[21]~reg0.CLK
clk => b22[22]~reg0.CLK
clk => b22[23]~reg0.CLK
clk => b22[24]~reg0.CLK
clk => b21[0]~reg0.CLK
clk => b21[1]~reg0.CLK
clk => b21[2]~reg0.CLK
clk => b21[3]~reg0.CLK
clk => b21[4]~reg0.CLK
clk => b21[5]~reg0.CLK
clk => b21[6]~reg0.CLK
clk => b21[7]~reg0.CLK
clk => b21[8]~reg0.CLK
clk => b21[9]~reg0.CLK
clk => b21[10]~reg0.CLK
clk => b21[11]~reg0.CLK
clk => b21[12]~reg0.CLK
clk => b21[13]~reg0.CLK
clk => b21[14]~reg0.CLK
clk => b21[15]~reg0.CLK
clk => b21[16]~reg0.CLK
clk => b21[17]~reg0.CLK
clk => b21[18]~reg0.CLK
clk => b21[19]~reg0.CLK
clk => b21[20]~reg0.CLK
clk => b21[21]~reg0.CLK
clk => b21[22]~reg0.CLK
clk => b21[23]~reg0.CLK
clk => b21[24]~reg0.CLK
clk => b20[0]~reg0.CLK
clk => b20[1]~reg0.CLK
clk => b20[2]~reg0.CLK
clk => b20[3]~reg0.CLK
clk => b20[4]~reg0.CLK
clk => b20[5]~reg0.CLK
clk => b20[6]~reg0.CLK
clk => b20[7]~reg0.CLK
clk => b20[8]~reg0.CLK
clk => b20[9]~reg0.CLK
clk => b20[10]~reg0.CLK
clk => b20[11]~reg0.CLK
clk => b20[12]~reg0.CLK
clk => b20[13]~reg0.CLK
clk => b20[14]~reg0.CLK
clk => b20[15]~reg0.CLK
clk => b20[16]~reg0.CLK
clk => b20[17]~reg0.CLK
clk => b20[18]~reg0.CLK
clk => b20[19]~reg0.CLK
clk => b20[20]~reg0.CLK
clk => b20[21]~reg0.CLK
clk => b20[22]~reg0.CLK
clk => b20[23]~reg0.CLK
clk => b20[24]~reg0.CLK
clk => b19[0]~reg0.CLK
clk => b19[1]~reg0.CLK
clk => b19[2]~reg0.CLK
clk => b19[3]~reg0.CLK
clk => b19[4]~reg0.CLK
clk => b19[5]~reg0.CLK
clk => b19[6]~reg0.CLK
clk => b19[7]~reg0.CLK
clk => b19[8]~reg0.CLK
clk => b19[9]~reg0.CLK
clk => b19[10]~reg0.CLK
clk => b19[11]~reg0.CLK
clk => b19[12]~reg0.CLK
clk => b19[13]~reg0.CLK
clk => b19[14]~reg0.CLK
clk => b19[15]~reg0.CLK
clk => b19[16]~reg0.CLK
clk => b19[17]~reg0.CLK
clk => b19[18]~reg0.CLK
clk => b19[19]~reg0.CLK
clk => b19[20]~reg0.CLK
clk => b19[21]~reg0.CLK
clk => b19[22]~reg0.CLK
clk => b19[23]~reg0.CLK
clk => b19[24]~reg0.CLK
clk => b18[0]~reg0.CLK
clk => b18[1]~reg0.CLK
clk => b18[2]~reg0.CLK
clk => b18[3]~reg0.CLK
clk => b18[4]~reg0.CLK
clk => b18[5]~reg0.CLK
clk => b18[6]~reg0.CLK
clk => b18[7]~reg0.CLK
clk => b18[8]~reg0.CLK
clk => b18[9]~reg0.CLK
clk => b18[10]~reg0.CLK
clk => b18[11]~reg0.CLK
clk => b18[12]~reg0.CLK
clk => b18[13]~reg0.CLK
clk => b18[14]~reg0.CLK
clk => b18[15]~reg0.CLK
clk => b18[16]~reg0.CLK
clk => b18[17]~reg0.CLK
clk => b18[18]~reg0.CLK
clk => b18[19]~reg0.CLK
clk => b18[20]~reg0.CLK
clk => b18[21]~reg0.CLK
clk => b18[22]~reg0.CLK
clk => b18[23]~reg0.CLK
clk => b18[24]~reg0.CLK
clk => b17[0]~reg0.CLK
clk => b17[1]~reg0.CLK
clk => b17[2]~reg0.CLK
clk => b17[3]~reg0.CLK
clk => b17[4]~reg0.CLK
clk => b17[5]~reg0.CLK
clk => b17[6]~reg0.CLK
clk => b17[7]~reg0.CLK
clk => b17[8]~reg0.CLK
clk => b17[9]~reg0.CLK
clk => b17[10]~reg0.CLK
clk => b17[11]~reg0.CLK
clk => b17[12]~reg0.CLK
clk => b17[13]~reg0.CLK
clk => b17[14]~reg0.CLK
clk => b17[15]~reg0.CLK
clk => b17[16]~reg0.CLK
clk => b17[17]~reg0.CLK
clk => b17[18]~reg0.CLK
clk => b17[19]~reg0.CLK
clk => b17[20]~reg0.CLK
clk => b17[21]~reg0.CLK
clk => b17[22]~reg0.CLK
clk => b17[23]~reg0.CLK
clk => b17[24]~reg0.CLK
clk => b16[0]~reg0.CLK
clk => b16[1]~reg0.CLK
clk => b16[2]~reg0.CLK
clk => b16[3]~reg0.CLK
clk => b16[4]~reg0.CLK
clk => b16[5]~reg0.CLK
clk => b16[6]~reg0.CLK
clk => b16[7]~reg0.CLK
clk => b16[8]~reg0.CLK
clk => b16[9]~reg0.CLK
clk => b16[10]~reg0.CLK
clk => b16[11]~reg0.CLK
clk => b16[12]~reg0.CLK
clk => b16[13]~reg0.CLK
clk => b16[14]~reg0.CLK
clk => b16[15]~reg0.CLK
clk => b16[16]~reg0.CLK
clk => b16[17]~reg0.CLK
clk => b16[18]~reg0.CLK
clk => b16[19]~reg0.CLK
clk => b16[20]~reg0.CLK
clk => b16[21]~reg0.CLK
clk => b16[22]~reg0.CLK
clk => b16[23]~reg0.CLK
clk => b16[24]~reg0.CLK
clk => b15[0]~reg0.CLK
clk => b15[1]~reg0.CLK
clk => b15[2]~reg0.CLK
clk => b15[3]~reg0.CLK
clk => b15[4]~reg0.CLK
clk => b15[5]~reg0.CLK
clk => b15[6]~reg0.CLK
clk => b15[7]~reg0.CLK
clk => b15[8]~reg0.CLK
clk => b15[9]~reg0.CLK
clk => b15[10]~reg0.CLK
clk => b15[11]~reg0.CLK
clk => b15[12]~reg0.CLK
clk => b15[13]~reg0.CLK
clk => b15[14]~reg0.CLK
clk => b15[15]~reg0.CLK
clk => b15[16]~reg0.CLK
clk => b15[17]~reg0.CLK
clk => b15[18]~reg0.CLK
clk => b15[19]~reg0.CLK
clk => b15[20]~reg0.CLK
clk => b15[21]~reg0.CLK
clk => b15[22]~reg0.CLK
clk => b15[23]~reg0.CLK
clk => b15[24]~reg0.CLK
clk => b14[0]~reg0.CLK
clk => b14[1]~reg0.CLK
clk => b14[2]~reg0.CLK
clk => b14[3]~reg0.CLK
clk => b14[4]~reg0.CLK
clk => b14[5]~reg0.CLK
clk => b14[6]~reg0.CLK
clk => b14[7]~reg0.CLK
clk => b14[8]~reg0.CLK
clk => b14[9]~reg0.CLK
clk => b14[10]~reg0.CLK
clk => b14[11]~reg0.CLK
clk => b14[12]~reg0.CLK
clk => b14[13]~reg0.CLK
clk => b14[14]~reg0.CLK
clk => b14[15]~reg0.CLK
clk => b14[16]~reg0.CLK
clk => b14[17]~reg0.CLK
clk => b14[18]~reg0.CLK
clk => b14[19]~reg0.CLK
clk => b14[20]~reg0.CLK
clk => b14[21]~reg0.CLK
clk => b14[22]~reg0.CLK
clk => b14[23]~reg0.CLK
clk => b14[24]~reg0.CLK
clk => b13[0]~reg0.CLK
clk => b13[1]~reg0.CLK
clk => b13[2]~reg0.CLK
clk => b13[3]~reg0.CLK
clk => b13[4]~reg0.CLK
clk => b13[5]~reg0.CLK
clk => b13[6]~reg0.CLK
clk => b13[7]~reg0.CLK
clk => b13[8]~reg0.CLK
clk => b13[9]~reg0.CLK
clk => b13[10]~reg0.CLK
clk => b13[11]~reg0.CLK
clk => b13[12]~reg0.CLK
clk => b13[13]~reg0.CLK
clk => b13[14]~reg0.CLK
clk => b13[15]~reg0.CLK
clk => b13[16]~reg0.CLK
clk => b13[17]~reg0.CLK
clk => b13[18]~reg0.CLK
clk => b13[19]~reg0.CLK
clk => b13[20]~reg0.CLK
clk => b13[21]~reg0.CLK
clk => b13[22]~reg0.CLK
clk => b13[23]~reg0.CLK
clk => b13[24]~reg0.CLK
clk => b12[0]~reg0.CLK
clk => b12[1]~reg0.CLK
clk => b12[2]~reg0.CLK
clk => b12[3]~reg0.CLK
clk => b12[4]~reg0.CLK
clk => b12[5]~reg0.CLK
clk => b12[6]~reg0.CLK
clk => b12[7]~reg0.CLK
clk => b12[8]~reg0.CLK
clk => b12[9]~reg0.CLK
clk => b12[10]~reg0.CLK
clk => b12[11]~reg0.CLK
clk => b12[12]~reg0.CLK
clk => b12[13]~reg0.CLK
clk => b12[14]~reg0.CLK
clk => b12[15]~reg0.CLK
clk => b12[16]~reg0.CLK
clk => b12[17]~reg0.CLK
clk => b12[18]~reg0.CLK
clk => b12[19]~reg0.CLK
clk => b12[20]~reg0.CLK
clk => b12[21]~reg0.CLK
clk => b12[22]~reg0.CLK
clk => b12[23]~reg0.CLK
clk => b12[24]~reg0.CLK
clk => b11[0]~reg0.CLK
clk => b11[1]~reg0.CLK
clk => b11[2]~reg0.CLK
clk => b11[3]~reg0.CLK
clk => b11[4]~reg0.CLK
clk => b11[5]~reg0.CLK
clk => b11[6]~reg0.CLK
clk => b11[7]~reg0.CLK
clk => b11[8]~reg0.CLK
clk => b11[9]~reg0.CLK
clk => b11[10]~reg0.CLK
clk => b11[11]~reg0.CLK
clk => b11[12]~reg0.CLK
clk => b11[13]~reg0.CLK
clk => b11[14]~reg0.CLK
clk => b11[15]~reg0.CLK
clk => b11[16]~reg0.CLK
clk => b11[17]~reg0.CLK
clk => b11[18]~reg0.CLK
clk => b11[19]~reg0.CLK
clk => b11[20]~reg0.CLK
clk => b11[21]~reg0.CLK
clk => b11[22]~reg0.CLK
clk => b11[23]~reg0.CLK
clk => b11[24]~reg0.CLK
clk => b10[0]~reg0.CLK
clk => b10[1]~reg0.CLK
clk => b10[2]~reg0.CLK
clk => b10[3]~reg0.CLK
clk => b10[4]~reg0.CLK
clk => b10[5]~reg0.CLK
clk => b10[6]~reg0.CLK
clk => b10[7]~reg0.CLK
clk => b10[8]~reg0.CLK
clk => b10[9]~reg0.CLK
clk => b10[10]~reg0.CLK
clk => b10[11]~reg0.CLK
clk => b10[12]~reg0.CLK
clk => b10[13]~reg0.CLK
clk => b10[14]~reg0.CLK
clk => b10[15]~reg0.CLK
clk => b10[16]~reg0.CLK
clk => b10[17]~reg0.CLK
clk => b10[18]~reg0.CLK
clk => b10[19]~reg0.CLK
clk => b10[20]~reg0.CLK
clk => b10[21]~reg0.CLK
clk => b10[22]~reg0.CLK
clk => b10[23]~reg0.CLK
clk => b10[24]~reg0.CLK
clk => b9[0]~reg0.CLK
clk => b9[1]~reg0.CLK
clk => b9[2]~reg0.CLK
clk => b9[3]~reg0.CLK
clk => b9[4]~reg0.CLK
clk => b9[5]~reg0.CLK
clk => b9[6]~reg0.CLK
clk => b9[7]~reg0.CLK
clk => b9[8]~reg0.CLK
clk => b9[9]~reg0.CLK
clk => b9[10]~reg0.CLK
clk => b9[11]~reg0.CLK
clk => b9[12]~reg0.CLK
clk => b9[13]~reg0.CLK
clk => b9[14]~reg0.CLK
clk => b9[15]~reg0.CLK
clk => b9[16]~reg0.CLK
clk => b9[17]~reg0.CLK
clk => b9[18]~reg0.CLK
clk => b9[19]~reg0.CLK
clk => b9[20]~reg0.CLK
clk => b9[21]~reg0.CLK
clk => b9[22]~reg0.CLK
clk => b9[23]~reg0.CLK
clk => b9[24]~reg0.CLK
clk => b8[0]~reg0.CLK
clk => b8[1]~reg0.CLK
clk => b8[2]~reg0.CLK
clk => b8[3]~reg0.CLK
clk => b8[4]~reg0.CLK
clk => b8[5]~reg0.CLK
clk => b8[6]~reg0.CLK
clk => b8[7]~reg0.CLK
clk => b8[8]~reg0.CLK
clk => b8[9]~reg0.CLK
clk => b8[10]~reg0.CLK
clk => b8[11]~reg0.CLK
clk => b8[12]~reg0.CLK
clk => b8[13]~reg0.CLK
clk => b8[14]~reg0.CLK
clk => b8[15]~reg0.CLK
clk => b8[16]~reg0.CLK
clk => b8[17]~reg0.CLK
clk => b8[18]~reg0.CLK
clk => b8[19]~reg0.CLK
clk => b8[20]~reg0.CLK
clk => b8[21]~reg0.CLK
clk => b8[22]~reg0.CLK
clk => b8[23]~reg0.CLK
clk => b8[24]~reg0.CLK
clk => b7[0]~reg0.CLK
clk => b7[1]~reg0.CLK
clk => b7[2]~reg0.CLK
clk => b7[3]~reg0.CLK
clk => b7[4]~reg0.CLK
clk => b7[5]~reg0.CLK
clk => b7[6]~reg0.CLK
clk => b7[7]~reg0.CLK
clk => b7[8]~reg0.CLK
clk => b7[9]~reg0.CLK
clk => b7[10]~reg0.CLK
clk => b7[11]~reg0.CLK
clk => b7[12]~reg0.CLK
clk => b7[13]~reg0.CLK
clk => b7[14]~reg0.CLK
clk => b7[15]~reg0.CLK
clk => b7[16]~reg0.CLK
clk => b7[17]~reg0.CLK
clk => b7[18]~reg0.CLK
clk => b7[19]~reg0.CLK
clk => b7[20]~reg0.CLK
clk => b7[21]~reg0.CLK
clk => b7[22]~reg0.CLK
clk => b7[23]~reg0.CLK
clk => b7[24]~reg0.CLK
clk => b6[0]~reg0.CLK
clk => b6[1]~reg0.CLK
clk => b6[2]~reg0.CLK
clk => b6[3]~reg0.CLK
clk => b6[4]~reg0.CLK
clk => b6[5]~reg0.CLK
clk => b6[6]~reg0.CLK
clk => b6[7]~reg0.CLK
clk => b6[8]~reg0.CLK
clk => b6[9]~reg0.CLK
clk => b6[10]~reg0.CLK
clk => b6[11]~reg0.CLK
clk => b6[12]~reg0.CLK
clk => b6[13]~reg0.CLK
clk => b6[14]~reg0.CLK
clk => b6[15]~reg0.CLK
clk => b6[16]~reg0.CLK
clk => b6[17]~reg0.CLK
clk => b6[18]~reg0.CLK
clk => b6[19]~reg0.CLK
clk => b6[20]~reg0.CLK
clk => b6[21]~reg0.CLK
clk => b6[22]~reg0.CLK
clk => b6[23]~reg0.CLK
clk => b6[24]~reg0.CLK
clk => b5[0]~reg0.CLK
clk => b5[1]~reg0.CLK
clk => b5[2]~reg0.CLK
clk => b5[3]~reg0.CLK
clk => b5[4]~reg0.CLK
clk => b5[5]~reg0.CLK
clk => b5[6]~reg0.CLK
clk => b5[7]~reg0.CLK
clk => b5[8]~reg0.CLK
clk => b5[9]~reg0.CLK
clk => b5[10]~reg0.CLK
clk => b5[11]~reg0.CLK
clk => b5[12]~reg0.CLK
clk => b5[13]~reg0.CLK
clk => b5[14]~reg0.CLK
clk => b5[15]~reg0.CLK
clk => b5[16]~reg0.CLK
clk => b5[17]~reg0.CLK
clk => b5[18]~reg0.CLK
clk => b5[19]~reg0.CLK
clk => b5[20]~reg0.CLK
clk => b5[21]~reg0.CLK
clk => b5[22]~reg0.CLK
clk => b5[23]~reg0.CLK
clk => b5[24]~reg0.CLK
clk => b4[0]~reg0.CLK
clk => b4[1]~reg0.CLK
clk => b4[2]~reg0.CLK
clk => b4[3]~reg0.CLK
clk => b4[4]~reg0.CLK
clk => b4[5]~reg0.CLK
clk => b4[6]~reg0.CLK
clk => b4[7]~reg0.CLK
clk => b4[8]~reg0.CLK
clk => b4[9]~reg0.CLK
clk => b4[10]~reg0.CLK
clk => b4[11]~reg0.CLK
clk => b4[12]~reg0.CLK
clk => b4[13]~reg0.CLK
clk => b4[14]~reg0.CLK
clk => b4[15]~reg0.CLK
clk => b4[16]~reg0.CLK
clk => b4[17]~reg0.CLK
clk => b4[18]~reg0.CLK
clk => b4[19]~reg0.CLK
clk => b4[20]~reg0.CLK
clk => b4[21]~reg0.CLK
clk => b4[22]~reg0.CLK
clk => b4[23]~reg0.CLK
clk => b4[24]~reg0.CLK
clk => b3[0]~reg0.CLK
clk => b3[1]~reg0.CLK
clk => b3[2]~reg0.CLK
clk => b3[3]~reg0.CLK
clk => b3[4]~reg0.CLK
clk => b3[5]~reg0.CLK
clk => b3[6]~reg0.CLK
clk => b3[7]~reg0.CLK
clk => b3[8]~reg0.CLK
clk => b3[9]~reg0.CLK
clk => b3[10]~reg0.CLK
clk => b3[11]~reg0.CLK
clk => b3[12]~reg0.CLK
clk => b3[13]~reg0.CLK
clk => b3[14]~reg0.CLK
clk => b3[15]~reg0.CLK
clk => b3[16]~reg0.CLK
clk => b3[17]~reg0.CLK
clk => b3[18]~reg0.CLK
clk => b3[19]~reg0.CLK
clk => b3[20]~reg0.CLK
clk => b3[21]~reg0.CLK
clk => b3[22]~reg0.CLK
clk => b3[23]~reg0.CLK
clk => b3[24]~reg0.CLK
clk => b2[0]~reg0.CLK
clk => b2[1]~reg0.CLK
clk => b2[2]~reg0.CLK
clk => b2[3]~reg0.CLK
clk => b2[4]~reg0.CLK
clk => b2[5]~reg0.CLK
clk => b2[6]~reg0.CLK
clk => b2[7]~reg0.CLK
clk => b2[8]~reg0.CLK
clk => b2[9]~reg0.CLK
clk => b2[10]~reg0.CLK
clk => b2[11]~reg0.CLK
clk => b2[12]~reg0.CLK
clk => b2[13]~reg0.CLK
clk => b2[14]~reg0.CLK
clk => b2[15]~reg0.CLK
clk => b2[16]~reg0.CLK
clk => b2[17]~reg0.CLK
clk => b2[18]~reg0.CLK
clk => b2[19]~reg0.CLK
clk => b2[20]~reg0.CLK
clk => b2[21]~reg0.CLK
clk => b2[22]~reg0.CLK
clk => b2[23]~reg0.CLK
clk => b2[24]~reg0.CLK
clk => b1[0]~reg0.CLK
clk => b1[1]~reg0.CLK
clk => b1[2]~reg0.CLK
clk => b1[3]~reg0.CLK
clk => b1[4]~reg0.CLK
clk => b1[5]~reg0.CLK
clk => b1[6]~reg0.CLK
clk => b1[7]~reg0.CLK
clk => b1[8]~reg0.CLK
clk => b1[9]~reg0.CLK
clk => b1[10]~reg0.CLK
clk => b1[11]~reg0.CLK
clk => b1[12]~reg0.CLK
clk => b1[13]~reg0.CLK
clk => b1[14]~reg0.CLK
clk => b1[15]~reg0.CLK
clk => b1[16]~reg0.CLK
clk => b1[17]~reg0.CLK
clk => b1[18]~reg0.CLK
clk => b1[19]~reg0.CLK
clk => b1[20]~reg0.CLK
clk => b1[21]~reg0.CLK
clk => b1[22]~reg0.CLK
clk => b1[23]~reg0.CLK
clk => b1[24]~reg0.CLK
clk => b0[0]~reg0.CLK
clk => b0[1]~reg0.CLK
clk => b0[2]~reg0.CLK
clk => b0[3]~reg0.CLK
clk => b0[4]~reg0.CLK
clk => b0[5]~reg0.CLK
clk => b0[6]~reg0.CLK
clk => b0[7]~reg0.CLK
clk => b0[8]~reg0.CLK
clk => b0[9]~reg0.CLK
clk => b0[10]~reg0.CLK
clk => b0[11]~reg0.CLK
clk => b0[12]~reg0.CLK
clk => b0[13]~reg0.CLK
clk => b0[14]~reg0.CLK
clk => b0[15]~reg0.CLK
clk => b0[16]~reg0.CLK
clk => b0[17]~reg0.CLK
clk => b0[18]~reg0.CLK
clk => b0[19]~reg0.CLK
clk => b0[20]~reg0.CLK
clk => b0[21]~reg0.CLK
clk => b0[22]~reg0.CLK
clk => b0[23]~reg0.CLK
clk => b0[24]~reg0.CLK
data_in[0] => b0[24]~reg0.DATAIN
data_in[1] => b1[24]~reg0.DATAIN
data_in[2] => b2[24]~reg0.DATAIN
data_in[3] => b3[24]~reg0.DATAIN
data_in[4] => b4[24]~reg0.DATAIN
data_in[5] => b5[24]~reg0.DATAIN
data_in[6] => b6[24]~reg0.DATAIN
data_in[7] => b7[24]~reg0.DATAIN
data_in[8] => b8[24]~reg0.DATAIN
data_in[9] => b9[24]~reg0.DATAIN
data_in[10] => b10[24]~reg0.DATAIN
data_in[11] => b11[24]~reg0.DATAIN
data_in[12] => b12[24]~reg0.DATAIN
data_in[13] => b13[24]~reg0.DATAIN
data_in[14] => b14[24]~reg0.DATAIN
data_in[15] => b15[24]~reg0.DATAIN
data_in[16] => b16[24]~reg0.DATAIN
data_in[17] => b17[24]~reg0.DATAIN
data_in[18] => b18[24]~reg0.DATAIN
data_in[19] => b19[24]~reg0.DATAIN
data_in[20] => b20[24]~reg0.DATAIN
data_in[21] => b21[24]~reg0.DATAIN
data_in[22] => b22[24]~reg0.DATAIN
data_in[23] => b23[24]~reg0.DATAIN
b0[0] <= b0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[1] <= b0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[2] <= b0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[3] <= b0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[4] <= b0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[5] <= b0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[6] <= b0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[7] <= b0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[8] <= b0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[9] <= b0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[10] <= b0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[11] <= b0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[12] <= b0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[13] <= b0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[14] <= b0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[15] <= b0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[16] <= b0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[17] <= b0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[18] <= b0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[19] <= b0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[20] <= b0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[21] <= b0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[22] <= b0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[23] <= b0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b0[24] <= b0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[0] <= b1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[1] <= b1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[2] <= b1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[3] <= b1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[4] <= b1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[5] <= b1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[6] <= b1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[7] <= b1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[8] <= b1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[9] <= b1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[10] <= b1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[11] <= b1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[12] <= b1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[13] <= b1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[14] <= b1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[15] <= b1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[16] <= b1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[17] <= b1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[18] <= b1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[19] <= b1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[20] <= b1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[21] <= b1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[22] <= b1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[23] <= b1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b1[24] <= b1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[0] <= b2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[1] <= b2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[2] <= b2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[3] <= b2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[4] <= b2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[5] <= b2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[6] <= b2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[7] <= b2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[8] <= b2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[9] <= b2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[10] <= b2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[11] <= b2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[12] <= b2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[13] <= b2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[14] <= b2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[15] <= b2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[16] <= b2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[17] <= b2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[18] <= b2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[19] <= b2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[20] <= b2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[21] <= b2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[22] <= b2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[23] <= b2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b2[24] <= b2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[0] <= b3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[1] <= b3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[2] <= b3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[3] <= b3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[4] <= b3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[5] <= b3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[6] <= b3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[7] <= b3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[8] <= b3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[9] <= b3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[10] <= b3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[11] <= b3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[12] <= b3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[13] <= b3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[14] <= b3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[15] <= b3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[16] <= b3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[17] <= b3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[18] <= b3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[19] <= b3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[20] <= b3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[21] <= b3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[22] <= b3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[23] <= b3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b3[24] <= b3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[0] <= b4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[1] <= b4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[2] <= b4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[3] <= b4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[4] <= b4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[5] <= b4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[6] <= b4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[7] <= b4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[8] <= b4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[9] <= b4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[10] <= b4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[11] <= b4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[12] <= b4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[13] <= b4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[14] <= b4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[15] <= b4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[16] <= b4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[17] <= b4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[18] <= b4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[19] <= b4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[20] <= b4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[21] <= b4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[22] <= b4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[23] <= b4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b4[24] <= b4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[0] <= b5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[1] <= b5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[2] <= b5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[3] <= b5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[4] <= b5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[5] <= b5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[6] <= b5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[7] <= b5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[8] <= b5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[9] <= b5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[10] <= b5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[11] <= b5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[12] <= b5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[13] <= b5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[14] <= b5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[15] <= b5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[16] <= b5[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[17] <= b5[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[18] <= b5[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[19] <= b5[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[20] <= b5[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[21] <= b5[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[22] <= b5[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[23] <= b5[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b5[24] <= b5[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[0] <= b6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[1] <= b6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[2] <= b6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[3] <= b6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[4] <= b6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[5] <= b6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[6] <= b6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[7] <= b6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[8] <= b6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[9] <= b6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[10] <= b6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[11] <= b6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[12] <= b6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[13] <= b6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[14] <= b6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[15] <= b6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[16] <= b6[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[17] <= b6[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[18] <= b6[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[19] <= b6[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[20] <= b6[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[21] <= b6[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[22] <= b6[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[23] <= b6[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b6[24] <= b6[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[0] <= b7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[1] <= b7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[2] <= b7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[3] <= b7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[4] <= b7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[5] <= b7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[6] <= b7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[7] <= b7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[8] <= b7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[9] <= b7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[10] <= b7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[11] <= b7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[12] <= b7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[13] <= b7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[14] <= b7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[15] <= b7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[16] <= b7[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[17] <= b7[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[18] <= b7[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[19] <= b7[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[20] <= b7[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[21] <= b7[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[22] <= b7[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[23] <= b7[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b7[24] <= b7[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[0] <= b8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[1] <= b8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[2] <= b8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[3] <= b8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[4] <= b8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[5] <= b8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[6] <= b8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[7] <= b8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[8] <= b8[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[9] <= b8[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[10] <= b8[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[11] <= b8[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[12] <= b8[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[13] <= b8[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[14] <= b8[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[15] <= b8[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[16] <= b8[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[17] <= b8[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[18] <= b8[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[19] <= b8[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[20] <= b8[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[21] <= b8[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[22] <= b8[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[23] <= b8[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b8[24] <= b8[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[0] <= b9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[1] <= b9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[2] <= b9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[3] <= b9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[4] <= b9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[5] <= b9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[6] <= b9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[7] <= b9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[8] <= b9[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[9] <= b9[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[10] <= b9[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[11] <= b9[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[12] <= b9[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[13] <= b9[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[14] <= b9[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[15] <= b9[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[16] <= b9[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[17] <= b9[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[18] <= b9[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[19] <= b9[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[20] <= b9[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[21] <= b9[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[22] <= b9[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[23] <= b9[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b9[24] <= b9[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[0] <= b10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[1] <= b10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[2] <= b10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[3] <= b10[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[4] <= b10[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[5] <= b10[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[6] <= b10[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[7] <= b10[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[8] <= b10[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[9] <= b10[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[10] <= b10[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[11] <= b10[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[12] <= b10[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[13] <= b10[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[14] <= b10[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[15] <= b10[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[16] <= b10[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[17] <= b10[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[18] <= b10[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[19] <= b10[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[20] <= b10[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[21] <= b10[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[22] <= b10[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[23] <= b10[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b10[24] <= b10[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[0] <= b11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[1] <= b11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[2] <= b11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[3] <= b11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[4] <= b11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[5] <= b11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[6] <= b11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[7] <= b11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[8] <= b11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[9] <= b11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[10] <= b11[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[11] <= b11[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[12] <= b11[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[13] <= b11[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[14] <= b11[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[15] <= b11[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[16] <= b11[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[17] <= b11[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[18] <= b11[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[19] <= b11[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[20] <= b11[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[21] <= b11[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[22] <= b11[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[23] <= b11[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b11[24] <= b11[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[0] <= b12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[1] <= b12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[2] <= b12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[3] <= b12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[4] <= b12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[5] <= b12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[6] <= b12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[7] <= b12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[8] <= b12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[9] <= b12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[10] <= b12[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[11] <= b12[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[12] <= b12[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[13] <= b12[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[14] <= b12[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[15] <= b12[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[16] <= b12[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[17] <= b12[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[18] <= b12[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[19] <= b12[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[20] <= b12[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[21] <= b12[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[22] <= b12[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[23] <= b12[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b12[24] <= b12[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[0] <= b13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[1] <= b13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[2] <= b13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[3] <= b13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[4] <= b13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[5] <= b13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[6] <= b13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[7] <= b13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[8] <= b13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[9] <= b13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[10] <= b13[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[11] <= b13[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[12] <= b13[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[13] <= b13[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[14] <= b13[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[15] <= b13[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[16] <= b13[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[17] <= b13[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[18] <= b13[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[19] <= b13[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[20] <= b13[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[21] <= b13[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[22] <= b13[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[23] <= b13[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b13[24] <= b13[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[0] <= b14[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[1] <= b14[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[2] <= b14[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[3] <= b14[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[4] <= b14[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[5] <= b14[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[6] <= b14[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[7] <= b14[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[8] <= b14[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[9] <= b14[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[10] <= b14[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[11] <= b14[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[12] <= b14[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[13] <= b14[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[14] <= b14[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[15] <= b14[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[16] <= b14[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[17] <= b14[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[18] <= b14[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[19] <= b14[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[20] <= b14[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[21] <= b14[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[22] <= b14[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[23] <= b14[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b14[24] <= b14[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[0] <= b15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[1] <= b15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[2] <= b15[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[3] <= b15[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[4] <= b15[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[5] <= b15[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[6] <= b15[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[7] <= b15[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[8] <= b15[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[9] <= b15[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[10] <= b15[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[11] <= b15[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[12] <= b15[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[13] <= b15[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[14] <= b15[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[15] <= b15[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[16] <= b15[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[17] <= b15[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[18] <= b15[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[19] <= b15[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[20] <= b15[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[21] <= b15[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[22] <= b15[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[23] <= b15[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b15[24] <= b15[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[0] <= b16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[1] <= b16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[2] <= b16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[3] <= b16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[4] <= b16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[5] <= b16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[6] <= b16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[7] <= b16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[8] <= b16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[9] <= b16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[10] <= b16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[11] <= b16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[12] <= b16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[13] <= b16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[14] <= b16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[15] <= b16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[16] <= b16[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[17] <= b16[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[18] <= b16[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[19] <= b16[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[20] <= b16[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[21] <= b16[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[22] <= b16[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[23] <= b16[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b16[24] <= b16[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[0] <= b17[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[1] <= b17[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[2] <= b17[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[3] <= b17[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[4] <= b17[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[5] <= b17[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[6] <= b17[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[7] <= b17[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[8] <= b17[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[9] <= b17[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[10] <= b17[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[11] <= b17[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[12] <= b17[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[13] <= b17[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[14] <= b17[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[15] <= b17[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[16] <= b17[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[17] <= b17[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[18] <= b17[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[19] <= b17[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[20] <= b17[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[21] <= b17[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[22] <= b17[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[23] <= b17[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b17[24] <= b17[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[0] <= b18[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[1] <= b18[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[2] <= b18[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[3] <= b18[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[4] <= b18[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[5] <= b18[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[6] <= b18[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[7] <= b18[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[8] <= b18[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[9] <= b18[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[10] <= b18[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[11] <= b18[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[12] <= b18[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[13] <= b18[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[14] <= b18[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[15] <= b18[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[16] <= b18[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[17] <= b18[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[18] <= b18[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[19] <= b18[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[20] <= b18[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[21] <= b18[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[22] <= b18[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[23] <= b18[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b18[24] <= b18[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[0] <= b19[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[1] <= b19[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[2] <= b19[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[3] <= b19[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[4] <= b19[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[5] <= b19[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[6] <= b19[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[7] <= b19[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[8] <= b19[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[9] <= b19[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[10] <= b19[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[11] <= b19[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[12] <= b19[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[13] <= b19[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[14] <= b19[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[15] <= b19[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[16] <= b19[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[17] <= b19[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[18] <= b19[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[19] <= b19[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[20] <= b19[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[21] <= b19[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[22] <= b19[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[23] <= b19[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b19[24] <= b19[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[0] <= b20[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[1] <= b20[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[2] <= b20[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[3] <= b20[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[4] <= b20[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[5] <= b20[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[6] <= b20[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[7] <= b20[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[8] <= b20[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[9] <= b20[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[10] <= b20[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[11] <= b20[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[12] <= b20[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[13] <= b20[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[14] <= b20[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[15] <= b20[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[16] <= b20[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[17] <= b20[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[18] <= b20[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[19] <= b20[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[20] <= b20[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[21] <= b20[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[22] <= b20[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[23] <= b20[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b20[24] <= b20[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[0] <= b21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[1] <= b21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[2] <= b21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[3] <= b21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[4] <= b21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[5] <= b21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[6] <= b21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[7] <= b21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[8] <= b21[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[9] <= b21[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[10] <= b21[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[11] <= b21[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[12] <= b21[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[13] <= b21[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[14] <= b21[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[15] <= b21[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[16] <= b21[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[17] <= b21[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[18] <= b21[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[19] <= b21[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[20] <= b21[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[21] <= b21[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[22] <= b21[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[23] <= b21[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b21[24] <= b21[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[0] <= b22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[1] <= b22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[2] <= b22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[3] <= b22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[4] <= b22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[5] <= b22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[6] <= b22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[7] <= b22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[8] <= b22[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[9] <= b22[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[10] <= b22[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[11] <= b22[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[12] <= b22[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[13] <= b22[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[14] <= b22[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[15] <= b22[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[16] <= b22[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[17] <= b22[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[18] <= b22[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[19] <= b22[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[20] <= b22[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[21] <= b22[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[22] <= b22[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[23] <= b22[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b22[24] <= b22[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[0] <= b23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[1] <= b23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[2] <= b23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[3] <= b23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[4] <= b23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[5] <= b23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[6] <= b23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[7] <= b23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[8] <= b23[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[9] <= b23[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[10] <= b23[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[11] <= b23[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[12] <= b23[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[13] <= b23[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[14] <= b23[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[15] <= b23[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[16] <= b23[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[17] <= b23[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[18] <= b23[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[19] <= b23[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[20] <= b23[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[21] <= b23[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[22] <= b23[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[23] <= b23[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b23[24] <= b23[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|text_top|channel:channel_mod|awgn:noise
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => j[10].CLK
clk => j[11].CLK
clk => j[12].CLK
clk => j[13].CLK
clk => j[14].CLK
clk => j[15].CLK
clk => j[16].CLK
clk => j[17].CLK
clk => j[18].CLK
clk => j[19].CLK
clk => j[20].CLK
clk => j[21].CLK
clk => j[22].CLK
clk => j[23].CLK
clk => j[24].CLK
clk => j[25].CLK
clk => j[26].CLK
clk => j[27].CLK
clk => j[28].CLK
clk => j[29].CLK
clk => j[30].CLK
clk => j[31].CLK
clk => sum_real_n_truncation[0]~reg0.CLK
clk => sum_real_n_truncation[1]~reg0.CLK
clk => sum_real_n_truncation[2]~reg0.CLK
clk => sum_real_n_truncation[3]~reg0.CLK
clk => sum_real_n_truncation[4]~reg0.CLK
clk => sum_real_n_truncation[5]~reg0.CLK
clk => sum_real_n_truncation[6]~reg0.CLK
clk => sum_real_n_truncation[7]~reg0.CLK
clk => sum_real_n_truncation[8]~reg0.CLK
clk => sum_real_n_truncation[9]~reg0.CLK
clk => sum_real_n_truncation[10]~reg0.CLK
clk => sum_real_n_truncation[11]~reg0.CLK
clk => f_x1_step6_out[0].CLK
clk => f_x1_step6_out[1].CLK
clk => f_x1_step6_out[2].CLK
clk => f_x1_step6_out[3].CLK
clk => f_x1_step6_out[4].CLK
clk => f_x1_step6_out[5].CLK
clk => f_x1_step6_out[6].CLK
clk => f_x1_step6_out[7].CLK
clk => f_x1_step6_out[8].CLK
clk => f_x1_step6_out[9].CLK
clk => f_x1_step6_out[10].CLK
clk => f_x1_step5_out[0].CLK
clk => f_x1_step5_out[1].CLK
clk => f_x1_step5_out[2].CLK
clk => f_x1_step5_out[3].CLK
clk => f_x1_step5_out[4].CLK
clk => f_x1_step5_out[5].CLK
clk => f_x1_step5_out[6].CLK
clk => f_x1_step5_out[7].CLK
clk => f_x1_step5_out[8].CLK
clk => f_x1_step5_out[9].CLK
clk => f_x1_step5_out[10].CLK
clk => f_x1_step4_out[0].CLK
clk => f_x1_step4_out[1].CLK
clk => f_x1_step4_out[2].CLK
clk => f_x1_step4_out[3].CLK
clk => f_x1_step4_out[4].CLK
clk => f_x1_step4_out[5].CLK
clk => f_x1_step4_out[6].CLK
clk => f_x1_step4_out[7].CLK
clk => f_x1_step4_out[8].CLK
clk => f_x1_step4_out[9].CLK
clk => f_x1_step3_out[0].CLK
clk => f_x1_step3_out[1].CLK
clk => f_x1_step3_out[2].CLK
clk => f_x1_step3_out[3].CLK
clk => f_x1_step3_out[4].CLK
clk => f_x1_step3_out[5].CLK
clk => f_x1_step3_out[6].CLK
clk => f_x1_step3_out[7].CLK
clk => f_x1_step3_out[8].CLK
clk => f_x1_step3_out[9].CLK
clk => f_x1_high_step_out[0].CLK
clk => f_x1_high_step_out[1].CLK
clk => f_x1_high_step_out[2].CLK
clk => f_x1_high_step_out[3].CLK
clk => f_x1_high_step_out[4].CLK
clk => f_x1_high_step_out[5].CLK
clk => f_x1_high_step_out[6].CLK
clk => f_x1_high_step_out[7].CLK
clk => f_x1_high_step_out[8].CLK
clk => f_x1_high_step_out[9].CLK
clk => f_x1_step2_out[0].CLK
clk => f_x1_step2_out[1].CLK
clk => f_x1_step2_out[2].CLK
clk => f_x1_step2_out[3].CLK
clk => f_x1_step2_out[4].CLK
clk => f_x1_step2_out[5].CLK
clk => f_x1_step2_out[6].CLK
clk => f_x1_step2_out[7].CLK
clk => f_x1_step2_out[8].CLK
clk => f_x1_step2_out[9].CLK
clk => Y_out_real[0]~reg0.CLK
clk => Y_out_real[1]~reg0.CLK
clk => Y_out_real[2]~reg0.CLK
clk => Y_out_real[3]~reg0.CLK
clk => Y_out_real[4]~reg0.CLK
clk => Y_out_real[5]~reg0.CLK
clk => Y_out_real[6]~reg0.CLK
clk => Y_out_real[7]~reg0.CLK
clk => Y_out_real[8]~reg0.CLK
clk => Y_out_real[9]~reg0.CLK
clk => Y_out_real[10]~reg0.CLK
clk => Y_out_real[11]~reg0.CLK
clk => Y_out_real[12]~reg0.CLK
clk => Y_out_real[13]~reg0.CLK
clk => Y_out_real[14]~reg0.CLK
clk => Y_out_real[15]~reg0.CLK
clk => Y_out_real[16]~reg0.CLK
clk => Y_out_real[17]~reg0.CLK
clk => Y_out_real[18]~reg0.CLK
clk => Y_out_real[19]~reg0.CLK
clk => Y_out_real[20]~reg0.CLK
clk => Y_out_real[21]~reg0.CLK
clk => Y_out_real[22]~reg0.CLK
clk => Y_out_real[23]~reg0.CLK
clk => g_x2_cos_step[0].CLK
clk => g_x2_cos_step[1].CLK
clk => g_x2_cos_step[2].CLK
clk => g_x2_cos_step[3].CLK
clk => g_x2_cos_step[4].CLK
clk => g_x2_cos_step[5].CLK
clk => g_x2_cos_step[6].CLK
clk => g_x2_cos_step[7].CLK
clk => g_x2_cos_step[8].CLK
clk => g_x2_cos[0].CLK
clk => g_x2_cos[1].CLK
clk => g_x2_cos[2].CLK
clk => g_x2_cos[3].CLK
clk => g_x2_cos[4].CLK
clk => g_x2_cos[5].CLK
clk => g_x2_cos[6].CLK
clk => g_x2_cos[7].CLK
clk => g_x2_cos[8].CLK
clk => f_x1_high_step[0].CLK
clk => f_x1_high_step[1].CLK
clk => f_x1_high_step[2].CLK
clk => f_x1_high_step[3].CLK
clk => f_x1_high_step[4].CLK
clk => f_x1_high_step[5].CLK
clk => f_x1_high_step[6].CLK
clk => f_x1_high_step[7].CLK
clk => f_x1_step6[0].CLK
clk => f_x1_step6[1].CLK
clk => f_x1_step6[2].CLK
clk => f_x1_step6[3].CLK
clk => f_x1_step6[4].CLK
clk => f_x1_step6[5].CLK
clk => f_x1_step6[6].CLK
clk => f_x1_step6[7].CLK
clk => f_x1_step5[0].CLK
clk => f_x1_step5[1].CLK
clk => f_x1_step5[2].CLK
clk => f_x1_step5[3].CLK
clk => f_x1_step5[4].CLK
clk => f_x1_step5[5].CLK
clk => f_x1_step5[6].CLK
clk => f_x1_step5[7].CLK
clk => f_x1_step4[0].CLK
clk => f_x1_step4[1].CLK
clk => f_x1_step4[2].CLK
clk => f_x1_step4[3].CLK
clk => f_x1_step4[4].CLK
clk => f_x1_step4[5].CLK
clk => f_x1_step4[6].CLK
clk => f_x1_step4[7].CLK
clk => f_x1_step3[0].CLK
clk => f_x1_step3[1].CLK
clk => f_x1_step3[2].CLK
clk => f_x1_step3[3].CLK
clk => f_x1_step3[4].CLK
clk => f_x1_step3[5].CLK
clk => f_x1_step3[6].CLK
clk => f_x1_step3[7].CLK
clk => f_x1_step2[0].CLK
clk => f_x1_step2[1].CLK
clk => f_x1_step2[2].CLK
clk => f_x1_step2[3].CLK
clk => f_x1_step2[4].CLK
clk => f_x1_step2[5].CLK
clk => f_x1_step2[6].CLK
clk => f_x1_step2[7].CLK
clk => f_x1_step1[0].CLK
clk => f_x1_step1[1].CLK
clk => f_x1_step1[2].CLK
clk => f_x1_step1[3].CLK
clk => f_x1_step1[4].CLK
clk => f_x1_step1[5].CLK
clk => f_x1_step1[6].CLK
clk => f_x1_step1[7].CLK
clk => busy~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => temp_X_in_real[0].CLK
clk => temp_X_in_real[1].CLK
clk => temp_X_in_real[2].CLK
clk => temp_X_in_real[3].CLK
clk => temp_X_in_real[4].CLK
clk => temp_X_in_real[5].CLK
clk => temp_X_in_real[6].CLK
clk => temp_X_in_real[7].CLK
clk => temp_X_in_real[8].CLK
clk => temp_X_in_real[9].CLK
clk => temp_X_in_real[10].CLK
clk => temp_X_in_real[11].CLK
clk => temp_X_in_real[12].CLK
clk => temp_X_in_real[13].CLK
clk => temp_X_in_real[14].CLK
clk => temp_X_in_real[15].CLK
clk => temp_X_in_real[16].CLK
clk => temp_X_in_real[17].CLK
clk => temp_X_in_real[18].CLK
clk => temp_X_in_real[19].CLK
clk => temp_X_in_real[20].CLK
clk => temp_X_in_real[21].CLK
clk => temp_X_in_real[22].CLK
clk => temp_X_in_real[23].CLK
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step1.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step2.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step3.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step4.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step5.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_step6.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => f_x1_high_step.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => g_x2_cos_step.OUTPUTSELECT
reset => always0.IN0
reset => j[26].ENA
reset => j[25].ENA
reset => j[24].ENA
reset => j[23].ENA
reset => j[22].ENA
reset => j[21].ENA
reset => j[20].ENA
reset => j[19].ENA
reset => j[18].ENA
reset => j[17].ENA
reset => j[16].ENA
reset => j[15].ENA
reset => j[14].ENA
reset => j[13].ENA
reset => j[12].ENA
reset => j[11].ENA
reset => j[10].ENA
reset => j[9].ENA
reset => j[8].ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => Y_out_real[23]~reg0.ENA
reset => Y_out_real[22]~reg0.ENA
reset => Y_out_real[21]~reg0.ENA
reset => Y_out_real[20]~reg0.ENA
reset => Y_out_real[19]~reg0.ENA
reset => Y_out_real[18]~reg0.ENA
reset => Y_out_real[17]~reg0.ENA
reset => Y_out_real[16]~reg0.ENA
reset => Y_out_real[15]~reg0.ENA
reset => Y_out_real[14]~reg0.ENA
reset => Y_out_real[13]~reg0.ENA
reset => Y_out_real[12]~reg0.ENA
reset => Y_out_real[11]~reg0.ENA
reset => Y_out_real[10]~reg0.ENA
reset => Y_out_real[9]~reg0.ENA
reset => Y_out_real[8]~reg0.ENA
reset => Y_out_real[7]~reg0.ENA
reset => Y_out_real[6]~reg0.ENA
reset => Y_out_real[5]~reg0.ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => Y_out_real[4]~reg0.ENA
reset => Y_out_real[3]~reg0.ENA
reset => Y_out_real[2]~reg0.ENA
reset => Y_out_real[1]~reg0.ENA
reset => Y_out_real[0]~reg0.ENA
reset => f_x1_step2_out[9].ENA
reset => f_x1_step2_out[8].ENA
reset => f_x1_step2_out[7].ENA
reset => f_x1_step2_out[6].ENA
reset => f_x1_step2_out[5].ENA
reset => f_x1_step2_out[4].ENA
reset => f_x1_step2_out[3].ENA
reset => f_x1_step2_out[2].ENA
reset => f_x1_step2_out[1].ENA
reset => f_x1_step2_out[0].ENA
reset => f_x1_high_step_out[9].ENA
reset => f_x1_high_step_out[8].ENA
reset => f_x1_high_step_out[7].ENA
reset => f_x1_high_step_out[6].ENA
reset => f_x1_high_step_out[5].ENA
reset => f_x1_high_step_out[4].ENA
reset => f_x1_high_step_out[3].ENA
reset => f_x1_high_step_out[2].ENA
reset => f_x1_high_step_out[1].ENA
reset => f_x1_high_step_out[0].ENA
reset => f_x1_step3_out[9].ENA
reset => f_x1_step3_out[8].ENA
reset => f_x1_step3_out[7].ENA
reset => f_x1_step3_out[6].ENA
reset => f_x1_step3_out[5].ENA
reset => f_x1_step3_out[4].ENA
reset => f_x1_step3_out[3].ENA
reset => f_x1_step3_out[2].ENA
reset => f_x1_step3_out[1].ENA
reset => f_x1_step3_out[0].ENA
reset => f_x1_step4_out[9].ENA
reset => f_x1_step4_out[8].ENA
reset => f_x1_step4_out[7].ENA
reset => f_x1_step4_out[6].ENA
reset => f_x1_step4_out[5].ENA
reset => f_x1_step4_out[4].ENA
reset => f_x1_step4_out[3].ENA
reset => f_x1_step4_out[2].ENA
reset => f_x1_step4_out[1].ENA
reset => f_x1_step4_out[0].ENA
reset => f_x1_step5_out[10].ENA
reset => f_x1_step5_out[9].ENA
reset => f_x1_step5_out[8].ENA
reset => f_x1_step5_out[7].ENA
reset => f_x1_step5_out[6].ENA
reset => f_x1_step5_out[5].ENA
reset => f_x1_step5_out[4].ENA
reset => f_x1_step5_out[3].ENA
reset => f_x1_step5_out[2].ENA
reset => f_x1_step5_out[1].ENA
reset => f_x1_step5_out[0].ENA
reset => f_x1_step6_out[10].ENA
reset => f_x1_step6_out[9].ENA
reset => f_x1_step6_out[8].ENA
reset => f_x1_step6_out[7].ENA
reset => f_x1_step6_out[6].ENA
reset => f_x1_step6_out[5].ENA
reset => f_x1_step6_out[4].ENA
reset => f_x1_step6_out[3].ENA
reset => f_x1_step6_out[2].ENA
reset => f_x1_step6_out[1].ENA
reset => f_x1_step6_out[0].ENA
reset => sum_real_n_truncation[11]~reg0.ENA
reset => sum_real_n_truncation[10]~reg0.ENA
reset => sum_real_n_truncation[9]~reg0.ENA
reset => sum_real_n_truncation[8]~reg0.ENA
reset => sum_real_n_truncation[7]~reg0.ENA
reset => sum_real_n_truncation[6]~reg0.ENA
reset => sum_real_n_truncation[5]~reg0.ENA
reset => sum_real_n_truncation[4]~reg0.ENA
reset => sum_real_n_truncation[3]~reg0.ENA
reset => sum_real_n_truncation[2]~reg0.ENA
reset => sum_real_n_truncation[1]~reg0.ENA
reset => sum_real_n_truncation[0]~reg0.ENA
reset => j[31].ENA
reset => j[30].ENA
reset => j[29].ENA
reset => j[28].ENA
reset => j[27].ENA
read => always0.IN1
X_in_real[0] => temp_X_in_real[0].DATAIN
X_in_real[1] => temp_X_in_real[1].DATAIN
X_in_real[2] => temp_X_in_real[2].DATAIN
X_in_real[3] => temp_X_in_real[3].DATAIN
X_in_real[4] => temp_X_in_real[4].DATAIN
X_in_real[5] => temp_X_in_real[5].DATAIN
X_in_real[6] => temp_X_in_real[6].DATAIN
X_in_real[7] => temp_X_in_real[7].DATAIN
X_in_real[8] => temp_X_in_real[8].DATAIN
X_in_real[9] => temp_X_in_real[9].DATAIN
X_in_real[10] => temp_X_in_real[10].DATAIN
X_in_real[11] => temp_X_in_real[11].DATAIN
X_in_real[12] => temp_X_in_real[12].DATAIN
X_in_real[13] => temp_X_in_real[13].DATAIN
X_in_real[14] => temp_X_in_real[14].DATAIN
X_in_real[15] => temp_X_in_real[15].DATAIN
X_in_real[16] => temp_X_in_real[16].DATAIN
X_in_real[17] => temp_X_in_real[17].DATAIN
X_in_real[18] => temp_X_in_real[18].DATAIN
X_in_real[19] => temp_X_in_real[19].DATAIN
X_in_real[20] => temp_X_in_real[20].DATAIN
X_in_real[21] => temp_X_in_real[21].DATAIN
X_in_real[22] => temp_X_in_real[22].DATAIN
X_in_real[23] => temp_X_in_real[23].DATAIN
X_in_imag[0] => ~NO_FANOUT~
X_in_imag[1] => ~NO_FANOUT~
X_in_imag[2] => ~NO_FANOUT~
X_in_imag[3] => ~NO_FANOUT~
X_in_imag[4] => ~NO_FANOUT~
X_in_imag[5] => ~NO_FANOUT~
X_in_imag[6] => ~NO_FANOUT~
X_in_imag[7] => ~NO_FANOUT~
X_in_imag[8] => ~NO_FANOUT~
X_in_imag[9] => ~NO_FANOUT~
X_in_imag[10] => ~NO_FANOUT~
X_in_imag[11] => ~NO_FANOUT~
X_in_imag[12] => ~NO_FANOUT~
X_in_imag[13] => ~NO_FANOUT~
X_in_imag[14] => ~NO_FANOUT~
X_in_imag[15] => ~NO_FANOUT~
X_in_imag[16] => ~NO_FANOUT~
X_in_imag[17] => ~NO_FANOUT~
X_in_imag[18] => ~NO_FANOUT~
X_in_imag[19] => ~NO_FANOUT~
X_in_imag[20] => ~NO_FANOUT~
X_in_imag[21] => ~NO_FANOUT~
X_in_imag[22] => ~NO_FANOUT~
X_in_imag[23] => ~NO_FANOUT~
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[0] <= Y_out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[1] <= Y_out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[2] <= Y_out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[3] <= Y_out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[4] <= Y_out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[5] <= Y_out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[6] <= Y_out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[7] <= Y_out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[8] <= Y_out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[9] <= Y_out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[10] <= Y_out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[11] <= Y_out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[12] <= Y_out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[13] <= Y_out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[14] <= Y_out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[15] <= Y_out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[16] <= Y_out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[17] <= Y_out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[18] <= Y_out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[19] <= Y_out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[20] <= Y_out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[21] <= Y_out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[22] <= Y_out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_real[23] <= Y_out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_out_imag[0] <= <GND>
Y_out_imag[1] <= <GND>
Y_out_imag[2] <= <GND>
Y_out_imag[3] <= <GND>
Y_out_imag[4] <= <GND>
Y_out_imag[5] <= <GND>
Y_out_imag[6] <= <GND>
Y_out_imag[7] <= <GND>
Y_out_imag[8] <= <GND>
Y_out_imag[9] <= <GND>
Y_out_imag[10] <= <GND>
Y_out_imag[11] <= <GND>
Y_out_imag[12] <= <GND>
Y_out_imag[13] <= <GND>
Y_out_imag[14] <= <GND>
Y_out_imag[15] <= <GND>
Y_out_imag[16] <= <GND>
Y_out_imag[17] <= <GND>
Y_out_imag[18] <= <GND>
Y_out_imag[19] <= <GND>
Y_out_imag[20] <= <GND>
Y_out_imag[21] <= <GND>
Y_out_imag[22] <= <GND>
Y_out_imag[23] <= <GND>
sum_real_n_truncation[0] <= sum_real_n_truncation[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[1] <= sum_real_n_truncation[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[2] <= sum_real_n_truncation[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[3] <= sum_real_n_truncation[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[4] <= sum_real_n_truncation[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[5] <= sum_real_n_truncation[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[6] <= sum_real_n_truncation[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[7] <= sum_real_n_truncation[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[8] <= sum_real_n_truncation[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[9] <= sum_real_n_truncation[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[10] <= sum_real_n_truncation[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_real_n_truncation[11] <= sum_real_n_truncation[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|text_top|channel:channel_mod|rx:rec
clk => ~NO_FANOUT~
b0[0] => ~NO_FANOUT~
b0[1] => ~NO_FANOUT~
b0[2] => ~NO_FANOUT~
b0[3] => ~NO_FANOUT~
b0[4] => ~NO_FANOUT~
b0[5] => ~NO_FANOUT~
b0[6] => ~NO_FANOUT~
b0[7] => ~NO_FANOUT~
b0[8] => ~NO_FANOUT~
b0[9] => ~NO_FANOUT~
b0[10] => ~NO_FANOUT~
b0[11] => ~NO_FANOUT~
b0[12] => ~NO_FANOUT~
b0[13] => ~NO_FANOUT~
b0[14] => ~NO_FANOUT~
b0[15] => ~NO_FANOUT~
b0[16] => ~NO_FANOUT~
b0[17] => ~NO_FANOUT~
b0[18] => ~NO_FANOUT~
b0[19] => ~NO_FANOUT~
b0[20] => ~NO_FANOUT~
b0[21] => ~NO_FANOUT~
b0[22] => ~NO_FANOUT~
b0[23] => ~NO_FANOUT~
b0[24] => data_out[0].DATAIN
b1[0] => ~NO_FANOUT~
b1[1] => ~NO_FANOUT~
b1[2] => ~NO_FANOUT~
b1[3] => ~NO_FANOUT~
b1[4] => ~NO_FANOUT~
b1[5] => ~NO_FANOUT~
b1[6] => ~NO_FANOUT~
b1[7] => ~NO_FANOUT~
b1[8] => ~NO_FANOUT~
b1[9] => ~NO_FANOUT~
b1[10] => ~NO_FANOUT~
b1[11] => ~NO_FANOUT~
b1[12] => ~NO_FANOUT~
b1[13] => ~NO_FANOUT~
b1[14] => ~NO_FANOUT~
b1[15] => ~NO_FANOUT~
b1[16] => ~NO_FANOUT~
b1[17] => ~NO_FANOUT~
b1[18] => ~NO_FANOUT~
b1[19] => ~NO_FANOUT~
b1[20] => ~NO_FANOUT~
b1[21] => ~NO_FANOUT~
b1[22] => ~NO_FANOUT~
b1[23] => ~NO_FANOUT~
b1[24] => data_out[1].DATAIN
b2[0] => ~NO_FANOUT~
b2[1] => ~NO_FANOUT~
b2[2] => ~NO_FANOUT~
b2[3] => ~NO_FANOUT~
b2[4] => ~NO_FANOUT~
b2[5] => ~NO_FANOUT~
b2[6] => ~NO_FANOUT~
b2[7] => ~NO_FANOUT~
b2[8] => ~NO_FANOUT~
b2[9] => ~NO_FANOUT~
b2[10] => ~NO_FANOUT~
b2[11] => ~NO_FANOUT~
b2[12] => ~NO_FANOUT~
b2[13] => ~NO_FANOUT~
b2[14] => ~NO_FANOUT~
b2[15] => ~NO_FANOUT~
b2[16] => ~NO_FANOUT~
b2[17] => ~NO_FANOUT~
b2[18] => ~NO_FANOUT~
b2[19] => ~NO_FANOUT~
b2[20] => ~NO_FANOUT~
b2[21] => ~NO_FANOUT~
b2[22] => ~NO_FANOUT~
b2[23] => ~NO_FANOUT~
b2[24] => data_out[2].DATAIN
b3[0] => ~NO_FANOUT~
b3[1] => ~NO_FANOUT~
b3[2] => ~NO_FANOUT~
b3[3] => ~NO_FANOUT~
b3[4] => ~NO_FANOUT~
b3[5] => ~NO_FANOUT~
b3[6] => ~NO_FANOUT~
b3[7] => ~NO_FANOUT~
b3[8] => ~NO_FANOUT~
b3[9] => ~NO_FANOUT~
b3[10] => ~NO_FANOUT~
b3[11] => ~NO_FANOUT~
b3[12] => ~NO_FANOUT~
b3[13] => ~NO_FANOUT~
b3[14] => ~NO_FANOUT~
b3[15] => ~NO_FANOUT~
b3[16] => ~NO_FANOUT~
b3[17] => ~NO_FANOUT~
b3[18] => ~NO_FANOUT~
b3[19] => ~NO_FANOUT~
b3[20] => ~NO_FANOUT~
b3[21] => ~NO_FANOUT~
b3[22] => ~NO_FANOUT~
b3[23] => ~NO_FANOUT~
b3[24] => data_out[3].DATAIN
b4[0] => ~NO_FANOUT~
b4[1] => ~NO_FANOUT~
b4[2] => ~NO_FANOUT~
b4[3] => ~NO_FANOUT~
b4[4] => ~NO_FANOUT~
b4[5] => ~NO_FANOUT~
b4[6] => ~NO_FANOUT~
b4[7] => ~NO_FANOUT~
b4[8] => ~NO_FANOUT~
b4[9] => ~NO_FANOUT~
b4[10] => ~NO_FANOUT~
b4[11] => ~NO_FANOUT~
b4[12] => ~NO_FANOUT~
b4[13] => ~NO_FANOUT~
b4[14] => ~NO_FANOUT~
b4[15] => ~NO_FANOUT~
b4[16] => ~NO_FANOUT~
b4[17] => ~NO_FANOUT~
b4[18] => ~NO_FANOUT~
b4[19] => ~NO_FANOUT~
b4[20] => ~NO_FANOUT~
b4[21] => ~NO_FANOUT~
b4[22] => ~NO_FANOUT~
b4[23] => ~NO_FANOUT~
b4[24] => data_out[4].DATAIN
b5[0] => ~NO_FANOUT~
b5[1] => ~NO_FANOUT~
b5[2] => ~NO_FANOUT~
b5[3] => ~NO_FANOUT~
b5[4] => ~NO_FANOUT~
b5[5] => ~NO_FANOUT~
b5[6] => ~NO_FANOUT~
b5[7] => ~NO_FANOUT~
b5[8] => ~NO_FANOUT~
b5[9] => ~NO_FANOUT~
b5[10] => ~NO_FANOUT~
b5[11] => ~NO_FANOUT~
b5[12] => ~NO_FANOUT~
b5[13] => ~NO_FANOUT~
b5[14] => ~NO_FANOUT~
b5[15] => ~NO_FANOUT~
b5[16] => ~NO_FANOUT~
b5[17] => ~NO_FANOUT~
b5[18] => ~NO_FANOUT~
b5[19] => ~NO_FANOUT~
b5[20] => ~NO_FANOUT~
b5[21] => ~NO_FANOUT~
b5[22] => ~NO_FANOUT~
b5[23] => ~NO_FANOUT~
b5[24] => data_out[5].DATAIN
b6[0] => ~NO_FANOUT~
b6[1] => ~NO_FANOUT~
b6[2] => ~NO_FANOUT~
b6[3] => ~NO_FANOUT~
b6[4] => ~NO_FANOUT~
b6[5] => ~NO_FANOUT~
b6[6] => ~NO_FANOUT~
b6[7] => ~NO_FANOUT~
b6[8] => ~NO_FANOUT~
b6[9] => ~NO_FANOUT~
b6[10] => ~NO_FANOUT~
b6[11] => ~NO_FANOUT~
b6[12] => ~NO_FANOUT~
b6[13] => ~NO_FANOUT~
b6[14] => ~NO_FANOUT~
b6[15] => ~NO_FANOUT~
b6[16] => ~NO_FANOUT~
b6[17] => ~NO_FANOUT~
b6[18] => ~NO_FANOUT~
b6[19] => ~NO_FANOUT~
b6[20] => ~NO_FANOUT~
b6[21] => ~NO_FANOUT~
b6[22] => ~NO_FANOUT~
b6[23] => ~NO_FANOUT~
b6[24] => data_out[6].DATAIN
b7[0] => ~NO_FANOUT~
b7[1] => ~NO_FANOUT~
b7[2] => ~NO_FANOUT~
b7[3] => ~NO_FANOUT~
b7[4] => ~NO_FANOUT~
b7[5] => ~NO_FANOUT~
b7[6] => ~NO_FANOUT~
b7[7] => ~NO_FANOUT~
b7[8] => ~NO_FANOUT~
b7[9] => ~NO_FANOUT~
b7[10] => ~NO_FANOUT~
b7[11] => ~NO_FANOUT~
b7[12] => ~NO_FANOUT~
b7[13] => ~NO_FANOUT~
b7[14] => ~NO_FANOUT~
b7[15] => ~NO_FANOUT~
b7[16] => ~NO_FANOUT~
b7[17] => ~NO_FANOUT~
b7[18] => ~NO_FANOUT~
b7[19] => ~NO_FANOUT~
b7[20] => ~NO_FANOUT~
b7[21] => ~NO_FANOUT~
b7[22] => ~NO_FANOUT~
b7[23] => ~NO_FANOUT~
b7[24] => data_out[7].DATAIN
b8[0] => ~NO_FANOUT~
b8[1] => ~NO_FANOUT~
b8[2] => ~NO_FANOUT~
b8[3] => ~NO_FANOUT~
b8[4] => ~NO_FANOUT~
b8[5] => ~NO_FANOUT~
b8[6] => ~NO_FANOUT~
b8[7] => ~NO_FANOUT~
b8[8] => ~NO_FANOUT~
b8[9] => ~NO_FANOUT~
b8[10] => ~NO_FANOUT~
b8[11] => ~NO_FANOUT~
b8[12] => ~NO_FANOUT~
b8[13] => ~NO_FANOUT~
b8[14] => ~NO_FANOUT~
b8[15] => ~NO_FANOUT~
b8[16] => ~NO_FANOUT~
b8[17] => ~NO_FANOUT~
b8[18] => ~NO_FANOUT~
b8[19] => ~NO_FANOUT~
b8[20] => ~NO_FANOUT~
b8[21] => ~NO_FANOUT~
b8[22] => ~NO_FANOUT~
b8[23] => ~NO_FANOUT~
b8[24] => data_out[8].DATAIN
b9[0] => ~NO_FANOUT~
b9[1] => ~NO_FANOUT~
b9[2] => ~NO_FANOUT~
b9[3] => ~NO_FANOUT~
b9[4] => ~NO_FANOUT~
b9[5] => ~NO_FANOUT~
b9[6] => ~NO_FANOUT~
b9[7] => ~NO_FANOUT~
b9[8] => ~NO_FANOUT~
b9[9] => ~NO_FANOUT~
b9[10] => ~NO_FANOUT~
b9[11] => ~NO_FANOUT~
b9[12] => ~NO_FANOUT~
b9[13] => ~NO_FANOUT~
b9[14] => ~NO_FANOUT~
b9[15] => ~NO_FANOUT~
b9[16] => ~NO_FANOUT~
b9[17] => ~NO_FANOUT~
b9[18] => ~NO_FANOUT~
b9[19] => ~NO_FANOUT~
b9[20] => ~NO_FANOUT~
b9[21] => ~NO_FANOUT~
b9[22] => ~NO_FANOUT~
b9[23] => ~NO_FANOUT~
b9[24] => data_out[9].DATAIN
b10[0] => ~NO_FANOUT~
b10[1] => ~NO_FANOUT~
b10[2] => ~NO_FANOUT~
b10[3] => ~NO_FANOUT~
b10[4] => ~NO_FANOUT~
b10[5] => ~NO_FANOUT~
b10[6] => ~NO_FANOUT~
b10[7] => ~NO_FANOUT~
b10[8] => ~NO_FANOUT~
b10[9] => ~NO_FANOUT~
b10[10] => ~NO_FANOUT~
b10[11] => ~NO_FANOUT~
b10[12] => ~NO_FANOUT~
b10[13] => ~NO_FANOUT~
b10[14] => ~NO_FANOUT~
b10[15] => ~NO_FANOUT~
b10[16] => ~NO_FANOUT~
b10[17] => ~NO_FANOUT~
b10[18] => ~NO_FANOUT~
b10[19] => ~NO_FANOUT~
b10[20] => ~NO_FANOUT~
b10[21] => ~NO_FANOUT~
b10[22] => ~NO_FANOUT~
b10[23] => ~NO_FANOUT~
b10[24] => data_out[10].DATAIN
b11[0] => ~NO_FANOUT~
b11[1] => ~NO_FANOUT~
b11[2] => ~NO_FANOUT~
b11[3] => ~NO_FANOUT~
b11[4] => ~NO_FANOUT~
b11[5] => ~NO_FANOUT~
b11[6] => ~NO_FANOUT~
b11[7] => ~NO_FANOUT~
b11[8] => ~NO_FANOUT~
b11[9] => ~NO_FANOUT~
b11[10] => ~NO_FANOUT~
b11[11] => ~NO_FANOUT~
b11[12] => ~NO_FANOUT~
b11[13] => ~NO_FANOUT~
b11[14] => ~NO_FANOUT~
b11[15] => ~NO_FANOUT~
b11[16] => ~NO_FANOUT~
b11[17] => ~NO_FANOUT~
b11[18] => ~NO_FANOUT~
b11[19] => ~NO_FANOUT~
b11[20] => ~NO_FANOUT~
b11[21] => ~NO_FANOUT~
b11[22] => ~NO_FANOUT~
b11[23] => ~NO_FANOUT~
b11[24] => data_out[11].DATAIN
b12[0] => ~NO_FANOUT~
b12[1] => ~NO_FANOUT~
b12[2] => ~NO_FANOUT~
b12[3] => ~NO_FANOUT~
b12[4] => ~NO_FANOUT~
b12[5] => ~NO_FANOUT~
b12[6] => ~NO_FANOUT~
b12[7] => ~NO_FANOUT~
b12[8] => ~NO_FANOUT~
b12[9] => ~NO_FANOUT~
b12[10] => ~NO_FANOUT~
b12[11] => ~NO_FANOUT~
b12[12] => ~NO_FANOUT~
b12[13] => ~NO_FANOUT~
b12[14] => ~NO_FANOUT~
b12[15] => ~NO_FANOUT~
b12[16] => ~NO_FANOUT~
b12[17] => ~NO_FANOUT~
b12[18] => ~NO_FANOUT~
b12[19] => ~NO_FANOUT~
b12[20] => ~NO_FANOUT~
b12[21] => ~NO_FANOUT~
b12[22] => ~NO_FANOUT~
b12[23] => ~NO_FANOUT~
b12[24] => data_out[12].DATAIN
b13[0] => ~NO_FANOUT~
b13[1] => ~NO_FANOUT~
b13[2] => ~NO_FANOUT~
b13[3] => ~NO_FANOUT~
b13[4] => ~NO_FANOUT~
b13[5] => ~NO_FANOUT~
b13[6] => ~NO_FANOUT~
b13[7] => ~NO_FANOUT~
b13[8] => ~NO_FANOUT~
b13[9] => ~NO_FANOUT~
b13[10] => ~NO_FANOUT~
b13[11] => ~NO_FANOUT~
b13[12] => ~NO_FANOUT~
b13[13] => ~NO_FANOUT~
b13[14] => ~NO_FANOUT~
b13[15] => ~NO_FANOUT~
b13[16] => ~NO_FANOUT~
b13[17] => ~NO_FANOUT~
b13[18] => ~NO_FANOUT~
b13[19] => ~NO_FANOUT~
b13[20] => ~NO_FANOUT~
b13[21] => ~NO_FANOUT~
b13[22] => ~NO_FANOUT~
b13[23] => ~NO_FANOUT~
b13[24] => data_out[13].DATAIN
b14[0] => ~NO_FANOUT~
b14[1] => ~NO_FANOUT~
b14[2] => ~NO_FANOUT~
b14[3] => ~NO_FANOUT~
b14[4] => ~NO_FANOUT~
b14[5] => ~NO_FANOUT~
b14[6] => ~NO_FANOUT~
b14[7] => ~NO_FANOUT~
b14[8] => ~NO_FANOUT~
b14[9] => ~NO_FANOUT~
b14[10] => ~NO_FANOUT~
b14[11] => ~NO_FANOUT~
b14[12] => ~NO_FANOUT~
b14[13] => ~NO_FANOUT~
b14[14] => ~NO_FANOUT~
b14[15] => ~NO_FANOUT~
b14[16] => ~NO_FANOUT~
b14[17] => ~NO_FANOUT~
b14[18] => ~NO_FANOUT~
b14[19] => ~NO_FANOUT~
b14[20] => ~NO_FANOUT~
b14[21] => ~NO_FANOUT~
b14[22] => ~NO_FANOUT~
b14[23] => ~NO_FANOUT~
b14[24] => data_out[14].DATAIN
b15[0] => ~NO_FANOUT~
b15[1] => ~NO_FANOUT~
b15[2] => ~NO_FANOUT~
b15[3] => ~NO_FANOUT~
b15[4] => ~NO_FANOUT~
b15[5] => ~NO_FANOUT~
b15[6] => ~NO_FANOUT~
b15[7] => ~NO_FANOUT~
b15[8] => ~NO_FANOUT~
b15[9] => ~NO_FANOUT~
b15[10] => ~NO_FANOUT~
b15[11] => ~NO_FANOUT~
b15[12] => ~NO_FANOUT~
b15[13] => ~NO_FANOUT~
b15[14] => ~NO_FANOUT~
b15[15] => ~NO_FANOUT~
b15[16] => ~NO_FANOUT~
b15[17] => ~NO_FANOUT~
b15[18] => ~NO_FANOUT~
b15[19] => ~NO_FANOUT~
b15[20] => ~NO_FANOUT~
b15[21] => ~NO_FANOUT~
b15[22] => ~NO_FANOUT~
b15[23] => ~NO_FANOUT~
b15[24] => data_out[15].DATAIN
b16[0] => ~NO_FANOUT~
b16[1] => ~NO_FANOUT~
b16[2] => ~NO_FANOUT~
b16[3] => ~NO_FANOUT~
b16[4] => ~NO_FANOUT~
b16[5] => ~NO_FANOUT~
b16[6] => ~NO_FANOUT~
b16[7] => ~NO_FANOUT~
b16[8] => ~NO_FANOUT~
b16[9] => ~NO_FANOUT~
b16[10] => ~NO_FANOUT~
b16[11] => ~NO_FANOUT~
b16[12] => ~NO_FANOUT~
b16[13] => ~NO_FANOUT~
b16[14] => ~NO_FANOUT~
b16[15] => ~NO_FANOUT~
b16[16] => ~NO_FANOUT~
b16[17] => ~NO_FANOUT~
b16[18] => ~NO_FANOUT~
b16[19] => ~NO_FANOUT~
b16[20] => ~NO_FANOUT~
b16[21] => ~NO_FANOUT~
b16[22] => ~NO_FANOUT~
b16[23] => ~NO_FANOUT~
b16[24] => data_out[16].DATAIN
b17[0] => ~NO_FANOUT~
b17[1] => ~NO_FANOUT~
b17[2] => ~NO_FANOUT~
b17[3] => ~NO_FANOUT~
b17[4] => ~NO_FANOUT~
b17[5] => ~NO_FANOUT~
b17[6] => ~NO_FANOUT~
b17[7] => ~NO_FANOUT~
b17[8] => ~NO_FANOUT~
b17[9] => ~NO_FANOUT~
b17[10] => ~NO_FANOUT~
b17[11] => ~NO_FANOUT~
b17[12] => ~NO_FANOUT~
b17[13] => ~NO_FANOUT~
b17[14] => ~NO_FANOUT~
b17[15] => ~NO_FANOUT~
b17[16] => ~NO_FANOUT~
b17[17] => ~NO_FANOUT~
b17[18] => ~NO_FANOUT~
b17[19] => ~NO_FANOUT~
b17[20] => ~NO_FANOUT~
b17[21] => ~NO_FANOUT~
b17[22] => ~NO_FANOUT~
b17[23] => ~NO_FANOUT~
b17[24] => data_out[17].DATAIN
b18[0] => ~NO_FANOUT~
b18[1] => ~NO_FANOUT~
b18[2] => ~NO_FANOUT~
b18[3] => ~NO_FANOUT~
b18[4] => ~NO_FANOUT~
b18[5] => ~NO_FANOUT~
b18[6] => ~NO_FANOUT~
b18[7] => ~NO_FANOUT~
b18[8] => ~NO_FANOUT~
b18[9] => ~NO_FANOUT~
b18[10] => ~NO_FANOUT~
b18[11] => ~NO_FANOUT~
b18[12] => ~NO_FANOUT~
b18[13] => ~NO_FANOUT~
b18[14] => ~NO_FANOUT~
b18[15] => ~NO_FANOUT~
b18[16] => ~NO_FANOUT~
b18[17] => ~NO_FANOUT~
b18[18] => ~NO_FANOUT~
b18[19] => ~NO_FANOUT~
b18[20] => ~NO_FANOUT~
b18[21] => ~NO_FANOUT~
b18[22] => ~NO_FANOUT~
b18[23] => ~NO_FANOUT~
b18[24] => data_out[18].DATAIN
b19[0] => ~NO_FANOUT~
b19[1] => ~NO_FANOUT~
b19[2] => ~NO_FANOUT~
b19[3] => ~NO_FANOUT~
b19[4] => ~NO_FANOUT~
b19[5] => ~NO_FANOUT~
b19[6] => ~NO_FANOUT~
b19[7] => ~NO_FANOUT~
b19[8] => ~NO_FANOUT~
b19[9] => ~NO_FANOUT~
b19[10] => ~NO_FANOUT~
b19[11] => ~NO_FANOUT~
b19[12] => ~NO_FANOUT~
b19[13] => ~NO_FANOUT~
b19[14] => ~NO_FANOUT~
b19[15] => ~NO_FANOUT~
b19[16] => ~NO_FANOUT~
b19[17] => ~NO_FANOUT~
b19[18] => ~NO_FANOUT~
b19[19] => ~NO_FANOUT~
b19[20] => ~NO_FANOUT~
b19[21] => ~NO_FANOUT~
b19[22] => ~NO_FANOUT~
b19[23] => ~NO_FANOUT~
b19[24] => data_out[19].DATAIN
b20[0] => ~NO_FANOUT~
b20[1] => ~NO_FANOUT~
b20[2] => ~NO_FANOUT~
b20[3] => ~NO_FANOUT~
b20[4] => ~NO_FANOUT~
b20[5] => ~NO_FANOUT~
b20[6] => ~NO_FANOUT~
b20[7] => ~NO_FANOUT~
b20[8] => ~NO_FANOUT~
b20[9] => ~NO_FANOUT~
b20[10] => ~NO_FANOUT~
b20[11] => ~NO_FANOUT~
b20[12] => ~NO_FANOUT~
b20[13] => ~NO_FANOUT~
b20[14] => ~NO_FANOUT~
b20[15] => ~NO_FANOUT~
b20[16] => ~NO_FANOUT~
b20[17] => ~NO_FANOUT~
b20[18] => ~NO_FANOUT~
b20[19] => ~NO_FANOUT~
b20[20] => ~NO_FANOUT~
b20[21] => ~NO_FANOUT~
b20[22] => ~NO_FANOUT~
b20[23] => ~NO_FANOUT~
b20[24] => data_out[20].DATAIN
b21[0] => ~NO_FANOUT~
b21[1] => ~NO_FANOUT~
b21[2] => ~NO_FANOUT~
b21[3] => ~NO_FANOUT~
b21[4] => ~NO_FANOUT~
b21[5] => ~NO_FANOUT~
b21[6] => ~NO_FANOUT~
b21[7] => ~NO_FANOUT~
b21[8] => ~NO_FANOUT~
b21[9] => ~NO_FANOUT~
b21[10] => ~NO_FANOUT~
b21[11] => ~NO_FANOUT~
b21[12] => ~NO_FANOUT~
b21[13] => ~NO_FANOUT~
b21[14] => ~NO_FANOUT~
b21[15] => ~NO_FANOUT~
b21[16] => ~NO_FANOUT~
b21[17] => ~NO_FANOUT~
b21[18] => ~NO_FANOUT~
b21[19] => ~NO_FANOUT~
b21[20] => ~NO_FANOUT~
b21[21] => ~NO_FANOUT~
b21[22] => ~NO_FANOUT~
b21[23] => ~NO_FANOUT~
b21[24] => data_out[21].DATAIN
b22[0] => ~NO_FANOUT~
b22[1] => ~NO_FANOUT~
b22[2] => ~NO_FANOUT~
b22[3] => ~NO_FANOUT~
b22[4] => ~NO_FANOUT~
b22[5] => ~NO_FANOUT~
b22[6] => ~NO_FANOUT~
b22[7] => ~NO_FANOUT~
b22[8] => ~NO_FANOUT~
b22[9] => ~NO_FANOUT~
b22[10] => ~NO_FANOUT~
b22[11] => ~NO_FANOUT~
b22[12] => ~NO_FANOUT~
b22[13] => ~NO_FANOUT~
b22[14] => ~NO_FANOUT~
b22[15] => ~NO_FANOUT~
b22[16] => ~NO_FANOUT~
b22[17] => ~NO_FANOUT~
b22[18] => ~NO_FANOUT~
b22[19] => ~NO_FANOUT~
b22[20] => ~NO_FANOUT~
b22[21] => ~NO_FANOUT~
b22[22] => ~NO_FANOUT~
b22[23] => ~NO_FANOUT~
b22[24] => data_out[22].DATAIN
b23[0] => ~NO_FANOUT~
b23[1] => ~NO_FANOUT~
b23[2] => ~NO_FANOUT~
b23[3] => ~NO_FANOUT~
b23[4] => ~NO_FANOUT~
b23[5] => ~NO_FANOUT~
b23[6] => ~NO_FANOUT~
b23[7] => ~NO_FANOUT~
b23[8] => ~NO_FANOUT~
b23[9] => ~NO_FANOUT~
b23[10] => ~NO_FANOUT~
b23[11] => ~NO_FANOUT~
b23[12] => ~NO_FANOUT~
b23[13] => ~NO_FANOUT~
b23[14] => ~NO_FANOUT~
b23[15] => ~NO_FANOUT~
b23[16] => ~NO_FANOUT~
b23[17] => ~NO_FANOUT~
b23[18] => ~NO_FANOUT~
b23[19] => ~NO_FANOUT~
b23[20] => ~NO_FANOUT~
b23[21] => ~NO_FANOUT~
b23[22] => ~NO_FANOUT~
b23[23] => ~NO_FANOUT~
b23[24] => data_out[23].DATAIN
data_out[0] <= b0[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= b1[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= b2[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= b3[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= b4[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= b5[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= b6[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= b7[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= b8[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= b9[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= b10[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= b11[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= b12[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= b13[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= b14[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= b15[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= b16[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= b17[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= b18[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= b19[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= b20[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= b21[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= b22[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= b23[24].DB_MAX_OUTPUT_PORT_TYPE


|text_top|BPSK_demod_text:demodulator
in[0] => Equal0.IN0
in[1] => Equal0.IN31
in[2] => Equal1.IN0
in[3] => Equal1.IN31
in[4] => Equal2.IN0
in[5] => Equal2.IN31
in[6] => Equal3.IN0
in[7] => Equal3.IN31
in[8] => Equal4.IN0
in[9] => Equal4.IN31
in[10] => Equal5.IN0
in[11] => Equal5.IN31
in[12] => Equal6.IN0
in[13] => Equal6.IN31
in[14] => Equal7.IN0
in[15] => Equal7.IN31
in[16] => Equal8.IN0
in[17] => Equal8.IN31
in[18] => Equal9.IN0
in[19] => Equal9.IN31
in[20] => Equal10.IN0
in[21] => Equal10.IN31
in[22] => Equal11.IN0
in[23] => Equal11.IN31
DataOut[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE


|text_top|HammingIP_Dec:hamming_decoder
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
err_corrected <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.err_corrected
err_detected <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.err_detected
err_fatal <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.err_fatal
q[0] <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.q
q[1] <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.q
q[2] <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.q
q[3] <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.q
q[4] <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.q
q[5] <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.q
q[6] <= HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component.q


|text_top|HammingIP_Dec:hamming_decoder|HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire.IN1
data[3] => parity_final_wire[3].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[6] => parity_01_wire.IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[7] => parity_01_wire[1].IN1
data[7] => parity_final_wire[7].IN1
data[8] => parity_02_wire[0].IN1
data[8] => parity_final_wire[8].IN1
data[9] => parity_03_wire.IN1
data[9] => parity_final_wire[9].IN1
data[10] => parity_04_wire.IN1
data[10] => parity_final_wire[10].IN1
data[11] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE


|text_top|HammingIP_Dec:hamming_decoder|HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component|lpm_decode:error_bit_decoder
data[0] => decode_g5f:auto_generated.data[0]
data[1] => decode_g5f:auto_generated.data[1]
data[2] => decode_g5f:auto_generated.data[2]
data[3] => decode_g5f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_g5f:auto_generated.eq[0]
eq[1] <= decode_g5f:auto_generated.eq[1]
eq[2] <= decode_g5f:auto_generated.eq[2]
eq[3] <= decode_g5f:auto_generated.eq[3]
eq[4] <= decode_g5f:auto_generated.eq[4]
eq[5] <= decode_g5f:auto_generated.eq[5]
eq[6] <= decode_g5f:auto_generated.eq[6]
eq[7] <= decode_g5f:auto_generated.eq[7]
eq[8] <= decode_g5f:auto_generated.eq[8]
eq[9] <= decode_g5f:auto_generated.eq[9]
eq[10] <= decode_g5f:auto_generated.eq[10]
eq[11] <= decode_g5f:auto_generated.eq[11]
eq[12] <= decode_g5f:auto_generated.eq[12]
eq[13] <= decode_g5f:auto_generated.eq[13]
eq[14] <= decode_g5f:auto_generated.eq[14]
eq[15] <= decode_g5f:auto_generated.eq[15]


|text_top|HammingIP_Dec:hamming_decoder|HammingIP_Dec_altecc_decoder_soe:HammingIP_Dec_altecc_decoder_soe_component|lpm_decode:error_bit_decoder|decode_g5f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|text_top|decrypt:decryptor
clk => clk.IN1
rst => rst.IN1
password[0] => password[0].IN1
password[1] => password[1].IN1
password[2] => password[2].IN1
password[3] => password[3].IN1
password[4] => password[4].IN1
password[5] => password[5].IN1
password[6] => password[6].IN1
data_in[0] => data_out.IN1
data_in[1] => data_out.IN1
data_in[2] => data_out.IN1
data_in[3] => data_out.IN1
data_in[4] => data_out.IN1
data_in[5] => data_out.IN1
data_in[6] => data_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
init_done <= rc4:device.init_done
valid => valid.IN1


|text_top|decrypt:decryptor|rc4:device
clk => ~NO_FANOUT~
rst => KSState.OUTPUTSELECT
rst => KSState.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => K.OUTPUTSELECT
rst => KSState.0111.IN1
rst => Selector2328.IN2
rst => Selector2328.IN3
rst => Selector2328.IN4
rst => Selector2328.IN5
rst => Selector2328.IN6
rst => Selector2328.IN7
rst => output_ready.IN1
rst => Selector2049.IN3
rst => Selector2049.IN4
rst => Selector1.IN4
rst => Selector1.IN5
rst => key[0].IN1
rst => tmp[7].IN1
rst => Selector2068.IN3
rst => Selector2068.IN4
rst => Selector2068.IN5
rst => Selector2069.IN2
rst => Selector2069.IN3
rst => Selector2069.IN4
rst => S[255][0].IN1
rst => S[255][0].IN1
rst => S[254][0].IN1
rst => S[254][0].IN1
rst => S[253][0].IN1
rst => S[253][0].IN1
rst => S[252][0].IN1
rst => S[252][0].IN1
rst => S[251][0].IN1
rst => S[251][0].IN1
rst => S[250][0].IN1
rst => S[250][0].IN1
rst => S[249][0].IN1
rst => S[249][0].IN1
rst => S[248][0].IN1
rst => S[248][0].IN1
rst => S[247][0].IN1
rst => S[247][0].IN1
rst => S[246][0].IN1
rst => S[246][0].IN1
rst => S[245][0].IN1
rst => S[245][0].IN1
rst => S[244][0].IN1
rst => S[244][0].IN1
rst => S[243][0].IN1
rst => S[243][0].IN1
rst => S[242][0].IN1
rst => S[242][0].IN1
rst => S[241][0].IN1
rst => S[241][0].IN1
rst => S[240][0].IN1
rst => S[240][0].IN1
rst => S[239][0].IN1
rst => S[239][0].IN1
rst => S[238][0].IN1
rst => S[238][0].IN1
rst => S[237][0].IN1
rst => S[237][0].IN1
rst => S[236][0].IN1
rst => S[236][0].IN1
rst => S[235][0].IN1
rst => S[235][0].IN1
rst => S[234][0].IN1
rst => S[234][0].IN1
rst => S[233][0].IN1
rst => S[233][0].IN1
rst => S[232][0].IN1
rst => S[232][0].IN1
rst => S[231][0].IN1
rst => S[231][0].IN1
rst => S[230][0].IN1
rst => S[230][0].IN1
rst => S[229][0].IN1
rst => S[229][0].IN1
rst => S[228][0].IN1
rst => S[228][0].IN1
rst => S[227][0].IN1
rst => S[227][0].IN1
rst => S[226][0].IN1
rst => S[226][0].IN1
rst => S[225][0].IN1
rst => S[225][0].IN1
rst => S[224][0].IN1
rst => S[224][0].IN1
rst => S[223][0].IN1
rst => S[223][0].IN1
rst => S[222][0].IN1
rst => S[222][0].IN1
rst => S[221][0].IN1
rst => S[221][0].IN1
rst => S[220][0].IN1
rst => S[220][0].IN1
rst => S[219][0].IN1
rst => S[219][0].IN1
rst => S[218][0].IN1
rst => S[218][0].IN1
rst => S[217][0].IN1
rst => S[217][0].IN1
rst => S[216][0].IN1
rst => S[216][0].IN1
rst => S[215][0].IN1
rst => S[215][0].IN1
rst => S[214][0].IN1
rst => S[214][0].IN1
rst => S[213][0].IN1
rst => S[213][0].IN1
rst => S[212][0].IN1
rst => S[212][0].IN1
rst => S[211][0].IN1
rst => S[211][0].IN1
rst => S[210][0].IN1
rst => S[210][0].IN1
rst => S[209][0].IN1
rst => S[209][0].IN1
rst => S[208][0].IN1
rst => S[208][0].IN1
rst => S[207][0].IN1
rst => S[207][0].IN1
rst => S[206][0].IN1
rst => S[206][0].IN1
rst => S[205][0].IN1
rst => S[205][0].IN1
rst => S[204][0].IN1
rst => S[204][0].IN1
rst => S[203][0].IN1
rst => S[203][0].IN1
rst => S[202][0].IN1
rst => S[202][0].IN1
rst => S[201][0].IN1
rst => S[201][0].IN1
rst => S[200][0].IN1
rst => S[200][0].IN1
rst => S[199][0].IN1
rst => S[199][0].IN1
rst => S[198][0].IN1
rst => S[198][0].IN1
rst => S[197][0].IN1
rst => S[197][0].IN1
rst => S[196][0].IN1
rst => S[196][0].IN1
rst => S[195][0].IN1
rst => S[195][0].IN1
rst => S[194][0].IN1
rst => S[194][0].IN1
rst => S[193][0].IN1
rst => S[193][0].IN1
rst => S[192][0].IN1
rst => S[192][0].IN1
rst => S[191][0].IN1
rst => S[191][0].IN1
rst => S[190][0].IN1
rst => S[190][0].IN1
rst => S[189][0].IN1
rst => S[189][0].IN1
rst => S[188][0].IN1
rst => S[188][0].IN1
rst => S[187][0].IN1
rst => S[187][0].IN1
rst => S[186][0].IN1
rst => S[186][0].IN1
rst => S[185][0].IN1
rst => S[185][0].IN1
rst => S[184][0].IN1
rst => S[184][0].IN1
rst => S[183][0].IN1
rst => S[183][0].IN1
rst => S[182][0].IN1
rst => S[182][0].IN1
rst => S[181][0].IN1
rst => S[181][0].IN1
rst => S[180][0].IN1
rst => S[180][0].IN1
rst => S[179][0].IN1
rst => S[179][0].IN1
rst => S[178][0].IN1
rst => S[178][0].IN1
rst => S[177][0].IN1
rst => S[177][0].IN1
rst => S[176][0].IN1
rst => S[176][0].IN1
rst => S[175][0].IN1
rst => S[175][0].IN1
rst => S[174][0].IN1
rst => S[174][0].IN1
rst => S[173][0].IN1
rst => S[173][0].IN1
rst => S[172][0].IN1
rst => S[172][0].IN1
rst => S[171][0].IN1
rst => S[171][0].IN1
rst => S[170][0].IN1
rst => S[170][0].IN1
rst => S[169][0].IN1
rst => S[169][0].IN1
rst => S[168][0].IN1
rst => S[168][0].IN1
rst => S[167][0].IN1
rst => S[167][0].IN1
rst => S[166][0].IN1
rst => S[166][0].IN1
rst => S[165][0].IN1
rst => S[165][0].IN1
rst => S[164][0].IN1
rst => S[164][0].IN1
rst => S[163][0].IN1
rst => S[163][0].IN1
rst => S[162][0].IN1
rst => S[162][0].IN1
rst => S[161][0].IN1
rst => S[161][0].IN1
rst => S[160][0].IN1
rst => S[160][0].IN1
rst => S[159][0].IN1
rst => S[159][0].IN1
rst => S[158][0].IN1
rst => S[158][0].IN1
rst => S[157][0].IN1
rst => S[157][0].IN1
rst => S[156][0].IN1
rst => S[156][0].IN1
rst => S[155][0].IN1
rst => S[155][0].IN1
rst => S[154][0].IN1
rst => S[154][0].IN1
rst => S[153][0].IN1
rst => S[153][0].IN1
rst => S[152][0].IN1
rst => S[152][0].IN1
rst => S[151][0].IN1
rst => S[151][0].IN1
rst => S[150][0].IN1
rst => S[150][0].IN1
rst => S[149][0].IN1
rst => S[149][0].IN1
rst => S[148][0].IN1
rst => S[148][0].IN1
rst => S[147][0].IN1
rst => S[147][0].IN1
rst => S[146][0].IN1
rst => S[146][0].IN1
rst => S[145][0].IN1
rst => S[145][0].IN1
rst => S[144][0].IN1
rst => S[144][0].IN1
rst => S[143][0].IN1
rst => S[143][0].IN1
rst => S[142][0].IN1
rst => S[142][0].IN1
rst => S[141][0].IN1
rst => S[141][0].IN1
rst => S[140][0].IN1
rst => S[140][0].IN1
rst => S[139][0].IN1
rst => S[139][0].IN1
rst => S[138][0].IN1
rst => S[138][0].IN1
rst => S[137][0].IN1
rst => S[137][0].IN1
rst => S[136][0].IN1
rst => S[136][0].IN1
rst => S[135][0].IN1
rst => S[135][0].IN1
rst => S[134][0].IN1
rst => S[134][0].IN1
rst => S[133][0].IN1
rst => S[133][0].IN1
rst => S[132][0].IN1
rst => S[132][0].IN1
rst => S[131][0].IN1
rst => S[131][0].IN1
rst => S[130][0].IN1
rst => S[130][0].IN1
rst => S[129][0].IN1
rst => S[129][0].IN1
rst => S[128][0].IN1
rst => S[128][0].IN1
rst => S[127][0].IN1
rst => S[127][0].IN1
rst => S[126][0].IN1
rst => S[126][0].IN1
rst => S[125][0].IN1
rst => S[125][0].IN1
rst => S[124][0].IN1
rst => S[124][0].IN1
rst => S[123][0].IN1
rst => S[123][0].IN1
rst => S[122][0].IN1
rst => S[122][0].IN1
rst => S[121][0].IN1
rst => S[121][0].IN1
rst => S[120][0].IN1
rst => S[120][0].IN1
rst => S[119][0].IN1
rst => S[119][0].IN1
rst => S[118][0].IN1
rst => S[118][0].IN1
rst => S[117][0].IN1
rst => S[117][0].IN1
rst => S[116][0].IN1
rst => S[116][0].IN1
rst => S[115][0].IN1
rst => S[115][0].IN1
rst => S[114][0].IN1
rst => S[114][0].IN1
rst => S[113][0].IN1
rst => S[113][0].IN1
rst => S[112][0].IN1
rst => S[112][0].IN1
rst => S[111][0].IN1
rst => S[111][0].IN1
rst => S[110][0].IN1
rst => S[110][0].IN1
rst => S[109][0].IN1
rst => S[109][0].IN1
rst => S[108][0].IN1
rst => S[108][0].IN1
rst => S[107][0].IN1
rst => S[107][0].IN1
rst => S[106][0].IN1
rst => S[106][0].IN1
rst => S[105][0].IN1
rst => S[105][0].IN1
rst => S[104][0].IN1
rst => S[104][0].IN1
rst => S[103][0].IN1
rst => S[103][0].IN1
rst => S[102][0].IN1
rst => S[102][0].IN1
rst => S[101][0].IN1
rst => S[101][0].IN1
rst => S[100][0].IN1
rst => S[100][0].IN1
rst => S[99][0].IN1
rst => S[99][0].IN1
rst => S[98][0].IN1
rst => S[98][0].IN1
rst => S[97][0].IN1
rst => S[97][0].IN1
rst => S[96][0].IN1
rst => S[96][0].IN1
rst => S[95][0].IN1
rst => S[95][0].IN1
rst => S[94][0].IN1
rst => S[94][0].IN1
rst => S[93][0].IN1
rst => S[93][0].IN1
rst => S[92][0].IN1
rst => S[92][0].IN1
rst => S[91][0].IN1
rst => S[91][0].IN1
rst => S[90][0].IN1
rst => S[90][0].IN1
rst => S[89][0].IN1
rst => S[89][0].IN1
rst => S[88][0].IN1
rst => S[88][0].IN1
rst => S[87][0].IN1
rst => S[87][0].IN1
rst => S[86][0].IN1
rst => S[86][0].IN1
rst => S[85][0].IN1
rst => S[85][0].IN1
rst => S[84][0].IN1
rst => S[84][0].IN1
rst => S[83][0].IN1
rst => S[83][0].IN1
rst => S[82][0].IN1
rst => S[82][0].IN1
rst => S[81][0].IN1
rst => S[81][0].IN1
rst => S[80][0].IN1
rst => S[80][0].IN1
rst => S[79][0].IN1
rst => S[79][0].IN1
rst => S[78][0].IN1
rst => S[78][0].IN1
rst => S[77][0].IN1
rst => S[77][0].IN1
rst => S[76][0].IN1
rst => S[76][0].IN1
rst => S[75][0].IN1
rst => S[75][0].IN1
rst => S[74][0].IN1
rst => S[74][0].IN1
rst => S[73][0].IN1
rst => S[73][0].IN1
rst => S[72][0].IN1
rst => S[72][0].IN1
rst => S[71][0].IN1
rst => S[71][0].IN1
rst => S[70][0].IN1
rst => S[70][0].IN1
rst => S[69][0].IN1
rst => S[69][0].IN1
rst => S[68][0].IN1
rst => S[68][0].IN1
rst => S[67][0].IN1
rst => S[67][0].IN1
rst => S[66][0].IN1
rst => S[66][0].IN1
rst => S[65][0].IN1
rst => S[65][0].IN1
rst => S[64][0].IN1
rst => S[64][0].IN1
rst => S[63][0].IN1
rst => S[63][0].IN1
rst => S[62][0].IN1
rst => S[62][0].IN1
rst => S[61][0].IN1
rst => S[61][0].IN1
rst => S[60][0].IN1
rst => S[60][0].IN1
rst => S[59][0].IN1
rst => S[59][0].IN1
rst => S[58][0].IN1
rst => S[58][0].IN1
rst => S[57][0].IN1
rst => S[57][0].IN1
rst => S[56][0].IN1
rst => S[56][0].IN1
rst => S[55][0].IN1
rst => S[55][0].IN1
rst => S[54][0].IN1
rst => S[54][0].IN1
rst => S[53][0].IN1
rst => S[53][0].IN1
rst => S[52][0].IN1
rst => S[52][0].IN1
rst => S[51][0].IN1
rst => S[51][0].IN1
rst => S[50][0].IN1
rst => S[50][0].IN1
rst => S[49][0].IN1
rst => S[49][0].IN1
rst => S[48][0].IN1
rst => S[48][0].IN1
rst => S[47][0].IN1
rst => S[47][0].IN1
rst => S[46][0].IN1
rst => S[46][0].IN1
rst => S[45][0].IN1
rst => S[45][0].IN1
rst => S[44][0].IN1
rst => S[44][0].IN1
rst => S[43][0].IN1
rst => S[43][0].IN1
rst => S[42][0].IN1
rst => S[42][0].IN1
rst => S[41][0].IN1
rst => S[41][0].IN1
rst => S[40][0].IN1
rst => S[40][0].IN1
rst => S[39][0].IN1
rst => S[39][0].IN1
rst => S[38][0].IN1
rst => S[38][0].IN1
rst => S[37][0].IN1
rst => S[37][0].IN1
rst => S[36][0].IN1
rst => S[36][0].IN1
rst => S[35][0].IN1
rst => S[35][0].IN1
rst => S[34][0].IN1
rst => S[34][0].IN1
rst => S[33][0].IN1
rst => S[33][0].IN1
rst => S[32][0].IN1
rst => S[32][0].IN1
rst => S[31][0].IN1
rst => S[31][0].IN1
rst => S[30][0].IN1
rst => S[30][0].IN1
rst => S[29][0].IN1
rst => S[29][0].IN1
rst => S[28][0].IN1
rst => S[28][0].IN1
rst => S[27][0].IN1
rst => S[27][0].IN1
rst => S[26][0].IN1
rst => S[26][0].IN1
rst => S[25][0].IN1
rst => S[25][0].IN1
rst => S[24][0].IN1
rst => S[24][0].IN1
rst => S[23][0].IN1
rst => S[23][0].IN1
rst => S[22][0].IN1
rst => S[22][0].IN1
rst => S[21][0].IN1
rst => S[21][0].IN1
rst => S[20][0].IN1
rst => S[20][0].IN1
rst => S[19][0].IN1
rst => S[19][0].IN1
rst => S[18][0].IN1
rst => S[18][0].IN1
rst => S[17][0].IN1
rst => S[17][0].IN1
rst => S[16][0].IN1
rst => S[16][0].IN1
rst => S[15][0].IN1
rst => S[15][0].IN1
rst => S[14][0].IN1
rst => S[14][0].IN1
rst => S[13][0].IN1
rst => S[13][0].IN1
rst => S[12][0].IN1
rst => S[12][0].IN1
rst => S[11][0].IN1
rst => S[11][0].IN1
rst => S[10][0].IN1
rst => S[10][0].IN1
rst => S[9][0].IN1
rst => S[9][0].IN1
rst => S[8][0].IN1
rst => S[8][0].IN1
rst => S[7][0].IN1
rst => S[7][0].IN1
rst => S[6][0].IN1
rst => S[6][0].IN1
rst => S[5][0].IN1
rst => S[5][0].IN1
rst => S[4][0].IN1
rst => S[4][0].IN1
rst => S[3][0].IN1
rst => S[3][0].IN1
rst => S[2][0].IN1
rst => S[2][0].IN1
rst => S[1][0].IN1
rst => S[1][0].IN1
rst => S[0][0].IN1
rst => S[0][0].IN1
rst => Selector2330.IN1
rst => Selector2332.IN4
rst => Selector2334.IN1
rst => Selector2336.IN4
rst => Selector0.IN4
rst => j[6].IN1
rst => Selector0.IN5
rst => Selector2337.IN0
output_ready <= output_ready$latch.DB_MAX_OUTPUT_PORT_TYPE
password_input[0] => key[0].DATAIN
password_input[1] => key[1].DATAIN
password_input[2] => key[2].DATAIN
password_input[3] => key[3].DATAIN
password_input[4] => key[4].DATAIN
password_input[5] => key[5].DATAIN
password_input[6] => key[6].DATAIN
password_input[7] => key[7].DATAIN
K[0] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[1] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[2] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[3] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[4] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[5] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[6] <= K.DB_MAX_OUTPUT_PORT_TYPE
K[7] <= K.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
valid => Selector2327.IN4
valid => Selector2329.IN7
valid => Selector2331.IN4
valid => Selector2333.IN4
valid => Selector2335.IN4
valid => Selector2338.IN4
valid => Selector2340.IN4


|text_top|decompression:decompressd
IN[0] => OUT.DATAA
IN[0] => Equal0.IN5
IN[0] => Equal1.IN2
IN[0] => Equal2.IN4
IN[0] => Equal3.IN5
IN[0] => Equal4.IN6
IN[0] => Equal5.IN5
IN[1] => OUT.DATAA
IN[1] => Equal0.IN4
IN[1] => Equal1.IN6
IN[1] => Equal2.IN6
IN[1] => Equal3.IN4
IN[1] => Equal4.IN5
IN[1] => Equal5.IN6
IN[2] => OUT.DATAA
IN[2] => Equal0.IN3
IN[2] => Equal1.IN5
IN[2] => Equal2.IN3
IN[2] => Equal3.IN3
IN[2] => Equal4.IN4
IN[2] => Equal5.IN4
IN[3] => OUT.DATAA
IN[3] => Equal0.IN2
IN[3] => Equal1.IN4
IN[3] => Equal2.IN2
IN[3] => Equal3.IN2
IN[3] => Equal4.IN3
IN[3] => Equal5.IN3
IN[4] => OUT.DATAA
IN[4] => Equal0.IN1
IN[4] => Equal1.IN3
IN[4] => Equal2.IN5
IN[4] => Equal3.IN6
IN[4] => Equal4.IN2
IN[4] => Equal5.IN2
IN[5] => Add0.IN4
IN[5] => Equal0.IN6
IN[5] => Equal1.IN1
IN[5] => Equal2.IN1
IN[5] => Equal3.IN1
IN[5] => Equal4.IN1
IN[5] => Equal5.IN1
IN[6] => Add0.IN3
IN[6] => Equal0.IN0
IN[6] => Equal1.IN0
IN[6] => Equal2.IN0
IN[6] => Equal3.IN0
IN[6] => Equal4.IN0
IN[6] => Equal5.IN0
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE


|text_top|sink:finish
clk => f_mem:F.clock
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
reset => address[0].ACLR
reset => address[1].ACLR
reset => address[2].ACLR
reset => address[3].ACLR
reset => address[4].ACLR
reset => address[5].ACLR
reset => address[6].ACLR
reset => address[7].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
data_in[0] => f_mem:F.data[0]
data_in[1] => f_mem:F.data[1]
data_in[2] => f_mem:F.data[2]
data_in[3] => f_mem:F.data[3]
data_in[4] => f_mem:F.data[4]
data_in[5] => f_mem:F.data[5]
data_in[6] => f_mem:F.data[6]
data_in[7] => f_mem:F.data[7]
start_write => always0.IN1
start_write => counter.OUTPUTSELECT
start_write => counter.OUTPUTSELECT
start_write => counter.OUTPUTSELECT
start_write => counter.OUTPUTSELECT
start_write => counter.OUTPUTSELECT
start_write => counter.OUTPUTSELECT
start_write => counter.OUTPUTSELECT
start_write => counter.OUTPUTSELECT
start_write => f_mem:F.wren
start_sink => ~NO_FANOUT~


|text_top|sink:finish|f_mem:F
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|text_top|sink:finish|f_mem:F|altsyncram:altsyncram_component
wren_a => altsyncram_cvp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cvp1:auto_generated.data_a[0]
data_a[1] => altsyncram_cvp1:auto_generated.data_a[1]
data_a[2] => altsyncram_cvp1:auto_generated.data_a[2]
data_a[3] => altsyncram_cvp1:auto_generated.data_a[3]
data_a[4] => altsyncram_cvp1:auto_generated.data_a[4]
data_a[5] => altsyncram_cvp1:auto_generated.data_a[5]
data_a[6] => altsyncram_cvp1:auto_generated.data_a[6]
data_a[7] => altsyncram_cvp1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvp1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvp1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvp1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvp1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvp1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvp1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvp1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvp1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvp1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvp1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvp1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvp1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvp1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvp1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|text_top|sink:finish|f_mem:F|altsyncram:altsyncram_component|altsyncram_cvp1:auto_generated
address_a[0] => altsyncram_4fg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_4fg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_4fg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_4fg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_4fg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_4fg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_4fg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_4fg2:altsyncram1.address_a[7]
clock0 => altsyncram_4fg2:altsyncram1.clock0
data_a[0] => altsyncram_4fg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_4fg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_4fg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_4fg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_4fg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_4fg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_4fg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_4fg2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_4fg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_4fg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_4fg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_4fg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_4fg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_4fg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_4fg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_4fg2:altsyncram1.q_a[7]
wren_a => altsyncram_4fg2:altsyncram1.wren_a


|text_top|sink:finish|f_mem:F|altsyncram:altsyncram_component|altsyncram_cvp1:auto_generated|altsyncram_4fg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|text_top|sink:finish|f_mem:F|altsyncram:altsyncram_component|altsyncram_cvp1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|text_top|sink:finish|f_mem:F|altsyncram:altsyncram_component|altsyncram_cvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|text_top|sink:finish|f_mem:F|altsyncram:altsyncram_component|altsyncram_cvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|text_top|sink:finish|f_mem:F|altsyncram:altsyncram_component|altsyncram_cvp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


