---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

<html>
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<!-- <style>
* {
  box-sizing: border-box;
}

/* Create two equal columns that floats next to each other */
.column {
  float: left;
  width: 50%;
  padding: 10px;
/*   height: 300px; Should be removed. Only for demonstration */
}

/* Clear floats after the columns */
.row:after {
  content: "";
  display: table;
  clear: both;
}

/* Responsive layout - makes the two columns stack on top of each other instead of next to each other */
@media screen and (max-width: 600px) {
  .column {
    width: 100%;
  }
}
</style> -->
	
<body style="background-color:Azure;">

<style>
/* body {
  background-image: url('/images/IMG_6730.jpg');
  background-repeat: no-repeat;
  background-attachment: fixed;
  background-size: cover;
} */
</style>
	
<!-- <div class="row">
  <div class="column" style="background-color:white;">
    <h2>Journals, Book chapters</h2>
   <ol>
     <li style="font-size:100%;font-family:Garamond;text-align:justify;"> A. Sateesan, J. Vliegen, J. Daemen and N. Mentens. "Hardware-oriented Optimization of Bloom Filter Algorithms and Architectures for Ultra-high-speed Lookups in Network Applications" Microprocessors and Microsystems (2022). (Accepted for publication)<br>
	<a class="waves-effect waves-light -resume" href="" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
     </li>

    <li style="font-size:100%;font-family:Garamond;text-align:justify;"> Sateesan, Arish, Sharad Sinha, K. G. Smitha, and A. P. Vinod. "A Survey of Algorithmic and Hardware Optimization Techniques for Vision Convolutional Neural Networks on FPGAs." Neural Processing Letters, Vol 53, 2331-2377, 2021. DOI: doi.org/10.1007/s11063-021-10458-1<br>
	<a class="waves-effect waves-light -resume" href="https://link.springer.com/article/10.1007/s11063-021-10458-1" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
    </li>

     <li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “Run-time Reconfigurable Multi-precision Floating Point Matrix Multiplier Intellectual Property Core on FPGA”, International Journal of Circuits, Systems and Signal Processing, Vol 36, 998-1026, 2017. DOI: doi.org/10.1007/s00034-016-0335-2<br>
	<a class="waves-effect waves-light -resume" href="https://link.springer.com/article/10.1007/s00034-016-0335-2" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
     </li>
   </ol>
  </div>
	<div class="column" style="background-color:white;">
	    <h2>Conference Proceedings</h2>
	    <ol>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">
		Laurens Le Jeune, Arish Sateesan, Md Masoom Rabbani, Toon Goedemé, Jo Vliegen, Nele Mentens. "SoK - Network Intrusion Detection on FPGA." In International Conference on Security, Privacy, and Applied Cryptography Engineering (SPACE), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3454.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">
		Simon  Scherrer, Che-Yu Wu, Yu-Hsi  Chiang, Benjamin Rothenberger, Daniele E Asoni, Arish Sateesan, Jo Vliegen, Nele Mentens, Hsu-ChunHsiao, and Adrian Perrig. "Low-rate overuse flow tracer (loft): An efficient and scalable algorithm for detecting overuse flows." In Proceedings of  the  40th  International  Symposium  on  Reliable  Distributed  Systems(SRDS), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3360.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;"> 
		Arish Sateesan, Jo Vliegen, Simon Scherrer, Hsu-Chun Hsiao, Adrian Perrig, and Nele Mentens. "Speed Records in Network Flow Measurement on FPGA." In 31st International Conference on Field-Programmable Logic (FPL), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3350.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>

		<li style="font-size:100%;font-family:Garamond;text-align:justify;">
		Thomas Claesen, Arish Sateesan, Jo Vliegen, and Nele Mentens. "Novel Non-cryptographic Hash Functions for Networking and Security Applications on FPGA." In 24th international conference on Digital System Design (DSD), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3374.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;"> Sateesan, Arish, Sharad Sinha, and K. G. Smitha. "DASH: Design Automation for Synthesis and Hardware Generation for CNN." In 2020 International Conference on Field-Programmable Technology (ICFPT), pp. 72-75. IEEE, 2020.<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/9415567" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">A. Sateesan, J. Vliegen, J. Daemen and N. Mentens, "Novel Bloom filter algorithms and architectures for ultra-high-speed network security applications," 2020 23rd Euromicro Conference on Digital System Design (DSD), Kranj, Slovenia, 2020, pp. 262-269, doi: 10.1109/DSD51259.2020.00050<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/9217852" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, Sharad Sinha, Smith K G, “Optimization of Convolutional Neural Networks on Resource Constrained Devices”, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, DOI: doi.org/10.1109/isvlsi.2019.00013<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/8839614" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications”, IEEE International Conference on Signal Processing and Integrated Networks(SPIN), pp. 902 - 907, 2015, DOI: doi.org/10.1109/spin.2015.7095315<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7342650" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE International Conference on Signal Processing and Communication(ICSC), pp. 303-308, 2015, DOI: doi.org/10.1109/icspcom.2015.7150666<br>
			<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7150666/" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “An efficient binary multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE Global Conference on Communication Technologies (GCCT), pp. 192-196, 2015, DOI: doi.org/10.1109/gcct.2015.7342650<br>
			<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7095315" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
	     </ol>
	  </div>
</div> -->
<h2>Journals, Book chapters</h2>
	 <ol>
    <li style="font-size:100%;font-family:Garamond;text-align:justify;"> A. Sateesan, J. Vliegen, J. Daemen and N. Mentens. "Hardware-oriented Optimization of Bloom Filter Algorithms and Architectures for Ultra-high-speed Lookups in Network Applications" Microprocessors and Microsystems (2022). (Accepted for publication)<br>
	<a class="waves-effect waves-light -resume" href="" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
     </li>

    <li style="font-size:100%;font-family:Garamond;text-align:justify;"> Sateesan, Arish, Sharad Sinha, K. G. Smitha, and A. P. Vinod. "A Survey of Algorithmic and Hardware Optimization Techniques for Vision Convolutional Neural Networks on FPGAs." Neural Processing Letters, Vol 53, 2331-2377, 2021. DOI: doi.org/10.1007/s11063-021-10458-1<br>
	<a class="waves-effect waves-light -resume" href="https://link.springer.com/article/10.1007/s11063-021-10458-1" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
    </li>

     <li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “Run-time Reconfigurable Multi-precision Floating Point Matrix Multiplier Intellectual Property Core on FPGA”, International Journal of Circuits, Systems and Signal Processing, Vol 36, 998-1026, 2017. DOI: doi.org/10.1007/s00034-016-0335-2<br>
	<a class="waves-effect waves-light -resume" href="https://link.springer.com/article/10.1007/s00034-016-0335-2" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
     </li>
   </ol>
<h2>Conference Proceedings</h2>
<ol>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">
		Laurens Le Jeune, Arish Sateesan, Md Masoom Rabbani, Toon Goedemé, Jo Vliegen, Nele Mentens. "SoK - Network Intrusion Detection on FPGA." In International Conference on Security, Privacy, and Applied Cryptography Engineering (SPACE), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3454.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">
		Simon  Scherrer, Che-Yu Wu, Yu-Hsi  Chiang, Benjamin Rothenberger, Daniele E Asoni, Arish Sateesan, Jo Vliegen, Nele Mentens, Hsu-ChunHsiao, and Adrian Perrig. "Low-rate overuse flow tracer (loft): An efficient and scalable algorithm for detecting overuse flows." In Proceedings of  the  40th  International  Symposium  on  Reliable  Distributed  Systems(SRDS), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3360.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;"> 
		Arish Sateesan, Jo Vliegen, Simon Scherrer, Hsu-Chun Hsiao, Adrian Perrig, and Nele Mentens. "Speed Records in Network Flow Measurement on FPGA." In 31st International Conference on Field-Programmable Logic (FPL), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3350.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>

		<li style="font-size:100%;font-family:Garamond;text-align:justify;">
		Thomas Claesen, Arish Sateesan, Jo Vliegen, and Nele Mentens. "Novel Non-cryptographic Hash Functions for Networking and Security Applications on FPGA." In 24th international conference on Digital System Design (DSD), 2021. <br>
		<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3374.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;"> Sateesan, Arish, Sharad Sinha, and K. G. Smitha. "DASH: Design Automation for Synthesis and Hardware Generation for CNN." In 2020 International Conference on Field-Programmable Technology (ICFPT), pp. 72-75. IEEE, 2020.<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/9415567" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">A. Sateesan, J. Vliegen, J. Daemen and N. Mentens, "Novel Bloom filter algorithms and architectures for ultra-high-speed network security applications," 2020 23rd Euromicro Conference on Digital System Design (DSD), Kranj, Slovenia, 2020, pp. 262-269, doi: 10.1109/DSD51259.2020.00050<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/9217852" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, Sharad Sinha, Smith K G, “Optimization of Convolutional Neural Networks on Resource Constrained Devices”, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, DOI: doi.org/10.1109/isvlsi.2019.00013<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/8839614" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications”, IEEE International Conference on Signal Processing and Integrated Networks(SPIN), pp. 902 - 907, 2015, DOI: doi.org/10.1109/spin.2015.7095315<br>
		<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7342650" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE International Conference on Signal Processing and Communication(ICSC), pp. 303-308, 2015, DOI: doi.org/10.1109/icspcom.2015.7150666<br>
			<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7150666/" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
		<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “An efficient binary multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE Global Conference on Communication Technologies (GCCT), pp. 192-196, 2015, DOI: doi.org/10.1109/gcct.2015.7342650<br>
			<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7095315" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
		</li>
	     </ol>
<!-- <ol>
<li style="font-size:100%;font-family:Garamond;text-align:justify;">
Laurens Le Jeune, Arish Sateesan, Md Masoom Rabbani, Toon Goedemé, Jo Vliegen, Nele Mentens. "SoK - Network Intrusion Detection on FPGA." In International Conference on Security, Privacy, and Applied Cryptography Engineering (SPACE), 2021. <br>
<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3454.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li style="font-size:100%;font-family:Garamond;text-align:justify;">
Simon  Scherrer, Che-Yu Wu, Yu-Hsi  Chiang, Benjamin Rothenberger, Daniele E Asoni, Arish Sateesan, Jo Vliegen, Nele Mentens, Hsu-ChunHsiao, and Adrian Perrig. "Low-rate overuse flow tracer (loft): An efficient and scalable algorithm for detecting overuse flows." In Proceedings of  the  40th  International  Symposium  on  Reliable  Distributed  Systems(SRDS), 2021. <br>
<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3360.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li style="font-size:100%;font-family:Garamond;text-align:justify;"> 
Arish Sateesan, Jo Vliegen, Simon Scherrer, Hsu-Chun Hsiao, Adrian Perrig, and Nele Mentens. "Speed Records in Network Flow Measurement on FPGA." In 31st International Conference on Field-Programmable Logic (FPL), 2021. <br>
<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3350.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>

<li style="font-size:100%;font-family:Garamond;text-align:justify;">
Thomas Claesen, Arish Sateesan, Jo Vliegen, and Nele Mentens. "Novel Non-cryptographic Hash Functions for Networking and Security Applications on FPGA." In 24th international conference on Digital System Design (DSD), 2021. <br>
<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3374.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
	
<li style="font-size:100%;font-family:Garamond;text-align:justify;"> Sateesan, Arish, Sharad Sinha, K. G. Smitha, and A. P. Vinod. "A Survey of Algorithmic and Hardware Optimization Techniques for Vision Convolutional Neural Networks on FPGAs." Neural Processing Letters (2021): 1-47.<br>
<a class="waves-effect waves-light -resume" href="https://link.springer.com/article/10.1007/s11063-021-10458-1" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>

<li style="font-size:100%;font-family:Garamond;text-align:justify;"> Sateesan, Arish, Sharad Sinha, and K. G. Smitha. "DASH: Design Automation for Synthesis and Hardware Generation for CNN." In 2020 International Conference on Field-Programmable Technology (ICFPT), pp. 72-75. IEEE, 2020.<br>
<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/9415567" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
	
<li style="font-size:100%;font-family:Garamond;text-align:justify;">A. Sateesan, J. Vliegen, J. Daemen and N. Mentens, "Novel Bloom filter algorithms and architectures for ultra-high-speed network security applications," 2020 23rd Euromicro Conference on Digital System Design (DSD), Kranj, Slovenia, 2020, pp. 262-269, doi: 10.1109/DSD51259.2020.00050<br>
<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/9217852" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, Sharad Sinha, Smith K G, “Optimization of Convolutional Neural Networks on Resource Constrained Devices”, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, DOI: doi.org/10.1109/isvlsi.2019.00013<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/8839614" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
	</li>	
<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “Run-time Reconfigurable Multi-precision Floating Point Matrix Multiplier Intellectual Property Core on FPGA”, International Journal of Circuits, Systems and Signal Processing, 2017, DOI: doi.org/10.1007/s00034-016-0335-2<br>
	<a class="waves-effect waves-light -resume" href="https://link.springer.com/article/10.1007/s00034-016-0335-2" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications”, IEEE International Conference on Signal Processing and Integrated Networks(SPIN), pp. 902 - 907, 2015, DOI: doi.org/10.1109/spin.2015.7095315<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7342650" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE International Conference on Signal Processing and Communication(ICSC), pp. 303-308, 2015, DOI: doi.org/10.1109/icspcom.2015.7150666<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7150666/" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li style="font-size:100%;font-family:Garamond;text-align:justify;">Arish S, R.K.Sharma, “An efficient binary multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE Global Conference on Communication Technologies (GCCT), pp. 192-196, 2015, DOI: doi.org/10.1109/gcct.2015.7342650<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7095315" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
</ol>
<ol>
<!-- <h2><u>Accepted for publication</u></h2> -->

</ol>
	</body>
	</html>
