verilog work "H:/Documents/alu_v2/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/shifter_3.v"
verilog work "H:/Documents/alu_v2/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/compare_6.v"
verilog work "H:/Documents/alu_v2/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/boole_5.v"
verilog work "H:/Documents/alu_v2/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/adder_4.v"
verilog work "H:/Documents/alu_v2/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "H:/Documents/alu_v2/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/alu_2.v"
verilog work "H:/Documents/alu_v2/work/planAhead/alu/alu.srcs/sources_1/imports/verilog/mojo_top_0.v"
