# Device file info: $Id: PIC12F609.dev,v 1.14 2007/08/22 16:58:16 nairnj Exp $
# Macro file info: $Id: 16macro.dev,v 1.4 2006/08/04 20:16:11 nairnj Exp $
 
format=0.1

#
#

#device=PIC12F609
# DOS: DOS-00782b
# PS:  
# DS:  DS-41302A

vpp (range=10.000-12.000  dflt=12.000)
vdd (range=2.000-5.500  dfltrange=4.500-5.500  nominal=5.000)

# Updated LVP Threshold
# Added by Akram to add the 4-byte boundary.
pgming (memtech=ee tries=1 lvpthresh=4.500 boundary=4)
    wait (pgm=2500 lvpgm=2500 eedata=6000 cfg=6000 userid=6000 erase=6000 lverase=2500)
    latches(pgm=1 eedata=1 userid=1 cfg=1 rowerase=16) 

pgmmem (region=0x00-0x3FF)
cfgmem (region=0x2007-0x2007)
userid (region=0x2000-0x2003)

devid (region=0x2006-0x2006 idmask=0x3FE0 id=0x2240)
	
#eedata (region=0x0-0xff)
testmem (region=0x2000-0x20FF)

bkbgvectmem (region=0x2004-0x2004)

# NOTE: The DOS shows this as a 4 bank device. 
# but the data sheet shows this as a 2 bank device.
NumBanks=2
NumHWBP=1	#Added for hardware break point May 23rd,2007


MirrorRegs (0x0-0x0 0x80-0x80)
MirrorRegs (0x2-0x4 0x82-0x84)
MirrorRegs (0xA-0xB 0x8A-0x8B)
MirrorRegs (0x70-0x7F 0xF0-0xFF)

UnusedRegs (0x06-0x09)
UnusedRegs (0x0d-0x0d)
UnusedRegs (0x11-0x18)
UnusedRegs (0x1b-0x1b)
UnusedRegs (0x1d-0x3f)
UnusedRegs (0x86-0x89)
UnusedRegs (0x8d-0x8d)
UnusedRegs (0x8f-0x8f)
UnusedRegs (0x91-0x94)
UnusedRegs (0x97-0x9e)
UnusedRegs (0xa0-0xef)


sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=STATUS addr=0x3 size=1 access='r r rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=GPIO addr=0x5 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - GP5 GP4 GP3 GP2 GP1 GP0')
    bit (tag=scl names='GP' width='8')
    stimulus (scl=rwb regfiles=rw pcfiles=rw)
sfr (key=PCLATH addr=0xA size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb type=int regfiles=w pcfiles=rw)
sfr (key=INTCON addr=0xB size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE GPIE TMR0IF INTF GPIF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PIR1 addr=0xC size=1 access='u u u u rw u u rw')
    reset (por='----0--0' mclr='----0--0')
    bit (names='- - - - C1IF - - TMR1IF')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=TMR1 addr=0xE size=2 flags=j)
# The j flag means all these registers together form one larger register
    bit (names='TMR1' width='16')
    stimulus (scl=rwb type=int regfiles=w)
sfr (key=TMR1L addr=0xE size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=TMR1H addr=0xF size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb type=int regfiles=w pcfiles=w)
sfr (key=T1CON addr=0x10 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='T1GINV TMR1GE T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)

sfr (key=VRCON addr=0x19 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='C1VREN - VRR FBREN VR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
    
sfr (key=CM1CON0 addr=0x1A size=1 access='rw r rw rw u rw u rw')
    reset (por='0000-0-0' mclr='0000-0-0')
    bit (names='C1ON C1OUT C1OE C1POL - C1R - C1CH' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
    
sfr (key=CM1CON1 addr=0x1C size=1 access='u u u rw rw u rw rw')
	reset (por='---00-10' mclr='---00-10')
    bit (names='- - - T1ACS C1HYS - T1GSS C1SYNC' width='1 1 1 1 1 1 1 1')
     stimulus (scl=rwb regfiles=w)


sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nGPPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISIO addr=0x85 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISIO5 TRISIO4 TRISIO3 TRISIO2 TRISIO1 TRISIO0')
    bit (tag=scl names='TRISIO' width='8')
    stimulus (scl=rwb regfiles=w)    
sfr (key=PIE1 addr=0x8C size=1 access='u u u u rw u u rw')
    reset (por='----0--0' mclr='----0--0')
    bit (names='- - - - C1IE - - TMR1IE')
    stimulus (scl=rwb regfiles=w pcfiles=rw)
sfr (key=PCON addr=0x8E size=1 access='u u u u u u rw rw')
    reset (por='------qq' mclr='------uu')
    bit (names='- - - - - - nPOR nBOR')
    stimulus (scl=rwb regfiles=w)

sfr (key=OSCTUNE addr=0x90 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---uuuuu')
    bit (names='- - - TUN' width='1 1 1 5')
    stimulus (scl=rwb regfiles=w pcfiles=rw)

sfr (key=WPU addr=0x95 size=1 access='u u rw rw u rw rw rw')
    reset (por='--11-111' mclr='--11-111')
    bit (names='- - WPUA5 WPUA4 - WPUA2 WPUA1 WPUA0')
    stimulus (scl=rwb regfiles=w)
sfr (key=IOC addr=0x96 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - IOC5 IOC4 IOC3 IOC2 IOC1 IOC0')
    stimulus (scl=rwb regfiles=w)
 
sfr (key=ANSEL addr=0x9F size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0001111' mclr='-0001111')
    bit (names='- ADCS ANS' width='1 3 4')
    stimulus (scl=rwb regfiles=r)


                               # -------------------#
#------------------------------# Configuration Bits #------------------------------------#
                               # -------------------#

cfgbits (key=CONFIG addr=0x2007 unused=0x3000)
    illegal (mask=0x48 value=0x48 msg="Current settings of PWRT and BOD are in conflict")
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="External RC Clockout")
        setting (req=0x7 value=0x6 desc="External RC No Clock")
        setting (req=0x7 value=0x5 desc="Internal RC Clockout")
        setting (req=0x7 value=0x4 desc="Internal RC No Clock")
        setting (req=0x7 value=0x3 desc="EC")
        setting (req=0x7 value=0x2 desc="HS")
        setting (req=0x7 value=0x1 desc="XT")
        setting (req=0x7 value=0x0 desc="LP")
    field (key=WDT mask=0x8 desc="Watchdog Timer")
        setting (req=0x8 value=0x8 desc="On")
        setting (req=0x8 value=0x0 desc="Off")
    field (key=PUT mask=0x10 desc="Power Up Timer")
        setting (req=0x10 value=0x10 desc="Off")
        setting (req=0x10 value=0x0 desc="On")
    field (key=MCLRE mask=0x20 desc="Master Clear Enable")
        setting (req=0x20 value=0x20 desc="External")
        setting (req=0x20 value=0x00 desc="Internal")
    field (key=CP mask=0x40 desc="Code Protect")
        setting (req=0x40 value=0x40 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x40 value=0x00 desc="On")
            checksum (type=0x27 protregion=0x000-0x3FF)
    field (key=IOSCFS mask=0x80 desc="Internal Oscillator Frequency Select")
        setting (req=0x80 value=0x80 desc="8 MHz")
        setting (req=0x80 value=0x0 desc="4 MHz")
   field (key=BODEN mask=0x300 desc="Brown Out Detect")
        setting (req=0x300 value=0x000 desc="BOD disabled")
        setting (req=0x300 value=0x100 desc="BOD disabled")
        setting (req=0x300 value=0x200 desc="BOD enabled in run, disabled in sleep")
        setting (req=0x300 value=0x300 desc="BOD Enabled")
    
                               #-------------#
