using System.Runtime.CompilerServices;

namespace RP2040.Core.Cpu.Instructions;

public static class FlowOps
{
    [MethodImpl (MethodImplOptions.AggressiveInlining)]
    public static void Bl (ushort opcodeH1, CortexM0Plus cpu)
    {
        ref var pc = ref cpu.Registers.PC;
        var opcodeH2 = cpu.Bus.ReadHalfWord(pc);

        pc += 2;
        var nextPc = pc;
        
        var s = (opcodeH1 >> 10) & 1;
        var j1 = (opcodeH2 >> 13) & 1;
        var j2 = (opcodeH2 >> 11) & 1;
        
        var imm10 = opcodeH1 & 0x3FF;
        var imm11 = opcodeH2 & 0x7FF;

        var i1 = ~(j1 ^ s) & 1;
        var i2 = ~(j2 ^ s) & 1;

        var offset = (s << 24) | (i1 << 23) | (i2 << 22) | (imm10 << 12) | (imm11 << 1);

        offset = (offset << 7) >> 7;

        cpu.Registers.LR = nextPc | 1;
        pc = (uint)(nextPc + offset);

        cpu.Cycles += 3; // Takes total 4 cycles
        // BLTaken Action is Missing
    }

    [MethodImpl (MethodImplOptions.AggressiveInlining)]
    public static void Blx (ushort opcode, CortexM0Plus cpu)
    {
        var rm = (opcode >> 3) & 0xF;
        ref var pc = ref cpu.Registers.PC;
        
        cpu.Registers.LR = pc | 0x1;
        
        var targetAddress = cpu.Registers[rm];
        pc = targetAddress & 0xFFFFFFFE;

        cpu.Cycles += 2;
        // BLTaken Action is Missing
    }
    
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static void Branch(ushort opcode, CortexM0Plus cpu)
    {
        var offset = (int)(opcode << 21) >> 20;

        ref var pc = ref cpu.Registers.PC;
        
        pc += (uint)(offset + 2);
        
        cpu.Cycles += 2;
    }
    
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static void BranchConditional(ushort opcode, CortexM0Plus cpu)
    {
        var cond = (opcode >> 8) & 0xF;

        bool taken;
        switch (cond)
        {
            case 0x0: taken = cpu.Registers.Z; break;              // EQ (Equal)
            case 0x1: taken = !cpu.Registers.Z; break;             // NE (Not Equal)
            case 0x2: taken = cpu.Registers.C; break;              // CS (Carry Set)
            case 0x3: taken = !cpu.Registers.C; break;             // CC (Carry Clear)
            case 0x4: taken = cpu.Registers.N; break;              // MI (Minus)
            case 0x5: taken = !cpu.Registers.N; break;             // PL (Plus)
            case 0x6: taken = cpu.Registers.V; break;              // VS (Overflow)
            case 0x7: taken = !cpu.Registers.V; break;             // VC (No Overflow)
            case 0x8: taken = cpu.Registers.C && !cpu.Registers.Z; break; // HI (Unsigned Higher)
            case 0x9: taken = !cpu.Registers.C || cpu.Registers.Z; break; // LS (Unsigned Lower or Same)
            case 0xA: taken = cpu.Registers.N == cpu.Registers.V; break;  // GE (Signed >=)
            case 0xB: taken = cpu.Registers.N != cpu.Registers.V; break;  // LT (Signed <)
            case 0xC: taken = !cpu.Registers.Z && (cpu.Registers.N == cpu.Registers.V); break; // GT (Signed >)
            case 0xD: taken = cpu.Registers.Z || (cpu.Registers.N != cpu.Registers.V); break;  // LE (Signed <=)
            default: taken = false; break; // 0xE (AL) not used here, 0xF es SVC.
        }

        if (!taken)
            return;
        var offset = (int)(sbyte)(opcode & 0xFF) << 1;
        ref var pc = ref cpu.Registers.PC;
        
        pc += (uint)(offset + 2);
        cpu.Cycles += 2; // PenalizaciÃ³n por salto tomado
    }
    
    [MethodImpl (MethodImplOptions.AggressiveInlining)]
    public static void Bx (ushort opcode, CortexM0Plus cpu)
    {
        var rm = (opcode >> 3) & 0xf;
        var targetAddress = cpu.Registers[rm];
        // TODO: Implement CPU Execution Modes and Exception Handling
        cpu.Registers.PC = targetAddress & 0xFFFFFFFE;
        cpu.Cycles += 2;
    }
}