Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b1328264cb6547ec90dea2a47a03ed09 --incr --debug typical --rangecheck --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rpu_core_tb_func_synth xil_defaultlib.rpu_core_tb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.rpu_core_tb in library work located at xsim.dir/work.
