# ASIC (Application-Specific Integrated Circuit) Labs


This repository contains RTL design, synthesis, verification, and physical implementation experiments typically performed in an ASIC Design Lab curriculum.

---


---

## Overview of Labs

### ðŸ”¹ **Lab-1: RTL Coding & Simulation**
Design and simulate basic digital building blocks:
- Adder, counter, flip-flops
- Functional simulation with Cadence NCLaunch

### ðŸ”¹ **Lab-2: Logic Synthesis**
Perform RTL synthesis and analyze reports:
- Synthesis flow with constraints
- Timing, area & power reports

### ðŸ”¹ **Lab-3: Script-Driven Synthesis**
Enhance synthesis automation:
- Constraint scripting
- Gate-level netlist generation

### ðŸ”¹ **Lab-4: Datapath + Control Design**
Build complex logic:
- Arithmetic units (multipliers, GCD, Booth)
- FSM (Finite State Machines) for control

### ðŸ”¹ **Lab-5: Physical Design**
Introduce backend ASIC flow:
- Floorplanning, Clock Tree Synthesis (CTS), routing
- Integrate CPU datapath

### ðŸ”¹ **Lab-6: Verification & Physical Implementation**
End-to-end verification:
- Pre/Post-synthesis validation
- Physical design of a 2Ã—2 multiplier

---

## Tools & Technologies

This repository demonstrates ASIC design flows using a set of industry-standard EDA tools such as:
- **Cadence NCLaunch** â€” functional simulation
- **Cadence Genus** â€” RTL synthesis
- **Cadence Innovus** â€” physical design (floorplanning, CTS, routing)

> *Note: Lab tool availability and scripts are provided in respective folders.*

---

## Contributions

Contributions are welcome! You can:
- Add updated scripts or automated flows
- Include testbenches for existing designs
- Provide documentation or tool setup instructions

Please open a **Pull Request** or **Issue** to collaborate.

---

## Contact

If you have questions or want to share improvements, feel free to reach out!

---



