TimeQuest Timing Analyzer report for Uni_Projektas
Wed May 17 11:52:11 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 16. Slow Model Minimum Pulse Width: 'PLL_CLK0'
 17. Slow Model Minimum Pulse Width: 'PLL_CLK2'
 18. Slow Model Minimum Pulse Width: 'CLK'
 19. Slow Model Minimum Pulse Width: 'ADC_CLK'
 20. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 21. Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLK'
 36. Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 37. Fast Model Hold: 'CLK'
 38. Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 39. Fast Model Minimum Pulse Width: 'PLL_CLK0'
 40. Fast Model Minimum Pulse Width: 'PLL_CLK2'
 41. Fast Model Minimum Pulse Width: 'CLK'
 42. Fast Model Minimum Pulse Width: 'ADC_CLK'
 43. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 44. Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Output Enable Times
 50. Minimum Output Enable Times
 51. Output Disable Times
 52. Minimum Output Disable Times
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Wed May 17 11:52:10 2023 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name              ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; ADC_CLK                 ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                       ;
; ADC_DCLKA               ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                     ;
; CLK                     ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                           ;
; CORR_BUFFER_UPDATE_CLK0 ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk } ;
; PLL_CLK0                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|clk }            ;
; PLL_CLK1                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|datain }         ;
; PLL_CLK2                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|regout }         ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+---------------------------------------------------------------+
; Slow Model Fmax Summary                                       ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 120.76 MHz ; 120.76 MHz      ; CORR_BUFFER_UPDATE_CLK0 ;      ;
; 146.37 MHz ; 146.37 MHz      ; CLK                     ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 1.699  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 14.390 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.499 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.737 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.091  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 6.933  ; 0.000         ;
; ADC_CLK                 ; 16.000 ; 0.000         ;
; ADC_DCLKA               ; 17.223 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 46.933 ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 1.699 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.857     ;
; 1.780 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.782     ;
; 1.855 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.707     ;
; 1.940 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.616     ;
; 1.943 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.611     ;
; 1.947 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.609     ;
; 1.954 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.602     ;
; 1.966 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.590     ;
; 2.024 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.520      ; 21.536     ;
; 2.028 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.534     ;
; 2.056 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.506     ;
; 2.063 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.499     ;
; 2.074 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.482     ;
; 2.112 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.450     ;
; 2.131 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.431     ;
; 2.133 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.508     ;
; 2.136 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.418     ;
; 2.138 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.424     ;
; 2.149 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.407     ;
; 2.157 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.399     ;
; 2.176 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.380     ;
; 2.184 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.370     ;
; 2.188 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.368     ;
; 2.195 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.361     ;
; 2.208 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.433     ;
; 2.210 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.344     ;
; 2.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.342     ;
; 2.221 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.335     ;
; 2.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.339     ;
; 2.229 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.422     ;
; 2.232 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.520      ; 21.328     ;
; 2.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.520      ; 21.319     ;
; 2.251 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.305     ;
; 2.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.298     ;
; 2.268 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.288     ;
; 2.286 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.605      ; 21.359     ;
; 2.286 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.268     ;
; 2.300 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.520      ; 21.260     ;
; 2.303 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.251     ;
; 2.304 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.258     ;
; 2.304 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.347     ;
; 2.307 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.520      ; 21.253     ;
; 2.311 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.251     ;
; 2.317 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.324     ;
; 2.318 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.236     ;
; 2.320 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.236     ;
; 2.322 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.234     ;
; 2.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.314     ;
; 2.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.608      ; 21.311     ;
; 2.353 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.209     ;
; 2.353 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.201     ;
; 2.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.196     ;
; 2.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.196     ;
; 2.361 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.605      ; 21.284     ;
; 2.361 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.195     ;
; 2.367 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.284     ;
; 2.370 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.186     ;
; 2.371 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.185     ;
; 2.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.190     ;
; 2.377 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.599      ; 21.262     ;
; 2.378 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.184     ;
; 2.379 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.262     ;
; 2.381 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.260     ;
; 2.388 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.168     ;
; 2.388 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.174     ;
; 2.405 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.151     ;
; 2.409 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.147     ;
; 2.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.608      ; 21.236     ;
; 2.413 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.238     ;
; 2.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.520      ; 21.144     ;
; 2.420 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[4]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.136     ;
; 2.420 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.514      ; 21.134     ;
; 2.421 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.520      ; 21.139     ;
; 2.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.134     ;
; 2.423 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.228     ;
; 2.423 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.133     ;
; 2.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.132     ;
; 2.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.125     ;
; 2.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.596      ; 21.196     ;
; 2.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.122     ;
; 2.442 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.209     ;
; 2.443 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.113     ;
; 2.447 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.605      ; 21.198     ;
; 2.447 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.194     ;
; 2.468 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.173     ;
; 2.470 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.605      ; 21.175     ;
; 2.473 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.176     ;
; 2.475 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.176     ;
; 2.477 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 21.174     ;
; 2.479 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[4]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.162     ;
; 2.480 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.605      ; 21.165     ;
; 2.490 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.066     ;
; 2.491 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.065     ;
; 2.499 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.142     ;
; 2.499 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.063     ;
; 2.505 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.051     ;
; 2.506 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.050     ;
; 2.508 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.522      ; 21.054     ;
; 2.509 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.608      ; 21.139     ;
; 2.511 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.045     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 14.390 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.594     ; 2.056      ;
; 14.567 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.578     ; 1.895      ;
; 14.585 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.578     ; 1.877      ;
; 14.704 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.578     ; 1.758      ;
; 14.704 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.578     ; 1.758      ;
; 14.709 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.578     ; 1.753      ;
; 14.711 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.578     ; 1.751      ;
; 14.712 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.578     ; 1.750      ;
; 91.719 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 8.240      ;
; 91.912 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 8.047      ;
; 91.967 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 7.992      ;
; 92.078 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 7.881      ;
; 92.248 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 7.711      ;
; 92.265 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 7.694      ;
; 92.308 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 7.651      ;
; 92.386 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 7.573      ;
; 92.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.081     ; 7.535      ;
; 94.007 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 5.948      ;
; 94.159 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg33  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.080      ; 5.875      ;
; 94.236 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg16 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.111      ; 5.829      ;
; 94.446 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.111      ; 5.619      ;
; 94.687 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.111      ; 5.378      ;
; 94.812 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.111      ; 5.253      ;
; 94.854 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg31  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.080      ; 5.180      ;
; 94.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 5.042      ;
; 94.991 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9                     ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.080     ; 4.969      ;
; 95.035 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.920      ;
; 95.147 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.808      ;
; 95.170 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.785      ;
; 95.174 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.781      ;
; 95.295 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.660      ;
; 95.309 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.080      ; 4.725      ;
; 95.433 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg29  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.080      ; 4.601      ;
; 95.452 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.503      ;
; 95.648 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.307      ;
; 95.732 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg32  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.080      ; 4.302      ;
; 95.756 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.080      ; 4.278      ;
; 95.856 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg23  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.102      ; 4.200      ;
; 95.894 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.099      ; 4.159      ;
; 95.946 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.080     ; 4.014      ;
; 95.975 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[9]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg24  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.102      ; 4.081      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a23                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a16                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a15                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a14                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a13                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a8                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.752 ; Corr_Main:Corr_Main_1|address_counter[9]                                                                                                                                                            ; MRAM_Controller:this_mram_controller|MRAM_A[9]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.758 ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.766 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.766 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.766 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.767 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.767 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.770 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.771 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.777 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.083      ;
; 0.780 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.086      ;
; 0.780 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.086      ;
; 0.781 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.087      ;
; 0.782 ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[15]~en                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.782 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.783 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.089      ;
; 0.797 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.103      ;
; 0.892 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.198      ;
; 0.908 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                                                                                                                                                              ; MRAM_Controller:this_mram_controller|MRAM_D[7]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.214      ;
; 0.910 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]                                                                                                                                                              ; MRAM_Controller:this_mram_controller|MRAM_D[3]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.216      ;
; 0.931 ; Corr_Main:Corr_Main_1|address_counter[10]                                                                                                                                                           ; MRAM_Controller:this_mram_controller|MRAM_A[10]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.237      ;
; 0.946 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.252      ;
; 0.973 ; Corr_Main:Corr_Main_1|address_counter[5]                                                                                                                                                            ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.281      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.737 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.043      ;
; 0.739 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.207      ;
; 0.999 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.408      ;
; 1.042 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.408      ;
; 1.167 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.473      ;
; 1.180 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.486      ;
; 1.182 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.488      ;
; 1.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.491      ;
; 1.219 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.525      ;
; 1.221 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.527      ;
; 1.233 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.539      ;
; 1.237 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.543      ;
; 1.253 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.085     ; 1.474      ;
; 1.351 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg20  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.720      ;
; 1.353 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.722      ;
; 1.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg26  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.727      ;
; 1.359 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.724      ;
; 1.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg25  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.729      ;
; 1.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg22  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.729      ;
; 1.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.728      ;
; 1.366 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.731      ;
; 1.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.747      ;
; 1.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.747      ;
; 1.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg19  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.758      ;
; 1.402 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.160      ; 1.829      ;
; 1.415 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.780      ;
; 1.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.725      ;
; 1.425 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.080      ; 1.772      ;
; 1.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.737      ;
; 1.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 1.734      ;
; 1.434 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 1.736      ;
; 1.436 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 1.738      ;
; 1.437 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 1.847      ;
; 1.438 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.080      ; 1.785      ;
; 1.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 1.849      ;
; 1.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 1.850      ;
; 1.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 1.850      ;
; 1.445 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.117      ; 1.829      ;
; 1.456 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 1.866      ;
; 1.461 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.826      ;
; 1.468 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.774      ;
; 1.480 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.847      ;
; 1.482 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.849      ;
; 1.483 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.850      ;
; 1.483 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.850      ;
; 1.490 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 1.707      ;
; 1.499 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.866      ;
; 1.500 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 1.717      ;
; 1.509 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.012      ; 1.827      ;
; 1.598 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 1.900      ;
; 1.610 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 1.827      ;
; 1.619 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 1.836      ;
; 1.633 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 1.850      ;
; 1.646 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.952      ;
; 1.659 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.965      ;
; 1.661 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.967      ;
; 1.697 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.003      ;
; 1.713 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.019      ;
; 1.713 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.019      ;
; 1.732 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.038      ;
; 1.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.051      ;
; 1.756 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 2.122      ;
; 1.762 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 2.128      ;
; 1.783 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.089      ;
; 1.786 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 2.152      ;
; 1.799 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.105      ;
; 1.799 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.105      ;
; 1.809 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.115      ;
; 1.818 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.124      ;
; 1.820 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 2.185      ;
; 1.823 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg17 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.111      ; 2.201      ;
; 1.831 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.137      ;
; 1.834 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 2.051      ;
; 1.835 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.111      ; 2.213      ;
; 1.850 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.152      ;
; 1.851 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 2.068      ;
; 1.852 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 2.069      ;
; 1.855 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 2.072      ;
; 1.856 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.158      ;
; 1.860 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.012      ; 2.178      ;
; 1.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 2.078      ;
; 1.862 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.164      ;
; 1.862 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.164      ;
; 1.863 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.165      ;
; 1.865 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.167      ;
; 1.869 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.175      ;
; 1.875 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 2.092      ;
; 1.885 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.191      ;
; 1.904 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.210      ;
; 1.904 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.206      ;
; 1.906 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.208      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.369 ; 7.369 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.323 ; 7.323 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.307 ; 7.307 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.369 ; 7.369 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.258 ; 7.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.847 ; 6.847 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.937 ; 6.937 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.808 ; 6.808 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.832 ; 6.832 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.565 ; 4.565 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 6.843 ; 6.843 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 6.836 ; 6.836 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.847 ; 6.847 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.186 ; 7.186 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.202 ; 7.202 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.689 ; 7.689 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 8.043 ; 8.043 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.945 ; 7.945 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.455 ; 8.455 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.090 ; 8.090 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.449 ; 7.449 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.007 ; 8.007 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.457 ; 7.457 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.505 ; 7.505 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.527 ; 7.527 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.542 ; -6.542 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.057 ; -7.057 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.041 ; -7.041 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -7.103 ; -7.103 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -6.992 ; -6.992 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.581 ; -6.581 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.671 ; -6.671 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.542 ; -6.542 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.566 ; -6.566 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.875 ; -3.875 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.570 ; -6.570 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -6.577 ; -6.577 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -6.570 ; -6.570 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -6.581 ; -6.581 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -6.920 ; -6.920 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -6.936 ; -6.936 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -7.423 ; -7.423 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -7.777 ; -7.777 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -7.679 ; -7.679 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -8.189 ; -8.189 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -8.212 ; -8.212 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -7.824 ; -7.824 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -7.183 ; -7.183 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -7.741 ; -7.741 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -7.191 ; -7.191 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -7.239 ; -7.239 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -7.261 ; -7.261 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.829  ; 4.829  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 5.201  ; 5.201  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 5.948  ; 5.948  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.332  ; 5.332  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 6.479  ; 6.479  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 5.349  ; 5.349  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 5.357  ; 5.357  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 5.340  ; 5.340  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.317  ; 5.317  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 4.963  ; 4.963  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 6.099  ; 6.099  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 6.118  ; 6.118  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 6.096  ; 6.096  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 6.067  ; 6.067  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 6.086  ; 6.086  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 6.064  ; 6.064  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 5.522  ; 5.522  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 6.072  ; 6.072  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 6.479  ; 6.479  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 6.574  ; 6.574  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 4.931  ; 4.931  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 4.934  ; 4.934  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.591  ; 4.591  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.572  ; 4.572  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.933  ; 4.933  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 5.173  ; 5.173  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.373  ; 5.373  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 5.358  ; 5.358  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 6.078  ; 6.078  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 6.076  ; 6.076  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.574  ; 6.574  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.653  ; 5.653  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.468  ; 6.468  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.659  ; 5.659  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.578  ; 5.578  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.572  ; 5.572  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.956  ; 4.956  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.099  ; 5.099  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 5.265  ; 5.265  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.099  ; 5.099  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.711  ; 5.711  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.611  ; 9.611  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 7.198  ; 7.198  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 30.390 ; 30.390 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.829  ; 4.829  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 5.201  ; 5.201  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 5.948  ; 5.948  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.332  ; 5.332  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 4.963  ; 4.963  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 5.349  ; 5.349  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 5.357  ; 5.357  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 5.340  ; 5.340  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.317  ; 5.317  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 4.963  ; 4.963  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 6.099  ; 6.099  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 6.118  ; 6.118  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 6.096  ; 6.096  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 6.067  ; 6.067  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 6.086  ; 6.086  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 6.064  ; 6.064  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 5.522  ; 5.522  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 6.072  ; 6.072  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 6.479  ; 6.479  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 4.572  ; 4.572  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 4.931  ; 4.931  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 4.934  ; 4.934  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.591  ; 4.591  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.572  ; 4.572  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.933  ; 4.933  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 5.173  ; 5.173  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.373  ; 5.373  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 5.358  ; 5.358  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 6.078  ; 6.078  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 6.076  ; 6.076  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.574  ; 6.574  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.653  ; 5.653  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.468  ; 6.468  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.659  ; 5.659  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.578  ; 5.578  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.572  ; 5.572  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.956  ; 4.956  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.099  ; 5.099  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 5.265  ; 5.265  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.099  ; 5.099  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.711  ; 5.711  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.611  ; 9.611  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 7.198  ; 7.198  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 19.100 ; 19.100 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.806 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.527 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.880 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.907 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.311 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.295 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.127 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.013 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.317 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.590 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.806 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.527 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.880 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.907 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.311 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.295 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.127 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.013 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.317 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.590 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.806     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.527     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.880     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.907     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.311     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.295     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.127     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.013     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.317     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.590     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.806     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.527     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.880     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.907     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.311     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.295     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.127     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.013     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.317     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.590     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 7.949  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 15.260 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.215 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.237 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.333  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 7.873  ; 0.000         ;
; ADC_CLK                 ; 17.223 ; 0.000         ;
; ADC_DCLKA               ; 17.778 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 47.873 ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]  ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[10] ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[11] ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[12] ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 7.949  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[13] ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.948      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.040  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.857      ;
; 8.096  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.801      ;
; 8.097  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]     ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.800      ;
; 8.098  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]     ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.799      ;
; 8.152  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[0]     ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.745      ;
; 8.153  ; ADC_DCLKA                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID       ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.744      ;
; 16.947 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 7.134      ;
; 16.974 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 7.107      ;
; 17.012 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 7.107      ;
; 17.014 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 7.067      ;
; 17.026 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 7.055      ;
; 17.031 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 7.088      ;
; 17.039 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 7.080      ;
; 17.041 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 7.040      ;
; 17.048 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 7.033      ;
; 17.058 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 7.061      ;
; 17.075 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 7.006      ;
; 17.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.092      ; 7.045      ;
; 17.087 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.994      ;
; 17.090 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.078      ; 7.020      ;
; 17.090 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.991      ;
; 17.091 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 7.028      ;
; 17.092 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.101      ; 7.041      ;
; 17.093 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.988      ;
; 17.102 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.047      ; 6.977      ;
; 17.102 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.979      ;
; 17.102 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.985      ;
; 17.106 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.092      ; 7.018      ;
; 17.106 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.078      ; 7.004      ;
; 17.110 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 7.009      ;
; 17.111 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.101      ; 7.022      ;
; 17.114 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.967      ;
; 17.117 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.078      ; 6.993      ;
; 17.117 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.964      ;
; 17.119 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.101      ; 7.014      ;
; 17.121 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.034      ; 6.945      ;
; 17.125 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.956      ;
; 17.126 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.955      ;
; 17.127 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.954      ;
; 17.129 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.092      ; 6.995      ;
; 17.129 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.952      ;
; 17.129 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.958      ;
; 17.133 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.078      ; 6.977      ;
; 17.137 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.095      ; 6.990      ;
; 17.138 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.101      ; 6.995      ;
; 17.140 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.941      ;
; 17.146 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[4]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.935      ;
; 17.148 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.034      ; 6.918      ;
; 17.151 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.047      ; 6.928      ;
; 17.152 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.929      ;
; 17.154 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.927      ;
; 17.156 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.092      ; 6.968      ;
; 17.157 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.097      ; 6.972      ;
; 17.158 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.092      ; 6.966      ;
; 17.164 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.095      ; 6.963      ;
; 17.167 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.914      ;
; 17.167 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.085      ; 6.950      ;
; 17.168 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.053      ; 6.917      ;
; 17.169 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.078      ; 6.941      ;
; 17.169 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.047      ; 6.910      ;
; 17.169 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.912      ;
; 17.169 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.950      ;
; 17.170 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.911      ;
; 17.171 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[3]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.948      ;
; 17.171 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.101      ; 6.962      ;
; 17.173 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.095      ; 6.954      ;
; 17.173 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.047      ; 6.906      ;
; 17.179 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.902      ;
; 17.181 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[2]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.900      ;
; 17.181 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.900      ;
; 17.181 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.906      ;
; 17.182 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.053      ; 6.903      ;
; 17.184 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.097      ; 6.945      ;
; 17.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.902      ;
; 17.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.078      ; 6.925      ;
; 17.186 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.085      ; 6.931      ;
; 17.190 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.101      ; 6.943      ;
; 17.190 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                     ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.891      ;
; 17.191 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                    ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.928      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 15.260 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.091     ; 0.681      ;
; 15.277 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.076     ; 0.679      ;
; 15.285 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.076     ; 0.671      ;
; 15.354 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.076     ; 0.602      ;
; 15.355 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.076     ; 0.601      ;
; 15.357 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.076     ; 0.599      ;
; 15.357 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.076     ; 0.599      ;
; 15.358 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                                               ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.076     ; 0.598      ;
; 97.248 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.743      ;
; 97.263 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.728      ;
; 97.264 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.727      ;
; 97.271 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.720      ;
; 97.404 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.587      ;
; 97.436 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.555      ;
; 97.448 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.543      ;
; 97.453 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.538      ;
; 97.468 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[49]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.041     ; 2.523      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg3   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg4   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg5   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg6   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg7   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg8   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a8~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a13~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a14~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a15~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a16~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg19  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg20  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg21  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg22  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg23  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a23~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg24  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg25  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg26  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg27  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg29  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg31  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg32  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg33  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg9  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg10 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg11 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg12 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg13 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg14 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg15 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg16 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg17 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.875 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.044     ; 2.113      ;
; 97.879 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg16 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.068      ; 2.188      ;
; 98.002 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.068      ; 2.065      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a23                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Corr_Main:Corr_Main_1|address_counter[9]                                                                                                                                                            ; MRAM_Controller:this_mram_controller|MRAM_A[9]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[15]~en                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.261 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.413      ;
; 0.268 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.420      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.486      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.486      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.490      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.237 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.298 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.499      ;
; 0.302 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.499      ;
; 0.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.522      ;
; 0.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.528      ;
; 0.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.581      ;
; 0.384 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg20  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.583      ;
; 0.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg26  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.584      ;
; 0.387 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg22  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.586      ;
; 0.387 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.583      ;
; 0.388 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg25  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.587      ;
; 0.390 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.586      ;
; 0.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.587      ;
; 0.401 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.597      ;
; 0.401 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.597      ;
; 0.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg19  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.606      ;
; 0.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.614      ;
; 0.428 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.078      ; 0.644      ;
; 0.429 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.044      ; 0.611      ;
; 0.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.074      ; 0.644      ;
; 0.434 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.586      ;
; 0.435 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.044      ; 0.617      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.591      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.011      ; 0.602      ;
; 0.442 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.638      ;
; 0.445 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.043     ; 0.554      ;
; 0.445 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.070      ; 0.653      ;
; 0.448 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.596      ;
; 0.448 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.070      ; 0.656      ;
; 0.449 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.597      ;
; 0.449 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.070      ; 0.657      ;
; 0.449 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.066      ; 0.653      ;
; 0.450 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.598      ;
; 0.450 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.070      ; 0.658      ;
; 0.452 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.066      ; 0.656      ;
; 0.453 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.066      ; 0.657      ;
; 0.454 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.066      ; 0.658      ;
; 0.460 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.070      ; 0.668      ;
; 0.464 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.066      ; 0.668      ;
; 0.487 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.593      ;
; 0.493 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.599      ;
; 0.496 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.648      ;
; 0.500 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.653      ;
; 0.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.706      ;
; 0.513 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.665      ;
; 0.515 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.711      ;
; 0.516 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.668      ;
; 0.528 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.723      ;
; 0.531 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.683      ;
; 0.535 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.687      ;
; 0.539 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.687      ;
; 0.545 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.741      ;
; 0.545 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.697      ;
; 0.550 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.658      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg17 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.068      ; 0.760      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.660      ;
; 0.555 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.011      ; 0.718      ;
; 0.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.068      ; 0.766      ;
; 0.561 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.709      ;
; 0.562 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.710      ;
; 0.562 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.668      ;
; 0.563 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.715      ;
; 0.566 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.716      ;
; 0.568 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.716      ;
; 0.570 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.719      ;
; 0.572 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.720      ;
; 0.577 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.725      ;
; 0.578 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.726      ;
; 0.579 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.685      ;
; 0.579 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.011      ; 0.742      ;
; 0.579 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.727      ;
; 0.580 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.732      ;
; 0.585 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.733      ;
; 0.585 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.737      ;
; 0.589 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.695      ;
; 0.590 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.755 ; 3.755 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.698 ; 3.698 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.684 ; 3.684 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.755 ; 3.755 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.691 ; 3.691 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.559 ; 3.559 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.613 ; 3.613 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.515 ; 3.515 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.528 ; 3.528 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 2.051 ; 2.051 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.124 ; 4.124 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 3.509 ; 3.509 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 3.506 ; 3.506 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.511 ; 3.511 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.604 ; 3.604 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.613 ; 3.613 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.822 ; 3.822 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.899 ; 3.899 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 4.120 ; 4.120 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 4.124 ; 4.124 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 4.056 ; 4.056 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 3.767 ; 3.767 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 3.767 ; 3.767 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 3.802 ; 3.802 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.578 ; -3.578 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.564 ; -3.564 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.635 ; -3.635 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.571 ; -3.571 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.439 ; -3.439 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.408 ; -3.408 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.727 ; -1.727 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.386 ; -3.386 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.389 ; -3.389 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.386 ; -3.386 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.391 ; -3.391 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.484 ; -3.484 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.702 ; -3.702 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.829 ; -3.829 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.779 ; -3.779 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -4.000 ; -4.000 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -4.004 ; -4.004 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.936 ; -3.936 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.890 ; -3.890 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.680 ; -3.680 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.682 ; -3.682 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.661  ; 2.661  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.879  ; 1.879  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 1.998  ; 1.998  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.222  ; 2.222  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.121  ; 2.121  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.437  ; 2.437  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.123  ; 2.123  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.127  ; 2.127  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.120  ; 2.120  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.104  ; 2.104  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.004  ; 2.004  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.363  ; 2.363  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.367  ; 2.367  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.359  ; 2.359  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.340  ; 2.340  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.352  ; 2.352  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.290  ; 2.290  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.149  ; 2.149  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.302  ; 2.302  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.437  ; 2.437  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 2.510  ; 2.510  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 1.982  ; 1.982  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 1.984  ; 1.984  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.888  ; 1.888  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.870  ; 1.870  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.981  ; 1.981  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 2.122  ; 2.122  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.139  ; 2.139  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.127  ; 2.127  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.356  ; 2.356  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.348  ; 2.348  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.493  ; 2.493  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.165  ; 2.165  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.510  ; 2.510  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.163  ; 2.163  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.123  ; 2.123  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.113  ; 2.113  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 1.991  ; 1.991  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.054  ; 2.054  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 2.027  ; 2.027  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.054  ; 2.054  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.233  ; 2.233  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.581  ; 3.581  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.705  ; 2.705  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.661  ; 2.661  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 10.687 ; 10.687 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.879 ; 1.879 ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 1.998 ; 1.998 ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.222 ; 2.222 ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.121 ; 2.121 ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.004 ; 2.004 ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.123 ; 2.123 ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.127 ; 2.127 ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.120 ; 2.120 ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.104 ; 2.104 ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.004 ; 2.004 ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.363 ; 2.363 ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.367 ; 2.367 ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.359 ; 2.359 ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.340 ; 2.340 ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.352 ; 2.352 ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.290 ; 2.290 ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.149 ; 2.149 ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.302 ; 2.302 ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.437 ; 2.437 ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 1.982 ; 1.982 ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 1.984 ; 1.984 ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.888 ; 1.888 ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.981 ; 1.981 ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 2.122 ; 2.122 ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.139 ; 2.139 ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.127 ; 2.127 ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.356 ; 2.356 ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.348 ; 2.348 ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.493 ; 2.493 ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.165 ; 2.165 ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.510 ; 2.510 ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.163 ; 2.163 ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.123 ; 2.123 ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.113 ; 2.113 ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 1.991 ; 1.991 ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 2.027 ; 2.027 ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.233 ; 2.233 ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.581 ; 3.581 ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.705 ; 2.705 ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 7.021 ; 7.021 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+-------+-------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.212 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.957 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.975 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.111 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.103 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.392 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.322 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.428 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.127 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.212 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.957 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.975 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.111 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.103 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.392 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.322 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.428 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.127 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.212     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.957     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.975     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.111     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.103     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.392     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.322     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.428     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.127     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.212     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.957     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.975     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.111     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.103     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.392     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.322     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.428     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.127     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+--------------------------+--------+-------+----------+---------+---------------------+
; Clock                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack         ; 1.699  ; 0.215 ; N/A      ; N/A     ; 2.091               ;
;  ADC_CLK                 ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA               ; N/A    ; N/A   ; N/A      ; N/A     ; 17.223              ;
;  CLK                     ; 1.699  ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 14.390 ; 0.237 ; N/A      ; N/A     ; 46.933              ;
;  PLL_CLK0                ; N/A    ; N/A   ; N/A      ; N/A     ; 2.091               ;
;  PLL_CLK2                ; N/A    ; N/A   ; N/A      ; N/A     ; 3.333               ;
; Design-wide TNS          ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK0                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK2                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.369 ; 7.369 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.323 ; 7.323 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.307 ; 7.307 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.369 ; 7.369 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.258 ; 7.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.847 ; 6.847 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.937 ; 6.937 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.808 ; 6.808 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.832 ; 6.832 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.565 ; 4.565 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 6.843 ; 6.843 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 6.836 ; 6.836 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.847 ; 6.847 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.186 ; 7.186 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.202 ; 7.202 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.689 ; 7.689 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 8.043 ; 8.043 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.945 ; 7.945 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.455 ; 8.455 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.090 ; 8.090 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.449 ; 7.449 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.007 ; 8.007 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.457 ; 7.457 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.505 ; 7.505 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.527 ; 7.527 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.578 ; -3.578 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.564 ; -3.564 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.635 ; -3.635 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.571 ; -3.571 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.439 ; -3.439 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.408 ; -3.408 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.727 ; -1.727 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.386 ; -3.386 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.389 ; -3.389 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.386 ; -3.386 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.391 ; -3.391 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.484 ; -3.484 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.493 ; -3.493 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.702 ; -3.702 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.829 ; -3.829 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.779 ; -3.779 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -4.000 ; -4.000 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -4.004 ; -4.004 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.936 ; -3.936 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.890 ; -3.890 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.680 ; -3.680 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.682 ; -3.682 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.829  ; 4.829  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 5.201  ; 5.201  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 5.948  ; 5.948  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.332  ; 5.332  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 6.479  ; 6.479  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 5.349  ; 5.349  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 5.357  ; 5.357  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 5.340  ; 5.340  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.317  ; 5.317  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 4.963  ; 4.963  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 6.099  ; 6.099  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 6.118  ; 6.118  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 6.096  ; 6.096  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 6.067  ; 6.067  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 6.086  ; 6.086  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 6.064  ; 6.064  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 5.522  ; 5.522  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 6.072  ; 6.072  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 6.479  ; 6.479  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 6.574  ; 6.574  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 4.931  ; 4.931  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 4.934  ; 4.934  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.591  ; 4.591  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.572  ; 4.572  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.933  ; 4.933  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 5.173  ; 5.173  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.373  ; 5.373  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 5.358  ; 5.358  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 6.078  ; 6.078  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 6.076  ; 6.076  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.574  ; 6.574  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.653  ; 5.653  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.468  ; 6.468  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.659  ; 5.659  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.578  ; 5.578  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.572  ; 5.572  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.956  ; 4.956  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.099  ; 5.099  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 5.265  ; 5.265  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.099  ; 5.099  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.711  ; 5.711  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.611  ; 9.611  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 7.198  ; 7.198  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 30.390 ; 30.390 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.879 ; 1.879 ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 1.998 ; 1.998 ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.222 ; 2.222 ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.121 ; 2.121 ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.004 ; 2.004 ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.123 ; 2.123 ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.127 ; 2.127 ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.120 ; 2.120 ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.104 ; 2.104 ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.004 ; 2.004 ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.363 ; 2.363 ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.367 ; 2.367 ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.359 ; 2.359 ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.340 ; 2.340 ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.352 ; 2.352 ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.290 ; 2.290 ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.149 ; 2.149 ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.302 ; 2.302 ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.437 ; 2.437 ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 1.982 ; 1.982 ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 1.984 ; 1.984 ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.888 ; 1.888 ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.981 ; 1.981 ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 2.122 ; 2.122 ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.139 ; 2.139 ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.127 ; 2.127 ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.356 ; 2.356 ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.348 ; 2.348 ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.493 ; 2.493 ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.165 ; 2.165 ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.510 ; 2.510 ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.163 ; 2.163 ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.123 ; 2.123 ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.113 ; 2.113 ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 1.991 ; 1.991 ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 2.027 ; 2.027 ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.233 ; 2.233 ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.581 ; 3.581 ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.705 ; 2.705 ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 7.021 ; 7.021 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 27       ; 27       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 4859     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 164008   ; 0        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 472      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 27       ; 27       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 4859     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 164008   ; 0        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 472      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 181   ; 181  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 17 11:52:10 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(9): this_read_adc_manager|MRAM_WRITE_DATA|sclr could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(9): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK1 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|sclr}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(10): this_read_adc_manager|MRAM_WRITE_DATA|clk could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK2 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|clk}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(11): this_read_adc_manager|MRAM_WRITE_DATA|datain could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK3 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|datain}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(12): this_read_adc_manager|MRAM_WRITE_DATA|regout could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK4 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|regout}]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.699
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.699         0.000 CLK 
    Info (332119):    14.390         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.737         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.091         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
    Info (332119):    46.933         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 7.949
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.949         0.000 CLK 
    Info (332119):    15.260         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
    Info (332119):     0.237         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.333         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
    Info (332119):    47.873         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4548 megabytes
    Info: Processing ended: Wed May 17 11:52:11 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


