Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 19 16:07:44 2019
| Host         : Natthapong-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : z80_tester
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 363 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mem/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/kb/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mem/kb/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 863 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 69 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.224       -3.612                     46                 4169        0.190        0.000                      0                 4169        3.750        0.000                       0                  4151  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.224       -3.612                     46                 4169        0.190        0.000                      0                 4169        3.750        0.000                       0                  4151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           46  Failing Endpoints,  Worst Slack       -0.224ns,  Total Violation       -3.612ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_15360_15615_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 3.407ns (36.693%)  route 5.878ns (63.307%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.362    14.426    mem/mem_reg_15360_15615_0_0/D
    SLICE_X46Y33         RAMS64E                                      r  mem/mem_reg_15360_15615_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.441    14.782    mem/mem_reg_15360_15615_0_0/WCLK
    SLICE_X46Y33         RAMS64E                                      r  mem/mem_reg_15360_15615_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X46Y33         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.202    mem/mem_reg_15360_15615_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_22016_22271_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 3.407ns (36.469%)  route 5.935ns (63.531%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.419    14.483    mem/mem_reg_22016_22271_0_0/D
    SLICE_X64Y37         RAMS64E                                      r  mem/mem_reg_22016_22271_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.515    14.856    mem/mem_reg_22016_22271_0_0/WCLK
    SLICE_X64Y37         RAMS64E                                      r  mem/mem_reg_22016_22271_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X64Y37         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.276    mem/mem_reg_22016_22271_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_15104_15359_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 3.407ns (36.814%)  route 5.848ns (63.186%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.332    14.396    mem/mem_reg_15104_15359_0_0/D
    SLICE_X56Y30         RAMS64E                                      r  mem/mem_reg_15104_15359_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.442    14.783    mem/mem_reg_15104_15359_0_0/WCLK
    SLICE_X56Y30         RAMS64E                                      r  mem/mem_reg_15104_15359_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y30         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.203    mem/mem_reg_15104_15359_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_4096_4351_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 3.407ns (36.551%)  route 5.914ns (63.449%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.398    14.462    mem/mem_reg_4096_4351_0_0/D
    SLICE_X38Y61         RAMS64E                                      r  mem/mem_reg_4096_4351_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.432    14.773    mem/mem_reg_4096_4351_0_0/WCLK
    SLICE_X38Y61         RAMS64E                                      r  mem/mem_reg_4096_4351_0_0/RAMS64E_A/CLK
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y61         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.271    mem/mem_reg_4096_4351_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_13312_13567_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 3.407ns (36.867%)  route 5.834ns (63.133%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.318    14.382    mem/mem_reg_13312_13567_0_0/D
    SLICE_X50Y27         RAMS64E                                      r  mem/mem_reg_13312_13567_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.438    14.779    mem/mem_reg_13312_13567_0_0/WCLK
    SLICE_X50Y27         RAMS64E                                      r  mem/mem_reg_13312_13567_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X50Y27         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.199    mem/mem_reg_13312_13567_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_23040_23295_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 3.407ns (36.480%)  route 5.932ns (63.520%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.416    14.480    mem/mem_reg_23040_23295_0_0/D
    SLICE_X60Y63         RAMS64E                                      r  mem/mem_reg_23040_23295_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.503    14.844    mem/mem_reg_23040_23295_0_0/WCLK
    SLICE_X60Y63         RAMS64E                                      r  mem/mem_reg_23040_23295_0_0/RAMS64E_A/CLK
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y63         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.356    mem/mem_reg_23040_23295_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_27136_27391_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 3.407ns (36.843%)  route 5.840ns (63.157%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.324    14.388    mem/mem_reg_27136_27391_0_0/D
    SLICE_X64Y36         RAMS64E                                      r  mem/mem_reg_27136_27391_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.514    14.855    mem/mem_reg_27136_27391_0_0/WCLK
    SLICE_X64Y36         RAMS64E                                      r  mem/mem_reg_27136_27391_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X64Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.275    mem/mem_reg_27136_27391_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_14080_14335_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.407ns (37.138%)  route 5.767ns (62.862%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.251    14.315    mem/mem_reg_14080_14335_0_0/D
    SLICE_X52Y30         RAMS64E                                      r  mem/mem_reg_14080_14335_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.441    14.782    mem/mem_reg_14080_14335_0_0/WCLK
    SLICE_X52Y30         RAMS64E                                      r  mem/mem_reg_14080_14335_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X52Y30         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.202    mem/mem_reg_14080_14335_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_7936_8191_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 3.407ns (36.864%)  route 5.835ns (63.136%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.319    14.383    mem/mem_reg_7936_8191_0_0/D
    SLICE_X50Y68         RAMS64E                                      r  mem/mem_reg_7936_8191_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.432    14.773    mem/mem_reg_7936_8191_0_0/WCLK
    SLICE_X50Y68         RAMS64E                                      r  mem/mem_reg_7936_8191_0_0/RAMS64E_A/CLK
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X50Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.271    mem/mem_reg_7936_8191_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg_31488_31743_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.407ns (36.856%)  route 5.837ns (63.144%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.620     5.141    mem/mem_reg_17920_18175_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.455 r  mem/mem_reg_17920_18175_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.455    mem/mem_reg_17920_18175_0_0/OC
    SLICE_X60Y64         MUXF7 (Prop_muxf7_I1_O)      0.247     6.702 r  mem/mem_reg_17920_18175_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.702    mem/mem_reg_17920_18175_0_0/O0
    SLICE_X60Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     6.800 r  mem/mem_reg_17920_18175_0_0/F8/O
                         net (fo=1, routed)           1.197     7.997    mem/mem_reg_17920_18175_0_0_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.319     8.316 r  mem/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           0.000     8.316    mem/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.561 r  mem/mem_reg_0_255_0_0_i_54/O
                         net (fo=1, routed)           0.000     8.561    mem/mem_reg_0_255_0_0_i_54_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     8.665 r  mem/mem_reg_0_255_0_0_i_43/O
                         net (fo=1, routed)           1.479    10.144    mem/mem_reg_0_255_0_0_i_43_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.460 r  mem/mem_reg_0_255_0_0_i_36/O
                         net (fo=1, routed)           0.394    10.854    cpu/address_pins_/mem_reg_0_255_0_0_i_21_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.978 r  cpu/address_pins_/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.978    cpu/address_pins_/mem/data_out0[0]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    11.195 r  cpu/address_pins_/mem_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.292    11.487    cpu/data_pins_/mem_reg_0_255_0_0_i_1_0
    SLICE_X47Y28         LUT4 (Prop_lut4_I2_O)        0.299    11.786 r  cpu/data_pins_/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           1.154    12.940    cpu/data_pins_/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.064 r  cpu/data_pins_/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         1.321    14.385    mem/mem_reg_31488_31743_0_0/D
    SLICE_X60Y37         RAMS64E                                      r  mem/mem_reg_31488_31743_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        1.514    14.855    mem/mem_reg_31488_31743_0_0/WCLK
    SLICE_X60Y37         RAMS64E                                      r  mem/mem_reg_31488_31743_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X60Y37         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.275    mem/mem_reg_31488_31743_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                 -0.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mem/clk_transfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/ck_stb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.562     1.445    mem/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  mem/clk_transfer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  mem/clk_transfer_reg[1]/Q
                         net (fo=1, routed)           0.054     1.628    mem/clk_transfer[1]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.099     1.727 r  mem/ck_stb_i_1/O
                         net (fo=1, routed)           0.000     1.727    mem/ck_stb_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  mem/ck_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.830     1.958    mem/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  mem/ck_stb_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.091     1.536    mem/ck_stb_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.659%)  route 0.142ns (43.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.552     1.435    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y70         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  mem/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.142     1.719    mem/vga_sync_unit/Q[4]
    SLICE_X31Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  mem/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.764    mem/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.817     1.945    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.497     1.448    
    SLICE_X31Y71         FDCE (Hold_fdce_C_D)         0.092     1.540    mem/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.549     1.432    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y73         FDCE                                         r  mem/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  mem/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.740    mem/vga_sync_unit/pixel_reg[0]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.042     1.782 r  mem/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    mem/vga_sync_unit/pixel_next[1]
    SLICE_X31Y73         FDCE                                         r  mem/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.814     1.942    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y73         FDCE                                         r  mem/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X31Y73         FDCE (Hold_fdce_C_D)         0.107     1.539    mem/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.336%)  route 0.185ns (49.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.549     1.432    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y76         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  mem/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=10324, routed)       0.185     1.758    mem/vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.046     1.804 r  mem/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    mem/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.816     1.943    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y76         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X29Y76         FDCE (Hold_fdce_C_D)         0.105     1.550    mem/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  mem/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.181     1.756    mem/vga_sync_unit/Q[1]
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.042     1.798 r  mem/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    mem/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.817     1.945    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X31Y71         FDCE (Hold_fdce_C_D)         0.107     1.541    mem/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.549     1.432    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y73         FDCE                                         r  mem/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.573 f  mem/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.740    mem/vga_sync_unit/pixel_reg[0]
    SLICE_X31Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.785 r  mem/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    mem/vga_sync_unit/pixel_next[0]
    SLICE_X31Y73         FDCE                                         r  mem/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.814     1.942    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y73         FDCE                                         r  mem/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X31Y73         FDCE (Hold_fdce_C_D)         0.091     1.523    mem/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.889%)  route 0.187ns (50.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.548     1.431    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y75         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mem/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.187     1.759    mem/vga_sync_unit/h_count_reg_reg[9]_0[7]
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  mem/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.804    mem/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X28Y76         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.816     1.943    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y76         FDCE                                         r  mem/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X28Y76         FDCE (Hold_fdce_C_D)         0.091     1.536    mem/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  mem/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.181     1.756    mem/vga_sync_unit/Q[1]
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  mem/vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    mem/vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.817     1.945    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y71         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X31Y71         FDCE (Hold_fdce_C_D)         0.091     1.525    mem/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.301%)  route 0.184ns (49.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.552     1.435    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y70         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  mem/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=79, routed)          0.184     1.760    mem/vga_sync_unit/Q[0]
    SLICE_X31Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  mem/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    mem/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X31Y70         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.818     1.946    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y70         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X31Y70         FDCE (Hold_fdce_C_D)         0.092     1.527    mem/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mem/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.551     1.434    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y72         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  mem/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.190     1.765    mem/vga_sync_unit/v_count_reg_reg_n_0_[0]
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  mem/vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    mem/vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X31Y72         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4150, routed)        0.816     1.944    mem/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y72         FDCE                                         r  mem/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y72         FDCE (Hold_fdce_C_D)         0.091     1.525    mem/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y46   mem/kb/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y26   mem/kb/keycodev_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y24   mem/kb/keycodev_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y24   mem/kb/keycodev_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y26   mem/kb/keycodev_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y25   mem/kb/keycodev_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y26   mem/kb/keycodev_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y26   mem/kb/keycodev_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y24   mem/kb/keycodev_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y5    mem/mem_reg_26368_26623_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y5    mem/mem_reg_26368_26623_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y5    mem/mem_reg_26368_26623_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78   mem/mem_reg_7680_7935_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78   mem/mem_reg_7680_7935_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78   mem/mem_reg_7680_7935_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y80   mem/mem_reg_19712_19967_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y80   mem/mem_reg_19712_19967_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y80   mem/mem_reg_19712_19967_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y80   mem/mem_reg_19712_19967_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   mem/mem_reg_12544_12799_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   mem/mem_reg_12544_12799_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   mem/mem_reg_12544_12799_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   mem/mem_reg_12544_12799_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y64   mem/mem_reg_19712_19967_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y31   mem/mem_reg_19712_19967_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y31   mem/mem_reg_19712_19967_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y31   mem/mem_reg_19712_19967_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y31   mem/mem_reg_19712_19967_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y56   mem/mem_reg_26368_26623_4_4/RAMS64E_A/CLK



