{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 22:51:11 2018 " "Info: Processing started: Sat Dec 08 22:51:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gen_register -c gen_register --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gen_register -c gen_register --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_register-main " "Info: Found design unit 1: gen_register-main" {  } { { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen_register " "Info: Found entity 1: gen_register" {  } { { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-main " "Info: Found design unit 1: mux4_1-main" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Info: Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "gen_register " "Info: Elaborating entity \"gen_register\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WE gen_register.vhd(26) " "Warning (10492): VHDL Process Statement warning at gen_register.vhd(26): signal \"WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:m0 " "Info: Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:m0\"" {  } { { "gen_register.vhd" "m0" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en mux4_1.vhd(17) " "Warning (10492): VHDL Process Statement warning at mux4_1.vhd(17): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux4_1.vhd(19) " "Warning (10492): VHDL Process Statement warning at mux4_1.vhd(19): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux4_1.vhd(21) " "Warning (10492): VHDL Process Statement warning at mux4_1.vhd(21): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux4_1.vhd(23) " "Warning (10492): VHDL Process Statement warning at mux4_1.vhd(23): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out0 mux4_1.vhd(15) " "Warning (10631): VHDL Process Statement warning at mux4_1.vhd(15): inferring latch(es) for signal or variable \"out0\", which holds its previous value in one or more paths through the process" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[0\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[1\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[2\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[3\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[4\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[5\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[6\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[7\] mux4_1.vhd(15) " "Info (10041): Inferred latch for \"out0\[7\]\" at mux4_1.vhd(15)" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 22:51:12 2018 " "Info: Processing ended: Sat Dec 08 22:51:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
