C:/Users/gusti/Documents/VHDL/04_somador_4b_estrutural/somadorcompleto.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/gusti/Documents/VHDL/04_somador_4b_estrutural/somadorcompleto.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity somadorcompleto
-- Compiling architecture dataflow of somadorcompleto

} {} {}} C:/Users/gusti/Documents/VHDL/04_somador_4b_estrutural/somador4b.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/gusti/Documents/VHDL/04_somador_4b_estrutural/somador4b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity somador4b
-- Compiling architecture structure of somador4b
** Error: C:/Users/gusti/Documents/VHDL/04_somador_4b_estrutural/somador4b.vhd(34): Cannot read output "cout".
	VHDL 2008 allows reading outputs.
	This facility is enabled by compiling with -2008.
** Error: C:/Users/gusti/Documents/VHDL/04_somador_4b_estrutural/somador4b.vhd(34): Signal "cout" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: C:/Users/gusti/Documents/VHDL/04_somador_4b_estrutural/somador4b.vhd(35): VHDL Compiler exiting

} {8.0 9.0 11.0 13.0} {}}
