# RISC
#######
# Project created in Vivado 2021.2 with arbitrary source
#######
# Verilog code of microprocessor design using RISC architecture. The pipelined architecture has 4 stages IF, DOF, EX, WB. 
