Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 01:14:58 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram/post_route_timing.rpt
| Design       : dual_port_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr1[0]                       ram_reg/ADDRARDADDR[4]         inf           
addr1[1]                       ram_reg/ADDRARDADDR[5]         inf           
addr1[2]                       ram_reg/ADDRARDADDR[6]         inf           
addr1[3]                       ram_reg/ADDRARDADDR[7]         inf           
addr2[0]                       ram_reg/ADDRBWRADDR[4]         inf           
addr2[1]                       ram_reg/ADDRBWRADDR[5]         inf           
addr2[2]                       ram_reg/ADDRBWRADDR[6]         inf           
addr2[3]                       ram_reg/ADDRBWRADDR[7]         inf           
data1[0]                       ram_reg/DIADI[0]               inf           
data1[10]                      ram_reg/DIADI[10]              inf           
data1[11]                      ram_reg/DIADI[11]              inf           
data1[12]                      ram_reg/DIADI[12]              inf           
data1[13]                      ram_reg/DIADI[13]              inf           
data1[14]                      ram_reg/DIADI[14]              inf           
data1[15]                      ram_reg/DIADI[15]              inf           
data1[1]                       ram_reg/DIADI[1]               inf           
data1[2]                       ram_reg/DIADI[2]               inf           
data1[3]                       ram_reg/DIADI[3]               inf           
data1[4]                       ram_reg/DIADI[4]               inf           
data1[5]                       ram_reg/DIADI[5]               inf           
data1[6]                       ram_reg/DIADI[6]               inf           
data1[7]                       ram_reg/DIADI[7]               inf           
data1[8]                       ram_reg/DIADI[8]               inf           
data1[9]                       ram_reg/DIADI[9]               inf           
data2[0]                       ram_reg/DIBDI[0]               inf           
data2[10]                      ram_reg/DIBDI[10]              inf           
data2[11]                      ram_reg/DIBDI[11]              inf           
data2[12]                      ram_reg/DIBDI[12]              inf           
data2[13]                      ram_reg/DIBDI[13]              inf           
data2[14]                      ram_reg/DIBDI[14]              inf           
data2[15]                      ram_reg/DIBDI[15]              inf           
data2[1]                       ram_reg/DIBDI[1]               inf           
data2[2]                       ram_reg/DIBDI[2]               inf           
data2[3]                       ram_reg/DIBDI[3]               inf           
data2[4]                       ram_reg/DIBDI[4]               inf           
data2[5]                       ram_reg/DIBDI[5]               inf           
data2[6]                       ram_reg/DIBDI[6]               inf           
data2[7]                       ram_reg/DIBDI[7]               inf           
data2[8]                       ram_reg/DIBDI[8]               inf           
data2[9]                       ram_reg/DIBDI[9]               inf           
we1                            ram_reg/WEA[0]                 inf           
we1                            ram_reg/WEA[1]                 inf           
we2                            ram_reg/WEBWE[0]               inf           
we2                            ram_reg/WEBWE[1]               inf           
ram_reg/CLKARDCLK              out1[0]                        inf           
ram_reg/CLKARDCLK              out1[10]                       inf           
ram_reg/CLKARDCLK              out1[11]                       inf           
ram_reg/CLKARDCLK              out1[12]                       inf           
ram_reg/CLKARDCLK              out1[13]                       inf           
ram_reg/CLKARDCLK              out1[14]                       inf           
ram_reg/CLKARDCLK              out1[15]                       inf           
ram_reg/CLKARDCLK              out1[1]                        inf           
ram_reg/CLKARDCLK              out1[2]                        inf           
ram_reg/CLKARDCLK              out1[3]                        inf           
ram_reg/CLKARDCLK              out1[4]                        inf           
ram_reg/CLKARDCLK              out1[5]                        inf           
ram_reg/CLKARDCLK              out1[6]                        inf           
ram_reg/CLKARDCLK              out1[7]                        inf           
ram_reg/CLKARDCLK              out1[8]                        inf           
ram_reg/CLKARDCLK              out1[9]                        inf           
ram_reg/CLKBWRCLK              out2[0]                        inf           
ram_reg/CLKBWRCLK              out2[10]                       inf           
ram_reg/CLKBWRCLK              out2[11]                       inf           
ram_reg/CLKBWRCLK              out2[12]                       inf           
ram_reg/CLKBWRCLK              out2[13]                       inf           
ram_reg/CLKBWRCLK              out2[14]                       inf           
ram_reg/CLKBWRCLK              out2[15]                       inf           
ram_reg/CLKBWRCLK              out2[1]                        inf           
ram_reg/CLKBWRCLK              out2[2]                        inf           
ram_reg/CLKBWRCLK              out2[3]                        inf           
ram_reg/CLKBWRCLK              out2[4]                        inf           
ram_reg/CLKBWRCLK              out2[5]                        inf           
ram_reg/CLKBWRCLK              out2[6]                        inf           
ram_reg/CLKBWRCLK              out2[7]                        inf           
ram_reg/CLKBWRCLK              out2[8]                        inf           
ram_reg/CLKBWRCLK              out2[9]                        inf           



