{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 17:03:21 2014 " "Info: Processing started: Mon Aug 04 17:03:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgacontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpgacontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACONTROL " "Info: Found entity 1: FPGACONTROL" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "freqcalc/freqcalc.bdf " "Warning: Can't analyze file -- file freqcalc/freqcalc.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freqcalc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freqcalc " "Info: Found entity 1: freqcalc" {  } { { "freqcalc.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc/choose.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freqcalc/choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choose-one " "Info: Found design unit 1: choose-one" {  } { { "freqcalc/choose.vhd" "" { Text "E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 choose " "Info: Found entity 1: choose" {  } { { "freqcalc/choose.vhd" "" { Text "E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll80m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll80m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll80m-SYN " "Info: Found design unit 1: pll80m-SYN" {  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL80M " "Info: Found entity 1: PLL80M" {  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10m.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file div10m.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div10m " "Info: Found entity 1: div10m" {  } { { "div10m.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo12-SYN " "Info: Found design unit 1: fifo12-SYN" {  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO12 " "Info: Found entity 1: FIFO12" {  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datacarry/WRREEQ.vhd " "Warning: Can't analyze file -- file datacarry/WRREEQ.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacarry/wrreq1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datacarry/wrreq1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRREQ1-one " "Info: Found design unit 1: WRREQ1-one" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WRREQ1 " "Info: Found entity 1: WRREQ1" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Info: Found design unit 1: ram2port-SYN" {  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Info: Found entity 1: RAM2PORT" {  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frew.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file frew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FREW " "Info: Found entity 1: FREW" {  } { { "FREW.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/phasetest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dds/phasetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASETEST-one " "Info: Found design unit 1: PHASETEST-one" {  } { { "dds/PHASETEST.vhd" "" { Text "E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PHASETEST " "Info: Found entity 1: PHASETEST" {  } { { "dds/PHASETEST.vhd" "" { Text "E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGACONTROL " "Info: Elaborating entity \"FPGACONTROL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOR2 inst14 " "Warning: Block or symbol \"NOR2\" of instance \"inst14\" overlaps another block or symbol" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO12 FIFO12:inst8 " "Info: Elaborating entity \"FIFO12\" for hierarchy \"FIFO12:inst8\"" {  } { { "FPGACONTROL.bdf" "inst8" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 728 152 328 920 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO12:inst8\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\"" {  } { { "FIFO12.vhd" "dcfifo_component" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO12:inst8\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"FIFO12:inst8\|dcfifo:dcfifo_component\"" {  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO12:inst8\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"FIFO12:inst8\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4cf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4cf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4cf1 " "Info: Found entity 1: dcfifo_4cf1" {  } { { "db/dcfifo_4cf1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4cf1 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated " "Info: Elaborating entity \"dcfifo_4cf1\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g86 " "Info: Found entity 1: a_graycounter_g86" {  } { { "db/a_graycounter_g86.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_g86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g86 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_g86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_g86\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_g86:rdptr_g1p\"" {  } { { "db/dcfifo_4cf1.tdf" "rdptr_g1p" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_51c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_51c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_51c " "Info: Found entity 1: a_graycounter_51c" {  } { { "db/a_graycounter_51c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_51c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_51c FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_51c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_51c\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_51c:wrptr_g1p\"" {  } { { "db/dcfifo_4cf1.tdf" "wrptr_g1p" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Info: Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_41c\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\"" {  } { { "db/dcfifo_4cf1.tdf" "wrptr_gp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1nu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nu " "Info: Found entity 1: altsyncram_1nu" {  } { { "db/altsyncram_1nu.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_1nu.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1nu FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram " "Info: Elaborating entity \"altsyncram_1nu\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\"" {  } { { "db/dcfifo_4cf1.tdf" "fifo_ram" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbc1 " "Info: Found entity 1: altsyncram_cbc1" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbc1 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14 " "Info: Elaborating entity \"altsyncram_cbc1\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\"" {  } { { "db/altsyncram_1nu.tdf" "altsyncram14" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_1nu.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info: Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|dffpipe_c2e:rdaclr " "Info: Elaborating entity \"dffpipe_c2e\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_4cf1.tdf" "rdaclr" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Info: Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp\"" {  } { { "db/dcfifo_4cf1.tdf" "rs_dgwp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Info: Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp\|dffpipe_2v8:dffpipe17 " "Info: Elaborating entity \"dffpipe_2v8\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp\|dffpipe_2v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe17" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9u7 " "Info: Found entity 1: alt_synch_pipe_9u7" {  } { { "db/alt_synch_pipe_9u7.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_9u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9u7 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_9u7\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\"" {  } { { "db/dcfifo_4cf1.tdf" "ws_dgrp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Info: Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20 " "Info: Elaborating entity \"dffpipe_3v8\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_9u7.tdf" "dffpipe20" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_9u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t16 " "Info: Found entity 1: cmpr_t16" {  } { { "db/cmpr_t16.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/cmpr_t16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t16 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_t16\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:rdempty_eq_comp\"" {  } { { "db/dcfifo_4cf1.tdf" "rdempty_eq_comp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRREQ1 WRREQ1:inst15 " "Info: Elaborating entity \"WRREQ1\" for hierarchy \"WRREQ1:inst15\"" {  } { { "FPGACONTROL.bdf" "inst15" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 768 -128 -32 864 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START WRREQ1.vhd(32) " "Warning (10492): VHDL Process Statement warning at WRREQ1.vhd(32): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "START WRREQ1.vhd(18) " "Warning (10631): VHDL Process Statement warning at WRREQ1.vhd(18): inferring latch(es) for signal or variable \"START\", which holds its previous value in one or more paths through the process" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "START WRREQ1.vhd(18) " "Info (10041): Inferred latch for \"START\" at WRREQ1.vhd(18)" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/decoder_addr.vhd 2 1 " "Warning: Using design file select/decoder_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_ADDR-decoder " "Info: Found design unit 1: DECODER_ADDR-decoder" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ADDR " "Info: Found entity 1: DECODER_ADDR" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ADDR DECODER_ADDR:inst " "Info: Elaborating entity \"DECODER_ADDR\" for hierarchy \"DECODER_ADDR:inst\"" {  } { { "FPGACONTROL.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 8 464 688 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_addr.vhd 2 1 " "Warning: Using design file select/latch_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_ADDR-latch " "Info: Found design unit 1: LATCH_ADDR-latch" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_ADDR " "Info: Found entity 1: LATCH_ADDR" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_ADDR LATCH_ADDR:inst9 " "Info: Elaborating entity \"LATCH_ADDR\" for hierarchy \"LATCH_ADDR:inst9\"" {  } { { "FPGACONTROL.bdf" "inst9" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 8 128 320 136 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_data.vhd 2 1 " "Warning: Using design file select/latch_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_DATA-AD2D " "Info: Found design unit 1: LATCH_DATA-AD2D" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_DATA " "Info: Found entity 1: LATCH_DATA" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_DATA LATCH_DATA:inst1 " "Info: Elaborating entity \"LATCH_DATA\" for hierarchy \"LATCH_DATA:inst1\"" {  } { { "FPGACONTROL.bdf" "inst1" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 176 160 352 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA latch_data.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch_data.vhd(17): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[0\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[1\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[2\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[3\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[4\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[5\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[6\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[7\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[8\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[9\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[10\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[11\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[12\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[13\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[14\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[15\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqcalc freqcalc:inst3 " "Info: Elaborating entity \"freqcalc\" for hierarchy \"freqcalc:inst3\"" {  } { { "FPGACONTROL.bdf" "inst3" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 552 504 632 680 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose freqcalc:inst3\|choose:inst3 " "Info: Elaborating entity \"choose\" for hierarchy \"freqcalc:inst3\|choose:inst3\"" {  } { { "freqcalc.bdf" "inst3" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 208 496 696 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcalc/latch32.vhd 2 1 " "Warning: Using design file freqcalc/latch32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch32-one " "Info: Found design unit 1: latch32-one" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch32 " "Info: Found entity 1: latch32" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch32 freqcalc:inst3\|latch32:inst2 " "Info: Elaborating entity \"latch32\" for hierarchy \"freqcalc:inst3\|latch32:inst2\"" {  } { { "freqcalc.bdf" "inst2" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 208 216 400 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "qq latch32.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch32.vhd(17): inferring latch(es) for signal or variable \"qq\", which holds its previous value in one or more paths through the process" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[0\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[0\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[1\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[1\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[2\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[2\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[3\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[3\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[4\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[4\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[5\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[5\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[6\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[6\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[7\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[7\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[8\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[8\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[9\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[9\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[10\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[10\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[11\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[11\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[12\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[12\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[13\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[13\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[14\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[14\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[15\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[15\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[16\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[16\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[17\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[17\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[18\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[18\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[19\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[19\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[20\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[20\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[21\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[21\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[22\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[22\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[23\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[23\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[24\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[24\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[25\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[25\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[26\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[26\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[27\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[27\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[28\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[28\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[29\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[29\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[30\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[30\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[31\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[31\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcalc/control.vhd 2 1 " "Warning: Using design file freqcalc/control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behav " "Info: Found design unit 1: control-behav" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control freqcalc:inst3\|control:inst " "Info: Elaborating entity \"control\" for hierarchy \"freqcalc:inst3\|control:inst\"" {  } { { "freqcalc.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 104 232 328 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcalc/cnt32.vhd 2 1 " "Warning: Using design file freqcalc/cnt32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt32-one " "Info: Found design unit 1: cnt32-one" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt32 " "Info: Found entity 1: cnt32" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt32 freqcalc:inst3\|cnt32:inst5 " "Info: Elaborating entity \"cnt32\" for hierarchy \"freqcalc:inst3\|cnt32:inst5\"" {  } { { "freqcalc.bdf" "inst5" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 88 496 632 184 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10m div10m:inst7 " "Info: Elaborating entity \"div10m\" for hierarchy \"div10m:inst7\"" {  } { { "FPGACONTROL.bdf" "inst7" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 736 496 632 832 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "frediv_25 inst " "Warning: Block or symbol \"frediv_25\" of instance \"inst\" overlaps another block or symbol" {  } { { "div10m.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 200 344 192 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div/getandchoose.vhd 2 1 " "Warning: Using design file div/getandchoose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 getandchoose-one " "Info: Found design unit 1: getandchoose-one" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 getandchoose " "Info: Found entity 1: getandchoose" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getandchoose div10m:inst7\|getandchoose:inst4 " "Info: Elaborating entity \"getandchoose\" for hierarchy \"div10m:inst7\|getandchoose:inst4\"" {  } { { "div10m.bdf" "inst4" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 528 648 192 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s getandchoose.vhd(22) " "Warning (10492): VHDL Process Statement warning at getandchoose.vhd(22): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div/fre_div1m_64.vhd 2 1 " "Warning: Using design file div/fre_div1m_64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fre_div1m_64-one " "Info: Found design unit 1: fre_div1m_64-one" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fre_div1m_64 " "Info: Found entity 1: fre_div1m_64" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_div1m_64 div10m:inst7\|fre_div1m_64:inst3 " "Info: Elaborating entity \"fre_div1m_64\" for hierarchy \"div10m:inst7\|fre_div1m_64:inst3\"" {  } { { "div10m.bdf" "inst3" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 392 488 192 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s fre_div1m_64.vhd(25) " "Warning (10492): VHDL Process Statement warning at fre_div1m_64.vhd(25): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div/frediv_25.vhd 2 1 " "Warning: Using design file div/frediv_25.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frediv_25-one " "Info: Found design unit 1: frediv_25-one" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frediv_25 " "Info: Found entity 1: frediv_25" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frediv_25 div10m:inst7\|frediv_25:inst " "Info: Elaborating entity \"frediv_25\" for hierarchy \"div10m:inst7\|frediv_25:inst\"" {  } { { "div10m.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 200 344 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL80M PLL80M:inst6 " "Info: Elaborating entity \"PLL80M\" for hierarchy \"PLL80M:inst6\"" {  } { { "FPGACONTROL.bdf" "inst6" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 512 112 376 696 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL80M:inst6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "altpll_component" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL80M:inst6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL80M:inst6\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL80M:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Info: Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Info: Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Info: Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 6250 " "Info: Parameter \"clk2_phase_shift\" = \"6250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL80M " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL80M\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "datacarry/ts12.vhd 2 1 " "Warning: Using design file datacarry/ts12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS12-one " "Info: Found design unit 1: TS12-one" {  } { { "ts12.vhd" "" { Text "e:/nios/chen/fpgacontrol/datacarry/ts12.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TS12 " "Info: Found entity 1: TS12" {  } { { "ts12.vhd" "" { Text "e:/nios/chen/fpgacontrol/datacarry/ts12.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS12 TS12:inst11 " "Info: Elaborating entity \"TS12\" for hierarchy \"TS12:inst11\"" {  } { { "FPGACONTROL.bdf" "inst11" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 864 504 688 960 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREW FREW:inst29 " "Info: Elaborating entity \"FREW\" for hierarchy \"FREW:inst29\"" {  } { { "FPGACONTROL.bdf" "inst29" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 992 408 616 1088 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASETEST FREW:inst29\|PHASETEST:inst1 " "Info: Elaborating entity \"PHASETEST\" for hierarchy \"FREW:inst29\|PHASETEST:inst1\"" {  } { { "FREW.bdf" "inst1" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { { 544 208 304 640 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START PHASETEST.vhd(23) " "Warning (10492): VHDL Process Statement warning at PHASETEST.vhd(23): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dds/PHASETEST.vhd" "" { Text "E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 FREW:inst29\|74273:inst " "Info: Elaborating entity \"74273\" for hierarchy \"FREW:inst29\|74273:inst\"" {  } { { "FREW.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FREW:inst29\|74273:inst " "Info: Elaborated megafunction instantiation \"FREW:inst29\|74273:inst\"" {  } { { "FREW.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_ad.vhd 2 1 " "Warning: Using design file select/latch_ad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_AD-D2AD " "Info: Found design unit 1: LATCH_AD-D2AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_AD " "Info: Found entity 1: LATCH_AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_AD LATCH_AD:inst2 " "Info: Elaborating entity \"LATCH_AD\" for hierarchy \"LATCH_AD:inst2\"" {  } { { "FPGACONTROL.bdf" "inst2" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 352 184 376 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_ad.vhd(23) " "Warning (10492): VHDL Process Statement warning at latch_ad.vhd(23): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD latch_ad.vhd(18) " "Warning (10631): VHDL Process Statement warning at latch_ad.vhd(18): inferring latch(es) for signal or variable \"AD\", which holds its previous value in one or more paths through the process" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[0\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[0\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[1\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[1\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[2\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[2\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[3\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[3\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[4\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[4\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[5\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[5\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[6\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[6\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[7\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[7\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[8\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[8\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[9\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[9\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[10\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[10\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[11\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[11\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[12\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[12\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[13\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[13\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[14\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[14\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[15\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[15\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst17 " "Info: Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst17\"" {  } { { "FPGACONTROL.bdf" "inst17" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 952 -112 144 1088 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst17\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst17\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "altsyncram_component" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst17\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM2PORT:inst17\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst17\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM2PORT:inst17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ao1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ao1 " "Info: Found entity 1: altsyncram_8ao1" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ao1 RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated " "Info: Elaborating entity \"altsyncram_8ao1\" for hierarchy \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dds/phase_acc.vhd 2 1 " "Warning: Using design file dds/phase_acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Info: Found design unit 1: phase_acc-one" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Info: Found entity 1: phase_acc" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst12 " "Info: Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst12\"" {  } { { "FPGACONTROL.bdf" "inst12" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 1104 368 608 1200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[15\]\" " "Warning: Converted tri-state node \"D\[15\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[14\]\" " "Warning: Converted tri-state node \"D\[14\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[13\]\" " "Warning: Converted tri-state node \"D\[13\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[12\]\" " "Warning: Converted tri-state node \"D\[12\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[11\]\" " "Warning: Converted tri-state node \"D\[11\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[10\]\" " "Warning: Converted tri-state node \"D\[10\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[9\]\" " "Warning: Converted tri-state node \"D\[9\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[8\]\" " "Warning: Converted tri-state node \"D\[8\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[7\]\" " "Warning: Converted tri-state node \"D\[7\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[6\]\" " "Warning: Converted tri-state node \"D\[6\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[5\]\" " "Warning: Converted tri-state node \"D\[5\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[4\]\" " "Warning: Converted tri-state node \"D\[4\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[3\]\" " "Warning: Converted tri-state node \"D\[3\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[2\]\" " "Warning: Converted tri-state node \"D\[2\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[1\]\" " "Warning: Converted tri-state node \"D\[1\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[0\]\" " "Warning: Converted tri-state node \"D\[0\]\" into a selector" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WRREQ1:inst15\|START " "Warning: Latch WRREQ1:inst15\|START has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LATCH_ADDR:inst9\|nCS " "Warning: Ports D and ENA on the latch are fed by the same signal LATCH_ADDR:inst9\|nCS" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_DATA:inst1\|DATA\[0\]_99 " "Warning: Latch LATCH_DATA:inst1\|DATA\[0\]_99 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NWE " "Warning: Ports D and ENA on the latch are fed by the same signal NWE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } { 416 128 184 432 "NWE" "" } { 224 112 160 240 "NWE" "" } { 384 488 560 400 "NWE" "" } { 456 496 568 472 "NWE" "" } { 496 488 560 512 "NWE" "" } { 184 712 784 200 "NWE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[15\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[0\]_102 " "Warning: Latch LATCH_AD:inst2\|AD\[0\]_102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[14\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[13\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[12\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[11\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[10\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[9\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[8\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[7\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[6\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[5\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[4\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[3\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[2\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[1\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[0\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/a_graycounter_g86.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_g86.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div10m:inst7\|getandchoose:inst4\|s\[4\] " "Info: Register \"div10m:inst7\|getandchoose:inst4\|s\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div10m:inst7\|getandchoose:inst4\|s\[5\] " "Info: Register \"div10m:inst7\|getandchoose:inst4\|s\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL80M:inst6\|altpll:altpll_component\|pll " "Info: Adding node \"PLL80M:inst6\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A17 " "Warning (15610): No output dependent on input pin \"A17\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 104 -152 16 120 "A17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A18 " "Warning (15610): No output dependent on input pin \"A18\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 136 -152 16 152 "A18" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "515 " "Info: Implemented 515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "436 " "Info: Implemented 436 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Info: Implemented 20 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 17:03:25 2014 " "Info: Processing ended: Mon Aug 04 17:03:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
