INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/imports/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/ScoreCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScoreCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/imports/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/imports/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/VGA_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/Walls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Walls
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/WhiteBall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WhiteBall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/imports/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/imports/Desktop/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.srcs/sim_1/imports/Desktop/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab7.xpr/myLab7/myLab7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
