+ set -x
+ rm -rf performance_and_resource_utilization.txt
+ tee performance_and_resource_utilization.txt
+ grep --color=auto -A 40 -e 'Primitive and Black Box Usage:' -e 'Device utilization summary:' -e 'Partition Merge Status' -e 'Timing constraint: Default period analysis for Clock ' -e '[0-9]. Memory' -e '[0-9]. IO and GT Specific' -e '[0-9]. Specific Feature' -e '[0-9]. Black Boxes' ad9361_dac.hdl/target-modelsim/ad9361_dac-modelsim.out ad9361_dac.hdl/target-stratix4/ad9361_dac_rv-export.out ad9361_dac.hdl/target-stratix4/ad9361_dac_rv-map.out ad9361_dac.hdl/target-stratix4/ad9361_dac_rv-merge.out ad9361_dac.hdl/target-stratix4/ad9361_dac_rv-quartus.out ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.map.summary ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out:Primitive and Black Box Usage:
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-------------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-# BELS                             : 310
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      GND                         : 4
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      INV                         : 12
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      LUT1                        : 20
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      LUT2                        : 16
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      LUT3                        : 88
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      LUT4                        : 47
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      LUT5                        : 17
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      LUT6                        : 57
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      MUXCY                       : 22
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      MUXF7                       : 1
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      VCC                         : 2
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      XORCY                       : 24
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-# FlipFlops/Latches                : 169
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FD                          : 33
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDC                         : 33
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDCE                        : 28
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDE                         : 51
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDP                         : 1
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDPE                        : 3
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDR                         : 13
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDRE                        : 5
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      FDS                         : 2
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-# RAMS                             : 8
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-#      RAM64M                      : 8
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out:Device utilization summary:
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Slice Logic Utilization: 
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out- Number of Slice Registers:             169  out of  301440     0%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out- Number of Slice LUTs:                  289  out of  150720     0%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    Number used as Logic:               257  out of  150720     0%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    Number used as Memory:               32  out of  58400     0%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-       Number used as RAM:               32
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Slice Logic Distribution: 
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out- Number of LUT Flip Flop pairs used:    374
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-   Number with an unused Flip Flop:     205  out of    374    54%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-   Number with an unused LUT:            85  out of    374    22%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-   Number of fully used LUT-FF pairs:    84  out of    374    22%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-   Number of unique control sets:        19
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-IO Utilization: 
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out- Number of IOs:                         157
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out- Number of bonded IOBs:                   0  out of    600     0%  
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Specific Feature Utilization:
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Partition Resource Summary:
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  No Partitions were found in this design.
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-=========================================================================
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Timing Report
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
--
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out:Timing constraint: Default period analysis for Clock 'ctl_in_Clk'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Clock period: 2.574ns (frequency: 388.500MHz)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Total number of paths / destination ports: 1243 / 199
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out--------------------------------------------------------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Delay:               2.574ns (Levels of Logic = 5)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Source:            wci/wci_decode/my_state_r_FSM_FFd3 (FF)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Destination:       worker/fifo/fifo/Mram_fifoMem1 (RAM)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Source Clock:      ctl_in_Clk rising
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Destination Clock: ctl_in_Clk rising
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Data Path: wci/wci_decode/my_state_r_FSM_FFd3 to worker/fifo/fifo/Mram_fifoMem1
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-                                Gate     Net
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     FDS:C->Q              3   0.375   0.505  my_state_r_FSM_FFd3 (my_state_r_FSM_FFd3)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     LUT2:I0->O            5   0.068   0.518  my_state_r_is_operating1 (is_operating)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     end scope: 'wci/wci_decode:is_operating'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     end scope: 'wci:is_operating'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     begin scope: 'worker:ctl_in_is_operating'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     begin scope: 'worker/fifo:operating'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     LUT4:I2->O           25   0.068   0.550  fifo_s_enq1 (fifo_s_enq)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     begin scope: 'worker/fifo/fifo:sENQ'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     RAM64M:WE                 0.490          Mram_fifoMem1
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    ----------------------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    Total                      2.574ns (1.001ns logic, 1.573ns route)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-                                       (38.9% logic, 61.1% route)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-=========================================================================
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out:Timing constraint: Default period analysis for Clock 'dev_dac_in_dac_clk'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Clock period: 2.557ns (frequency: 391.083MHz)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Total number of paths / destination ports: 697 / 93
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out--------------------------------------------------------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Delay:               2.557ns (Levels of Logic = 2)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Source:            worker/fifo/fifo/dGDeqPtr_5 (FF)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Destination:       worker/fifo/fifo/dGDeqPtr1_0 (FF)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Source Clock:      dev_dac_in_dac_clk rising
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Destination Clock: dev_dac_in_dac_clk rising
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Data Path: worker/fifo/fifo/dGDeqPtr_5 to worker/fifo/fifo/dGDeqPtr1_0
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-                                Gate     Net
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     FDCE:C->Q             2   0.375   0.781  dGDeqPtr_5 (dGDeqPtr_5)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     LUT6:I1->O            4   0.068   0.511  dNextNotEmpty_INV_74_o72 (dNextNotEmpty_INV_74_o71)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     LUT6:I4->O           15   0.068   0.491  dNotEmptyReg_PWR_34_o_MUX_200_o1 (dNotEmptyReg_PWR_34_o_MUX_200_o)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     FDPE:CE                   0.263          dGDeqPtr1_0
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    ----------------------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    Total                      2.557ns (0.774ns logic, 1.783ns route)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-                                       (30.3% logic, 69.7% route)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-=========================================================================
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Timing constraint: Default OFFSET IN BEFORE for Clock 'ctl_in_Clk'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Total number of paths / destination ports: 519 / 153
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out--------------------------------------------------------------------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-Offset:              2.350ns (Levels of Logic = 4)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Source:            IN_in_MCmd<2> (PAD)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Destination:       IN_port/fifo/data1_reg_7 (FF)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Destination Clock: ctl_in_Clk rising
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-  Data Path: IN_in_MCmd<2> to IN_port/fifo/data1_reg_7
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-                                Gate     Net
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     begin scope: 'IN_port:MCmd<2>'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     LUT3:I0->O            1   0.068   0.581  fifo_som11 (fifo_som1)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     LUT5:I2->O           31   0.068   0.569  fifo_enq1 (fifo_enq)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     begin scope: 'IN_port/fifo:ENQ'
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     LUT2:I1->O           27   0.068   0.550  d1di11 (d1di)
ad9361_dac.hdl/target-virtex6/ad9361_dac_rv-xst.out-     FDE:CE                    0.263          data1_reg_7
--
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:2. Memory
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-3. DSP
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:4. IO and GT Specific
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-5. Clocking
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:6. Specific Feature
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-7. Primitives
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:8. Black Boxes
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-9. Instantiated Netlists
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-1. Slice Logic
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out---------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Slice LUTs*             |  126 |     0 |     53200 |  0.24 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|   LUT as Logic          |  126 |     0 |     53200 |  0.24 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Slice Registers         |  149 |     0 |    106400 |  0.14 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|   Register as Flip Flop |  149 |     0 |    106400 |  0.14 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out---------------------------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 4     |          Yes |           - |          Set |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 63    |          Yes |           - |        Reset |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 1     |          Yes |         Set |            - |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| 81    |          Yes |       Reset |            - |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:2. Memory
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out----------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|     Site Type     | Used | Fixed | Available | Util% |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|   RAMB18          |    1 |     0 |       280 |  0.36 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|     RAMB18E1 only |    1 |       |           |       |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-3. DSP
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:4. IO and GT Specific
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out----------------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-5. Clocking
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:6. Specific Feature
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out--------------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-7. Primitives
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out--------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+----------+------+---------------------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+----------+------+---------------------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| FDRE     |   81 |        Flop & Latch |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| LUT6     |   65 |                 LUT |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| FDCE     |   63 |        Flop & Latch |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| LUT1     |   25 |                 LUT |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| LUT5     |   14 |                 LUT |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| LUT4     |   14 |                 LUT |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| LUT2     |   12 |                 LUT |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| LUT3     |    8 |                 LUT |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| CARRY4   |    6 |          CarryLogic |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| FDPE     |    4 |        Flop & Latch |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| RAMB18E1 |    1 |        Block Memory |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| FDSE     |    1 |        Flop & Latch |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+----------+------+---------------------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out:8. Black Boxes
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out---------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+----------+------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Ref Name | Used |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+----------+------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-9. Instantiated Netlists
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-------------------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+----------+------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Ref Name | Used |
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-+----------+------+
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1639.238 ; gain = 0.000 ; free physical = 27380 ; free virtual = 89046
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ctl_in[Clk]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dev_dac_in[dac_clk]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out------------------------------------------------------------------------------------------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Date         : Thu Dec 14 14:56:40 2017
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Host         : embdev007.wb.vsi-corp.com running 64-bit CentOS Linux release 7.2.1511 (Core)
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Command      : report_timing
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Design       : ad9361_dac_rv
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Device       : 7z020-clg484
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-| Speed File   : -1  PRODUCTION 1.11 2014-09-11
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out------------------------------------------------------------------------------------------------
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-Timing Report
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-Slack:                    inf
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-  Source:                 IN_in[MCmd][0]
ad9361_dac.hdl/target-zynq/ad9361_dac_rv-vivado.out-                            (input port)
--
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out:Primitive and Black Box Usage:
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-------------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-# BELS                             : 319
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      GND                         : 4
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      INV                         : 12
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      LUT1                        : 20
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      LUT2                        : 16
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      LUT3                        : 66
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      LUT4                        : 45
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      LUT5                        : 45
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      LUT6                        : 61
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      MUXCY                       : 22
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      MUXF7                       : 2
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      VCC                         : 2
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      XORCY                       : 24
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-# FlipFlops/Latches                : 169
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FD                          : 32
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDC                         : 46
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDCE                        : 15
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDE                         : 51
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDP                         : 1
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDPE                        : 3
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDR                         : 13
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDRE                        : 6
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      FDS                         : 2
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-# RAMS                             : 8
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-#      RAM64M                      : 8
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out:Device utilization summary:
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Slice Logic Utilization: 
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out- Number of Slice Registers:             169  out of  106400     0%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out- Number of Slice LUTs:                  297  out of  53200     0%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    Number used as Logic:               265  out of  53200     0%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    Number used as Memory:               32  out of  17400     0%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-       Number used as RAM:               32
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Slice Logic Distribution: 
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out- Number of LUT Flip Flop pairs used:    375
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-   Number with an unused Flip Flop:     206  out of    375    54%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-   Number with an unused LUT:            78  out of    375    20%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-   Number of fully used LUT-FF pairs:    91  out of    375    24%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-   Number of unique control sets:        20
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-IO Utilization: 
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out- Number of IOs:                         157
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out- Number of bonded IOBs:                   0  out of    200     0%  
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Specific Feature Utilization:
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Partition Resource Summary:
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  No Partitions were found in this design.
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out----------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-=========================================================================
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Timing Report
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
--
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out:Timing constraint: Default period analysis for Clock 'ctl_in_Clk'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Clock period: 2.439ns (frequency: 410.004MHz)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Total number of paths / destination ports: 1247 / 200
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out--------------------------------------------------------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Delay:               2.439ns (Levels of Logic = 5)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Source:            wci/wci_decode/my_state_r_FSM_FFd3 (FF)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Destination:       worker/fifo/fifo/Mram_fifoMem1 (RAM)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Source Clock:      ctl_in_Clk rising
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Destination Clock: ctl_in_Clk rising
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Data Path: wci/wci_decode/my_state_r_FSM_FFd3 to worker/fifo/fifo/Mram_fifoMem1
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-                                Gate     Net
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     FDS:C->Q              3   0.282   0.499  my_state_r_FSM_FFd3 (my_state_r_FSM_FFd3)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     LUT2:I0->O            5   0.053   0.512  my_state_r_is_operating1 (is_operating)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     end scope: 'wci/wci_decode:is_operating'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     end scope: 'wci:is_operating'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     begin scope: 'worker:ctl_in_is_operating'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     begin scope: 'worker/fifo:operating'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     LUT4:I2->O           25   0.053   0.550  fifo_s_enq1 (fifo_s_enq)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     begin scope: 'worker/fifo/fifo:sENQ'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     RAM64M:WE                 0.490          Mram_fifoMem1
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    ----------------------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    Total                      2.439ns (0.878ns logic, 1.561ns route)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-                                       (36.0% logic, 64.0% route)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-=========================================================================
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out:Timing constraint: Default period analysis for Clock 'dev_dac_in_dac_clk'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Clock period: 2.382ns (frequency: 419.815MHz)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Total number of paths / destination ports: 704 / 80
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out--------------------------------------------------------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Delay:               2.382ns (Levels of Logic = 2)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Source:            worker/fifo/fifo/dEnqPtr_4 (FF)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Destination:       worker/fifo/fifo/dGDeqPtr1_0 (FF)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Source Clock:      dev_dac_in_dac_clk rising
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Destination Clock: dev_dac_in_dac_clk rising
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Data Path: worker/fifo/fifo/dEnqPtr_4 to worker/fifo/fifo/dGDeqPtr1_0
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-                                Gate     Net
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     FDC:C->Q              1   0.282   0.739  dEnqPtr_4 (dEnqPtr_4)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     LUT6:I0->O            4   0.053   0.505  dNextNotEmpty_INV_74_o72 (dNextNotEmpty_INV_74_o71)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     LUT4:I2->O           25   0.053   0.550  _n0150_inv1_cepot (dNotEmptyReg_PWR_34_o_MUX_200_o1_cepot)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     FDPE:CE                   0.200          dGDeqPtr1_0
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    ----------------------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    Total                      2.382ns (0.588ns logic, 1.794ns route)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-                                       (24.7% logic, 75.3% route)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-=========================================================================
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Timing constraint: Default OFFSET IN BEFORE for Clock 'ctl_in_Clk'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Total number of paths / destination ports: 516 / 154
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out--------------------------------------------------------------------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-Offset:              2.280ns (Levels of Logic = 4)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Source:            IN_in_MCmd<2> (PAD)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Destination:       IN_port/fifo/data1_reg_7 (FF)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Destination Clock: ctl_in_Clk rising
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-  Data Path: IN_in_MCmd<2> to IN_port/fifo/data1_reg_7
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-                                Gate     Net
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     begin scope: 'IN_port:MCmd<2>'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     LUT3:I0->O            1   0.053   0.602  fifo_som11 (fifo_som1)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     LUT5:I2->O           31   0.053   0.565  fifo_enq1 (fifo_enq)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     begin scope: 'IN_port/fifo:ENQ'
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     LUT2:I1->O           27   0.053   0.550  d1di11 (d1di)
ad9361_dac.hdl/target-zynq_ise/ad9361_dac_rv-xst.out-     FDE:CE                    0.200          data1_reg_7
--
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary:Partition Merge Status : Successful - Thu Dec 14 14:55:56 2017
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Revision Name : ad9361_dac_rv
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Top-level Entity Name : ad9361_dac_rv
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Family : Stratix IV
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Logic utilization : N/A
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-    Combinational ALUTs : 166
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-    Memory ALUTs : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-    Dedicated logic registers : 148
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total registers : 148
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total pins : 157
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total virtual pins : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total block memory bits : 1,536
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total PLLs : 0
ad9361_dac.hdl/target-stratix4/ad9361_dac_rv.merge.summary-Total DLLs : 0
