Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 11:45:39 2019
| Host         : travis-job-42c8f03e-60a0-4edc-8ecb-91d97fe3a5ee running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   201 |
| Unused register locations in slices containing registers |   418 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           84 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1047 |          380 |
| Yes          | No                    | No                     |             969 |          364 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1818 |          592 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                              Enable Signal                                              |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | netsoc_spiflash_i_i_1_n_0                                                                               | sys_rst                                                                 |                1 |              1 |
|  clk200_clk  |                                                                                                         |                                                                         |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                                       | sys_rst                                                                 |                1 |              1 |
|  sys_clk     | netsoc_netsoc_sdram_tfawcon_ready_reg021_in                                                             | netsoc_netsoc_sdram_tfawcon_ready_i_1_n_0                               |                1 |              1 |
|  sys_clk     |                                                                                                         | netsoc_netsoc_sdram_tccdcon_ready_i_1_n_0                               |                1 |              1 |
|  clk200_clk  |                                                                                                         | xilinxasyncresetsynchronizerimpl0                                       |                1 |              2 |
|  eth_rx_clk  |                                                                                                         | ethphy_reset0                                                           |                1 |              2 |
|  eth_tx_clk  |                                                                                                         | ethphy_reset0                                                           |                1 |              2 |
|  sys_clk     |                                                                                                         | xilinxasyncresetsynchronizerimpl0                                       |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_213_                                                                                       | VexRiscv/dataCache_1_/reset0                                            |                1 |              3 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | bankmachine0_next_state                                                                                 | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]_0[0] | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0][0]   | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | netsoc_netsoc_sdram_time1[3]_i_1_n_0                                                                    | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_syncfifo_re                                                                  | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                                 | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | bankmachine6_next_state                                                                                 | sys_rst                                                                 |                4 |              4 |
|  sys_clk     | bankmachine2_next_state                                                                                 | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_wrport_we                                                                    | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | bankmachine5_next_state                                                                                 | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | multiplexer_next_state                                                                                  | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | bankmachine7_next_state                                                                                 | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_wrport_we                                                                    | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | bankmachine4_next_state                                                                                 | sys_rst                                                                 |                3 |              4 |
|  sys_clk     | bankmachine1_next_state                                                                                 | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | netsoc_spiflash_bitbang_storage_full[3]_i_1_n_0                                                         | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | netsoc_netsoc_uart_phy_rx_bitcount                                                                      | netsoc_netsoc_uart_phy_rx_bitcount[3]_i_1_n_0                           |                1 |              4 |
|  sys_clk     | netsoc_netsoc_uart_phy_sink_ready1377_out                                                               | netsoc_netsoc_uart_phy_tx_bitcount[3]_i_1_n_0                           |                1 |              4 |
|  eth_tx_clk  | liteethmacgap_state                                                                                     | ethmac_tx_gap_inserter_sink_ready                                       |                1 |              4 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface6_bank_bus_dat_r[3]_i_1_n_0                |                4 |              4 |
|  clk200_clk  | netsoc_reset_counter[3]_i_1_n_0                                                                         | clk200_rst                                                              |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mstatus_MPP_reg[1]_0[0]                                                 | VexRiscv/dataCache_1_/reset0                                            |                2 |              4 |
|  sys_clk     | netsoc_netsoc_sdram_time0[4]_i_1_n_0                                                                    | sys_rst                                                                 |                2 |              5 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                 |                2 |              5 |
|  sys_clk     | netsoc_csrbankarray_csrbank5_dfii_control0_re                                                           | sys_rst                                                                 |                2 |              5 |
|  sys_clk     | netsoc_a7ddrphy_half_sys8x_taps_storage_full[4]_i_1_n_0                                                 | sys_rst                                                                 |                2 |              5 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface1_bank_bus_dat_r[4]_i_1_n_0                |                2 |              5 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_level0[4]_i_1_n_0                                                            | sys_rst                                                                 |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_255_                                                                |                                                                         |                3 |              5 |
|  sys_clk     | netsoc_csrbankarray_csrbank5_dfii_pi1_command0_re                                                       | sys_rst                                                                 |                2 |              6 |
|  sys_clk     | netsoc_csrbankarray_csrbank5_dfii_pi3_command0_re                                                       | sys_rst                                                                 |                3 |              6 |
|  sys_clk     |                                                                                                         | VexRiscv/dataCache_1_/SR[0]                                             |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                 |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                 |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                 |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_generator_counter                                                                   | sys_rst                                                                 |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                                     | sys_rst                                                                 |                3 |              6 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                                      | sys_rst                                                                 |                4 |              6 |
|  sys_clk     | netsoc_csrbankarray_csrbank5_dfii_pi2_command0_re                                                       | sys_rst                                                                 |                3 |              6 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                                         | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0         |                2 |              7 |
|  sys_clk     | netsoc_dna_cnt[6]_i_1_n_0                                                                               | sys_rst                                                                 |                3 |              7 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                 |                5 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[7]_i_1_n_0                                                       | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | ethmac_reader_length_storage_full[7]_i_1_n_0                                                            | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | p_4_out[23]                                                                                             | sys_rst                                                                 |                1 |              8 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface2_bank_bus_dat_r[7]_i_1_n_0                |                6 |              8 |
|  sys_clk     | netsoc_netsoc_uart_phy_source_payload_data[7]_i_1_n_0                                                   | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | p_4_out[15]                                                                                             | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[15]_i_1_n_0                                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_uart_phy_tx_reg[7]_i_1_n_0                                                                | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | p_4_out[7]                                                                                              | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[31]_i_1_n_0                                                             | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                                    | sys_rst                                                                 |                3 |              8 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_1_n_0                |                6 |              8 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_syncfifo_re                                                                  |                                                                         |                2 |              8 |
|  sys_clk     | netsoc_netsoc_uart_phy_rx_reg                                                                           | sys_rst                                                                 |                1 |              8 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface7_bank_bus_dat_r[7]_i_1_n_0                |                6 |              8 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface0_bank_bus_dat_r[7]_i_1_n_0                |                5 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[23]_i_1_n_0                                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface8_bank_bus_dat_r[7]_i_1_n_0                |                4 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[7]_i_1_n_0                                                     | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[23]_i_1_n_0                                                             | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface9_bank_bus_dat_r[7]_i_1_n_0                |                3 |              8 |
|  sys_clk     |                                                                                                         | netsoc_csrbankarray_interface5_bank_bus_dat_r[7]_i_1_n_0                |                8 |              8 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_syncfifo_re                                                                  |                                                                         |                2 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[31]_i_1_n_0                                                    | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[15]_i_1_n_0                                                             | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | p_4_out[31]                                                                                             | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[15]_i_1_n_0                                                    | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[7]_i_1_n_0                                                              | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                       | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                      | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[31]_i_1_n_0                                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                      | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | netsoc_spiflash_i                                                                                       | sys_rst                                                                 |                5 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                      | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                                 | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[23]_i_1_n_0                                                    | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | ethmac_reader_counter_ce                                                                                | ethmac_reader_counter[10]_i_1_n_0                                       |                3 |              9 |
|  eth_rx_clk  |                                                                                                         | ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0                        |                2 |              9 |
|  sys_clk     | ethphy_counter_ce                                                                                       | sys_rst                                                                 |                3 |              9 |
|  sys_clk     | netsoc_netsoc_sdram_timer_count[9]_i_2_n_0                                                              | netsoc_netsoc_sdram_timer_count[9]_i_1_n_0                              |                3 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                                           | eth_rx_rst                                                              |                2 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                                            | eth_rx_rst                                                              |                2 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                                           | eth_rx_rst                                                              |                3 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                                           | eth_rx_rst                                                              |                2 |             10 |
|  sys_clk     | netsoc_vccint_status                                                                                    | sys_rst                                                                 |                3 |             12 |
|  sys_clk     | netsoc_vccbram_status                                                                                   | sys_rst                                                                 |                4 |             12 |
|  sys_clk     | netsoc_vccaux_status                                                                                    | sys_rst                                                                 |                2 |             12 |
|  sys_clk     | netsoc_temperature_status                                                                               | sys_rst                                                                 |                3 |             12 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine0_row                                                                    | sys_rst                                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine7_row                                                                    | sys_rst                                                                 |                4 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine6_row                                                                    | sys_rst                                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine4_row                                                                    | sys_rst                                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine5_row                                                                    | sys_rst                                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine1_row[13]_i_1_n_0                                                        | sys_rst                                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine2_row                                                                    | sys_rst                                                                 |                4 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine3_row                                                                    | sys_rst                                                                 |                4 |             14 |
|  eth_tx_clk  | ethmac_padding_inserter_counter_ce                                                                      | ethmac_padding_inserter_counter[14]                                     |                4 |             15 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_wrport_we                                                                    |                                                                         |                2 |             16 |
|  eth_rx_clk  | ethmac_crc32_checker_syncfifo_wrport_we                                                                 |                                                                         |                2 |             16 |
|  sys_clk     | storage_14_reg_0_1_0_5_i_1_n_0                                                                          |                                                                         |                2 |             16 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_wrport_we                                                                    |                                                                         |                2 |             16 |
|  eth_rx_clk  |                                                                                                         |                                                                         |                6 |             19 |
|  sys_clk     | sel                                                                                                     | VexRiscv/IBusCachedPlugin_cache/netsoc_count_reg_0_sn_1                 |                5 |             20 |
|  eth_tx_clk  |                                                                                                         | eth_tx_rst                                                              |                9 |             21 |
|  eth_tx_clk  |                                                                                                         |                                                                         |               10 |             22 |
|  sys_clk     |                                                                                                         | VexRiscv/dataCache_1_/reset0                                            |               14 |             22 |
|  sys_clk     | netsoc_spiflash_sr[31]_i_1_n_0                                                                          | sys_rst                                                                 |                9 |             22 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                8 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                7 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                5 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                7 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                6 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                7 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                7 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                                     | sys_rst                                                                 |                8 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                        | netsoc_netsoc_sdram_bandwidth_nwrites                                   |                6 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_nreads                                                                    | netsoc_netsoc_sdram_bandwidth_nwrites                                   |                6 |             24 |
|  sys_clk     | netsoc_a7ddrphy_bitslip8_value                                                                          | netsoc_a7ddrphy_bitslip15_value                                         |               13 |             24 |
|  sys_clk     | netsoc_a7ddrphy_bitslip0_value                                                                          | netsoc_a7ddrphy_bitslip7_value                                          |               11 |             24 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_i_1_n_0                                         | VexRiscv/dataCache_1_/reset0                                            |                6 |             25 |
|  eth_rx_clk  |                                                                                                         | eth_rx_rst                                                              |               10 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_229_1_out                                                           |                                                                         |                7 |             27 |
|  sys_clk     |                                                                                                         | VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext_reg[0]    |               17 |             28 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                              |                                                                         |               12 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]                                   | VexRiscv/dataCache_1_/reset0                                            |               12 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mtvec_base_reg[0][0]                                                    |                                                                         |               14 |             30 |
|  sys_clk     |                                                                                                         | netsoc_netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                 |                8 |             31 |
|  eth_rx_clk  | ethmac_crc32_checker_crc_ce                                                                             | ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0                        |               14 |             32 |
|  eth_tx_clk  | ethmac_crc32_inserter_ce                                                                                | ethmac_crc32_inserter_reg                                               |               11 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                                         |                                                                         |               11 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | netsoc_netsoc_ctrl_bus_errors                                                                           | sys_rst                                                                 |                8 |             32 |
|  sys_clk     | mem_4_reg_i_26_n_0                                                                                      | ethmac_writer_counter[0]_i_1_n_0                                        |                8 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                                        |                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[31]                                                                       | VexRiscv/dataCache_1_/stageA_request_size_reg[0]_0                      |                5 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]      |                                                                         |                4 |             32 |
|  sys_clk     | ethmac_writer_errors_status_next_value_ce                                                               | sys_rst                                                                 |                9 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[0]      |                                                                         |                4 |             32 |
|  sys_clk     | ethmac_ps_preamble_error_o                                                                              | sys_rst                                                                 |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]      |                                                                         |                4 |             32 |
|  sys_clk     | netsoc_netsoc_timer0_update_value_re                                                                    | sys_rst                                                                 |                6 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mepc_reg[0][0]                                                          |                                                                         |               22 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_210__reg[0][0]                                                                | VexRiscv/dataCache_1_/reset0                                            |               20 |             32 |
|  sys_clk     | ethmac_ps_crc_error_o                                                                                   | sys_rst                                                                 |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]      |                                                                         |                4 |             32 |
|  sys_clk     |                                                                                                         | netsoc_netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                 |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[0][0]                                                    |                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0[0]           |                                                                         |               20 |             34 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_173__reg[0]                                                                   |                                                                         |               19 |             37 |
|  sys_clk     | VexRiscv/dataCache_1_/writeBack_arbitration_isFiring1                                                   | VexRiscv/dataCache_1_/reset0                                            |               18 |             42 |
|  sys_clk     | ethmac_writer_fifo_wrport_we__0                                                                         |                                                                         |                6 |             48 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_period                                                                    | sys_rst                                                                 |                8 |             48 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_update_re                                                                 | sys_rst                                                                 |               14 |             48 |
|  sys_clk     | netsoc_dna_status                                                                                       | sys_rst                                                                 |               14 |             57 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_75_in                                                                 |                                                                         |               22 |             64 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_133__reg[2][0]                                                      |                                                                         |               20 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_139__reg[0][0]                                                      |                                                                         |               19 |             68 |
|  sys_clk     | VexRiscv/dataCache_1_/writeBack_arbitration_isFiring1                                                   |                                                                         |               32 |            100 |
|  sys_clk     | netsoc_netsoc_sdram_inti_p0_rddata_valid                                                                | sys_rst                                                                 |               66 |            128 |
|  sys_clk     |                                                                                                         |                                                                         |               69 |            132 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_reg                                               |                                                                         |               59 |            145 |
|  sys_clk     | VexRiscv/dataCache_1_/stageA_request_size_reg[0]_0                                                      |                                                                         |               84 |            217 |
|  sys_clk     |                                                                                                         | sys_rst                                                                 |              263 |            799 |
+--------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                    29 |
| 5      |                     7 |
| 6      |                    11 |
| 7      |                     2 |
| 8      |                    52 |
| 9      |                     3 |
| 10     |                     5 |
| 12     |                     4 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                    69 |
+--------+-----------------------+


