{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703507331553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703507331553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 19:28:50 2023 " "Processing started: Mon Dec 25 19:28:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703507331553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703507331553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB07 -c LAB07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB07 -c LAB07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703507331553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703507332064 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(18) " "Verilog HDL warning at SRAM.v(18): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(23) " "Verilog HDL warning at SRAM.v(23): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "D:/TKHDL/LAB07/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register.v(8) " "Verilog HDL warning at register.v(8): extended using \"x\" or \"z\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register.v(9) " "Verilog HDL warning at register.v(9): extended using \"x\" or \"z\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.v" "" { Text "D:/TKHDL/LAB07/MUX21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/TKHDL/LAB07/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "D:/TKHDL/LAB07/ALUcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "D:/TKHDL/LAB07/Testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703507332165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SE " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SE\"" {  } { { "DATAPATH.v" "SE" { Text "D:/TKHDL/LAB07/DATAPATH.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R1 " "Elaborating entity \"register\" for hierarchy \"register:R1\"" {  } { { "DATAPATH.v" "R1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:M1 " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:M1\"" {  } { { "DATAPATH.v" "M1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:A1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:A1\"" {  } { { "DATAPATH.v" "A1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332213 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OF ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"OF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703507332213 "|DATAPATH|ALU:A1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703507332213 "|DATAPATH|ALU:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OF ALU.v(9) " "Inferred latch for \"OF\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703507332213 "|DATAPATH|ALU:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:S1 " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:S1\"" {  } { { "DATAPATH.v" "S1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:C1 " "Elaborating entity \"Control\" for hierarchy \"Control:C1\"" {  } { { "DATAPATH.v" "C1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:ALUC1 " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:ALUC1\"" {  } { { "DATAPATH.v" "ALUC1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332417 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[0\] " "Converted tri-state buffer \"register:R1\|RD2\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[1\] " "Converted tri-state buffer \"register:R1\|RD2\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[2\] " "Converted tri-state buffer \"register:R1\|RD2\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[3\] " "Converted tri-state buffer \"register:R1\|RD2\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[4\] " "Converted tri-state buffer \"register:R1\|RD2\[4\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[5\] " "Converted tri-state buffer \"register:R1\|RD2\[5\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[6\] " "Converted tri-state buffer \"register:R1\|RD2\[6\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[7\] " "Converted tri-state buffer \"register:R1\|RD2\[7\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[8\] " "Converted tri-state buffer \"register:R1\|RD2\[8\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[9\] " "Converted tri-state buffer \"register:R1\|RD2\[9\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[10\] " "Converted tri-state buffer \"register:R1\|RD2\[10\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[11\] " "Converted tri-state buffer \"register:R1\|RD2\[11\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[12\] " "Converted tri-state buffer \"register:R1\|RD2\[12\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[13\] " "Converted tri-state buffer \"register:R1\|RD2\[13\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[14\] " "Converted tri-state buffer \"register:R1\|RD2\[14\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[15\] " "Converted tri-state buffer \"register:R1\|RD2\[15\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[16\] " "Converted tri-state buffer \"register:R1\|RD2\[16\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[17\] " "Converted tri-state buffer \"register:R1\|RD2\[17\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[18\] " "Converted tri-state buffer \"register:R1\|RD2\[18\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[19\] " "Converted tri-state buffer \"register:R1\|RD2\[19\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[20\] " "Converted tri-state buffer \"register:R1\|RD2\[20\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[21\] " "Converted tri-state buffer \"register:R1\|RD2\[21\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[22\] " "Converted tri-state buffer \"register:R1\|RD2\[22\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[23\] " "Converted tri-state buffer \"register:R1\|RD2\[23\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[24\] " "Converted tri-state buffer \"register:R1\|RD2\[24\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[25\] " "Converted tri-state buffer \"register:R1\|RD2\[25\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[26\] " "Converted tri-state buffer \"register:R1\|RD2\[26\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[27\] " "Converted tri-state buffer \"register:R1\|RD2\[27\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[28\] " "Converted tri-state buffer \"register:R1\|RD2\[28\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[29\] " "Converted tri-state buffer \"register:R1\|RD2\[29\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[30\] " "Converted tri-state buffer \"register:R1\|RD2\[30\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD2\[31\] " "Converted tri-state buffer \"register:R1\|RD2\[31\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[0\] " "Converted tri-state buffer \"register:R1\|RD1\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[1\] " "Converted tri-state buffer \"register:R1\|RD1\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[2\] " "Converted tri-state buffer \"register:R1\|RD1\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[3\] " "Converted tri-state buffer \"register:R1\|RD1\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[4\] " "Converted tri-state buffer \"register:R1\|RD1\[4\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[5\] " "Converted tri-state buffer \"register:R1\|RD1\[5\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[6\] " "Converted tri-state buffer \"register:R1\|RD1\[6\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[7\] " "Converted tri-state buffer \"register:R1\|RD1\[7\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[8\] " "Converted tri-state buffer \"register:R1\|RD1\[8\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[9\] " "Converted tri-state buffer \"register:R1\|RD1\[9\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[10\] " "Converted tri-state buffer \"register:R1\|RD1\[10\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[11\] " "Converted tri-state buffer \"register:R1\|RD1\[11\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[12\] " "Converted tri-state buffer \"register:R1\|RD1\[12\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[13\] " "Converted tri-state buffer \"register:R1\|RD1\[13\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[14\] " "Converted tri-state buffer \"register:R1\|RD1\[14\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[15\] " "Converted tri-state buffer \"register:R1\|RD1\[15\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[16\] " "Converted tri-state buffer \"register:R1\|RD1\[16\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[17\] " "Converted tri-state buffer \"register:R1\|RD1\[17\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[18\] " "Converted tri-state buffer \"register:R1\|RD1\[18\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[19\] " "Converted tri-state buffer \"register:R1\|RD1\[19\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[20\] " "Converted tri-state buffer \"register:R1\|RD1\[20\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[21\] " "Converted tri-state buffer \"register:R1\|RD1\[21\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[22\] " "Converted tri-state buffer \"register:R1\|RD1\[22\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[23\] " "Converted tri-state buffer \"register:R1\|RD1\[23\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[24\] " "Converted tri-state buffer \"register:R1\|RD1\[24\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[25\] " "Converted tri-state buffer \"register:R1\|RD1\[25\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[26\] " "Converted tri-state buffer \"register:R1\|RD1\[26\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[27\] " "Converted tri-state buffer \"register:R1\|RD1\[27\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[28\] " "Converted tri-state buffer \"register:R1\|RD1\[28\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[29\] " "Converted tri-state buffer \"register:R1\|RD1\[29\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[30\] " "Converted tri-state buffer \"register:R1\|RD1\[30\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "register:R1\|RD1\[31\] " "Converted tri-state buffer \"register:R1\|RD1\[31\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703507332511 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703507332511 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register:R1\|register " "RAM logic \"register:R1\|register\" is uninferred due to asynchronous read logic" {  } { { "register.v" "register" { Text "D:/TKHDL/LAB07/register.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1703507332565 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1703507332565 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/TKHDL/LAB07/db/LAB07.ram0_register_ea496d89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/TKHDL/LAB07/db/LAB07.ram0_register_ea496d89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1703507332590 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SRAM:S1\|Sram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SRAM:S1\|Sram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10001 " "Parameter NUMWORDS_A set to 10001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10001 " "Parameter NUMWORDS_B set to 10001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703507332811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703507332811 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1703507332811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM:S1\|altsyncram:Sram_rtl_0 " "Elaborated megafunction instantiation \"SRAM:S1\|altsyncram:Sram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM:S1\|altsyncram:Sram_rtl_0 " "Instantiated megafunction \"SRAM:S1\|altsyncram:Sram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10001 " "Parameter \"NUMWORDS_A\" = \"10001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10001 " "Parameter \"NUMWORDS_B\" = \"10001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703507332874 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703507332874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3h1 " "Found entity 1: altsyncram_m3h1" {  } { { "db/altsyncram_m3h1.tdf" "" { Text "D:/TKHDL/LAB07/db/altsyncram_m3h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "D:/TKHDL/LAB07/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507332968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507332968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "D:/TKHDL/LAB07/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703507333015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703507333015 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[0\] MUX21:M2\|Q\[0\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[0\]\" to the node \"MUX21:M2\|Q\[0\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[1\] MUX21:M2\|Q\[1\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[1\]\" to the node \"MUX21:M2\|Q\[1\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[2\] MUX21:M2\|Q\[2\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[2\]\" to the node \"MUX21:M2\|Q\[2\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[3\] MUX21:M2\|Q\[3\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[3\]\" to the node \"MUX21:M2\|Q\[3\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[4\] MUX21:M2\|Q\[4\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[4\]\" to the node \"MUX21:M2\|Q\[4\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[5\] MUX21:M2\|Q\[5\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[5\]\" to the node \"MUX21:M2\|Q\[5\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[6\] MUX21:M2\|Q\[6\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[6\]\" to the node \"MUX21:M2\|Q\[6\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[7\] MUX21:M2\|Q\[7\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[7\]\" to the node \"MUX21:M2\|Q\[7\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[8\] MUX21:M2\|Q\[8\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[8\]\" to the node \"MUX21:M2\|Q\[8\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[9\] MUX21:M2\|Q\[9\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[9\]\" to the node \"MUX21:M2\|Q\[9\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[10\] MUX21:M2\|Q\[10\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[10\]\" to the node \"MUX21:M2\|Q\[10\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[11\] MUX21:M2\|Q\[11\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[11\]\" to the node \"MUX21:M2\|Q\[11\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[12\] MUX21:M2\|Q\[12\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[12\]\" to the node \"MUX21:M2\|Q\[12\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[13\] MUX21:M2\|Q\[13\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[13\]\" to the node \"MUX21:M2\|Q\[13\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[14\] MUX21:M2\|Q\[14\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[14\]\" to the node \"MUX21:M2\|Q\[14\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[15\] MUX21:M2\|Q\[15\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[15\]\" to the node \"MUX21:M2\|Q\[15\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[16\] MUX21:M2\|Q\[16\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[16\]\" to the node \"MUX21:M2\|Q\[16\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[17\] MUX21:M2\|Q\[17\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[17\]\" to the node \"MUX21:M2\|Q\[17\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[18\] MUX21:M2\|Q\[18\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[18\]\" to the node \"MUX21:M2\|Q\[18\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[19\] MUX21:M2\|Q\[19\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[19\]\" to the node \"MUX21:M2\|Q\[19\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[20\] MUX21:M2\|Q\[20\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[20\]\" to the node \"MUX21:M2\|Q\[20\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[21\] MUX21:M2\|Q\[21\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[21\]\" to the node \"MUX21:M2\|Q\[21\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[22\] MUX21:M2\|Q\[22\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[22\]\" to the node \"MUX21:M2\|Q\[22\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[23\] MUX21:M2\|Q\[23\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[23\]\" to the node \"MUX21:M2\|Q\[23\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[24\] MUX21:M2\|Q\[24\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[24\]\" to the node \"MUX21:M2\|Q\[24\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[25\] MUX21:M2\|Q\[25\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[25\]\" to the node \"MUX21:M2\|Q\[25\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[26\] MUX21:M2\|Q\[26\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[26\]\" to the node \"MUX21:M2\|Q\[26\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[27\] MUX21:M2\|Q\[27\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[27\]\" to the node \"MUX21:M2\|Q\[27\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[28\] MUX21:M2\|Q\[28\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[28\]\" to the node \"MUX21:M2\|Q\[28\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[29\] MUX21:M2\|Q\[29\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[29\]\" to the node \"MUX21:M2\|Q\[29\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[30\] MUX21:M2\|Q\[30\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[30\]\" to the node \"MUX21:M2\|Q\[30\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[31\] MUX21:M2\|Q\[31\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[31\]\" to the node \"MUX21:M2\|Q\[31\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1703507333282 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703507333282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A1\|OF " "Latch ALU:A1\|OF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Inst\[26\] " "Ports D and ENA on the latch are fed by the same signal Inst\[26\]" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1703507333298 ""}  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1703507333298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TKHDL/LAB07/output_files/LAB07.map.smsg " "Generated suppressed messages file D:/TKHDL/LAB07/output_files/LAB07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703507334559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703507334764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703507334764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2955 " "Implemented 2955 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703507334921 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703507334921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2761 " "Implemented 2761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703507334921 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1703507334921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703507334921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703507334921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 19:28:54 2023 " "Processing ended: Mon Dec 25 19:28:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703507334921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703507334921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703507334921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703507334921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703507336910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703507336910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 19:28:55 2023 " "Processing started: Mon Dec 25 19:28:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703507336910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703507336910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB07 -c LAB07 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB07 -c LAB07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703507336910 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703507337035 ""}
{ "Info" "0" "" "Project  = LAB07" {  } {  } 0 0 "Project  = LAB07" 0 0 "Fitter" 0 0 1703507337035 ""}
{ "Info" "0" "" "Revision = LAB07" {  } {  } 0 0 "Revision = LAB07" 0 0 "Fitter" 0 0 1703507337035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1703507337318 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB07 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LAB07\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703507337333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703507337373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703507337373 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703507337475 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703507337490 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703507337875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703507337875 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703507337875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 5939 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703507337883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 5940 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703507337883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 5941 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703507337883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703507337883 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1703507337883 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[0\] " "Pin ReadData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[0] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[1\] " "Pin ReadData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[1] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[2\] " "Pin ReadData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[2] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[3\] " "Pin ReadData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[3] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[4\] " "Pin ReadData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[4] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[5\] " "Pin ReadData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[5] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[6\] " "Pin ReadData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[6] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[7\] " "Pin ReadData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[7] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[8\] " "Pin ReadData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[8] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[9\] " "Pin ReadData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[9] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[10\] " "Pin ReadData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[10] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[11\] " "Pin ReadData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[11] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[12\] " "Pin ReadData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[12] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[13\] " "Pin ReadData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[13] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[14\] " "Pin ReadData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[14] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[15\] " "Pin ReadData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[15] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[16\] " "Pin ReadData\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[16] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[17\] " "Pin ReadData\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[17] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[18\] " "Pin ReadData\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[18] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[19\] " "Pin ReadData\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[19] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[20\] " "Pin ReadData\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[20] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[21\] " "Pin ReadData\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[21] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[22\] " "Pin ReadData\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[22] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[23\] " "Pin ReadData\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[23] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[24\] " "Pin ReadData\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[24] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[25\] " "Pin ReadData\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[25] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[26\] " "Pin ReadData\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[26] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[27\] " "Pin ReadData\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[27] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[28\] " "Pin ReadData\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[28] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[29\] " "Pin ReadData\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[29] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[30\] " "Pin ReadData\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[30] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[31\] " "Pin ReadData\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[31] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "is0 " "Pin is0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { is0 } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { is0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[0\] " "Pin WD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[0] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[1\] " "Pin WD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[1] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[2\] " "Pin WD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[2] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[3\] " "Pin WD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[3] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[4\] " "Pin WD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[4] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[5\] " "Pin WD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[5] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[6\] " "Pin WD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[6] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[7\] " "Pin WD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[7] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[8\] " "Pin WD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[8] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[9\] " "Pin WD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[9] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[10\] " "Pin WD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[10] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[11\] " "Pin WD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[11] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[12\] " "Pin WD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[12] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[13\] " "Pin WD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[13] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[14\] " "Pin WD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[14] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[15\] " "Pin WD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[15] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[16\] " "Pin WD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[16] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[17\] " "Pin WD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[17] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[18\] " "Pin WD\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[18] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[19\] " "Pin WD\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[19] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[20\] " "Pin WD\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[20] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[21\] " "Pin WD\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[21] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[22\] " "Pin WD\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[22] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[23\] " "Pin WD\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[23] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[24\] " "Pin WD\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[24] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[25\] " "Pin WD\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[25] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[26\] " "Pin WD\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[26] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[27\] " "Pin WD\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[27] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[28\] " "Pin WD\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[28] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[29\] " "Pin WD\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[29] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[30\] " "Pin WD\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[30] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WD\[31\] " "Pin WD\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WD[31] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WD[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[23\] " "Pin Inst\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[23] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[24\] " "Pin Inst\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[24] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[22\] " "Pin Inst\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[22] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[21\] " "Pin Inst\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[21] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[25\] " "Pin Inst\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[25] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[26\] " "Pin Inst\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[26] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[27\] " "Pin Inst\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[27] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[28\] " "Pin Inst\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[28] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[29\] " "Pin Inst\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[29] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[30\] " "Pin Inst\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[30] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[31\] " "Pin Inst\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[31] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[18\] " "Pin Inst\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[18] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[19\] " "Pin Inst\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[19] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[17\] " "Pin Inst\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[17] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[16\] " "Pin Inst\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[16] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[0\] " "Pin Inst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[0] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[20\] " "Pin Inst\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[20] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[1\] " "Pin Inst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[1] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[2\] " "Pin Inst\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[2] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[3\] " "Pin Inst\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[3] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[4\] " "Pin Inst\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[4] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[5\] " "Pin Inst\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[5] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[6\] " "Pin Inst\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[6] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[7\] " "Pin Inst\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[7] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[8\] " "Pin Inst\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[8] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[9\] " "Pin Inst\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[9] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[10\] " "Pin Inst\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[10] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[11\] " "Pin Inst\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[11] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[12\] " "Pin Inst\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[12] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[13\] " "Pin Inst\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[13] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[14\] " "Pin Inst\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[14] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inst\[15\] " "Pin Inst\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Inst[15] } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inst[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703507337994 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1703507337994 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1703507338198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB07.sdc " "Synopsys Design Constraints File file not found: 'LAB07.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703507338213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703507338213 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|WideOr0~0  from: dataa  to: combout " "Cell: C1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1703507338229 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1703507338229 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703507338245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1703507338339 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/TKHDL/LAB07/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703507338339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703507338528 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703507338528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703507338528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703507338528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703507338543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703507338543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703507338543 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703507338543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703507338543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1703507338543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703507338543 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 3.3V 32 65 0 " "Number of I/O pins in group: 97 (unused VREF, 3.3V VCCIO, 32 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1703507338543 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1703507338543 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703507338543 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703507338543 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1703507338543 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703507338543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703507338591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703507339751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703507340395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703507340411 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703507346462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703507346462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703507346715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/TKHDL/LAB07/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1703507350017 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703507350017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703507354023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1703507354023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703507354023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.72 " "Total time spent on timing analysis during the Fitter is 2.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1703507354086 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703507354107 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[0\] 0 " "Pin \"ReadData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[1\] 0 " "Pin \"ReadData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[2\] 0 " "Pin \"ReadData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[3\] 0 " "Pin \"ReadData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[4\] 0 " "Pin \"ReadData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[5\] 0 " "Pin \"ReadData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[6\] 0 " "Pin \"ReadData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[7\] 0 " "Pin \"ReadData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[8\] 0 " "Pin \"ReadData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[9\] 0 " "Pin \"ReadData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[10\] 0 " "Pin \"ReadData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[11\] 0 " "Pin \"ReadData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[12\] 0 " "Pin \"ReadData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[13\] 0 " "Pin \"ReadData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[14\] 0 " "Pin \"ReadData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[15\] 0 " "Pin \"ReadData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[16\] 0 " "Pin \"ReadData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[17\] 0 " "Pin \"ReadData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[18\] 0 " "Pin \"ReadData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[19\] 0 " "Pin \"ReadData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[20\] 0 " "Pin \"ReadData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[21\] 0 " "Pin \"ReadData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[22\] 0 " "Pin \"ReadData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[23\] 0 " "Pin \"ReadData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[24\] 0 " "Pin \"ReadData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[25\] 0 " "Pin \"ReadData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[26\] 0 " "Pin \"ReadData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[27\] 0 " "Pin \"ReadData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[28\] 0 " "Pin \"ReadData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[29\] 0 " "Pin \"ReadData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[30\] 0 " "Pin \"ReadData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[31\] 0 " "Pin \"ReadData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "is0 0 " "Pin \"is0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[0\] 0 " "Pin \"WD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[1\] 0 " "Pin \"WD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[2\] 0 " "Pin \"WD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[3\] 0 " "Pin \"WD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[4\] 0 " "Pin \"WD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[5\] 0 " "Pin \"WD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[6\] 0 " "Pin \"WD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[7\] 0 " "Pin \"WD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[8\] 0 " "Pin \"WD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[9\] 0 " "Pin \"WD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[10\] 0 " "Pin \"WD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[11\] 0 " "Pin \"WD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[12\] 0 " "Pin \"WD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[13\] 0 " "Pin \"WD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[14\] 0 " "Pin \"WD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[15\] 0 " "Pin \"WD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[16\] 0 " "Pin \"WD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[17\] 0 " "Pin \"WD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[18\] 0 " "Pin \"WD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[19\] 0 " "Pin \"WD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[20\] 0 " "Pin \"WD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[21\] 0 " "Pin \"WD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[22\] 0 " "Pin \"WD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[23\] 0 " "Pin \"WD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[24\] 0 " "Pin \"WD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[25\] 0 " "Pin \"WD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[26\] 0 " "Pin \"WD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[27\] 0 " "Pin \"WD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[28\] 0 " "Pin \"WD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[29\] 0 " "Pin \"WD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[30\] 0 " "Pin \"WD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WD\[31\] 0 " "Pin \"WD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1703507354133 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1703507354133 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703507354731 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703507354888 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703507355501 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703507355847 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1703507355878 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703507355957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TKHDL/LAB07/output_files/LAB07.fit.smsg " "Generated suppressed messages file D:/TKHDL/LAB07/output_files/LAB07.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703507356146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703507356585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 19:29:16 2023 " "Processing ended: Mon Dec 25 19:29:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703507356585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703507356585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703507356585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703507356585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703507358516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703507358516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 19:29:17 2023 " "Processing started: Mon Dec 25 19:29:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703507358516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703507358516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB07 -c LAB07 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB07 -c LAB07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703507358516 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703507359603 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703507359651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703507359996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 19:29:19 2023 " "Processing ended: Mon Dec 25 19:29:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703507359996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703507359996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703507359996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703507359996 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703507360577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703507362441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703507362442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 19:29:20 2023 " "Processing started: Mon Dec 25 19:29:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703507362442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703507362442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB07 -c LAB07 " "Command: quartus_sta LAB07 -c LAB07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703507362442 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1703507362533 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703507362889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703507362932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703507362932 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1703507363139 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB07.sdc " "Synopsys Design Constraints File file not found: 'LAB07.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1703507363174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1703507363175 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363191 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Inst\[26\] Inst\[26\] " "create_clock -period 1.000 -name Inst\[26\] Inst\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363191 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363191 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|WideOr0~0  from: datad  to: combout " "Cell: C1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1703507363201 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1703507363201 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1703507363220 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1703507363282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.597 " "Worst-case setup slack is -10.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.597    -27443.686 clk  " "  -10.597    -27443.686 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.277        -9.277 Inst\[26\]  " "   -9.277        -9.277 Inst\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703507363283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.577 " "Worst-case hold slack is 1.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577         0.000 clk  " "    1.577         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.235         0.000 Inst\[26\]  " "    2.235         0.000 Inst\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703507363301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703507363303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703507363304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -8057.020 clk  " "   -1.627     -8057.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Inst\[26\]  " "   -1.222        -1.222 Inst\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703507363306 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1703507363742 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1703507363744 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|WideOr0~0  from: datad  to: combout " "Cell: C1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363855 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1703507363855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1703507363885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.310 " "Worst-case setup slack is -4.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.310    -10649.864 clk  " "   -4.310    -10649.864 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.191        -4.191 Inst\[26\]  " "   -4.191        -4.191 Inst\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703507363890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 clk  " "    0.410         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985         0.000 Inst\[26\]  " "    0.985         0.000 Inst\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703507363921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703507363927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703507363935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -8057.020 clk  " "   -1.627     -8057.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Inst\[26\]  " "   -1.222        -1.222 Inst\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703507363940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703507363940 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1703507364533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703507364976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703507365141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703507365340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 19:29:25 2023 " "Processing ended: Mon Dec 25 19:29:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703507365340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703507365340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703507365340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703507365340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703507367699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703507367699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 19:29:26 2023 " "Processing started: Mon Dec 25 19:29:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703507367699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703507367699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB07 -c LAB07 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB07 -c LAB07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703507367699 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "LAB07.vo\", \"LAB07_fast.vo LAB07_v.sdo LAB07_v_fast.sdo D:/TKHDL/LAB07/simulation/modelsim/ simulation " "Generated files \"LAB07.vo\", \"LAB07_fast.vo\", \"LAB07_v.sdo\" and \"LAB07_v_fast.sdo\" in directory \"D:/TKHDL/LAB07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1703507369020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703507369061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 19:29:29 2023 " "Processing ended: Mon Dec 25 19:29:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703507369061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703507369061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703507369061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703507369061 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 116 s " "Quartus II Full Compilation was successful. 0 errors, 116 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703507369714 ""}
