// Generated by CIRCT unknown git version
module emesh_if(	// file.cleaned.mlir:2:3
  input          cmesh_access_in,	// file.cleaned.mlir:2:26
  input  [103:0] cmesh_packet_in,	// file.cleaned.mlir:2:52
  input          cmesh_ready_in,	// file.cleaned.mlir:2:80
                 rmesh_access_in,	// file.cleaned.mlir:2:105
  input  [103:0] rmesh_packet_in,	// file.cleaned.mlir:2:131
  input          rmesh_ready_in,	// file.cleaned.mlir:2:159
                 xmesh_access_in,	// file.cleaned.mlir:2:184
  input  [103:0] xmesh_packet_in,	// file.cleaned.mlir:2:210
  input          xmesh_ready_in,	// file.cleaned.mlir:2:238
                 emesh_access_in,	// file.cleaned.mlir:2:263
  input  [103:0] emesh_packet_in,	// file.cleaned.mlir:2:289
  input          emesh_ready_in,	// file.cleaned.mlir:2:317
  output         cmesh_ready_out,	// file.cleaned.mlir:2:343
                 cmesh_access_out,	// file.cleaned.mlir:2:369
  output [103:0] cmesh_packet_out,	// file.cleaned.mlir:2:396
  output         rmesh_ready_out,	// file.cleaned.mlir:2:425
                 rmesh_access_out,	// file.cleaned.mlir:2:451
  output [103:0] rmesh_packet_out,	// file.cleaned.mlir:2:478
  output         xmesh_ready_out,	// file.cleaned.mlir:2:507
                 xmesh_access_out,	// file.cleaned.mlir:2:533
  output [103:0] xmesh_packet_out,	// file.cleaned.mlir:2:560
  output         emesh_ready_out,	// file.cleaned.mlir:2:589
                 emesh_access_out,	// file.cleaned.mlir:2:615
  output [103:0] emesh_packet_out	// file.cleaned.mlir:2:642
);

  assign cmesh_ready_out = ~(cmesh_access_in & ~emesh_ready_in);	// file.cleaned.mlir:13:10, :14:10, :15:11, :25:5
  assign cmesh_access_out = emesh_access_in & emesh_packet_in[0];	// file.cleaned.mlir:5:10, :6:10, :25:5
  assign cmesh_packet_out = emesh_packet_in;	// file.cleaned.mlir:25:5
  assign rmesh_ready_out = ~(rmesh_access_in & (~emesh_ready_in | ~cmesh_ready_in));	// file.cleaned.mlir:13:10, :16:11, :17:11, :18:11, :19:11, :25:5
  assign rmesh_access_out = emesh_access_in & ~(emesh_packet_in[0]);	// file.cleaned.mlir:5:10, :7:10, :8:10, :25:5
  assign rmesh_packet_out = emesh_packet_in;	// file.cleaned.mlir:25:5
  assign xmesh_ready_out =
    ~(xmesh_access_in & (~emesh_ready_in | ~cmesh_access_in | ~rmesh_access_in));	// file.cleaned.mlir:13:10, :20:11, :21:11, :22:11, :23:11, :24:11, :25:5
  assign xmesh_access_out = 1'h0;	// file.cleaned.mlir:4:14, :25:5
  assign xmesh_packet_out = emesh_packet_in;	// file.cleaned.mlir:25:5
  assign emesh_ready_out = cmesh_ready_in & rmesh_ready_in & xmesh_ready_in;	// file.cleaned.mlir:9:10, :25:5
  assign emesh_access_out = cmesh_access_in & rmesh_access_in & xmesh_access_in;	// file.cleaned.mlir:10:10, :25:5
  assign emesh_packet_out =
    cmesh_access_in
      ? cmesh_packet_in
      : rmesh_access_in ? rmesh_packet_in : xmesh_packet_in;	// file.cleaned.mlir:11:10, :12:10, :25:5
endmodule

