Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1		3	1		#r21
hw_input_global_wrapper_stencil$d_reg__U2		2	1		#r22
hw_input_global_wrapper_stencil$d_reg__U3		2	2		#r23
hw_input_global_wrapper_stencil$d_reg__U4		3	3		#r24
hw_input_global_wrapper_stencil$d_reg__U5		2	5		#r25
hw_input_global_wrapper_stencil$d_reg__U6		1	6		#r26
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_11_garnet		3	2		#m8
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I7
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I20
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140630609716880_i140630609130960		2	4		#p19
op_hcompute_blur_stencil$inner_compute$i140630666480208_i140630614231248		1	4		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i140630609112336_i140630614231248		1	7		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608975056_i140630614113552		4	3		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608975312_i140630614113552		4	2		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608975568_i140630614113552		1	5		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608976336_i140630607647056		1	6		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608976464_i140630614113552		2	2		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608976592_i140630614113552		2	3		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630608977360_i140630614113552		2	6		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630609376912_i140630613724048		2	1		#p9
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630609377040_i140630614113552		5	1		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140630609377104_i140630614113552		4	1		#p11
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		7	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
