ARM GAS  /tmp/ccJlKZZs.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f1x0_dma.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.dma_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	dma_deinit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	dma_deinit:
  25              	.LVL0:
  26              	.LFB56:
  27              		.file 1 "Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c"
   1:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
   2:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \file  gd32f1x0_dma.c
   3:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief DMA driver
   4:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
   5:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
   6:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*
   7:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     Copyright (C) 2017 GigaDevice
   8:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
   9:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     2014-12-26, V1.0.0, platform GD32F1x0(x=3,5)
  10:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     2016-01-15, V2.0.0, platform GD32F1x0(x=3,5,7,9)
  11:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     2016-04-30, V3.0.0, firmware update for GD32F1x0(x=3,5,7,9)
  12:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     2017-06-19, V3.1.0, firmware update for GD32F1x0(x=3,5,7,9)
  13:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
  14:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
  15:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** #include "gd32f1x0_dma.h"
  16:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
  17:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
  18:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      deinitialize DMA a channel registers 
  19:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  20:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
  21:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
  22:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
  23:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_deinit(dma_channel_enum channelx)
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
  28              		.loc 1 25 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  26:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* disable DMA a channel */
ARM GAS  /tmp/ccJlKZZs.s 			page 2


  27:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
  33              		.loc 1 27 5 view .LVU1
  34              		.loc 1 27 25 is_stmt 0 view .LVU2
  35 0000 1423     		movs	r3, #20
  36 0002 4343     		muls	r3, r0, r3
  37 0004 0A49     		ldr	r1, .L2
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* reset DMA channel registers */
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) = DMA_CHCTL_RESET_VALUE;
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE,channelx);
  38              		.loc 1 33 17 view .LVU3
  39 0006 8000     		lsls	r0, r0, #2
  40              	.LVL1:
  27:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* reset DMA channel registers */
  41              		.loc 1 27 25 view .LVU4
  42 0008 5A58     		ldr	r2, [r3, r1]
  43 000a 22F00102 		bic	r2, r2, #1
  44 000e 5A50     		str	r2, [r3, r1]
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
  45              		.loc 1 29 5 is_stmt 1 view .LVU5
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
  46              		.loc 1 29 25 is_stmt 0 view .LVU6
  47 0010 0022     		movs	r2, #0
  48 0012 5A50     		str	r2, [r3, r1]
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
  49              		.loc 1 30 5 is_stmt 1 view .LVU7
  50 0014 0431     		adds	r1, r1, #4
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
  51              		.loc 1 30 25 is_stmt 0 view .LVU8
  52 0016 5A50     		str	r2, [r3, r1]
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
  53              		.loc 1 31 5 is_stmt 1 view .LVU9
  54 0018 0431     		adds	r1, r1, #4
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
  55              		.loc 1 31 27 is_stmt 0 view .LVU10
  56 001a 5A50     		str	r2, [r3, r1]
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE,channelx);
  57              		.loc 1 32 5 is_stmt 1 view .LVU11
  58 001c 0431     		adds	r1, r1, #4
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE,channelx);
  59              		.loc 1 32 27 is_stmt 0 view .LVU12
  60 001e 5A50     		str	r2, [r3, r1]
  61              		.loc 1 33 5 is_stmt 1 view .LVU13
  62              		.loc 1 33 17 is_stmt 0 view .LVU14
  63 0020 0F23     		movs	r3, #15
  64              		.loc 1 33 14 view .LVU15
  65 0022 044A     		ldr	r2, .L2+4
  66              		.loc 1 33 17 view .LVU16
  67 0024 03FA00F0 		lsl	r0, r3, r0
  68              		.loc 1 33 14 view .LVU17
  69 0028 5168     		ldr	r1, [r2, #4]
  70 002a 0843     		orrs	r0, r0, r1
  71 002c 5060     		str	r0, [r2, #4]
  34:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
  72              		.loc 1 34 1 view .LVU18
ARM GAS  /tmp/ccJlKZZs.s 			page 3


  73 002e 7047     		bx	lr
  74              	.L3:
  75              		.align	2
  76              	.L2:
  77 0030 08000240 		.word	1073872904
  78 0034 00000240 		.word	1073872896
  79              		.cfi_endproc
  80              	.LFE56:
  82              		.section	.text.dma_init,"ax",%progbits
  83              		.align	1
  84              		.global	dma_init
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	dma_init:
  91              	.LVL2:
  92              	.LFB57:
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
  36:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
  37:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      initialize DMA channel 
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
  39:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
  41:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   periph_addr: peripheral base address
  42:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE 
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   memory_addr: memory base address
  45:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
  47:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   number: the number of remaining data to be transferred by the DMA
  49:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
  51:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
  52:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_init(dma_channel_enum channelx, dma_parameter_struct init_struct)
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
  93              		.loc 1 54 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 40, pretend = 16, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  55:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t ctl;
  97              		.loc 1 55 5 view .LVU20
  56:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* configure peripheral base address */
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHPADDR(channelx) = init_struct.periph_addr;
  98              		.loc 1 57 5 view .LVU21
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t ctl;
  99              		.loc 1 54 1 is_stmt 0 view .LVU22
 100 0000 84B0     		sub	sp, sp, #16
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 16
 103 0002 10B5     		push	{r4, lr}
 104              	.LCFI1:
 105              		.cfi_def_cfa_offset 24
 106              		.cfi_offset 4, -24
 107              		.cfi_offset 14, -20
ARM GAS  /tmp/ccJlKZZs.s 			page 4


  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t ctl;
 108              		.loc 1 54 1 view .LVU23
 109 0004 03AC     		add	r4, sp, #12
 110 0006 84E80E00 		stm	r4, {r1, r2, r3}
 111              		.loc 1 57 5 view .LVU24
 112 000a 1423     		movs	r3, #20
 113 000c 5843     		muls	r0, r3, r0
 114              	.LVL3:
 115              		.loc 1 57 27 view .LVU25
 116 000e 1A4B     		ldr	r3, .L14
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
  59:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* configure memory base address */
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHMADDR(channelx) = init_struct.memory_addr;
 117              		.loc 1 60 40 view .LVU26
 118 0010 069A     		ldr	r2, [sp, #24]
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
 119              		.loc 1 57 27 view .LVU27
 120 0012 C150     		str	r1, [r0, r3]
 121              		.loc 1 60 5 is_stmt 1 view .LVU28
 122              		.loc 1 60 27 is_stmt 0 view .LVU29
 123 0014 0433     		adds	r3, r3, #4
 124 0016 C250     		str	r2, [r0, r3]
  61:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
  62:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* configure the number of remaining data to be transferred */
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCNT(channelx) = init_struct.number;
 125              		.loc 1 63 5 is_stmt 1 view .LVU30
 126              		.loc 1 63 38 is_stmt 0 view .LVU31
 127 0018 0A9A     		ldr	r2, [sp, #40]
 128              		.loc 1 63 25 view .LVU32
 129 001a 083B     		subs	r3, r3, #8
 130 001c C250     		str	r2, [r0, r3]
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
  65:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* configure peripheral transfer width,memory transfer width, */
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 131              		.loc 1 66 5 is_stmt 1 view .LVU33
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
  68:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl |= (init_struct.periph_width | init_struct.memory_width | init_struct.priority);
 132              		.loc 1 68 38 is_stmt 0 view .LVU34
 133 001e 079C     		ldr	r4, [sp, #28]
 134 0020 049A     		ldr	r2, [sp, #16]
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 135              		.loc 1 66 11 view .LVU35
 136 0022 043B     		subs	r3, r3, #4
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 137              		.loc 1 66 9 view .LVU36
 138 0024 C158     		ldr	r1, [r0, r3]
 139              	.LVL4:
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 140              		.loc 1 67 5 is_stmt 1 view .LVU37
 141              		.loc 1 68 38 is_stmt 0 view .LVU38
 142 0026 2243     		orrs	r2, r2, r4
 143              		.loc 1 68 65 view .LVU39
 144 0028 0B9C     		ldr	r4, [sp, #44]
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 145              		.loc 1 67 9 view .LVU40
 146 002a 21F47C51 		bic	r1, r1, #16128
 147              	.LVL5:
ARM GAS  /tmp/ccJlKZZs.s 			page 5


 148              		.loc 1 68 5 is_stmt 1 view .LVU41
 149              		.loc 1 68 65 is_stmt 0 view .LVU42
 150 002e 2243     		orrs	r2, r2, r4
 151              		.loc 1 68 9 view .LVU43
 152 0030 0A43     		orrs	r2, r2, r1
 153              	.LVL6:
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx)=ctl;
 154              		.loc 1 69 5 is_stmt 1 view .LVU44
 155              		.loc 1 69 24 is_stmt 0 view .LVU45
 156 0032 C250     		str	r2, [r0, r3]
  70:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
  71:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* configure peripheral increasing mode */
  72:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct.periph_inc){
 157              		.loc 1 72 5 is_stmt 1 view .LVU46
 158              		.loc 1 72 7 is_stmt 0 view .LVU47
 159 0034 059A     		ldr	r2, [sp, #20]
 160              	.LVL7:
 161              		.loc 1 72 7 view .LVU48
 162 0036 9AB9     		cbnz	r2, .L5
  73:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 163              		.loc 1 73 9 is_stmt 1 view .LVU49
 164              		.loc 1 73 29 is_stmt 0 view .LVU50
 165 0038 C258     		ldr	r2, [r0, r3]
 166 003a 42F04002 		orr	r2, r2, #64
 167              	.L11:
  74:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }else{
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 168              		.loc 1 75 29 view .LVU51
 169 003e C250     		str	r2, [r0, r3]
 170              	.LVL8:
  76:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
  77:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
  78:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* configure memory increasing mode */
  79:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct.memory_inc){
 171              		.loc 1 79 5 is_stmt 1 view .LVU52
 172              		.loc 1 79 7 is_stmt 0 view .LVU53
 173 0040 089A     		ldr	r2, [sp, #32]
 174 0042 8AB9     		cbnz	r2, .L7
  80:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 175              		.loc 1 80 9 is_stmt 1 view .LVU54
 176              		.loc 1 80 29 is_stmt 0 view .LVU55
 177 0044 C258     		ldr	r2, [r0, r3]
 178 0046 42F08002 		orr	r2, r2, #128
 179              	.L12:
  81:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }else{
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 180              		.loc 1 82 29 view .LVU56
 181 004a C250     		str	r2, [r0, r3]
  83:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
  84:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
  85:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* configure the direction of  data transfer */
  86:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct.direction){
 182              		.loc 1 86 5 is_stmt 1 view .LVU57
 183              		.loc 1 86 7 is_stmt 0 view .LVU58
 184 004c 099A     		ldr	r2, [sp, #36]
 185 004e 7AB9     		cbnz	r2, .L9
  87:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
ARM GAS  /tmp/ccJlKZZs.s 			page 6


 186              		.loc 1 87 9 is_stmt 1 view .LVU59
 187              		.loc 1 87 29 is_stmt 0 view .LVU60
 188 0050 C258     		ldr	r2, [r0, r3]
 189 0052 22F01002 		bic	r2, r2, #16
 190              	.L13:
  88:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }else{
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     } 
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 191              		.loc 1 91 1 view .LVU61
 192 0056 BDE81040 		pop	{r4, lr}
 193              	.LCFI2:
 194              		.cfi_remember_state
 195              		.cfi_restore 14
 196              		.cfi_restore 4
 197              		.cfi_def_cfa_offset 16
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     } 
 198              		.loc 1 89 29 view .LVU62
 199 005a C250     		str	r2, [r0, r3]
 200              		.loc 1 91 1 view .LVU63
 201 005c 04B0     		add	sp, sp, #16
 202              	.LCFI3:
 203              		.cfi_def_cfa_offset 0
 204 005e 7047     		bx	lr
 205              	.LVL9:
 206              	.L5:
 207              	.LCFI4:
 208              		.cfi_restore_state
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 209              		.loc 1 75 9 is_stmt 1 view .LVU64
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 210              		.loc 1 75 29 is_stmt 0 view .LVU65
 211 0060 C258     		ldr	r2, [r0, r3]
 212 0062 22F04002 		bic	r2, r2, #64
 213 0066 EAE7     		b	.L11
 214              	.LVL10:
 215              	.L7:
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 216              		.loc 1 82 9 is_stmt 1 view .LVU66
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 217              		.loc 1 82 29 is_stmt 0 view .LVU67
 218 0068 C258     		ldr	r2, [r0, r3]
 219 006a 22F08002 		bic	r2, r2, #128
 220 006e ECE7     		b	.L12
 221              	.L9:
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     } 
 222              		.loc 1 89 9 is_stmt 1 view .LVU68
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     } 
 223              		.loc 1 89 29 is_stmt 0 view .LVU69
 224 0070 C258     		ldr	r2, [r0, r3]
 225 0072 42F01002 		orr	r2, r2, #16
 226 0076 EEE7     		b	.L13
 227              	.L15:
 228              		.align	2
 229              	.L14:
 230 0078 10000240 		.word	1073872912
 231              		.cfi_endproc
ARM GAS  /tmp/ccJlKZZs.s 			page 7


 232              	.LFE57:
 234              		.section	.text.dma_circulation_enable,"ax",%progbits
 235              		.align	1
 236              		.global	dma_circulation_enable
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu softvfp
 242              	dma_circulation_enable:
 243              	.LVL11:
 244              	.LFB58:
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
  94:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      enable DMA circulation mode  
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
  99:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_circulation_enable(dma_channel_enum channelx)
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 245              		.loc 1 101 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CMEN;
 250              		.loc 1 102 5 view .LVU71
 251              		.loc 1 102 25 is_stmt 0 view .LVU72
 252 0000 1423     		movs	r3, #20
 253 0002 5843     		muls	r0, r3, r0
 254              	.LVL12:
 255              		.loc 1 102 25 view .LVU73
 256 0004 024A     		ldr	r2, .L17
 257 0006 8358     		ldr	r3, [r0, r2]
 258 0008 43F02003 		orr	r3, r3, #32
 259 000c 8350     		str	r3, [r0, r2]
 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 260              		.loc 1 103 1 view .LVU74
 261 000e 7047     		bx	lr
 262              	.L18:
 263              		.align	2
 264              	.L17:
 265 0010 08000240 		.word	1073872904
 266              		.cfi_endproc
 267              	.LFE58:
 269              		.section	.text.dma_circulation_disable,"ax",%progbits
 270              		.align	1
 271              		.global	dma_circulation_disable
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu softvfp
 277              	dma_circulation_disable:
 278              	.LVL13:
 279              	.LFB59:
 104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
ARM GAS  /tmp/ccJlKZZs.s 			page 8


 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      disable DMA circulation mode  
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
 111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_circulation_disable(dma_channel_enum channelx)
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 280              		.loc 1 113 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CMEN;
 285              		.loc 1 114 5 view .LVU76
 286              		.loc 1 114 25 is_stmt 0 view .LVU77
 287 0000 1423     		movs	r3, #20
 288 0002 5843     		muls	r0, r3, r0
 289              	.LVL14:
 290              		.loc 1 114 25 view .LVU78
 291 0004 024A     		ldr	r2, .L20
 292 0006 8358     		ldr	r3, [r0, r2]
 293 0008 23F02003 		bic	r3, r3, #32
 294 000c 8350     		str	r3, [r0, r2]
 115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 295              		.loc 1 115 1 view .LVU79
 296 000e 7047     		bx	lr
 297              	.L21:
 298              		.align	2
 299              	.L20:
 300 0010 08000240 		.word	1073872904
 301              		.cfi_endproc
 302              	.LFE59:
 304              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 305              		.align	1
 306              		.global	dma_memory_to_memory_enable
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu softvfp
 312              	dma_memory_to_memory_enable:
 313              	.LVL15:
 314              	.LFB60:
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      enable memory to memory mode
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_memory_to_memory_enable(dma_channel_enum channelx)
 125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 315              		.loc 1 125 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccJlKZZs.s 			page 9


 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		@ link register save eliminated.
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_M2M;
 320              		.loc 1 126 5 view .LVU81
 321              		.loc 1 126 25 is_stmt 0 view .LVU82
 322 0000 1423     		movs	r3, #20
 323 0002 5843     		muls	r0, r3, r0
 324              	.LVL16:
 325              		.loc 1 126 25 view .LVU83
 326 0004 024A     		ldr	r2, .L23
 327 0006 8358     		ldr	r3, [r0, r2]
 328 0008 43F48043 		orr	r3, r3, #16384
 329 000c 8350     		str	r3, [r0, r2]
 127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 330              		.loc 1 127 1 view .LVU84
 331 000e 7047     		bx	lr
 332              	.L24:
 333              		.align	2
 334              	.L23:
 335 0010 08000240 		.word	1073872904
 336              		.cfi_endproc
 337              	.LFE60:
 339              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 340              		.align	1
 341              		.global	dma_memory_to_memory_disable
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 345              		.fpu softvfp
 347              	dma_memory_to_memory_disable:
 348              	.LVL17:
 349              	.LFB61:
 128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      disable memory to memory mode
 131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_memory_to_memory_disable(dma_channel_enum channelx)
 137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 350              		.loc 1 137 1 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354              		@ link register save eliminated.
 138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_M2M;
 355              		.loc 1 138 5 view .LVU86
 356              		.loc 1 138 25 is_stmt 0 view .LVU87
 357 0000 1423     		movs	r3, #20
 358 0002 5843     		muls	r0, r3, r0
 359              	.LVL18:
 360              		.loc 1 138 25 view .LVU88
 361 0004 024A     		ldr	r2, .L26
 362 0006 8358     		ldr	r3, [r0, r2]
 363 0008 23F48043 		bic	r3, r3, #16384
ARM GAS  /tmp/ccJlKZZs.s 			page 10


 364 000c 8350     		str	r3, [r0, r2]
 139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 365              		.loc 1 139 1 view .LVU89
 366 000e 7047     		bx	lr
 367              	.L27:
 368              		.align	2
 369              	.L26:
 370 0010 08000240 		.word	1073872904
 371              		.cfi_endproc
 372              	.LFE61:
 374              		.section	.text.dma_channel_enable,"ax",%progbits
 375              		.align	1
 376              		.global	dma_channel_enable
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 380              		.fpu softvfp
 382              	dma_channel_enable:
 383              	.LVL19:
 384              	.LFB62:
 140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      enable DMA channel 
 143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
 147:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_channel_enable(dma_channel_enum channelx)
 149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 385              		.loc 1 149 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 389              		@ link register save eliminated.
 150:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CHEN;
 390              		.loc 1 150 5 view .LVU91
 391              		.loc 1 150 25 is_stmt 0 view .LVU92
 392 0000 1423     		movs	r3, #20
 393 0002 5843     		muls	r0, r3, r0
 394              	.LVL20:
 395              		.loc 1 150 25 view .LVU93
 396 0004 024A     		ldr	r2, .L29
 397 0006 8358     		ldr	r3, [r0, r2]
 398 0008 43F00103 		orr	r3, r3, #1
 399 000c 8350     		str	r3, [r0, r2]
 151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 400              		.loc 1 151 1 view .LVU94
 401 000e 7047     		bx	lr
 402              	.L30:
 403              		.align	2
 404              	.L29:
 405 0010 08000240 		.word	1073872904
 406              		.cfi_endproc
 407              	.LFE62:
 409              		.section	.text.dma_channel_disable,"ax",%progbits
 410              		.align	1
ARM GAS  /tmp/ccJlKZZs.s 			page 11


 411              		.global	dma_channel_disable
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu softvfp
 417              	dma_channel_disable:
 418              	.LVL21:
 419              	.LFB63:
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      disable DMA channel 
 155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 156:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 158:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
 159:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 160:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_channel_disable(dma_channel_enum channelx)
 161:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 420              		.loc 1 161 1 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 162:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
 425              		.loc 1 162 5 view .LVU96
 426              		.loc 1 162 25 is_stmt 0 view .LVU97
 427 0000 1423     		movs	r3, #20
 428 0002 5843     		muls	r0, r3, r0
 429              	.LVL22:
 430              		.loc 1 162 25 view .LVU98
 431 0004 024A     		ldr	r2, .L32
 432 0006 8358     		ldr	r3, [r0, r2]
 433 0008 23F00103 		bic	r3, r3, #1
 434 000c 8350     		str	r3, [r0, r2]
 163:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 435              		.loc 1 163 1 view .LVU99
 436 000e 7047     		bx	lr
 437              	.L33:
 438              		.align	2
 439              	.L32:
 440 0010 08000240 		.word	1073872904
 441              		.cfi_endproc
 442              	.LFE63:
 444              		.section	.text.dma_periph_address_config,"ax",%progbits
 445              		.align	1
 446              		.global	dma_periph_address_config
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 450              		.fpu softvfp
 452              	dma_periph_address_config:
 453              	.LVL23:
 454              	.LFB64:
 164:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 165:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 166:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      set DMA peripheral base address  
 167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address 
ARM GAS  /tmp/ccJlKZZs.s 			page 12


 168:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 169:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  address: peripheral base address
 170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 171:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
 172:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_periph_address_config(dma_channel_enum channelx, uint32_t address)
 174:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 455              		.loc 1 174 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		@ link register save eliminated.
 175:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHPADDR(channelx) = address;
 460              		.loc 1 175 5 view .LVU101
 461 0000 1423     		movs	r3, #20
 462 0002 5843     		muls	r0, r3, r0
 463              	.LVL24:
 464              		.loc 1 175 5 is_stmt 0 view .LVU102
 465 0004 014B     		ldr	r3, .L35
 466              		.loc 1 175 27 view .LVU103
 467 0006 C150     		str	r1, [r0, r3]
 176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 468              		.loc 1 176 1 view .LVU104
 469 0008 7047     		bx	lr
 470              	.L36:
 471 000a 00BF     		.align	2
 472              	.L35:
 473 000c 10000240 		.word	1073872912
 474              		.cfi_endproc
 475              	.LFE64:
 477              		.section	.text.dma_memory_address_config,"ax",%progbits
 478              		.align	1
 479              		.global	dma_memory_address_config
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 483              		.fpu softvfp
 485              	dma_memory_address_config:
 486              	.LVL25:
 487              	.LFB65:
 177:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 178:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      set DMA Memory base address  
 180:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set Memory base address 
 181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  address: Memory base address
 183:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 184:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
 185:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_memory_address_config(dma_channel_enum channelx, uint32_t address)
 187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 488              		.loc 1 187 1 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 188:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHMADDR(channelx) = address;
ARM GAS  /tmp/ccJlKZZs.s 			page 13


 493              		.loc 1 188 5 view .LVU106
 494 0000 1423     		movs	r3, #20
 495 0002 5843     		muls	r0, r3, r0
 496              	.LVL26:
 497              		.loc 1 188 5 is_stmt 0 view .LVU107
 498 0004 03F18043 		add	r3, r3, #1073741824
 499 0008 03F50033 		add	r3, r3, #131072
 500              		.loc 1 188 27 view .LVU108
 501 000c C150     		str	r1, [r0, r3]
 189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 502              		.loc 1 189 1 view .LVU109
 503 000e 7047     		bx	lr
 504              		.cfi_endproc
 505              	.LFE65:
 507              		.section	.text.dma_transfer_number_config,"ax",%progbits
 508              		.align	1
 509              		.global	dma_transfer_number_config
 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 513              		.fpu softvfp
 515              	dma_transfer_number_config:
 516              	.LVL27:
 517              	.LFB66:
 190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA  
 193:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 194:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 195:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 196:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 197:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
 198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 199:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number)
 200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 518              		.loc 1 200 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		@ link register save eliminated.
 201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCNT(channelx) = number;
 523              		.loc 1 201 5 view .LVU111
 524 0000 1423     		movs	r3, #20
 525 0002 5843     		muls	r0, r3, r0
 526              	.LVL28:
 527              		.loc 1 201 5 is_stmt 0 view .LVU112
 528 0004 014B     		ldr	r3, .L39
 529              		.loc 1 201 25 view .LVU113
 530 0006 C150     		str	r1, [r0, r3]
 202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 531              		.loc 1 202 1 view .LVU114
 532 0008 7047     		bx	lr
 533              	.L40:
 534 000a 00BF     		.align	2
 535              	.L39:
 536 000c 0C000240 		.word	1073872908
 537              		.cfi_endproc
ARM GAS  /tmp/ccJlKZZs.s 			page 14


 538              	.LFE66:
 540              		.section	.text.dma_transfer_number_get,"ax",%progbits
 541              		.align	1
 542              		.global	dma_transfer_number_get
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 546              		.fpu softvfp
 548              	dma_transfer_number_get:
 549              	.LVL29:
 550              	.LFB67:
 203:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA  
 206:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 207:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 208:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 209:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA 
 210:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 211:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** uint32_t dma_transfer_number_get(dma_channel_enum channelx)
 212:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 551              		.loc 1 212 1 is_stmt 1 view -0
 552              		.cfi_startproc
 553              		@ args = 0, pretend = 0, frame = 0
 554              		@ frame_needed = 0, uses_anonymous_args = 0
 555              		@ link register save eliminated.
 213:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     return (uint32_t)DMA_CHCNT(channelx);
 556              		.loc 1 213 5 view .LVU116
 557              		.loc 1 213 22 is_stmt 0 view .LVU117
 558 0000 1423     		movs	r3, #20
 559 0002 5843     		muls	r0, r3, r0
 560              	.LVL30:
 561              		.loc 1 213 22 view .LVU118
 562 0004 014B     		ldr	r3, .L42
 563              		.loc 1 213 12 view .LVU119
 564 0006 C058     		ldr	r0, [r0, r3]
 214:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 565              		.loc 1 214 1 view .LVU120
 566 0008 7047     		bx	lr
 567              	.L43:
 568 000a 00BF     		.align	2
 569              	.L42:
 570 000c 0C000240 		.word	1073872908
 571              		.cfi_endproc
 572              	.LFE67:
 574              		.section	.text.dma_priority_config,"ax",%progbits
 575              		.align	1
 576              		.global	dma_priority_config
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 580              		.fpu softvfp
 582              	dma_priority_config:
 583              	.LVL31:
 584              	.LFB68:
 215:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 216:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
ARM GAS  /tmp/ccJlKZZs.s 			page 15


 217:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      configure priority level of DMA channel   
 218:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 219:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 220:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  priority: priority Level of this channel
 221:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 222:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 224:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 225:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 226:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none 
 227:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_priority_config(dma_channel_enum channelx, uint32_t priority)
 229:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 585              		.loc 1 229 1 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 230:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t ctl;
 590              		.loc 1 230 5 view .LVU122
 231:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* acquire DMA_CHxCTL register */
 232:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 591              		.loc 1 232 5 view .LVU123
 592              		.loc 1 232 11 is_stmt 0 view .LVU124
 593 0000 1423     		movs	r3, #20
 594 0002 5843     		muls	r0, r3, r0
 595              	.LVL32:
 596              		.loc 1 232 11 view .LVU125
 597 0004 034A     		ldr	r2, .L45
 598              		.loc 1 232 9 view .LVU126
 599 0006 8358     		ldr	r3, [r0, r2]
 600              	.LVL33:
 233:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* assign regiser */
 234:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 601              		.loc 1 234 5 is_stmt 1 view .LVU127
 602              		.loc 1 234 9 is_stmt 0 view .LVU128
 603 0008 23F44053 		bic	r3, r3, #12288
 604              	.LVL34:
 235:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl |= priority;
 605              		.loc 1 235 5 is_stmt 1 view .LVU129
 606              		.loc 1 235 9 is_stmt 0 view .LVU130
 607 000c 0B43     		orrs	r3, r3, r1
 608              	.LVL35:
 236:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 609              		.loc 1 236 5 is_stmt 1 view .LVU131
 610              		.loc 1 236 25 is_stmt 0 view .LVU132
 611 000e 8350     		str	r3, [r0, r2]
 237:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 612              		.loc 1 237 1 view .LVU133
 613 0010 7047     		bx	lr
 614              	.L46:
 615 0012 00BF     		.align	2
 616              	.L45:
 617 0014 08000240 		.word	1073872904
 618              		.cfi_endproc
 619              	.LFE68:
 621              		.section	.text.dma_memory_width_config,"ax",%progbits
ARM GAS  /tmp/ccJlKZZs.s 			page 16


 622              		.align	1
 623              		.global	dma_memory_width_config
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 627              		.fpu softvfp
 629              	dma_memory_width_config:
 630              	.LVL36:
 631              	.LFB69:
 238:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 239:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 240:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      configure transfer data size of memory 
 241:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 242:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 243:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  msize: transfer data size of memory
 244:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data size of memory is 8-bit
 245:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data size of memory is 16-bit
 246:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data size of memory is 32-bit
 247:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 248:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 249:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 250:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_memory_width_config (dma_channel_enum channelx, uint32_t msize)
 251:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 632              		.loc 1 251 1 is_stmt 1 view -0
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 0
 635              		@ frame_needed = 0, uses_anonymous_args = 0
 636              		@ link register save eliminated.
 252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t ctl;
 637              		.loc 1 252 5 view .LVU135
 253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* acquire DMA_CHxCTL register */
 254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 638              		.loc 1 254 5 view .LVU136
 639              		.loc 1 254 11 is_stmt 0 view .LVU137
 640 0000 1423     		movs	r3, #20
 641 0002 5843     		muls	r0, r3, r0
 642              	.LVL37:
 643              		.loc 1 254 11 view .LVU138
 644 0004 034A     		ldr	r2, .L48
 645              		.loc 1 254 9 view .LVU139
 646 0006 8358     		ldr	r3, [r0, r2]
 647              	.LVL38:
 255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* assign regiser */
 256:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 648              		.loc 1 256 5 is_stmt 1 view .LVU140
 649              		.loc 1 256 9 is_stmt 0 view .LVU141
 650 0008 23F44063 		bic	r3, r3, #3072
 651              	.LVL39:
 257:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl |= msize;
 652              		.loc 1 257 5 is_stmt 1 view .LVU142
 653              		.loc 1 257 9 is_stmt 0 view .LVU143
 654 000c 0B43     		orrs	r3, r3, r1
 655              	.LVL40:
 258:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 656              		.loc 1 258 5 is_stmt 1 view .LVU144
 657              		.loc 1 258 25 is_stmt 0 view .LVU145
 658 000e 8350     		str	r3, [r0, r2]
ARM GAS  /tmp/ccJlKZZs.s 			page 17


 259:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 659              		.loc 1 259 1 view .LVU146
 660 0010 7047     		bx	lr
 661              	.L49:
 662 0012 00BF     		.align	2
 663              	.L48:
 664 0014 08000240 		.word	1073872904
 665              		.cfi_endproc
 666              	.LFE69:
 668              		.section	.text.dma_periph_width_config,"ax",%progbits
 669              		.align	1
 670              		.global	dma_periph_width_config
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 674              		.fpu softvfp
 676              	dma_periph_width_config:
 677              	.LVL41:
 678              	.LFB70:
 260:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 262:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      configure transfer data size of peripheral 
 263:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 265:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  msize: transfer data size of peripheral
 266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data size of peripheral is 8-bit
 267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data size of peripheral is 16-bit
 268:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data size of peripheral is 32-bit
 269:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 270:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 271:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 272:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_periph_width_config (dma_channel_enum channelx, uint32_t psize)
 273:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 679              		.loc 1 273 1 is_stmt 1 view -0
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 0
 682              		@ frame_needed = 0, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 274:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t ctl;
 684              		.loc 1 274 5 view .LVU148
 275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* acquire DMA_CHxCTL register */
 276:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 685              		.loc 1 276 5 view .LVU149
 686              		.loc 1 276 11 is_stmt 0 view .LVU150
 687 0000 1423     		movs	r3, #20
 688 0002 5843     		muls	r0, r3, r0
 689              	.LVL42:
 690              		.loc 1 276 11 view .LVU151
 691 0004 034A     		ldr	r2, .L51
 692              		.loc 1 276 9 view .LVU152
 693 0006 8358     		ldr	r3, [r0, r2]
 694              	.LVL43:
 277:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     /* assign regiser */
 278:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 695              		.loc 1 278 5 is_stmt 1 view .LVU153
 696              		.loc 1 278 9 is_stmt 0 view .LVU154
 697 0008 23F44073 		bic	r3, r3, #768
ARM GAS  /tmp/ccJlKZZs.s 			page 18


 698              	.LVL44:
 279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     ctl |= psize;
 699              		.loc 1 279 5 is_stmt 1 view .LVU155
 700              		.loc 1 279 9 is_stmt 0 view .LVU156
 701 000c 0B43     		orrs	r3, r3, r1
 702              	.LVL45:
 280:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 703              		.loc 1 280 5 is_stmt 1 view .LVU157
 704              		.loc 1 280 25 is_stmt 0 view .LVU158
 705 000e 8350     		str	r3, [r0, r2]
 281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 706              		.loc 1 281 1 view .LVU159
 707 0010 7047     		bx	lr
 708              	.L52:
 709 0012 00BF     		.align	2
 710              	.L51:
 711 0014 08000240 		.word	1073872904
 712              		.cfi_endproc
 713              	.LFE70:
 715              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 716              		.align	1
 717              		.global	dma_memory_increase_enable
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 721              		.fpu softvfp
 723              	dma_memory_increase_enable:
 724              	.LVL46:
 725              	.LFB71:
 282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 283:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      enable next address increasement algorithm of memory  
 285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 286:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 287:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 288:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 289:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 290:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_memory_increase_enable(dma_channel_enum channelx)
 291:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 726              		.loc 1 291 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 292:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 731              		.loc 1 292 5 view .LVU161
 732              		.loc 1 292 25 is_stmt 0 view .LVU162
 733 0000 1423     		movs	r3, #20
 734 0002 5843     		muls	r0, r3, r0
 735              	.LVL47:
 736              		.loc 1 292 25 view .LVU163
 737 0004 024A     		ldr	r2, .L54
 738 0006 8358     		ldr	r3, [r0, r2]
 739 0008 43F08003 		orr	r3, r3, #128
 740 000c 8350     		str	r3, [r0, r2]
 293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 741              		.loc 1 293 1 view .LVU164
ARM GAS  /tmp/ccJlKZZs.s 			page 19


 742 000e 7047     		bx	lr
 743              	.L55:
 744              		.align	2
 745              	.L54:
 746 0010 08000240 		.word	1073872904
 747              		.cfi_endproc
 748              	.LFE71:
 750              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 751              		.align	1
 752              		.global	dma_memory_increase_disable
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 756              		.fpu softvfp
 758              	dma_memory_increase_disable:
 759              	.LVL48:
 760              	.LFB72:
 294:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 295:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 296:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      disable next address increasement algorithm of memory  
 297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 299:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 301:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_memory_increase_disable(dma_channel_enum channelx)
 303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 761              		.loc 1 303 1 is_stmt 1 view -0
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 0
 764              		@ frame_needed = 0, uses_anonymous_args = 0
 765              		@ link register save eliminated.
 304:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 766              		.loc 1 304 5 view .LVU166
 767              		.loc 1 304 25 is_stmt 0 view .LVU167
 768 0000 1423     		movs	r3, #20
 769 0002 5843     		muls	r0, r3, r0
 770              	.LVL49:
 771              		.loc 1 304 25 view .LVU168
 772 0004 024A     		ldr	r2, .L57
 773 0006 8358     		ldr	r3, [r0, r2]
 774 0008 23F08003 		bic	r3, r3, #128
 775 000c 8350     		str	r3, [r0, r2]
 305:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 776              		.loc 1 305 1 view .LVU169
 777 000e 7047     		bx	lr
 778              	.L58:
 779              		.align	2
 780              	.L57:
 781 0010 08000240 		.word	1073872904
 782              		.cfi_endproc
 783              	.LFE72:
 785              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 786              		.align	1
 787              		.global	dma_periph_increase_enable
 788              		.syntax unified
 789              		.thumb
ARM GAS  /tmp/ccJlKZZs.s 			page 20


 790              		.thumb_func
 791              		.fpu softvfp
 793              	dma_periph_increase_enable:
 794              	.LVL50:
 795              	.LFB73:
 306:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 307:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 308:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      enable next address increasement algorithm of peripheral  
 309:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 310:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 312:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 313:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 314:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_periph_increase_enable(dma_channel_enum channelx)
 315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 796              		.loc 1 315 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 0
 799              		@ frame_needed = 0, uses_anonymous_args = 0
 800              		@ link register save eliminated.
 316:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 801              		.loc 1 316 5 view .LVU171
 802              		.loc 1 316 25 is_stmt 0 view .LVU172
 803 0000 1423     		movs	r3, #20
 804 0002 5843     		muls	r0, r3, r0
 805              	.LVL51:
 806              		.loc 1 316 25 view .LVU173
 807 0004 024A     		ldr	r2, .L60
 808 0006 8358     		ldr	r3, [r0, r2]
 809 0008 43F04003 		orr	r3, r3, #64
 810 000c 8350     		str	r3, [r0, r2]
 317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 811              		.loc 1 317 1 view .LVU174
 812 000e 7047     		bx	lr
 813              	.L61:
 814              		.align	2
 815              	.L60:
 816 0010 08000240 		.word	1073872904
 817              		.cfi_endproc
 818              	.LFE73:
 820              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 821              		.align	1
 822              		.global	dma_periph_increase_disable
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 826              		.fpu softvfp
 828              	dma_periph_increase_disable:
 829              	.LVL52:
 830              	.LFB74:
 318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 319:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      disable next address increasement algorithm of peripheral  
 321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 322:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 323:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
ARM GAS  /tmp/ccJlKZZs.s 			page 21


 325:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 326:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_periph_increase_disable(dma_channel_enum channelx)
 327:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 831              		.loc 1 327 1 is_stmt 1 view -0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 328:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 836              		.loc 1 328 5 view .LVU176
 837              		.loc 1 328 25 is_stmt 0 view .LVU177
 838 0000 1423     		movs	r3, #20
 839 0002 5843     		muls	r0, r3, r0
 840              	.LVL53:
 841              		.loc 1 328 25 view .LVU178
 842 0004 024A     		ldr	r2, .L63
 843 0006 8358     		ldr	r3, [r0, r2]
 844 0008 23F04003 		bic	r3, r3, #64
 845 000c 8350     		str	r3, [r0, r2]
 329:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 846              		.loc 1 329 1 view .LVU179
 847 000e 7047     		bx	lr
 848              	.L64:
 849              		.align	2
 850              	.L63:
 851 0010 08000240 		.word	1073872904
 852              		.cfi_endproc
 853              	.LFE74:
 855              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 856              		.align	1
 857              		.global	dma_transfer_direction_config
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 861              		.fpu softvfp
 863              	dma_transfer_direction_config:
 864              	.LVL54:
 865              	.LFB75:
 330:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 331:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 332:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      configure the direction of  data transfer on the channel  
 333:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 334:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 335:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 336:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 337:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 338:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 339:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 340:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 341:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_transfer_direction_config(dma_channel_enum channelx, uint8_t direction)
 342:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 866              		.loc 1 342 1 is_stmt 1 view -0
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 0
 869              		@ frame_needed = 0, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
ARM GAS  /tmp/ccJlKZZs.s 			page 22


 871              		.loc 1 343 5 view .LVU181
 344:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 872              		.loc 1 344 29 is_stmt 0 view .LVU182
 873 0000 1423     		movs	r3, #20
 874 0002 5843     		muls	r0, r3, r0
 875              	.LVL55:
 876              		.loc 1 344 29 view .LVU183
 877 0004 044B     		ldr	r3, .L69
 878 0006 C258     		ldr	r2, [r0, r3]
 343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 879              		.loc 1 343 7 view .LVU184
 880 0008 19B9     		cbnz	r1, .L66
 881              		.loc 1 344 9 is_stmt 1 view .LVU185
 882              		.loc 1 344 29 is_stmt 0 view .LVU186
 883 000a 22F01002 		bic	r2, r2, #16
 884              	.L68:
 345:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     } else {
 346:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 885              		.loc 1 346 29 view .LVU187
 886 000e C250     		str	r2, [r0, r3]
 347:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 348:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 887              		.loc 1 348 1 view .LVU188
 888 0010 7047     		bx	lr
 889              	.L66:
 346:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 890              		.loc 1 346 9 is_stmt 1 view .LVU189
 346:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 891              		.loc 1 346 29 is_stmt 0 view .LVU190
 892 0012 42F01002 		orr	r2, r2, #16
 893 0016 FAE7     		b	.L68
 894              	.L70:
 895              		.align	2
 896              	.L69:
 897 0018 08000240 		.word	1073872904
 898              		.cfi_endproc
 899              	.LFE75:
 901              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 902              		.align	1
 903              		.global	dma_interrupt_flag_get
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 907              		.fpu softvfp
 909              	dma_interrupt_flag_get:
 910              	.LVL56:
 911              	.LFB76:
 349:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 350:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 351:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not 
 352:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 353:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 354:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  flag: specify get which flag
 355:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                 only one parameter can be selected which is shown as below:
 356:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 357:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 358:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
ARM GAS  /tmp/ccJlKZZs.s 			page 23


 359:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 361:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     FlagStatus: SET or RESET
 362:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 363:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** FlagStatus dma_interrupt_flag_get(dma_channel_enum channelx, uint32_t flag)
 364:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 912              		.loc 1 364 1 is_stmt 1 view -0
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 0
 915              		@ frame_needed = 0, uses_anonymous_args = 0
 916              		@ link register save eliminated.
 365:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 917              		.loc 1 365 5 view .LVU192
 366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     uint32_t gif_check = 0x0FU, gif_enable = 0x0EU;
 918              		.loc 1 366 5 view .LVU193
 367:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
 368:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     switch(flag){
 919              		.loc 1 368 5 view .LVU194
 920 0000 0139     		subs	r1, r1, #1
 921              	.LVL57:
 922              		.loc 1 368 5 is_stmt 0 view .LVU195
 923 0002 0729     		cmp	r1, #7
 924 0004 41D8     		bhi	.L78
 925 0006 DFE801F0 		tbb	[pc, r1]
 926              	.L74:
 927 000a 32       		.byte	(.L77-.L74)/2
 928 000b 04       		.byte	(.L76-.L74)/2
 929 000c 40       		.byte	(.L78-.L74)/2
 930 000d 16       		.byte	(.L75-.L74)/2
 931 000e 40       		.byte	(.L78-.L74)/2
 932 000f 40       		.byte	(.L78-.L74)/2
 933 0010 40       		.byte	(.L78-.L74)/2
 934 0011 24       		.byte	(.L73-.L74)/2
 935              		.p2align 1
 936              	.L76:
 369:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         case DMA_INT_FLAG_FTF:
 370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 937              		.loc 1 370 13 is_stmt 1 view .LVU196
 938              		.loc 1 370 30 is_stmt 0 view .LVU197
 939 0012 1F4B     		ldr	r3, .L79
 940              		.loc 1 370 41 view .LVU198
 941 0014 8200     		lsls	r2, r0, #2
 942              		.loc 1 370 30 view .LVU199
 943 0016 1968     		ldr	r1, [r3]
 944              	.LVL58:
 945              		.loc 1 370 41 view .LVU200
 946 0018 0223     		movs	r3, #2
 947 001a 9340     		lsls	r3, r3, r2
 948              		.loc 1 370 28 view .LVU201
 949 001c 0B40     		ands	r3, r3, r1
 950              	.LVL59:
 371:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 951              		.loc 1 371 13 is_stmt 1 view .LVU202
 952              		.loc 1 371 28 is_stmt 0 view .LVU203
 953 001e D340     		lsrs	r3, r3, r2
 954              	.LVL60:
 372:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
ARM GAS  /tmp/ccJlKZZs.s 			page 24


 955              		.loc 1 372 13 is_stmt 1 view .LVU204
 956              		.loc 1 372 32 is_stmt 0 view .LVU205
 957 0020 1422     		movs	r2, #20
 958 0022 5043     		muls	r0, r2, r0
 959              	.LVL61:
 960              		.loc 1 372 32 view .LVU206
 961 0024 1B4A     		ldr	r2, .L79+4
 962 0026 8258     		ldr	r2, [r0, r2]
 963              		.loc 1 372 30 view .LVU207
 964 0028 02F00202 		and	r2, r2, #2
 965              	.LVL62:
 373:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 966              		.loc 1 373 13 is_stmt 1 view .LVU208
 967              	.L72:
 374:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         case DMA_INT_FLAG_HTF:
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 378:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 379:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         case DMA_INT_FLAG_ERR:
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 381:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL( channelx) & DMA_CHXCTL_ERRIE;
 383:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 384:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         case DMA_INT_FLAG_G:
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(gif_check, channelx);
 386:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & gif_enable;
 388:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****              break;    
 389:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         default:
 390:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 391:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 392:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
 393:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     if(interrupt_flag & interrupt_enable){
 968              		.loc 1 393 5 view .LVU209
 969              		.loc 1 393 7 is_stmt 0 view .LVU210
 970 002c 1A42     		tst	r2, r3
 394:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         return SET;
 395:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }else{
 396:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         return RESET;
 397:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 398:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 971              		.loc 1 398 1 view .LVU211
 972 002e 14BF     		ite	ne
 973 0030 0120     		movne	r0, #1
 974 0032 0020     		moveq	r0, #0
 975 0034 7047     		bx	lr
 976              	.LVL63:
 977              	.L75:
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 978              		.loc 1 375 13 is_stmt 1 view .LVU212
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 979              		.loc 1 375 30 is_stmt 0 view .LVU213
 980 0036 164B     		ldr	r3, .L79
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 981              		.loc 1 375 41 view .LVU214
 982 0038 8200     		lsls	r2, r0, #2
ARM GAS  /tmp/ccJlKZZs.s 			page 25


 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 983              		.loc 1 375 30 view .LVU215
 984 003a 1968     		ldr	r1, [r3]
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 985              		.loc 1 375 41 view .LVU216
 986 003c 0423     		movs	r3, #4
 987 003e 9340     		lsls	r3, r3, r2
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 988              		.loc 1 375 28 view .LVU217
 989 0040 0B40     		ands	r3, r3, r1
 990              	.LVL64:
 376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 991              		.loc 1 376 13 is_stmt 1 view .LVU218
 376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 992              		.loc 1 376 28 is_stmt 0 view .LVU219
 993 0042 D340     		lsrs	r3, r3, r2
 994              	.LVL65:
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 995              		.loc 1 377 13 is_stmt 1 view .LVU220
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 996              		.loc 1 377 32 is_stmt 0 view .LVU221
 997 0044 1422     		movs	r2, #20
 998 0046 5043     		muls	r0, r2, r0
 999              	.LVL66:
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 1000              		.loc 1 377 32 view .LVU222
 1001 0048 124A     		ldr	r2, .L79+4
 1002 004a 8258     		ldr	r2, [r0, r2]
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 1003              		.loc 1 377 30 view .LVU223
 1004 004c 02F00402 		and	r2, r2, #4
 1005              	.LVL67:
 378:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         case DMA_INT_FLAG_ERR:
 1006              		.loc 1 378 13 is_stmt 1 view .LVU224
 1007 0050 ECE7     		b	.L72
 1008              	.LVL68:
 1009              	.L73:
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1010              		.loc 1 380 13 view .LVU225
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1011              		.loc 1 380 30 is_stmt 0 view .LVU226
 1012 0052 0F4B     		ldr	r3, .L79
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1013              		.loc 1 380 41 view .LVU227
 1014 0054 8200     		lsls	r2, r0, #2
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1015              		.loc 1 380 30 view .LVU228
 1016 0056 1968     		ldr	r1, [r3]
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1017              		.loc 1 380 41 view .LVU229
 1018 0058 0823     		movs	r3, #8
 1019 005a 9340     		lsls	r3, r3, r2
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1020              		.loc 1 380 28 view .LVU230
 1021 005c 0B40     		ands	r3, r3, r1
 1022              	.LVL69:
 381:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL( channelx) & DMA_CHXCTL_ERRIE;
ARM GAS  /tmp/ccJlKZZs.s 			page 26


 1023              		.loc 1 381 13 is_stmt 1 view .LVU231
 381:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL( channelx) & DMA_CHXCTL_ERRIE;
 1024              		.loc 1 381 28 is_stmt 0 view .LVU232
 1025 005e D340     		lsrs	r3, r3, r2
 1026              	.LVL70:
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 1027              		.loc 1 382 13 is_stmt 1 view .LVU233
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 1028              		.loc 1 382 32 is_stmt 0 view .LVU234
 1029 0060 1422     		movs	r2, #20
 1030 0062 5043     		muls	r0, r2, r0
 1031              	.LVL71:
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 1032              		.loc 1 382 32 view .LVU235
 1033 0064 0B4A     		ldr	r2, .L79+4
 1034 0066 8258     		ldr	r2, [r0, r2]
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             break;
 1035              		.loc 1 382 30 view .LVU236
 1036 0068 02F00802 		and	r2, r2, #8
 1037              	.LVL72:
 383:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         case DMA_INT_FLAG_G:
 1038              		.loc 1 383 13 is_stmt 1 view .LVU237
 1039 006c DEE7     		b	.L72
 1040              	.LVL73:
 1041              	.L77:
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1042              		.loc 1 385 13 view .LVU238
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1043              		.loc 1 385 30 is_stmt 0 view .LVU239
 1044 006e 084B     		ldr	r3, .L79
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1045              		.loc 1 385 41 view .LVU240
 1046 0070 8200     		lsls	r2, r0, #2
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1047              		.loc 1 385 30 view .LVU241
 1048 0072 1968     		ldr	r1, [r3]
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1049              		.loc 1 385 41 view .LVU242
 1050 0074 0F23     		movs	r3, #15
 1051 0076 9340     		lsls	r3, r3, r2
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_flag = interrupt_flag >> ((channelx) * 4U);
 1052              		.loc 1 385 28 view .LVU243
 1053 0078 0B40     		ands	r3, r3, r1
 1054              	.LVL74:
 386:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & gif_enable;
 1055              		.loc 1 386 13 is_stmt 1 view .LVU244
 386:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & gif_enable;
 1056              		.loc 1 386 28 is_stmt 0 view .LVU245
 1057 007a D340     		lsrs	r3, r3, r2
 1058              	.LVL75:
 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****              break;    
 1059              		.loc 1 387 13 is_stmt 1 view .LVU246
 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****              break;    
 1060              		.loc 1 387 32 is_stmt 0 view .LVU247
 1061 007c 1422     		movs	r2, #20
 1062 007e 5043     		muls	r0, r2, r0
 1063              	.LVL76:
ARM GAS  /tmp/ccJlKZZs.s 			page 27


 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****              break;    
 1064              		.loc 1 387 32 view .LVU248
 1065 0080 044A     		ldr	r2, .L79+4
 1066 0082 8258     		ldr	r2, [r0, r2]
 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****              break;    
 1067              		.loc 1 387 30 view .LVU249
 1068 0084 02F00E02 		and	r2, r2, #14
 1069              	.LVL77:
 388:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         default:
 1070              		.loc 1 388 14 is_stmt 1 view .LVU250
 1071 0088 D0E7     		b	.L72
 1072              	.LVL78:
 1073              	.L78:
 368:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         case DMA_INT_FLAG_FTF:
 1074              		.loc 1 368 5 is_stmt 0 view .LVU251
 1075 008a 0023     		movs	r3, #0
 1076 008c 1A46     		mov	r2, r3
 1077 008e CDE7     		b	.L72
 1078              	.L80:
 1079              		.align	2
 1080              	.L79:
 1081 0090 00000240 		.word	1073872896
 1082 0094 08000240 		.word	1073872904
 1083              		.cfi_endproc
 1084              	.LFE76:
 1086              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1087              		.align	1
 1088              		.global	dma_interrupt_flag_clear
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1092              		.fpu softvfp
 1094              	dma_interrupt_flag_clear:
 1095              	.LVL79:
 1096              	.LFB77:
 399:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 400:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 401:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      clear DMA a channel flag
 402:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 403:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 404:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  flag: specify get which flag
 405:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                 only one parameter can be selected which is shown as below:
 406:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 407:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 408:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 409:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 410:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 411:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 412:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 413:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_interrupt_flag_clear(dma_channel_enum channelx, uint32_t flag)
 414:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 1097              		.loc 1 414 1 is_stmt 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101              		@ link register save eliminated.
 415:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(flag, channelx);
ARM GAS  /tmp/ccJlKZZs.s 			page 28


 1102              		.loc 1 415 5 view .LVU253
 1103              		.loc 1 415 14 is_stmt 0 view .LVU254
 1104 0000 034B     		ldr	r3, .L82
 1105              		.loc 1 415 17 view .LVU255
 1106 0002 8000     		lsls	r0, r0, #2
 1107              	.LVL80:
 1108              		.loc 1 415 14 view .LVU256
 1109 0004 5A68     		ldr	r2, [r3, #4]
 1110              		.loc 1 415 17 view .LVU257
 1111 0006 8140     		lsls	r1, r1, r0
 1112              	.LVL81:
 1113              		.loc 1 415 14 view .LVU258
 1114 0008 1143     		orrs	r1, r1, r2
 1115 000a 5960     		str	r1, [r3, #4]
 416:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 1116              		.loc 1 416 1 view .LVU259
 1117 000c 7047     		bx	lr
 1118              	.L83:
 1119 000e 00BF     		.align	2
 1120              	.L82:
 1121 0010 00000240 		.word	1073872896
 1122              		.cfi_endproc
 1123              	.LFE77:
 1125              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1126              		.align	1
 1127              		.global	dma_interrupt_enable
 1128              		.syntax unified
 1129              		.thumb
 1130              		.thumb_func
 1131              		.fpu softvfp
 1133              	dma_interrupt_enable:
 1134              	.LVL82:
 1135              	.LFB78:
 417:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 418:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 419:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      enable DMA interrupt
 420:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 421:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 422:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  source: specify which interrupt to enbale
 423:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 424:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_HTF: channel transfer half complete interrupt
 425:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FTF: channel transfer complete interrupt
 426:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 427:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 428:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 429:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_interrupt_enable(dma_channel_enum channelx, uint32_t source)
 430:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 1136              		.loc 1 430 1 is_stmt 1 view -0
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 0
 1139              		@ frame_needed = 0, uses_anonymous_args = 0
 1140              		@ link register save eliminated.
 431:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) |= source;
 1141              		.loc 1 431 5 view .LVU261
 1142              		.loc 1 431 25 is_stmt 0 view .LVU262
 1143 0000 1423     		movs	r3, #20
 1144 0002 5843     		muls	r0, r3, r0
ARM GAS  /tmp/ccJlKZZs.s 			page 29


 1145              	.LVL83:
 1146              		.loc 1 431 25 view .LVU263
 1147 0004 024A     		ldr	r2, .L85
 1148 0006 8358     		ldr	r3, [r0, r2]
 1149 0008 0B43     		orrs	r3, r3, r1
 1150 000a 8350     		str	r3, [r0, r2]
 432:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 1151              		.loc 1 432 1 view .LVU264
 1152 000c 7047     		bx	lr
 1153              	.L86:
 1154 000e 00BF     		.align	2
 1155              	.L85:
 1156 0010 08000240 		.word	1073872904
 1157              		.cfi_endproc
 1158              	.LFE78:
 1160              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1161              		.align	1
 1162              		.global	dma_interrupt_disable
 1163              		.syntax unified
 1164              		.thumb
 1165              		.thumb_func
 1166              		.fpu softvfp
 1168              	dma_interrupt_disable:
 1169              	.LVL84:
 1170              	.LFB79:
 433:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 434:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 435:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      disable DMA interrupt
 436:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel 
 437:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 438:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  source: specify which interrupt to disbale
 439:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 440:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_HTF: channel transfer half complete interrupt
 441:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_INT_FTF: for channel transfer complete interrupt
 442:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 443:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     none
 444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 445:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** void dma_interrupt_disable(dma_channel_enum channelx, uint32_t source)
 446:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 1171              		.loc 1 446 1 is_stmt 1 view -0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              		@ link register save eliminated.
 447:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     DMA_CHCTL(channelx) &= ~source;
 1176              		.loc 1 447 5 view .LVU266
 1177              		.loc 1 447 25 is_stmt 0 view .LVU267
 1178 0000 1423     		movs	r3, #20
 1179 0002 5843     		muls	r0, r3, r0
 1180              	.LVL85:
 1181              		.loc 1 447 25 view .LVU268
 1182 0004 024A     		ldr	r2, .L88
 1183 0006 8358     		ldr	r3, [r0, r2]
 1184 0008 23EA0103 		bic	r3, r3, r1
 1185 000c 8350     		str	r3, [r0, r2]
 448:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 1186              		.loc 1 448 1 view .LVU269
ARM GAS  /tmp/ccJlKZZs.s 			page 30


 1187 000e 7047     		bx	lr
 1188              	.L89:
 1189              		.align	2
 1190              	.L88:
 1191 0010 08000240 		.word	1073872904
 1192              		.cfi_endproc
 1193              	.LFE79:
 1195              		.section	.text.dma_flag_get,"ax",%progbits
 1196              		.align	1
 1197              		.global	dma_flag_get
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
 1201              		.fpu softvfp
 1203              	dma_flag_get:
 1204              	.LVL86:
 1205              	.LFB80:
 449:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 450:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** /*!
 451:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \brief      check DMA flag is set or not 
 452:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 453:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 454:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[in]  flag: specify get which flag
 455:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****                 only one parameter can be selected which is shown as below:
 456:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 457:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 458:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 459:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 460:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \param[out] none
 461:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     \retval     FlagStatus: SET or RESET
 462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** */
 463:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** FlagStatus dma_flag_get(dma_channel_enum channelx, uint32_t flag)
 464:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** {
 1206              		.loc 1 464 1 is_stmt 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
 465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     FlagStatus reval;
 1211              		.loc 1 465 5 view .LVU271
 466:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** 
 467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     if(RESET != (DMA_INTF & DMA_FLAG_ADD(flag, channelx))){
 1212              		.loc 1 467 5 view .LVU272
 1213              		.loc 1 467 18 is_stmt 0 view .LVU273
 1214 0000 044B     		ldr	r3, .L91
 1215              		.loc 1 467 29 view .LVU274
 1216 0002 8000     		lsls	r0, r0, #2
 1217              	.LVL87:
 1218              		.loc 1 467 18 view .LVU275
 1219 0004 1B68     		ldr	r3, [r3]
 1220              	.LVL88:
 468:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         reval = SET;
 469:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }else{
 470:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         reval = RESET;
 471:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     }
 472:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     
 473:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****     return reval;
ARM GAS  /tmp/ccJlKZZs.s 			page 31


 1221              		.loc 1 473 5 is_stmt 1 view .LVU276
 467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         reval = SET;
 1222              		.loc 1 467 29 is_stmt 0 view .LVU277
 1223 0006 8140     		lsls	r1, r1, r0
 1224              	.LVL89:
 467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c ****         reval = SET;
 1225              		.loc 1 467 7 view .LVU278
 1226 0008 1942     		tst	r1, r3
 474:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_dma.c **** }
 1227              		.loc 1 474 1 view .LVU279
 1228 000a 14BF     		ite	ne
 1229 000c 0120     		movne	r0, #1
 1230 000e 0020     		moveq	r0, #0
 1231 0010 7047     		bx	lr
 1232              	.L92:
 1233 0012 00BF     		.align	2
 1234              	.L91:
 1235 0014 00000240 		.word	1073872896
 1236              		.cfi_endproc
 1237              	.LFE80:
 1239              		.section	.text.dma_flag_clear,"ax",%progbits
 1240              		.align	1
 1241              		.global	dma_flag_clear
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1245              		.fpu softvfp
 1247              	dma_flag_clear:
 1248              	.LFB83:
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252              		@ link register save eliminated.
 1253 0000 FFF7FEBF 		b	dma_interrupt_flag_clear
 1254              		.cfi_endproc
 1255              	.LFE83:
 1257              		.text
 1258              	.Letext0:
 1259              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1260              		.file 3 "Drivers/CMSIS/Include/gd32f1x0.h"
 1261              		.file 4 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_dma.h"
ARM GAS  /tmp/ccJlKZZs.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f1x0_dma.c
     /tmp/ccJlKZZs.s:16     .text.dma_deinit:0000000000000000 $t
     /tmp/ccJlKZZs.s:24     .text.dma_deinit:0000000000000000 dma_deinit
     /tmp/ccJlKZZs.s:77     .text.dma_deinit:0000000000000030 $d
     /tmp/ccJlKZZs.s:83     .text.dma_init:0000000000000000 $t
     /tmp/ccJlKZZs.s:90     .text.dma_init:0000000000000000 dma_init
     /tmp/ccJlKZZs.s:230    .text.dma_init:0000000000000078 $d
     /tmp/ccJlKZZs.s:235    .text.dma_circulation_enable:0000000000000000 $t
     /tmp/ccJlKZZs.s:242    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
     /tmp/ccJlKZZs.s:265    .text.dma_circulation_enable:0000000000000010 $d
     /tmp/ccJlKZZs.s:270    .text.dma_circulation_disable:0000000000000000 $t
     /tmp/ccJlKZZs.s:277    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
     /tmp/ccJlKZZs.s:300    .text.dma_circulation_disable:0000000000000010 $d
     /tmp/ccJlKZZs.s:305    .text.dma_memory_to_memory_enable:0000000000000000 $t
     /tmp/ccJlKZZs.s:312    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
     /tmp/ccJlKZZs.s:335    .text.dma_memory_to_memory_enable:0000000000000010 $d
     /tmp/ccJlKZZs.s:340    .text.dma_memory_to_memory_disable:0000000000000000 $t
     /tmp/ccJlKZZs.s:347    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
     /tmp/ccJlKZZs.s:370    .text.dma_memory_to_memory_disable:0000000000000010 $d
     /tmp/ccJlKZZs.s:375    .text.dma_channel_enable:0000000000000000 $t
     /tmp/ccJlKZZs.s:382    .text.dma_channel_enable:0000000000000000 dma_channel_enable
     /tmp/ccJlKZZs.s:405    .text.dma_channel_enable:0000000000000010 $d
     /tmp/ccJlKZZs.s:410    .text.dma_channel_disable:0000000000000000 $t
     /tmp/ccJlKZZs.s:417    .text.dma_channel_disable:0000000000000000 dma_channel_disable
     /tmp/ccJlKZZs.s:440    .text.dma_channel_disable:0000000000000010 $d
     /tmp/ccJlKZZs.s:445    .text.dma_periph_address_config:0000000000000000 $t
     /tmp/ccJlKZZs.s:452    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
     /tmp/ccJlKZZs.s:473    .text.dma_periph_address_config:000000000000000c $d
     /tmp/ccJlKZZs.s:478    .text.dma_memory_address_config:0000000000000000 $t
     /tmp/ccJlKZZs.s:485    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
     /tmp/ccJlKZZs.s:508    .text.dma_transfer_number_config:0000000000000000 $t
     /tmp/ccJlKZZs.s:515    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
     /tmp/ccJlKZZs.s:536    .text.dma_transfer_number_config:000000000000000c $d
     /tmp/ccJlKZZs.s:541    .text.dma_transfer_number_get:0000000000000000 $t
     /tmp/ccJlKZZs.s:548    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
     /tmp/ccJlKZZs.s:570    .text.dma_transfer_number_get:000000000000000c $d
     /tmp/ccJlKZZs.s:575    .text.dma_priority_config:0000000000000000 $t
     /tmp/ccJlKZZs.s:582    .text.dma_priority_config:0000000000000000 dma_priority_config
     /tmp/ccJlKZZs.s:617    .text.dma_priority_config:0000000000000014 $d
     /tmp/ccJlKZZs.s:622    .text.dma_memory_width_config:0000000000000000 $t
     /tmp/ccJlKZZs.s:629    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
     /tmp/ccJlKZZs.s:664    .text.dma_memory_width_config:0000000000000014 $d
     /tmp/ccJlKZZs.s:669    .text.dma_periph_width_config:0000000000000000 $t
     /tmp/ccJlKZZs.s:676    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
     /tmp/ccJlKZZs.s:711    .text.dma_periph_width_config:0000000000000014 $d
     /tmp/ccJlKZZs.s:716    .text.dma_memory_increase_enable:0000000000000000 $t
     /tmp/ccJlKZZs.s:723    .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
     /tmp/ccJlKZZs.s:746    .text.dma_memory_increase_enable:0000000000000010 $d
     /tmp/ccJlKZZs.s:751    .text.dma_memory_increase_disable:0000000000000000 $t
     /tmp/ccJlKZZs.s:758    .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
     /tmp/ccJlKZZs.s:781    .text.dma_memory_increase_disable:0000000000000010 $d
     /tmp/ccJlKZZs.s:786    .text.dma_periph_increase_enable:0000000000000000 $t
     /tmp/ccJlKZZs.s:793    .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
     /tmp/ccJlKZZs.s:816    .text.dma_periph_increase_enable:0000000000000010 $d
     /tmp/ccJlKZZs.s:821    .text.dma_periph_increase_disable:0000000000000000 $t
     /tmp/ccJlKZZs.s:828    .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
ARM GAS  /tmp/ccJlKZZs.s 			page 33


     /tmp/ccJlKZZs.s:851    .text.dma_periph_increase_disable:0000000000000010 $d
     /tmp/ccJlKZZs.s:856    .text.dma_transfer_direction_config:0000000000000000 $t
     /tmp/ccJlKZZs.s:863    .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
     /tmp/ccJlKZZs.s:897    .text.dma_transfer_direction_config:0000000000000018 $d
     /tmp/ccJlKZZs.s:902    .text.dma_interrupt_flag_get:0000000000000000 $t
     /tmp/ccJlKZZs.s:909    .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
     /tmp/ccJlKZZs.s:927    .text.dma_interrupt_flag_get:000000000000000a $d
     /tmp/ccJlKZZs.s:935    .text.dma_interrupt_flag_get:0000000000000012 $t
     /tmp/ccJlKZZs.s:1081   .text.dma_interrupt_flag_get:0000000000000090 $d
     /tmp/ccJlKZZs.s:1087   .text.dma_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccJlKZZs.s:1094   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
     /tmp/ccJlKZZs.s:1121   .text.dma_interrupt_flag_clear:0000000000000010 $d
     /tmp/ccJlKZZs.s:1126   .text.dma_interrupt_enable:0000000000000000 $t
     /tmp/ccJlKZZs.s:1133   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
     /tmp/ccJlKZZs.s:1156   .text.dma_interrupt_enable:0000000000000010 $d
     /tmp/ccJlKZZs.s:1161   .text.dma_interrupt_disable:0000000000000000 $t
     /tmp/ccJlKZZs.s:1168   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
     /tmp/ccJlKZZs.s:1191   .text.dma_interrupt_disable:0000000000000010 $d
     /tmp/ccJlKZZs.s:1196   .text.dma_flag_get:0000000000000000 $t
     /tmp/ccJlKZZs.s:1203   .text.dma_flag_get:0000000000000000 dma_flag_get
     /tmp/ccJlKZZs.s:1235   .text.dma_flag_get:0000000000000014 $d
     /tmp/ccJlKZZs.s:1240   .text.dma_flag_clear:0000000000000000 $t
     /tmp/ccJlKZZs.s:1247   .text.dma_flag_clear:0000000000000000 dma_flag_clear

NO UNDEFINED SYMBOLS
