<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="signal_debug.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="on_signal.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="on_signal.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="on_signal.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="on_signal.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="on_signal.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="on_signal.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="on_signal.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="on_signal.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="on_signal.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="on_signal.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="on_signal.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="on_signal.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="on_signal.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="on_signal.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="on_signal.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="on_signal.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="on_signal.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="on_signal.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="on_signal.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="on_signal.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="on_signal.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="on_signal.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="on_signal.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="on_signal_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="on_signal_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="on_signal_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="on_signal_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="on_signal_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="on_signal_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="on_signal_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="on_signal_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="on_signal_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="on_signal_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="on_signal_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="on_signal_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="on_signal_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="on_signal_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="on_signal_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="on_signal_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1694573558" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573558" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4748190352754723059" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573558" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7720336879731844825" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573558" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573558" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1164455980299318927" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573558" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573558" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1940441617571158749" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573566" xil_pn:in_ck="175249180357382590" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="219582405296935596" xil_pn:start_ts="1694573558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="on_signal.lso"/>
      <outfile xil_pn:name="on_signal.ngc"/>
      <outfile xil_pn:name="on_signal.ngr"/>
      <outfile xil_pn:name="on_signal.prj"/>
      <outfile xil_pn:name="on_signal.stx"/>
      <outfile xil_pn:name="on_signal.syr"/>
      <outfile xil_pn:name="on_signal.xst"/>
      <outfile xil_pn:name="on_signal_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1694573566" xil_pn:in_ck="8984824610895743398" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119194091262396772" xil_pn:start_ts="1694573566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694573571" xil_pn:in_ck="9133769732925380230" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7387648911052871740" xil_pn:start_ts="1694573566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="on_signal.bld"/>
      <outfile xil_pn:name="on_signal.ngd"/>
      <outfile xil_pn:name="on_signal_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1694573577" xil_pn:in_ck="1905410059961169223" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1694573571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="on_signal.pcf"/>
      <outfile xil_pn:name="on_signal_map.map"/>
      <outfile xil_pn:name="on_signal_map.mrp"/>
      <outfile xil_pn:name="on_signal_map.ncd"/>
      <outfile xil_pn:name="on_signal_map.ngm"/>
      <outfile xil_pn:name="on_signal_map.xrpt"/>
      <outfile xil_pn:name="on_signal_summary.xml"/>
      <outfile xil_pn:name="on_signal_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1694573588" xil_pn:in_ck="-3172476763269861984" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1694573577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="on_signal.ncd"/>
      <outfile xil_pn:name="on_signal.pad"/>
      <outfile xil_pn:name="on_signal.par"/>
      <outfile xil_pn:name="on_signal.ptwx"/>
      <outfile xil_pn:name="on_signal.unroutes"/>
      <outfile xil_pn:name="on_signal.xpi"/>
      <outfile xil_pn:name="on_signal_pad.csv"/>
      <outfile xil_pn:name="on_signal_pad.txt"/>
      <outfile xil_pn:name="on_signal_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1694573592" xil_pn:in_ck="6378916672094119005" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1694573588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="on_signal.bgn"/>
      <outfile xil_pn:name="on_signal.bit"/>
      <outfile xil_pn:name="on_signal.drc"/>
      <outfile xil_pn:name="on_signal.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1694573588" xil_pn:in_ck="-3181804941659661885" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1694573585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="on_signal.twr"/>
      <outfile xil_pn:name="on_signal.twx"/>
    </transform>
  </transforms>

</generated_project>
