Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 16:13:56 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_methodology -file fwrisc_uart_wraper_methodology_drc_routed.rpt -pb fwrisc_uart_wraper_methodology_drc_routed.pb -rpx fwrisc_uart_wraper_methodology_drc_routed.rpx
| Design       : fwrisc_uart_wraper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 10         |
| SYNTH-16  | Warning  | Address collision                          | 4          |
| TIMING-16 | Warning  | Large setup violation                      | 10         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/ram_0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/ram_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/ram_2_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/ram_3_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/rom_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/rom_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/rom_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/rom_reg_1_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM u_fwrisc_fpga_top/ram_0_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM u_fwrisc_fpga_top/ram_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM u_fwrisc_fpga_top/ram_2_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM u_fwrisc_fpga_top/ram_3_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[2] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


