// BMM LOC annotation file.
//
// Release 13.3 - Data2MEM O.76xd, build 2.5 Aug 4, 2011
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP microblaze_0 MICROBLAZE-LE 100


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'microblaze_0_bram_block_combined' 0x00000000:0x0000FFFF (64 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE microblaze_0_bram_block_combined RAMB16 [0x00000000:0x0000FFFF]
        BUS_BLOCK
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0 [31:31] INPUT = microblaze_0_bram_block_combined_0.mem PLACED = X3Y56;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1 [30:30] INPUT = microblaze_0_bram_block_combined_1.mem PLACED = X3Y46;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2 [29:29] INPUT = microblaze_0_bram_block_combined_2.mem PLACED = X3Y42;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3 [28:28] INPUT = microblaze_0_bram_block_combined_3.mem PLACED = X3Y44;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4 [27:27] INPUT = microblaze_0_bram_block_combined_4.mem PLACED = X4Y46;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5 [26:26] INPUT = microblaze_0_bram_block_combined_5.mem PLACED = X4Y48;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6 [25:25] INPUT = microblaze_0_bram_block_combined_6.mem PLACED = X3Y48;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7 [24:24] INPUT = microblaze_0_bram_block_combined_7.mem PLACED = X4Y50;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8 [23:23] INPUT = microblaze_0_bram_block_combined_8.mem PLACED = X3Y52;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9 [22:22] INPUT = microblaze_0_bram_block_combined_9.mem PLACED = X3Y54;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10 [21:21] INPUT = microblaze_0_bram_block_combined_10.mem PLACED = X3Y58;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11 [20:20] INPUT = microblaze_0_bram_block_combined_11.mem PLACED = X3Y50;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12 [19:19] INPUT = microblaze_0_bram_block_combined_12.mem PLACED = X2Y56;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13 [18:18] INPUT = microblaze_0_bram_block_combined_13.mem PLACED = X2Y52;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14 [17:17] INPUT = microblaze_0_bram_block_combined_14.mem PLACED = X2Y54;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15 [16:16] INPUT = microblaze_0_bram_block_combined_15.mem PLACED = X2Y50;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_16 [15:15] INPUT = microblaze_0_bram_block_combined_16.mem PLACED = X4Y56;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_17 [14:14] INPUT = microblaze_0_bram_block_combined_17.mem PLACED = X3Y60;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_18 [13:13] INPUT = microblaze_0_bram_block_combined_18.mem PLACED = X4Y60;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_19 [12:12] INPUT = microblaze_0_bram_block_combined_19.mem PLACED = X4Y62;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_20 [11:11] INPUT = microblaze_0_bram_block_combined_20.mem PLACED = X4Y54;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_21 [10:10] INPUT = microblaze_0_bram_block_combined_21.mem PLACED = X5Y52;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 [9:9] INPUT = microblaze_0_bram_block_combined_22.mem PLACED = X4Y52;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_23 [8:8] INPUT = microblaze_0_bram_block_combined_23.mem PLACED = X5Y54;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_24 [7:7] INPUT = microblaze_0_bram_block_combined_24.mem PLACED = X5Y62;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_25 [6:6] INPUT = microblaze_0_bram_block_combined_25.mem PLACED = X5Y60;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_26 [5:5] INPUT = microblaze_0_bram_block_combined_26.mem PLACED = X5Y58;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_27 [4:4] INPUT = microblaze_0_bram_block_combined_27.mem PLACED = X5Y50;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_28 [3:3] INPUT = microblaze_0_bram_block_combined_28.mem PLACED = X5Y48;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_29 [2:2] INPUT = microblaze_0_bram_block_combined_29.mem PLACED = X4Y58;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_30 [1:1] INPUT = microblaze_0_bram_block_combined_30.mem PLACED = X5Y56;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_31 [0:0] INPUT = microblaze_0_bram_block_combined_31.mem PLACED = X2Y48;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

