#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 30 18:10:29 2022
# Process ID: 14036
# Current directory: X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1
# Command line: vivado.exe -log Synthesizer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Synthesizer.tcl
# Log file: X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1/Synthesizer.vds
# Journal file: X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Synthesizer.tcl -notrace
Command: synth_design -top Synthesizer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 810.230 ; gain = 178.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Synthesizer' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/Synthesizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'KeyboardClkDivider' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/KeyboardClkDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardClkDivider' (1#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/KeyboardClkDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/PS2Receiver.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (3#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_Gen' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_Gen.v:23]
	Parameter ZOOM bound to: 4 - type: integer 
	Parameter COUNT bound to: 16 - type: integer 
	Parameter SIN_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Clock_Divider.v:23]
	Parameter DIV bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (4#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Clock_Divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Duty_Cycler' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Duty_Cycler.v:23]
	Parameter ZOOM bound to: 4 - type: integer 
	Parameter COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Duty_Cycler' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Duty_Cycler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sine_Gen' (6#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ANoteClkDivider' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/ANoteClkDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ANoteClkDivider' (7#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/ANoteClkDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'NoteDurationClkDivider' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/NoteDurationClkDivider.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/NoteDurationClkDivider.v:43]
INFO: [Synth 8-6155] done synthesizing module 'NoteDurationClkDivider' (8#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/NoteDurationClkDivider.v:25]
WARNING: [Synth 8-3848] Net rst in module/entity Synthesizer does not have driver. [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/Synthesizer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Synthesizer' (9#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/Synthesizer.v:23]
WARNING: [Synth 8-3331] design KeyboardClkDivider has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 874.266 ; gain = 242.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 874.266 ; gain = 242.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 874.266 ; gain = 242.418
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Synthesizer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Synthesizer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 988.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 988.996 ; gain = 357.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 988.996 ; gain = 357.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 988.996 ; gain = 357.148
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sine" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inCount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'inCount_reg' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/NoteDurationClkDivider.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 988.996 ; gain = 357.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Synthesizer 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   9 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module KeyboardClkDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Duty_Cycler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module ANoteClkDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NoteDurationClkDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'keyboard/keycode_reg' and it is trimmed from '32' to '24' bits. [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/PS2Receiver.v:74]
INFO: [Synth 8-5587] ROM size for "inCount" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[3]' (FD) to 'keyboard/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[0]' (FD) to 'keyboard/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[1]' (FD) to 'keyboard/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[2]' (FD) to 'keyboard/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[6]' (FD) to 'keyboard/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[4]' (FD) to 'keyboard/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[5]' (FD) to 'keyboard/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[7]' (FD) to 'keyboard/keycode_reg[7]'
INFO: [Synth 8-3886] merging instance 'inCount_reg[6]' (FDR) to 'inCount_reg[7]'
INFO: [Synth 8-3886] merging instance 'inCount_reg[14]' (FDR) to 'inCount_reg[19]'
INFO: [Synth 8-3886] merging instance 'inCount_reg[15]' (FDR) to 'inCount_reg[19]'
INFO: [Synth 8-3886] merging instance 'inCount_reg[16]' (FDR) to 'inCount_reg[19]'
INFO: [Synth 8-3886] merging instance 'inCount_reg[17]' (FDR) to 'inCount_reg[19]'
INFO: [Synth 8-3886] merging instance 'inCount_reg[18]' (FDR) to 'inCount_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inCount_reg[19] )
WARNING: [Synth 8-3332] Sequential element (NDCD/inCount_reg[2]) is unused and will be removed from module Synthesizer.
WARNING: [Synth 8-3332] Sequential element (NDCD/inCount_reg[1]) is unused and will be removed from module Synthesizer.
WARNING: [Synth 8-3332] Sequential element (NDCD/inCount_reg[0]) is unused and will be removed from module Synthesizer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 988.996 ; gain = 357.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 988.996 ; gain = 357.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 988.996 ; gain = 357.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 989.426 ; gain = 357.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 994.180 ; gain = 362.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 994.180 ; gain = 362.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 994.180 ; gain = 362.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 994.180 ; gain = 362.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 994.180 ; gain = 362.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 994.180 ; gain = 362.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     7|
|4     |LUT2   |    10|
|5     |LUT3   |     6|
|6     |LUT4   |    19|
|7     |LUT5   |    22|
|8     |LUT6   |    22|
|9     |FDRE   |    99|
|10    |FDSE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |   198|
|2     |  ANCD1      |ANoteClkDivider    |    37|
|3     |  kcd        |KeyboardClkDivider |     2|
|4     |  keyboard   |PS2Receiver        |    96|
|5     |    debounce |debouncer          |    29|
|6     |  sin        |Sine_Gen           |    45|
|7     |    CD       |Clock_Divider      |    11|
|8     |    DC       |Duty_Cycler        |    12|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 994.180 ; gain = 362.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 994.180 ; gain = 247.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 994.180 ; gain = 362.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1018.082 ; gain = 663.875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1/Synthesizer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Synthesizer_utilization_synth.rpt -pb Synthesizer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 18:11:11 2022...
