// Seed: 159727357
module module_0 (
    input supply0 id_0,
    input wire id_1
);
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3
);
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  final $display(id_5[1]);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial id_3 = id_4 && 1 + id_1 * id_2 - 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
