Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\IBufP1.vhd'.||EvalBoardSandbox.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\IBufP2.vhd'.||EvalBoardSandbox.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\IBufP3.vhd'.||EvalBoardSandbox.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\PPSCount.vhd'.||EvalBoardSandbox.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\SpiDac.vhd'.||EvalBoardSandbox.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'.||EvalBoardSandbox.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'.||EvalBoardSandbox.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/50||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/51||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'.||EvalBoardSandbox.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\VariableClockDivider.vhd'.||EvalBoardSandbox.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\ClockDivider.vhd'.||EvalBoardSandbox.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\RegisterSpace.vhd'.||EvalBoardSandbox.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'.||EvalBoardSandbox.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'.||EvalBoardSandbox.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\DMMain.vhd'.||EvalBoardSandbox.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/60||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/62||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/108||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/110||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/112||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/114||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/116||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/118||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/122||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/153||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/155||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/157||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/159||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/161||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/163||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/167||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/181||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/277||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/320||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/321||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/322||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/323||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/324||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/325||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/326||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/327||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/328||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/329||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/330||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/331||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/334||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/335||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/336||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/337||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/338||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/339||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/340||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/341||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/342||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/343||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/344||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/345||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/346||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/347||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/348||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/349||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/350||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/366||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/367||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/368||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/369||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/370||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module DMMainPorts from library work||EvalBoardSandbox.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/388||EvalBoardSandbox.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalBoardSandbox\EvalBoardSandbox.v'/linenumber/189
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/404||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/415||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/416||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/417||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/418||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/419||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/426||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/433||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/440||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/447||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/457||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/458||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/459||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/460||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/461||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/462||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/463||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/464||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/465||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/466||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/467||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/468||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/469||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/470||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/471||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/472||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/473||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/474||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/475||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/476||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/477||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/478||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/479||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/480||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/481||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/482||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/483||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/484||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/485||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/487||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/488||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/489||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/492||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/493||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/494||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||EvalBoardSandbox.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/495||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/496||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||EvalBoardSandbox.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/497||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||EvalBoardSandbox.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/498||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/499||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/500||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/501||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/502||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/503||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/504||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/505||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/506||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/507||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/508||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/509||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/510||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/511||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/512||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/513||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/514||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/515||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/516||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/517||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/518||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/519||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/520||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/521||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/522||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/523||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/524||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/525||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/526||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/527||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/528||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/529||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/530||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/531||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/532||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/533||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/534||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/535||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/536||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/537||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/538||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/539||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\IBufP1.vhd'.||EvalBoardSandbox.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/570||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\IBufP2.vhd'.||EvalBoardSandbox.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/571||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\IBufP3.vhd'.||EvalBoardSandbox.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/572||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\PPSCount.vhd'.||EvalBoardSandbox.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/573||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\SpiDac.vhd'.||EvalBoardSandbox.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/574||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'.||EvalBoardSandbox.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/575||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'.||EvalBoardSandbox.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/576||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/577||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'.||EvalBoardSandbox.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/578||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\VariableClockDivider.vhd'.||EvalBoardSandbox.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/579||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\ClockDivider.vhd'.||EvalBoardSandbox.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/580||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\RegisterSpace.vhd'.||EvalBoardSandbox.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'.||EvalBoardSandbox.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'.||EvalBoardSandbox.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/583||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/584||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\hdl\DMMain.vhd'.||EvalBoardSandbox.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/586||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/588||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.dmmainports.dmmain.||EvalBoardSandbox.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/589||DMMain.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/9
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/590||DMMain.vhd(1127);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1127
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/591||DMMain.vhd(1220);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1220
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/592||DMMain.vhd(1313);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1313
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/593||DMMain.vhd(1410);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1410
Implementation;Synthesis||CD638||@W:Signal masterreset is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/594||DMMain.vhd(516);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/516
Implementation;Synthesis||CD638||@W:Signal buildnumber is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/595||DMMain.vhd(518);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/518
Implementation;Synthesis||CD638||@W:Signal rambuslatch_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/596||DMMain.vhd(521);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/521
Implementation;Synthesis||CD638||@W:Signal dacselectmaxti is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/597||DMMain.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/539
Implementation;Synthesis||CD638||@W:Signal misodacbda_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/598||DMMain.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/553
Implementation;Synthesis||CD638||@W:Signal misodacbdb_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/599||DMMain.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/554
Implementation;Synthesis||CD638||@W:Signal misodacbdc_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/600||DMMain.vhd(555);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/555
Implementation;Synthesis||CD638||@W:Signal misodacbdd_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/601||DMMain.vhd(556);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/556
Implementation;Synthesis||CD638||@W:Signal misodacbde_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/602||DMMain.vhd(557);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/557
Implementation;Synthesis||CD638||@W:Signal misodacbdf_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/603||DMMain.vhd(558);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/558
Implementation;Synthesis||CD638||@W:Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/604||DMMain.vhd(572);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/572
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/605||DMMain.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/608
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/606||DMMain.vhd(621);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/621
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/607||DMMain.vhd(628);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/628
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/608||DMMain.vhd(641);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/641
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/609||DMMain.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/648
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/610||DMMain.vhd(661);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/661
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/611||DMMain.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/668
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/612||DMMain.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/681
Implementation;Synthesis||CD638||@W:Signal clkdacreadback is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/613||DMMain.vhd(697);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/697
Implementation;Synthesis||CD638||@W:Signal ncsxo_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/614||DMMain.vhd(698);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/698
Implementation;Synthesis||CD638||@W:Signal sckxo_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/615||DMMain.vhd(699);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/699
Implementation;Synthesis||CD638||@W:Signal mosixo_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/616||DMMain.vhd(700);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/700
Implementation;Synthesis||CD630||@N: Synthesizing work.ppscountports.ppscount.||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/617||PPSCount.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\PPSCount.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||EvalBoardSandbox.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/623||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||EvalBoardSandbox.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/627||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||EvalBoardSandbox.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/628||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/629||UartTxFifoExtClk.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/273
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||EvalBoardSandbox.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/630||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||EvalBoardSandbox.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/631||UartTx.vhd(96);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'/linenumber/96
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||EvalBoardSandbox.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/635||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||EvalBoardSandbox.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/636||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||EvalBoardSandbox.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/639||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||EvalBoardSandbox.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/649||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||EvalBoardSandbox.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/650||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||EvalBoardSandbox.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/651||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||EvalBoardSandbox.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/663||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||EvalBoardSandbox.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/667||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||EvalBoardSandbox.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/671||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||EvalBoardSandbox.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/675||SpiDac.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/21
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||EvalBoardSandbox.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/676||SpiDac.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/83
Implementation;Synthesis||CG290||@W:Referenced variable cpol is not in sensitivity list.||EvalBoardSandbox.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/677||SpiDac.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/89
Implementation;Synthesis||CD638||@W:Signal dacnum_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/678||SpiDac.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/59
Implementation;Synthesis||CD638||@W:Signal cpol is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/679||SpiDac.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/67
Implementation;Synthesis||CD638||@W:Signal cpha is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/680||SpiDac.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/68
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/683||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/684||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/685||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to nCs(3) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/686||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CL111||@W:All reachable assignments to DataToMosiLatched are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||EvalBoardSandbox.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/687||SpiDac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||EvalBoardSandbox.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/689||RegisterSpace.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/13
Implementation;Synthesis||CD638||@W:Signal uart1clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/690||RegisterSpace.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/234
Implementation;Synthesis||CD638||@W:Signal uart2clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/691||RegisterSpace.vhd(236);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/236
Implementation;Synthesis||CD638||@W:Signal uart3clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/692||RegisterSpace.vhd(237);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/693||RegisterSpace.vhd(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/241
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/694||RegisterSpace.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/242
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/695||RegisterSpace.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/260
Implementation;Synthesis||CL240||@W:Signal Uart3ClkDivider is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/698||RegisterSpace.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/146
Implementation;Synthesis||CL240||@W:Signal Uart3TxFifoData is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/699||RegisterSpace.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/144
Implementation;Synthesis||CL240||@W:Signal WriteUart3 is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/700||RegisterSpace.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/141
Implementation;Synthesis||CL240||@W:Signal ReadUart3 is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/701||RegisterSpace.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/136
Implementation;Synthesis||CL240||@W:Signal Uart3FifoReset is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/702||RegisterSpace.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/135
Implementation;Synthesis||CL240||@W:Signal Uart2ClkDivider is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/703||RegisterSpace.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Uart2TxFifoData is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/704||RegisterSpace.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/131
Implementation;Synthesis||CL240||@W:Signal WriteUart2 is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/705||RegisterSpace.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/128
Implementation;Synthesis||CL240||@W:Signal ReadUart2 is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/706||RegisterSpace.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/123
Implementation;Synthesis||CL240||@W:Signal Uart2FifoReset is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/707||RegisterSpace.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/122
Implementation;Synthesis||CL240||@W:Signal Uart1ClkDivider is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/708||RegisterSpace.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/120
Implementation;Synthesis||CL240||@W:Signal Uart1TxFifoData is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/709||RegisterSpace.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/118
Implementation;Synthesis||CL240||@W:Signal WriteUart1 is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/710||RegisterSpace.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/115
Implementation;Synthesis||CL240||@W:Signal ReadUart1 is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/711||RegisterSpace.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/110
Implementation;Synthesis||CL240||@W:Signal Uart1FifoReset is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/712||RegisterSpace.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/109
Implementation;Synthesis||CL240||@W:Signal DacBdFSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/713||RegisterSpace.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/57
Implementation;Synthesis||CL240||@W:Signal DacBdESetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/714||RegisterSpace.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/56
Implementation;Synthesis||CL240||@W:Signal DacBdDSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/715||RegisterSpace.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/55
Implementation;Synthesis||CL240||@W:Signal DacBdCSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/716||RegisterSpace.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/54
Implementation;Synthesis||CL240||@W:Signal DacBdBSetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/717||RegisterSpace.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/53
Implementation;Synthesis||CL240||@W:Signal DacBdASetpoint is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/718||RegisterSpace.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/52
Implementation;Synthesis||CL240||@W:Signal Uart3OE is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/719||RegisterSpace.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/48
Implementation;Synthesis||CL240||@W:Signal Uart2OE is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/720||RegisterSpace.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/47
Implementation;Synthesis||CL240||@W:Signal Uart1OE is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/721||RegisterSpace.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/46
Implementation;Synthesis||CL169||@W:Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/722||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register DacDSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/723||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register DacCSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/724||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register DacBSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/725||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register DacASetpoint_i_5(31 downto 0). Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/726||RegisterSpace.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/317
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||EvalBoardSandbox.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/743||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal MosiXO_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/749||DMMain.vhd(700);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/700
Implementation;Synthesis||CL240||@W:Signal SckXO_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/750||DMMain.vhd(699);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/699
Implementation;Synthesis||CL240||@W:Signal nCsXO_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/751||DMMain.vhd(698);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/698
Implementation;Synthesis||CL240||@W:Signal MisoDacBdF_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/752||DMMain.vhd(558);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/558
Implementation;Synthesis||CL240||@W:Signal MisoDacBdE_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/753||DMMain.vhd(557);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/557
Implementation;Synthesis||CL240||@W:Signal MisoDacBdD_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/754||DMMain.vhd(556);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/556
Implementation;Synthesis||CL240||@W:Signal MisoDacBdC_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/755||DMMain.vhd(555);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/555
Implementation;Synthesis||CL240||@W:Signal MisoDacBdB_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/756||DMMain.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/554
Implementation;Synthesis||CL240||@W:Signal MisoDacBdA_i is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/757||DMMain.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/553
Implementation;Synthesis||CL240||@W:Signal MasterReset is floating; a simulation mismatch is possible.||EvalBoardSandbox.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/758||DMMain.vhd(516);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/516
Implementation;Synthesis||CL167||@W:Input rst of instance Uart3TxBitClockDiv is floating||EvalBoardSandbox.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/759||DMMain.vhd(1366);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1366
Implementation;Synthesis||CL167||@W:Input rst of instance Uart3BitClockDiv is floating||EvalBoardSandbox.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/760||DMMain.vhd(1353);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1353
Implementation;Synthesis||CL167||@W:Input rst of instance Uart2TxBitClockDiv is floating||EvalBoardSandbox.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/761||DMMain.vhd(1269);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1269
Implementation;Synthesis||CL167||@W:Input rst of instance Uart2BitClockDiv is floating||EvalBoardSandbox.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/762||DMMain.vhd(1255);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1255
Implementation;Synthesis||CL167||@W:Input rst of instance Uart1TxBitClockDiv is floating||EvalBoardSandbox.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/763||DMMain.vhd(1179);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1179
Implementation;Synthesis||CL167||@W:Input rst of instance Uart1BitClockDiv is floating||EvalBoardSandbox.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/764||DMMain.vhd(1165);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1165
Implementation;Synthesis||CL167||@W:Input rst of instance Uart0TxBitClockDiv is floating||EvalBoardSandbox.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/765||DMMain.vhd(1083);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1083
Implementation;Synthesis||CL167||@W:Input rst of instance Uart0BitClockDiv is floating||EvalBoardSandbox.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/766||DMMain.vhd(1070);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1070
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsF_i is floating||EvalBoardSandbox.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/767||DMMain.vhd(1028);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1028
Implementation;Synthesis||CL167||@W:Input miso of instance DMDacsF_i is floating||EvalBoardSandbox.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/768||DMMain.vhd(1028);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1028
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsE_i is floating||EvalBoardSandbox.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/769||DMMain.vhd(1006);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1006
Implementation;Synthesis||CL167||@W:Input miso of instance DMDacsE_i is floating||EvalBoardSandbox.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/770||DMMain.vhd(1006);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1006
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsD_i is floating||EvalBoardSandbox.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/771||DMMain.vhd(984);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/984
Implementation;Synthesis||CL167||@W:Input miso of instance DMDacsD_i is floating||EvalBoardSandbox.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/772||DMMain.vhd(984);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/984
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsC_i is floating||EvalBoardSandbox.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/773||DMMain.vhd(962);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/962
Implementation;Synthesis||CL167||@W:Input miso of instance DMDacsC_i is floating||EvalBoardSandbox.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/774||DMMain.vhd(962);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/962
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsB_i is floating||EvalBoardSandbox.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/775||DMMain.vhd(940);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/940
Implementation;Synthesis||CL167||@W:Input miso of instance DMDacsB_i is floating||EvalBoardSandbox.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/776||DMMain.vhd(940);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/940
Implementation;Synthesis||CL167||@W:Input rst of instance DMDacsA_i is floating||EvalBoardSandbox.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/777||DMMain.vhd(920);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/920
Implementation;Synthesis||CL167||@W:Input miso of instance DMDacsA_i is floating||EvalBoardSandbox.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/778||DMMain.vhd(920);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/920
Implementation;Synthesis||CL167||@W:Input rst of instance RegisterSpace is floating||EvalBoardSandbox.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/779||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 0 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/780||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 1 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/781||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 2 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/782||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 3 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/783||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 4 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/784||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 5 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/785||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 6 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/786||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 7 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/787||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 8 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/788||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 9 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/789||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 10 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/790||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 11 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/791||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 12 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/792||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 13 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/793||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 14 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/794||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 15 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/795||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 16 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/796||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 17 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/797||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 18 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/798||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 19 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/799||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 20 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/800||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 21 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/801||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 22 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/802||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 23 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/803||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 24 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/804||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 25 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/805||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 26 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/806||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 27 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/807||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 28 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/808||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 29 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/809||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 30 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/810||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 31 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/811||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 0 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/812||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 1 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/813||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 2 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/814||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 3 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/815||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 4 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/816||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 5 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/817||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 6 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/818||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 7 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/819||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 8 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/820||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 9 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/821||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 10 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/822||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 11 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/823||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 12 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/824||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 13 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/825||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 14 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/826||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 15 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EvalBoardSandbox.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/827||DMMain.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/776
Implementation;Synthesis||CL246||@W:Input port bits 31 to 27 of datain(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/832||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL247||@W:Input port bit 23 of datain(31 downto 0) is unused ||EvalBoardSandbox.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/833||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL247||@W:Input port bit 21 of datain(31 downto 0) is unused ||EvalBoardSandbox.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/834||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 19 to 17 of datain(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||EvalBoardSandbox.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/835||RegisterSpace.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/24
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteB is unused.||EvalBoardSandbox.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/836||RegisterSpace.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteC is unused.||EvalBoardSandbox.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/837||RegisterSpace.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteD is unused.||EvalBoardSandbox.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/838||RegisterSpace.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteE is unused.||EvalBoardSandbox.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/839||RegisterSpace.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input DacTransferCompleteF is unused.||EvalBoardSandbox.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/840||RegisterSpace.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||EvalBoardSandbox.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/841||RegisterSpace.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input Uart1RxFifoFull is unused.||EvalBoardSandbox.srr(842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/842||RegisterSpace.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input Uart1RxFifoEmpty is unused.||EvalBoardSandbox.srr(843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/843||RegisterSpace.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/112
Implementation;Synthesis||CL159||@N: Input Uart1RxFifoData is unused.||EvalBoardSandbox.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/844||RegisterSpace.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input Uart1RxFifoCount is unused.||EvalBoardSandbox.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/845||RegisterSpace.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoFull is unused.||EvalBoardSandbox.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/846||RegisterSpace.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoEmpty is unused.||EvalBoardSandbox.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/847||RegisterSpace.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||EvalBoardSandbox.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/848||RegisterSpace.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input Uart2RxFifoFull is unused.||EvalBoardSandbox.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/849||RegisterSpace.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input Uart2RxFifoEmpty is unused.||EvalBoardSandbox.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/850||RegisterSpace.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/125
Implementation;Synthesis||CL159||@N: Input Uart2RxFifoData is unused.||EvalBoardSandbox.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/851||RegisterSpace.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input Uart2RxFifoCount is unused.||EvalBoardSandbox.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/852||RegisterSpace.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoFull is unused.||EvalBoardSandbox.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/853||RegisterSpace.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoEmpty is unused.||EvalBoardSandbox.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/854||RegisterSpace.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||EvalBoardSandbox.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/855||RegisterSpace.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input Uart3RxFifoFull is unused.||EvalBoardSandbox.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/856||RegisterSpace.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input Uart3RxFifoEmpty is unused.||EvalBoardSandbox.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/857||RegisterSpace.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input Uart3RxFifoData is unused.||EvalBoardSandbox.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/858||RegisterSpace.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input Uart3RxFifoCount is unused.||EvalBoardSandbox.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/859||RegisterSpace.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoFull is unused.||EvalBoardSandbox.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/860||RegisterSpace.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/142
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoEmpty is unused.||EvalBoardSandbox.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/861||RegisterSpace.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||EvalBoardSandbox.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/862||RegisterSpace.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/145
Implementation;Synthesis||CL159||@N: Input WriteDac is unused.||EvalBoardSandbox.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/865||SpiDac.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/40
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||EvalBoardSandbox.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/868||VariableClockDivider.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||EvalBoardSandbox.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/873||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||EvalBoardSandbox.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/878||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||EvalBoardSandbox.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/895||DMMain.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/70
Implementation;Synthesis||CL158||@W:Inout Ux1SelJmp is unused||EvalBoardSandbox.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/896||DMMain.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/137
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1032||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.WriteDacs_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1033||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1034||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1035||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1036||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1037||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1038||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1039||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1040||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1041||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1042||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1043||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1044||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1045||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1046||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1047||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1048||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1049||clockdivider.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1050||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1051||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1052||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1053||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1054||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1055||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1056||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1057||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1058||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1059||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1060||uarttx.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1061||uarttx.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1062||uarttxfifoextclk.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1063||uarttxfifoextclk.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1064||ppscount.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\PPSCount.vhd'/linenumber/54
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1071||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1072||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1073||evalsandbox_mss_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1074||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1075||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1076||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1077||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1078||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufPPS.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1079||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1080||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1081||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1082||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1083||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1084||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufPPS.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1085||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1086||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1087||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1088||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1089||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1090||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1091||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.PPSAccumulator.LastPPS is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1092||ppscount.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\PPSCount.vhd'/linenumber/54
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1093||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1100||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1101||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1102||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1103||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSDetected (in view: work.PPSCountPorts_work_dmmainports_dmmain_0layer1(ppscount)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1104||ppscount.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\PPSCount.vhd'/linenumber/54
Implementation;Synthesis||BN362||@N: Removing sequential instance InvalidatePPSCount (in view: work.PPSCountPorts_work_dmmainports_dmmain_0layer1(ppscount)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1105||ppscount.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\PPSCount.vhd'/linenumber/54
Implementation;Synthesis||BN115||@N: Removing instance RS422_Rx1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1106||dmmain.vhd(1192);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1192
Implementation;Synthesis||BN115||@N: Removing instance RS422_Rx2 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1107||dmmain.vhd(1286);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1286
Implementation;Synthesis||BN115||@N: Removing instance RS433_Rx3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1108||dmmain.vhd(1383);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1383
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.31\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1109||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.30\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1110||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.21\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1111||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.23\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1112||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.17\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1113||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.18\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1114||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.19\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1115||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.27\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1116||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.28\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1117||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.29\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1118||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance IBufPPS (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1119||dmmain.vhd(1452);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1452
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1120||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1121||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1122||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1123||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1124||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1125||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1126||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1127||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1128||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1129||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1130||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1131||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteDacs_i (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1132||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1133||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||BN115||@N: Removing instance UartFifo (in view: work.UartRxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1134||uartrxfifoextclk.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance IBufRxd1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1135||dmmain.vhd(1190);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1190
Implementation;Synthesis||BN115||@N: Removing instance UartFifo (in view: work.UartRxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1136||uartrxfifoextclk.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance IBufRxd2 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1137||dmmain.vhd(1282);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1282
Implementation;Synthesis||BN115||@N: Removing instance UartFifo (in view: work.UartRxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1138||uartrxfifoextclk.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/156
Implementation;Synthesis||BN115||@N: Removing instance IBufRxd3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1139||dmmain.vhd(1379);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1379
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_27(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1140||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_26(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1141||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_15(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1142||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_11(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1143||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_10(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1144||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_8(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1145||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_6(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1146||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_4(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1147||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_3(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1148||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_2(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1149||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1150||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN115||@N: Removing instance fifo_i (in view: work.gated_fifo_8_10_1_1(rtl)) because it does not drive other instances.||EvalBoardSandbox.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1151||gated_fifo.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/63
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncWrite (in view: work.UartRxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1152||uartrxfifoextclk.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/147
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP3Ports_2(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1153||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN115||@N: Removing instance fifo_i (in view: work.gated_fifo_8_10_1_3(rtl)) because it does not drive other instances.||EvalBoardSandbox.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1154||gated_fifo.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/63
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncWrite (in view: work.UartRxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1155||uartrxfifoextclk.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/147
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP3Ports_1(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1156||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN115||@N: Removing instance fifo_i (in view: work.gated_fifo_8_10_1_5(rtl)) because it does not drive other instances.||EvalBoardSandbox.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1157||gated_fifo.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/63
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncWrite (in view: work.UartRxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1158||uartrxfifoextclk.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/147
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP3Ports_0(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1159||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1160||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1161||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1162||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1163||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.8\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1164||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.9\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1165||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.10\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1166||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.11\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1167||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.12\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1168||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.13\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1169||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.14\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1170||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.15\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1171||dmmain.vhd(757);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/757
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1172||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1173||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance data_r[7:0] (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1174||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1175||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance we_i (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1176||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_7_0(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1177||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: work.UartRxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1178||uartrxfifoextclk.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp2 (in view: work.IBufP3Ports_2(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1179||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1180||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1181||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance data_r[7:0] (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1182||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1183||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance we_i (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1184||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_7_4(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1185||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: work.UartRxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1186||uartrxfifoextclk.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp2 (in view: work.IBufP3Ports_1(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1187||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1188||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1189||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance data_r[7:0] (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1190||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1191||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance we_i (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1192||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_7_8(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1193||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: work.UartRxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1194||uartrxfifoextclk.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\UartRxFifoExtClk.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp2 (in view: work.IBufP3Ports_0(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1195||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1196||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_28(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1197||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_0(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1198||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_24(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1199||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_22(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1200||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_20(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1201||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_18(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1202||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_16(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1203||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_25(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1204||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1205||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance DataO[7:0] (in view: work.UartRxRaw_1(behaviour)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1206||uartrxraw.vhd(61);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_7_0(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1207||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: work.UartRxExtClk_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1208||uartrxextclk.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/88
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP3Ports_2(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1209||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1210||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance DataO[7:0] (in view: work.UartRxRaw_2(behaviour)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1211||uartrxraw.vhd(61);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_7_4(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1212||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: work.UartRxExtClk_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1213||uartrxextclk.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/88
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP3Ports_1(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1214||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1215||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance DataO[7:0] (in view: work.UartRxRaw_3(behaviour)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1216||uartrxraw.vhd(61);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_7_8(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1217||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance Uart (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1218||uartrxextclk.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/88
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP3Ports_0(ibufp3)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1219||ibufp3.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1220||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1221||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1222||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1223||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: work.UartRxExtClk_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1224||uartrxextclk.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance full_r (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1225||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: work.UartRxExtClk_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1226||uartrxextclk.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance full_r (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1227||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1228||uartrxextclk.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance full_r (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1229||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1230||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1231||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1232||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1233||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance Last_wone_i (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1234||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_0_1(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1235||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Last_wone_i (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1236||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_0_2(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1237||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Last_wone_i (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1238||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_0_3(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1239||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1240||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_0_1(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1241||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_0_2(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1242||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_0_3(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1243||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1244||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1248||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1249||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1250||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1315||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock which controls 4 sequential elements including DMMainPorts_1.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1316||clockdivider.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1317||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock which controls 4 sequential elements including DMMainPorts_1.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1318||clockdivider.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1319||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock which controls 4 sequential elements including DMMainPorts_1.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1320||clockdivider.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1321||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including DMMainPorts_1.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1322||clockdivider.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1324||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\SKaye\repos\firmware\DMInterface\Ux1_Ver2\synthesis\EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1342||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1395||evalsandbox_mss_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1396||evalsandbox_mss_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1397||evalsandbox_mss_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1398||evalsandbox_mss_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1399||evalsandbox_mss_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1400||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1401||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1402||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1403||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing user instance DMMainPorts_1.DMDacsF_i because it is equivalent to instance DMMainPorts_1.DMDacsE_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1404||dmmain.vhd(1028);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1028
Implementation;Synthesis||BN132||@W:Removing user instance DMMainPorts_1.DMDacsE_i because it is equivalent to instance DMMainPorts_1.DMDacsD_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1405||dmmain.vhd(1006);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/1006
Implementation;Synthesis||BN132||@W:Removing user instance DMMainPorts_1.DMDacsD_i because it is equivalent to instance DMMainPorts_1.DMDacsC_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1406||dmmain.vhd(984);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/984
Implementation;Synthesis||BN132||@W:Removing user instance DMMainPorts_1.DMDacsC_i because it is equivalent to instance DMMainPorts_1.DMDacsB_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1407||dmmain.vhd(962);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/962
Implementation;Synthesis||BN132||@W:Removing user instance DMMainPorts_1.DMDacsB_i because it is equivalent to instance DMMainPorts_1.DMDacsA_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1408||dmmain.vhd(940);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain.vhd'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.waddr_r[9:0] (in view: work.gated_fifo_8_10(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1409||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.raddr_r[9:0] (in view: work.gated_fifo_8_10(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1410||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance RegisterSpace.WriteClkDac (in view: work.DMMainPorts(dmmain)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1411||registerspace.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace.vhd'/linenumber/304
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1412||evalsandbox_mss.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/450
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1413||evalsandbox_mss.v(338);liberoaction://cross_probe/hdl/file/'<project>\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v'/linenumber/338
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.Uart3BitClockDiv.clko_i because it is equivalent to instance DMMainPorts_1.Uart2BitClockDiv.clko_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1414||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||BN132||@W:Removing user instance DMMainPorts_1.Uart3BitClockDiv.clko_i_0 because it is equivalent to instance DMMainPorts_1.Uart2BitClockDiv.clko_i_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1415||variableclockdivider.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/74
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.Uart2BitClockDiv.clko_i because it is equivalent to instance DMMainPorts_1.Uart1BitClockDiv.clko_i. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1416||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[6:0] ||EvalBoardSandbox.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1420||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance PPSAccumulator.PPSAccum_i[31:0] ||EvalBoardSandbox.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1421||ppscount.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\PPSCount.vhd'/linenumber/54
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1423||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1424||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1425||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1426||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1428||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1429||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1430||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1431||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.UartTxFifoExtClk_10_2(implementation) instance UartTxFifo.fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1432||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.UartTxFifoExtClk_10_1(implementation) instance UartTxFifo.fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1433||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.UartTxFifoExtClk_10_0(implementation) instance UartTxFifo.fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1434||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[16] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1449||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[17] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1450||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[18] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1451||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[19] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1452||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[20] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1453||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[21] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1454||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[22] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1455||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[23] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1456||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[24] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1457||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[25] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1458||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[26] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1459||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[27] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1460||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[28] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1461||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[29] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1462||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[30] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1463||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1464||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1465||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1466||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1467||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1468||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1469||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1470||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1471||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[9] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1472||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[10] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1473||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[11] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1474||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[12] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1475||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[13] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1476||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[14] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1477||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[15] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1478||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1479||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.DataFromMiso_1[31] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1480||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.Sck_i (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1490||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.XferComplete_i (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1491||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.SpiBitPos[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1492||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.SpiBitPos[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1493||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.SpiBitPos[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1494||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.SpiBitPos[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1495||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.SpiBitPos[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1496||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.SpiBitPos[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1497||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[8] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1498||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[7] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1499||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[6] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1500||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1501||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1502||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1503||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1504||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1505||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_1.DMDacsA_i.ClkDiv[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1506||spidac.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiDac.vhd'/linenumber/86
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart0FifoReset_arst on CLKINT  I_33 ||EvalBoardSandbox.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1518||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_34 ||EvalBoardSandbox.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1519||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_35 ||EvalBoardSandbox.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1520||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_36 ||EvalBoardSandbox.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1521||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_37 ||EvalBoardSandbox.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1522||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_38 ||EvalBoardSandbox.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1523||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_39 ||EvalBoardSandbox.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1524||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_40 ||EvalBoardSandbox.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1525||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_41 ||EvalBoardSandbox.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1526||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1554||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1555||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1556||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1557||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1558||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1559||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1560||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1561||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||EvalBoardSandbox.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1572||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1573||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 9.80ns ||EvalBoardSandbox.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1574||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1575||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3TxBitClockDiv.div_i_2.||EvalBoardSandbox.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1576||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3BitClockDiv.clko_i_1.||EvalBoardSandbox.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1577||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2TxBitClockDiv.div_i_1.||EvalBoardSandbox.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1578||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2BitClockDiv.clko_i_0.||EvalBoardSandbox.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1579||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1TxBitClockDiv.div_i_0.||EvalBoardSandbox.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1580||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1BitClockDiv.clko_i.||EvalBoardSandbox.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1581||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0TxBitClockDiv.div_i.||EvalBoardSandbox.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1582||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0BitClockDiv.clko_i_2.||EvalBoardSandbox.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1583||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/1626||synthesis.fdc(7);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/7
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/2512||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/2513||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/2514||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/2515||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/2516||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\EvalBoardSandbox.srr'/linenumber/2517||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\evalboardsandbox\synthesis.fdc'/linenumber/17
Implementation;Place and Route;RootName:EvalBoardSandbox
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 7 Info(s)||EvalBoardSandbox_layout_log.log;liberoaction://open_report/file/EvalBoardSandbox_layout_log.log||(null);(null)
