$date
	Thu Aug 17 09:41:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FAdder_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$var reg 1 % x3 $end
$scope module F1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
0%
1$
#30
1"
0!
1%
#40
0"
1!
0%
0$
1#
#50
1"
0!
1%
#60
0%
1$
#70
1!
1%
#80
