{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712896296719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712896296719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:31:35 2024 " "Processing started: Fri Apr 12 11:31:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712896296719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896296719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896296719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712896296942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712896296942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeffs " "Found entity 1: coeffs" {  } { { "coeffs.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/coeffs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 2 2 " "Found 2 design units, including 2 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302766 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIR_filter_tb " "Found entity 2: FIR_filter_tb" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302767 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_tb " "Found entity 2: multiplier_tb" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equalizer " "Found entity 1: Equalizer" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896302770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Equalizer " "Elaborating entity \"Equalizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712896302807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "Equalizer.v" "counter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712896302852 "|Equalizer|counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(24) " "Verilog HDL assignment warning at counter.v(24): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712896302853 "|Equalizer|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_filter FIR_filter:filter_block\[0\].filter " "Elaborating entity \"FIR_filter\" for hierarchy \"FIR_filter:filter_block\[0\].filter\"" {  } { { "Equalizer.v" "filter_block\[0\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeffs FIR_filter:filter_block\[0\].filter\|coeffs:coeffs " "Elaborating entity \"coeffs\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|coeffs:coeffs\"" {  } { { "FIR_filter.v" "coeffs" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay FIR_filter:filter_block\[0\].filter\|delay:delay " "Elaborating entity \"delay\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|delay:delay\"" {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302864 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "delay.v(32) " "Verilog HDL or VHDL warning at the delay.v(32): index expression is not wide enough to address all of the elements in the array" {  } { { "delay.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/delay.v" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1712896302866 "|FIR_filter|delay:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac FIR_filter:filter_block\[0\].filter\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|mac:mac\"" {  } { { "FIR_filter.v" "mac" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_bit mac.v(15) " "Verilog HDL or VHDL warning at mac.v(15): object \"sign_bit\" assigned a value but never read" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712896302868 "|FIR_filter|mac:mac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac.v(22) " "Verilog HDL assignment warning at mac.v(22): truncated value with size 32 to match size of target (1)" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712896302868 "|FIR_filter|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier FIR_filter:filter_block\[0\].filter\|mac:mac\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|mac:mac\|multiplier:mul\"" {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302869 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302904 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302904 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896302904 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302905 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[7\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[7\].filter\"" {  } { { "Equalizer.v" "filter_block\[7\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302905 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[7\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[7\].filter\"" {  } { { "Equalizer.v" "filter_block\[7\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302905 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302905 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302905 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896302905 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302905 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[6\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[6\].filter\"" {  } { { "Equalizer.v" "filter_block\[6\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302905 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[6\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[6\].filter\"" {  } { { "Equalizer.v" "filter_block\[6\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302906 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302906 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302906 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896302906 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302906 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[5\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[5\].filter\"" {  } { { "Equalizer.v" "filter_block\[5\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302906 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[5\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[5\].filter\"" {  } { { "Equalizer.v" "filter_block\[5\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302906 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302906 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302906 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896302906 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[4\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[4\].filter\"" {  } { { "Equalizer.v" "filter_block\[4\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302907 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[4\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[4\].filter\"" {  } { { "Equalizer.v" "filter_block\[4\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302907 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[3\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[3\].filter\"" {  } { { "Equalizer.v" "filter_block\[3\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302907 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[3\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[3\].filter\"" {  } { { "Equalizer.v" "filter_block\[3\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302907 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896302907 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302908 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[2\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[2\].filter\"" {  } { { "Equalizer.v" "filter_block\[2\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302908 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[2\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[2\].filter\"" {  } { { "Equalizer.v" "filter_block\[2\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302908 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302908 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302908 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896302908 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896302908 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[1\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[1\].filter\"" {  } { { "Equalizer.v" "filter_block\[1\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302908 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[1\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[1\].filter\"" {  } { { "Equalizer.v" "filter_block\[1\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302908 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "calculated filter_block\[0\].filter " "Port \"calculated\" does not exist in macrofunction \"filter_block\[0\].filter\"" {  } { { "Equalizer.v" "filter_block\[0\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302909 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "count filter_block\[0\].filter " "Port \"count\" does not exist in macrofunction \"filter_block\[0\].filter\"" {  } { { "Equalizer.v" "filter_block\[0\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896302909 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712896302925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712896302960 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 11:31:42 2024 " "Processing ended: Fri Apr 12 11:31:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712896302960 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712896302960 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712896302960 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896302960 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896303544 ""}
