#Build: Fabric Compiler 2022.2, Build 117120, Mar 16 10:58 2023
#Install: /anlabeda/pds/2022.2/bin
#Application name: pds
#OS: Centos 7 3.10.0-1160.88.1.el7.x86_64
#Hostname: anlab012
Generated by Fabric Compiler (version 2022.2 build 117120) at Tue Nov 14 22:56:17 2023
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Tue Nov 14 22:57:52 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KqqvQW
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KqqvQW
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.KqqvQW successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.858s wall, 1.720s user + 0.120s system = 1.840s CPU (99.0%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.035s wall, 0.020s user + 0.010s system = 0.030s CPU (85.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.019s wall, 0.020s user + 0.000s system = 0.020s CPU (104.2%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.041s wall, 0.040s user + 0.000s system = 0.040s CPU (97.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.020s wall, 0.020s user + 0.000s system = 0.020s CPU (100.3%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.002s wall, 0.010s user + 0.000s system = 0.010s CPU (483.3%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.069s wall, 0.060s user + 0.010s system = 0.070s CPU (101.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:57:56 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 14 22:57:56 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007FB8F7851B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007FB8FA7A23C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007FB8FA79C173
12# 0x00007FB8F7909A2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:i_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk successfully.
Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f0432de0b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f0435d313c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f0435d2b173
00007f0432e98a2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:57:58 2023
Action synthesize: Peak memory pool usage is 142 MB
E: Flow-0189: Internal error occurred.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Synthesize" started.
Current time: Tue Nov 14 22:58:45 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F0432DE0B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F0435D313C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F0435D2B173
12# 0x00007F0432E98A2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:i_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk successfully.
Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f9cb1958b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f9cb48a93c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f9cb48a3173
00007f9cb1a10a2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:58:47 2023
Action synthesize: Peak memory pool usage is 144 MB
E: Flow-0189: Internal error occurred.


Process "Compile" started.
Current time: Tue Nov 14 22:58:49 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.dLiyGk
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.dLiyGk
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.dLiyGk successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.749s wall, 1.630s user + 0.090s system = 1.720s CPU (98.4%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
Executing : rtl-elaborate successfully. Time elapsed: 0.017s wall, 0.010s user + 0.010s system = 0.020s CPU (120.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.019s wall, 0.020s user + 0.000s system = 0.020s CPU (105.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.010s user + 0.000s system = 0.010s CPU (99.7%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.025s wall, 0.030s user + 0.000s system = 0.030s CPU (119.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:58:53 2023
Action compile: Peak memory pool usage is 94 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 14 22:58:54 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F9CB1958B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F9CB48A93C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F9CB48A3173
12# 0x00007F9CB1A10A2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.081s wall, 0.100s user + 0.100s system = 0.200s CPU (248.1%)

Start mod-gen.
I: Removed bmsREDOR inst u_reci/N38 that is redundant to N7
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.490s wall, 0.700s user + 0.460s system = 1.160s CPU (236.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.199s wall, 0.170s user + 0.030s system = 0.200s CPU (100.4%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.010s wall, 0.010s user + 0.000s system = 0.010s CPU (100.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.539s wall, 0.690s user + 0.430s system = 1.120s CPU (207.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.384s wall, 0.550s user + 0.370s system = 0.920s CPU (239.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.014s wall, 0.020s user + 0.000s system = 0.020s CPU (138.2%)


Cell Usage:
GTP_APM_E2                    9 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT6                      5 uses
GTP_LUT6CARRY               102 uses
GTP_LUT6D                     7 uses

I/O ports: 68
GTP_INBUF                  33 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 124 of 243600 (0.05%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 124
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 9.00 of 840 (1.07%)

Total I/O ports = 68 of 500 (13.60%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Tue Nov 14 22:58:58 2023
Action synthesize: Peak memory pool usage is 159 MB
Action from compile to synthesize of Main flow: Total Real Time elapsed is 0h:0m:10s
Action from compile to synthesize of Main flow: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize of Main flow: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Tue Nov 14 22:59:11 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.HANfgo
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.HANfgo
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.HANfgo successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.905s wall, 1.780s user + 0.100s system = 1.880s CPU (98.7%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.038s wall, 0.020s user + 0.020s system = 0.040s CPU (106.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.015s wall, 0.020s user + 0.000s system = 0.020s CPU (134.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.034s wall, 0.030s user + 0.000s system = 0.030s CPU (88.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.020s user + 0.000s system = 0.020s CPU (139.4%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.054s wall, 0.050s user + 0.000s system = 0.050s CPU (93.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Nov 14 22:59:15 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 14 22:59:16 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:i_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk successfully.
Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f5f04a77b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f5f079c83c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f5f079c2173
00007f5f04b2fa2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:59:18 2023
Action synthesize: Peak memory pool usage is 140 MB
E: Flow-0189: Internal error occurred.
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/ipsxe_floating_point_core_only.fdc" has been added to project successfully. 


Process "Synthesize" started.
Current time: Wed Nov 15 13:53:31 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F5F04A77B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F5F079C83C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F5F079C2173
12# 0x00007F5F04B2FA2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_aclk
C: Timing-4002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/ipsxe_floating_point_core_only.fdc(line number: 1)] Port 'i_aclk' is not found in current design.
Executing : get_ports i_aclk successfully.
Executing : create_clock -name i_aclk [get_ports i_aclk] -period 5.000 -waveform {0.000 2.500}
E: CommandTiming-0057: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/ipsxe_floating_point_core_only.fdc(line number: 1)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/ipsxe_floating_point_core_only.fdc(line number: 1)] Failed to import constraint "create_clock -name i_aclk [get_ports i_aclk] -period 5.000 -waveform {0.000 2.500}".
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:24s
Action synthesize: CPU time elapsed is 0h:0m:22s
Action synthesize: Process CPU time elapsed is 0h:0m:22s
Current time: Wed Nov 15 13:53:54 2023
Action synthesize: Peak memory pool usage is 386 MB
C: Flow-2004: Constraint file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/APM_ip/ipsxe_floating_point_core_only.fdc". 


Process "Compile" started.
Current time: Wed Nov 15 13:54:41 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.aycxRF
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.aycxRF
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.aycxRF successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.771s wall, 1.640s user + 0.080s system = 1.720s CPU (97.1%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.040s wall, 0.030s user + 0.020s system = 0.050s CPU (125.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.015s wall, 0.010s user + 0.000s system = 0.010s CPU (68.2%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.032s wall, 0.040s user + 0.000s system = 0.040s CPU (124.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.010s user + 0.000s system = 0.010s CPU (69.9%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.054s wall, 0.060s user + 0.000s system = 0.060s CPU (110.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 13:54:45 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile of Main flow: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile of Main flow: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile of Main flow: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Nov 15 13:54:48 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f8206987b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f82098d83c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f82098d2173
00007f8206a3fa2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:24s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:22s
Current time: Wed Nov 15 13:55:11 2023
Action synthesize: Peak memory pool usage is 433 MB
E: Flow-0189: Internal error occurred.


Process "Synthesize" started.
Current time: Wed Nov 15 13:55:18 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F8206987B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F82098D83C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F82098D2173
12# 0x00007F8206A3FA2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007ff5ee4e7b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007ff5f14383c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007ff5f1432173
00007ff5ee59fa2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:24s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:22s
Current time: Wed Nov 15 13:55:41 2023
Action synthesize: Peak memory pool usage is 432 MB
E: Flow-0189: Internal error occurred.
