

================================================================
== Vitis HLS Report for 'conv1_Pipeline_BW4'
================================================================
* Date:           Wed Nov  1 16:44:32 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw_1 = alloca i32 1"   --->   Operation 11 'alloca' 'bw_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln145_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln145"   --->   Operation 12 'read' 'bitcast_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln10_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln10"   --->   Operation 13 'read' 'trunc_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln151_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln151_1"   --->   Operation 14 'read' 'sub_ln151_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_1" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 17 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln148_1 = icmp_eq  i8 %bw, i8 255" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 18 'icmp' 'icmp_ln148_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%add_ln148 = add i8 %bw, i8 1" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 19 'add' 'add_ln148' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148_1, void %for.body8.1.i.split, void %for.inc35.1.i.exitStub" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 20 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %bw" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 21 'zext' 'zext_ln151' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln151 = add i12 %sub_ln151_1_read, i12 %zext_ln151" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 22 'add' 'add_ln151' <Predicate = (!icmp_ln148_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i12 %add_ln151" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 23 'zext' 'zext_ln151_2' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 26 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 28 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 29 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 30 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln151_2" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 31 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 33 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 34 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 36 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 37 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 38 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 39 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_1 : Operation 40 [1/1] (0.73ns)   --->   "%switch_ln151 = switch i3 %trunc_ln10_read, void %arrayidx12412.1.i.case.7, i3 5, void %arrayidx12412.1.i.case.6, i3 0, void %arrayidx12412.1.i.case.1, i3 1, void %arrayidx12412.1.i.case.2, i3 2, void %arrayidx12412.1.i.case.3, i3 3, void %arrayidx12412.1.i.case.4, i3 4, void %arrayidx12412.1.i.case.5" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 40 'switch' 'switch_ln151' <Predicate = (!icmp_ln148_1)> <Delay = 0.73>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln148 = store i8 %add_ln148, i8 %bw_1" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 41 'store' 'store_ln148' <Predicate = (!icmp_ln148_1)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.body8.1.i" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 42 'br' 'br_ln148' <Predicate = (!icmp_ln148_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 43 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 44 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 45 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 46 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 47 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 48 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 49 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 50 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76' <Predicate = (!icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 51 [1/1] (0.72ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69, i3 %trunc_ln10_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 51 'mux' 'tmp_5' <Predicate = (!icmp_ln148_1)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.80ns)   --->   Input mux for Operation 52 '%add15_1_i = fadd i32 %tmp_5, i32 %bitcast_ln145_read'
ST_3 : Operation 52 [4/4] (5.62ns)   --->   "%add15_1_i = fadd i32 %tmp_5, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 52 'fadd' 'add15_1_i' <Predicate = true> <Delay = 5.62> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 53 [3/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_5, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 53 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 54 [2/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_5, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 54 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln149 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_14" [src/conv1.cpp:149->src/conv1.cpp:70]   --->   Operation 55 'specpipeline' 'specpipeline_ln149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:148->src/conv1.cpp:70]   --->   Operation 57 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_5, i32 %bitcast_ln145_read" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 58 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln148_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_1_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 59 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 60 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 4)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_1_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 61 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 62 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 3)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_1_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 63 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 64 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 2)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_1_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 65 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 66 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 1)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_1_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 67 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 68 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 0)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_1_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 69 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 70 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 5)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln151 = store i32 %add15_1_i, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 71 'store' 'store_ln151' <Predicate = (trunc_ln10_read == 7) | (trunc_ln10_read == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx12412.1.i.exit" [src/conv1.cpp:151->src/conv1.cpp:70]   --->   Operation 72 'br' 'br_ln151' <Predicate = (trunc_ln10_read == 7) | (trunc_ln10_read == 6)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %add15_1_i" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 73 'bitcast' 'bitcast_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln153, i32 23, i32 30" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 74 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i32 %bitcast_ln153" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 75 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.76ns)   --->   "%icmp_ln153 = icmp_ne  i8 %tmp_s, i8 255" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 76 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.92ns)   --->   "%icmp_ln153_2 = icmp_eq  i23 %trunc_ln153, i23 0" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 77 'icmp' 'icmp_ln153_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.52ns)   --->   Input mux for Operation 78 '%tmp_14 = fcmp_olt  i32 %add15_1_i, i32 0'
ST_7 : Operation 78 [2/2] (2.25ns)   --->   "%tmp_14 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 78 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln153)   --->   "%or_ln153 = or i1 %icmp_ln153_2, i1 %icmp_ln153" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 79 'or' 'or_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/2] (2.78ns)   --->   "%tmp_14 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 80 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln153 = and i1 %or_ln153, i1 %tmp_14" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 81 'and' 'and_ln153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %for.inc.1.i, void %if.then.1.i" [src/conv1.cpp:153->src/conv1.cpp:70]   --->   Operation 82 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.73ns)   --->   "%switch_ln154 = switch i3 %trunc_ln10_read, void %arrayidx12412.1.i.case.1133, i3 6, void %arrayidx12412.1.i.case.7139, i3 5, void %arrayidx12412.1.i.case.6138, i3 1, void %arrayidx12412.1.i.case.2134, i3 2, void %arrayidx12412.1.i.case.3135, i3 3, void %arrayidx12412.1.i.case.4136, i3 4, void %arrayidx12412.1.i.case.5137" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 83 'switch' 'switch_ln154' <Predicate = (and_ln153)> <Delay = 0.73>
ST_8 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 84 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 4 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.1.i.exit131" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 85 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 4 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 86 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 3 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.1.i.exit131" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 87 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 3 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 88 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 2 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.1.i.exit131" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 89 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 2 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 90 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 1 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.1.i.exit131" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 91 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 1 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 92 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 5 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.1.i.exit131" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 93 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 5 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 94 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 6 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.1.i.exit131" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 95 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 6 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 96 'store' 'store_ln154' <Predicate = (trunc_ln10_read == 7 & and_ln153) | (trunc_ln10_read == 0 & and_ln153)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx12412.1.i.exit131" [src/conv1.cpp:154->src/conv1.cpp:70]   --->   Operation 97 'br' 'br_ln154' <Predicate = (trunc_ln10_read == 7 & and_ln153) | (trunc_ln10_read == 0 & and_ln153)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc.1.i" [src/conv1.cpp:155->src/conv1.cpp:70]   --->   Operation 98 'br' 'br_ln155' <Predicate = (and_ln153)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.046ns
The critical path consists of the following:
	'alloca' operation ('bw') [12]  (0.000 ns)
	'load' operation ('bw', src/conv1.cpp:148->src/conv1.cpp:70) on local variable 'bw' [19]  (0.000 ns)
	'add' operation ('add_ln151', src/conv1.cpp:151->src/conv1.cpp:70) [25]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61', src/conv1.cpp:151->src/conv1.cpp:70) [27]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69', src/conv1.cpp:151->src/conv1.cpp:70) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [38]  (1.237 ns)

 <State 2>: 1.958ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69', src/conv1.cpp:151->src/conv1.cpp:70) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [38]  (1.237 ns)
	'mux' operation ('tmp_5', src/conv1.cpp:151->src/conv1.cpp:70) [46]  (0.721 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.810 ns)
'fadd' operation ('add15_1_i', src/conv1.cpp:151->src/conv1.cpp:70) [47]  (5.627 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv1.cpp:151->src/conv1.cpp:70) [47]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv1.cpp:151->src/conv1.cpp:70) [47]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_1_i', src/conv1.cpp:151->src/conv1.cpp:70) [47]  (6.437 ns)

 <State 7>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.525 ns)
'fcmp' operation ('tmp_14', src/conv1.cpp:153->src/conv1.cpp:70) [77]  (2.257 ns)

 <State 8>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', src/conv1.cpp:153->src/conv1.cpp:70) [77]  (2.782 ns)
	'and' operation ('and_ln153', src/conv1.cpp:153->src/conv1.cpp:70) [78]  (0.287 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
