
LCFR.elf:     file format elf32-littlenios2
LCFR.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000248

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00015e90 memsz 0x00015e90 flags r-x
    LOAD off    0x00017000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00017000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002508 memsz 0x0007fa2c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00015c68  00000248  00000248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000006fc  08000000  08000000  00017000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001e0c  080006fc  080006fc  000176fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d7d1  08002508  08002508  00019508  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00019508  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000e88  00000000  00000000  00019530  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00002410  00000000  00000000  0001a3b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0002f179  00000000  00000000  0001c7c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000960e  00000000  00000000  0004b941  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001a887  00000000  00000000  00054f4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002e70  00000000  00000000  0006f7d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002a99  00000000  00000000  00072648  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000ddd8  00000000  00000000  000750e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  00082ebc  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000950  00000000  00000000  00082f10  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00088db3  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00088db6  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00088dbb  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00088dbc  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00088dbd  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00088dc1  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00088dc5  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00088dc9  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00088dd2  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00088ddb  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  00088de4  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000003c  00000000  00000000  00088de9  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     000b3e3a  00000000  00000000  00088e25  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000248 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080006fc l    d  .rwdata	00000000 .rwdata
08002508 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
0000028c l       .text	00000000 alt_after_alt_main
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
0800250c l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002510 l     O .bss	00000004 xCoRoutineTickCount
08002514 l     O .bss	00000004 xLastTickCount
08002518 l     O .bss	00000004 xPassedTicks
00000780 l     F .text	0000009c prvInitialiseCoRoutineLists
080025a8 l     O .bss	00000028 pxReadyCoRoutineLists
08002520 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
0800251c l     O .bss	00000004 pxDelayedCoRoutineList
00000470 l     F .text	000000d4 prvCheckPendingReadyList
080025f8 l     O .bss	00000014 xPendingReadyCoRoutineList
00000544 l     F .text	00000150 prvCheckDelayedList
080025d0 l     O .bss	00000014 xDelayedCoRoutineList1
080025e4 l     O .bss	00000014 xDelayedCoRoutineList2
00000000 l    df *ABS*	00000000 event_groups.c
00000f44 l     F .text	00000078 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
080024a8 l     O .rwdata	00000002 heapSTRUCT_SIZE
080024ac l     O .rwdata	00000004 xTotalHeapSize
08002524 l     O .bss	00000004 pxEnd
080024b0 l     O .rwdata	00000004 xFreeBytesRemaining
0000120c l     F .text	000000c0 prvHeapInit
08002528 l     O .bss	00000008 xStart
000012cc l     F .text	00000138 prvInsertBlockIntoFreeList
0800260c l     O .bss	0007d000 xHeap
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016cc l     F .text	00000028 prvReadGp
00001830 l     F .text	00000098 prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
0000270c l     F .text	00000194 prvCopyDataToQueue
00002ac4 l     F .text	00000058 prvIsQueueFull
0000293c l     F .text	000000f0 prvUnlockQueue
000028a0 l     F .text	0000009c prvCopyDataFromQueue
00002a2c l     F .text	00000054 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
08002534 l     O .bss	00000004 uxTasksDeleted
08002538 l     O .bss	00000004 uxCurrentNumberOfTasks
0800253c l     O .bss	00000004 xTickCount
08002540 l     O .bss	00000004 uxTopReadyPriority
08002544 l     O .bss	00000004 xSchedulerRunning
08002548 l     O .bss	00000004 uxPendedTicks
0800254c l     O .bss	00000004 xYieldPending
08002550 l     O .bss	00000004 xNumOfOverflows
08002554 l     O .bss	00000004 uxTaskNumber
080024b4 l     O .rwdata	00000004 xNextTaskUnblockTime
08002558 l     O .bss	00000004 uxSchedulerSuspended
00003c10 l     F .text	000000d8 prvAllocateTCBAndStack
00003910 l     F .text	0000013c prvInitialiseTCBVariables
00003a4c l     F .text	000000a8 prvInitialiseTaskLists
0807f60c l     O .bss	000000f0 pxReadyTasksLists
0807f738 l     O .bss	00000014 xTasksWaitingTermination
00003dfc l     F .text	00000070 prvResetNextTaskUnblockTime
00003b98 l     F .text	00000078 prvAddCurrentTaskToDelayedList
000038f4 l     F .text	0000001c prvIdleTask
0807f724 l     O .bss	00000014 xPendingReadyList
0800255c l     O .bss	00000004 pxDelayedTaskList
08002560 l     O .bss	00000004 pxOverflowDelayedTaskList
0800003c l     O .rodata	00000014 ucExpectedStackBytes.2768
00003af4 l     F .text	000000a4 prvCheckTasksWaitingTermination
0807f6fc l     O .bss	00000014 xDelayedTaskList1
0807f710 l     O .bss	00000014 xDelayedTaskList2
00003dc0 l     F .text	0000003c prvDeleteTCB
00003ce8 l     F .text	00000068 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
08002564 l     O .bss	00000004 xTimerQueue
00005044 l     F .text	0000007c prvCheckForValidListAndQueue
00004b50 l     F .text	00000034 prvTimerTask
00004aa4 l     F .text	000000ac prvProcessExpiredTimer
0800256c l     O .bss	00000004 pxCurrentTimerList
00004ce8 l     F .text	000000cc prvInsertTimerInActiveList
00004c24 l     F .text	00000060 prvGetNextExpireTime
00004b84 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004db4 l     F .text	0000018c prvProcessReceivedCommands
00004c84 l     F .text	00000064 prvSampleTimeNow
08002568 l     O .bss	00000004 xLastTime.2546
00004f40 l     F .text	00000104 prvSwitchTimerLists
08002570 l     O .bss	00000004 pxOverflowTimerList
0807f74c l     O .bss	00000014 xActiveTimerList1
0807f760 l     O .bss	00000014 xActiveTimerList2
00000000 l    df *ABS*	00000000 freertos_test.c
0000526c l     F .text	0000002c prvFirstRegTestTask
00005298 l     F .text	0000002c prvSecondRegTestTask
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00005610 l     F .text	00000058 __sprint_r
080000f4 l     O .rodata	00000010 blanks.3452
080000e4 l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00007674 l     F .text	00000218 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00009070 l     F .text	00000058 std
0000917c l     F .text	00000008 __fp_lock
00009184 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080006fc l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
080024c4 l     O .rwdata	00000004 charset
08000128 l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08000270 l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
0000d1d8 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000e304 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
0000eb78 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0000ebd8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0000ecd8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0000edf8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0000ef48 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0000f174 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
080024ec l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0000f410 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
080010b8 l     O .rwdata	000000d8 flash_controller
08001190 l     O .rwdata	00001060 jtag_uart
080021f0 l     O .rwdata	00000120 character_lcd
08002310 l     O .rwdata	000000c4 uart
080023d4 l     O .rwdata	00000038 ps2
0800240c l     O .rwdata	00000048 video_character_buffer_with_dma
08002454 l     O .rwdata	00000054 video_pixel_buffer_dma
0000f810 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0000f8e4 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000106e4 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000117c8 l     F .text	0000022c altera_avalon_jtag_uart_irq
000119f4 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
080024f0 l     O .rwdata	00000004 colstart
00012070 l     F .text	000000b8 lcd_write_command
00012128 l     F .text	000000d4 lcd_write_data
000121fc l     F .text	000000c4 lcd_clear_screen
000122c0 l     F .text	000001ec lcd_repaint_screen
000124ac l     F .text	000000c8 lcd_scroll_up
00012574 l     F .text	000002d0 lcd_handle_escape
00012d48 l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00012fa8 l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0001325c l     F .text	000000a0 altera_avalon_uart_irq
000132fc l     F .text	000000e0 altera_avalon_uart_rxirq
000133dc l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
000137c8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
000139f0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000146d4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00014960 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00014a9c l     F .text	000000dc alt_file_locked
00014d00 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
000152f8 l     F .text	000000bc alt_write_word_amd
000151d4 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
000155ac l     F .text	0000018c alt_unlock_block_intel
00015738 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0800057c l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00015c98 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
00015e4c l     F .text	00000040 alt_sim_halt
0000acf4 g     F .text	00000094 _mprec_log10
0000ade0 g     F .text	00000088 __any_on
0000c4ec g     F .text	00000070 _isatty_r
08000248 g     O .rodata	00000028 __mprec_tinytens
0000efa8 g     F .text	0000006c alt_main
000054e8 g     F .text	000000a0 _puts_r
000101a4 g     F .text	00000048 alt_read_query_entry_32bit
00013c9c g     F .text	00000058 alt_up_ps2_disable_read_interrupt
0807f79c g     O .bss	00000100 alt_irq
0000c55c g     F .text	00000078 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
00003548 g     F .text	00000074 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
0000f91c g     F .text	000002c0 alt_flash_cfi_write
00000c9c g     F .text	0000003c xEventGroupGetBitsFromISR
0000dcf8 g     F .text	00000088 __eqdf2
0807fa2c g       *ABS*	00000000 __alt_heap_start
000048fc g     F .text	000000b0 xTimerCreate
00005470 g     F .text	00000044 printf
0000bfb8 g     F .text	00000068 __sseek
000090d8 g     F .text	000000a4 __sinit
000142e4 g     F .text	00000114 alt_up_char_buffer_string
00013ab4 g     F .text	00000034 read_CE_bit
00002b64 g     F .text	00000094 vQueueWaitForMessageRestricted
00009db0 g     F .text	00000084 _setlocale_r
000091d8 g     F .text	00000068 __sfmoreglue
0000f034 g     F .text	00000020 __malloc_unlock
00013e48 g     F .text	000000b0 alt_up_ps2_read_data_byte_timeout
00014214 g     F .text	000000d0 alt_up_char_buffer_draw
000008f0 g     F .text	00000184 xEventGroupSync
0000a808 g     F .text	000000e0 memmove
0000081c g     F .text	00000080 xCoRoutineRemoveFromEventList
00004114 g     F .text	00000054 vTaskEnterCritical
000091c8 g     F .text	00000010 _cleanup
000020c0 g     F .text	000000e8 xQueueGenericSendFromISR
0000ae68 g     F .text	000000bc _Balloc
0000de08 g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
00010330 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d78 g     F .text	00000094 xQueueGiveMutexRecursive
08002530 g     O .bss	00000004 pxCurrentTCB
0000c478 g     F .text	00000074 _fstat_r
0000fe38 g     F .text	000002e8 alt_flash_program_block
0800258c g     O .bss	00000004 errno
08002598 g     O .bss	00000004 alt_argv
00004434 g     F .text	00000188 xTaskNotify
0800a4a8 g       *ABS*	00000000 _gp
00014f04 g     F .text	00000030 usleep
00000a74 g     F .text	000001c0 xEventGroupWaitBits
08000f38 g     O .rwdata	00000180 alt_fd_list
000017dc g     F .text	00000038 xPortStartScheduler
00002fac g     F .text	00000044 vTaskEndScheduler
000147fc g     F .text	00000094 alt_find_dev
00005338 g     F .text	000000a0 memcpy
000034e8 g     F .text	00000060 vTaskPlaceOnEventList
00002bf8 g     F .text	000001c8 xTaskGenericCreate
000143f8 g     F .text	0000005c alt_up_char_buffer_clear
000091bc g     F .text	0000000c _cleanup_r
0000dfa0 g     F .text	000000f8 __floatsidf
00014a24 g     F .text	00000078 alt_io_redirect
0000df18 g     F .text	00000088 __ltdf2
00002590 g     F .text	00000080 xQueuePeekFromISR
00015eb0 g       *ABS*	00000000 __DTOR_END__
00005588 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
00000290 g     F .text	00000140 xCoRoutineCreate
0000ac44 g     F .text	000000b0 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00011c0c g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
000054b4 g     F .text	00000034 _printf_r
0000e440 g     F .text	00000008 __udivsi3
0000ed38 g     F .text	000000c0 isatty
08000158 g     O .rodata	000000c8 __mprec_tens
00003d50 g     F .text	00000070 uxTaskGetStackHighWaterMark
00009d8c g     F .text	00000008 __locale_charset
0000149c g     F .text	00000088 vListInsertEnd
08002580 g     O .bss	00000004 __malloc_top_pad
0000089c g     F .text	00000054 xEventGroupCreate
080024c0 g     O .rwdata	00000004 __mb_cur_max
00009d94 g     F .text	0000000c _localeconv_r
0000b560 g     F .text	0000003c __i2b
00009770 g     F .text	0000049c __sfvwrite_r
0000bf40 g     F .text	00000070 _sbrk_r
000153b4 g     F .text	00000084 alt_program_intel
00000ed4 g     F .text	00000038 vEventGroupSetBitsCallback
0000c5d4 g     F .text	00000078 _read_r
00001474 g     F .text	00000028 vListInitialiseItem
000145a8 g     F .text	00000078 alt_dcache_flush
08000afc g     O .rwdata	0000000c __lc_ctype
080024e0 g     O .rwdata	00000004 alt_max_fd
00010120 g     F .text	00000040 alt_read_query_entry_8bit
000018c8 g     F .text	0000004c vPortSysTickHandler
0000e87c g     F .text	00000138 __unpack_d
0000c354 g     F .text	00000110 _fclose_r
00013ae8 g     F .text	00000034 read_num_bytes_available
00015438 g     F .text	00000174 alt_erase_block_intel
0000903c g     F .text	00000034 fflush
08002584 g     O .bss	00000004 __malloc_max_sbrked_mem
00001914 g     F .text	000001b0 alt_irq_register
00013a50 g     F .text	00000034 read_RI_bit
0000d668 g     F .text	00000074 __adddf3
0000ab24 g     F .text	00000120 __b2d
0000cc28 g     F .text	000005b0 __umoddi3
0000ee58 g     F .text	000000f0 lseek
080024bc g     O .rwdata	00000004 _global_impure_ptr
00000cd8 g     F .text	0000018c xEventGroupSetBits
0000b8dc g     F .text	000005f4 _realloc_r
0807fa2c g       *ABS*	00000000 __bss_end
00014df8 g     F .text	0000010c alt_tick
0000c64c g     F .text	000005dc __udivdi3
08000220 g     O .rodata	00000028 __mprec_bigtens
0000b7bc g     F .text	00000120 __s2b
0000e170 g     F .text	00000194 __floatunsidf
0000aa44 g     F .text	00000060 __mcmp
00000fbc g     F .text	00000194 pvPortMalloc
0001319c g     F .text	000000c0 altera_avalon_uart_init
00013b50 g     F .text	0000002c read_data_byte
08002504 g     O .rwdata	00000004 __ctype_ptr
000091a4 g     F .text	00000018 __fp_lock_all
000026d4 g     F .text	00000038 vQueueDelete
00001814 g     F .text	0000001c vPortEndScheduler
00001404 g     F .text	00000070 vListInitialise
00014d60 g     F .text	00000098 alt_alarm_stop
00013a84 g     F .text	00000030 read_RE_bit
08002590 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000cc alt_irq_handler
08000f10 g     O .rwdata	00000028 alt_dev_null
00003168 g     F .text	00000028 xTaskGetTickCount
00001f10 g     F .text	000001b0 xQueueGenericSend
00010638 g     F .text	000000ac alt_set_flash_algorithm_func
00013cf4 g     F .text	00000078 alt_up_ps2_write_data_byte
0000a910 g     F .text	00000070 __hi0bits
0000e098 g     F .text	000000d8 __fixdfsi
00004018 g     F .text	000000fc xTaskPriorityDisinherit
000101ec g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080024d8 g     O .rwdata	00000008 alt_dev_list
0000f2f0 g     F .text	00000120 write
0000361c g     F .text	000000e8 xTaskRemoveFromEventList
0000ec04 g     F .text	000000d4 fstat
00000c34 g     F .text	00000068 xEventGroupClearBits
000114ec g     F .text	000000dc alt_check_primary_table
0000b69c g     F .text	00000120 __pow5mult
08002574 g     O .bss	00000004 __nlocale_changed
0000e448 g     F .text	00000008 __umodsi3
0000fc6c g     F .text	00000068 alt_flash_cfi_read
000103c0 g     F .text	00000034 alt_write_native_8bit
0807fa2c g       *ABS*	00000000 end
00014068 g     F .text	000000a8 alt_up_ps2_write_fd
00010228 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
00012844 g     F .text	00000504 altera_avalon_lcd_16207_write
00002dc0 g     F .text	000000d8 vTaskDelete
00014150 g     F .text	00000084 alt_up_char_buffer_init
00013828 g     F .text	000001c8 altera_avalon_uart_write
00010760 g     F .text	000005e0 alt_read_cfi_table
00011710 g     F .text	000000b8 altera_avalon_jtag_uart_init
00004214 g     F .text	0000003c pvTaskIncrementMutexHeldCount
00015eac g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
0001301c g     F .text	00000088 alt_avalon_timer_sc_init
000130fc g     F .text	00000058 altera_avalon_uart_write_fd
0000e4e8 g     F .text	00000080 __clzsi2
00013154 g     F .text	00000048 altera_avalon_uart_close_fd
00011e30 g     F .text	00000240 altera_avalon_jtag_uart_write
0000f848 g     F .text	0000009c alt_flash_cfi_init
000090c8 g     F .text	00000004 __sfp_lock_acquire
0000a724 g     F .text	000000e4 memchr
00005668 g     F .text	00001eac ___vfprintf_internal_r
0000380c g     F .text	000000c4 xTaskCheckForTimeOut
00000694 g     F .text	000000ec vCoRoutineSchedule
0000945c g     F .text	00000314 _free_r
08002508 g     O .bss	00000004 pxCurrentCoRoutine
00015c9c g     F .text	000001b0 __call_exitprocs
08002578 g     O .bss	00000004 __mlocale_changed
00004250 g     F .text	000000d8 ulTaskNotifyTake
080024cc g     O .rwdata	00000004 __malloc_sbrk_base
00000248 g     F .text	00000048 _start
080025a0 g     O .bss	00000004 _alt_tick_rate
00002ff0 g     F .text	00000028 vTaskSuspendAll
00003190 g     F .text	0000002c xTaskGetTickCountFromISR
0000b22c g     F .text	0000014c __lshift
080025a4 g     O .bss	00000004 _alt_nticks
0000f054 g     F .text	00000120 read
0000f4a4 g     F .text	0000036c alt_sys_init
000015f8 g     F .text	00000098 uxListRemove
00015b64 g     F .text	00000134 __register_exitproc
00013f74 g     F .text	00000058 alt_up_ps2_clear_fifo
00010160 g     F .text	00000044 alt_read_query_entry_16bit
0000b378 g     F .text	000001e8 __multiply
00011aa4 g     F .text	00000074 altera_avalon_jtag_uart_close
00003ee8 g     F .text	00000130 vTaskPriorityInherit
0807f774 g     O .bss	00000028 __malloc_current_mallinfo
00010458 g     F .text	000001e0 alt_set_flash_width_func
0000af24 g     F .text	0000017c __d2b
000033b8 g     F .text	00000130 vTaskSwitchContext
000045bc g     F .text	000001c0 xTaskNotifyFromISR
000115c8 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00015a60 g     F .text	000000b8 alt_get_fd
000035bc g     F .text	00000060 vTaskPlaceOnEventListRestricted
00015814 g     F .text	0000012c alt_busy_sleep
0000e9b4 g     F .text	000000c8 __fpcmp_parts_d
0000c2e4 g     F .text	00000070 _close_r
00004328 g     F .text	0000010c xTaskNotifyWait
00014fbc g     F .text	00000218 alt_erase_block_amd
000052c4 g     F .text	00000074 memcmp
00011678 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0807fa2c g       *ABS*	00000000 __alt_stack_base
000116c0 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
000049ac g     F .text	000000c8 xTimerGenericCommand
00007538 g     F .text	0000013c __swsetup_r
00010d40 g     F .text	000007ac alt_read_cfi_width
00001690 g     F .text	0000003c vApplicationStackOverflowHook
0000daa0 g     F .text	00000258 __divdf3
00009240 g     F .text	000000f0 __sfp
0000ad88 g     F .text	00000058 __copybits
000031bc g     F .text	00000020 uxTaskGetNumberOfTasks
00000000         *UND*	00000000 save_context
08000b08 g     O .rwdata	00000408 __malloc_av_
000090d4 g     F .text	00000004 __sinit_lock_release
0000d6dc g     F .text	000003c4 __muldf3
0000c09c g     F .text	00000060 __sread
00015940 g     F .text	00000120 alt_find_file
00014620 g     F .text	000000b4 alt_dev_llist_insert
0000f014 g     F .text	00000020 __malloc_lock
0000f234 g     F .text	000000bc sbrk
00001e0c g     F .text	000000a8 xQueueTakeMutexRecursive
00008e40 g     F .text	000001fc _fflush_r
00000e64 g     F .text	00000070 vEventGroupDelete
0000c230 g     F .text	000000b4 _calloc_r
080024f4 g     O .rwdata	00000008 alt_flash_dev_list
000102ec g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
08002508 g       *ABS*	00000000 __bss_start
000053d8 g     F .text	00000098 memset
000051a0 g     F .text	000000cc main
0800259c g     O .bss	00000004 alt_envp
08002588 g     O .bss	00000004 __malloc_max_total_mem
000141d4 g     F .text	00000040 alt_up_char_buffer_open_dev
00011620 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00001524 g     F .text	000000d4 vListInsert
00012e14 g     F .text	0000013c altera_avalon_lcd_16207_init
0000bfb0 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000c464 g     F .text	00000014 fclose
0000488c g     F .text	00000070 xTimerCreateTimerTask
00013ef8 g     F .text	0000007c alt_up_ps2_read_data_byte
0807f89c g     O .bss	00000190 _atexit0
0000788c g     F .text	000015b4 _dtoa_r
00009fe4 g     F .text	00000740 _malloc_r
00004a74 g     F .text	00000030 pcTimerGetTimerName
080024e4 g     O .rwdata	00000004 alt_errno
00010378 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00009cd4 g     F .text	000000b8 _fwalk
000024ac g     F .text	000000e4 xQueueReceiveFromISR
0000fcd4 g     F .text	00000164 alt_write_value_to_flash
00003e6c g     F .text	00000028 xTaskGetCurrentTaskHandle
00014110 g     F .text	00000040 alt_up_ps2_open_dev
000103f4 g     F .text	00000034 alt_write_native_16bit
0000e380 g     F .text	00000060 __divsi3
0800027c g     O .rodata	00000014 __thenan_df
00001bd8 g     F .text	000000dc xQueueGenericCreate
00009330 g     F .text	0000012c _malloc_trim_r
00013c48 g     F .text	00000054 alt_up_ps2_enable_read_interrupt
00015eb0 g       *ABS*	00000000 __CTOR_END__
0000c0fc g     F .text	000000bc strcmp
00001eb4 g     F .text	0000005c xQueueCreateCountingSemaphore
00015eb0 g       *ABS*	00000000 __DTOR_LIST__
0000dd80 g     F .text	00000088 __nedf2
0000f470 g     F .text	00000034 alt_irq_init
00003704 g     F .text	000000d0 xTaskRemoveFromUnorderedEventList
0000f1d4 g     F .text	00000060 alt_release_fd
00003018 g     F .text	00000150 xTaskResumeAll
00002650 g     F .text	00000054 uxQueueSpacesAvailable
00013b1c g     F .text	00000034 read_data_valid
08000290 g     O .rodata	00000100 __clz_tab
00002f10 g     F .text	0000009c vTaskStartScheduler
0800257c g     O .bss	00000004 _PathLocale
00013ddc g     F .text	0000006c alt_up_ps2_write_data_byte_with_ack
00015b18 g     F .text	00000014 atexit
0000c1b8 g     F .text	00000078 _write_r
00009e34 g     F .text	0000001c setlocale
00002b1c g     F .text	00000048 xQueueIsQueueFullFromISR
0000510c g     F .text	00000030 pvTimerGetTimerID
000003d0 g     F .text	000000a0 vCoRoutineAddToDelayedList
080024b8 g     O .rwdata	00000004 _impure_ptr
08002594 g     O .bss	00000004 alt_argc
00014798 g     F .text	00000064 _do_dtors
0000aaa4 g     F .text	00000080 __ulp
0000bed0 g     F .text	00000040 __isinfd
0000918c g     F .text	00000018 __fp_unlock_all
000038d0 g     F .text	00000024 vTaskMissedYield
00012f50 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
080024d0 g     O .rwdata	00000008 alt_fs_list
000102a4 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00002610 g     F .text	00000040 uxQueueMessagesWaiting
00002280 g     F .text	0000022c xQueueGenericReceive
000031dc g     F .text	000001dc xTaskIncrementTick
00009da0 g     F .text	00000010 localeconv
00001ac4 g     F .text	00000114 xQueueGenericReset
08002508 g       *ABS*	00000000 _edata
000130a4 g     F .text	00000058 altera_avalon_uart_read_fd
0807fa2c g       *ABS*	00000000 _end
00014890 g     F .text	0000007c alt_flash_open_dev
00011b18 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	0000001c vPortInitialiseBlocks
000050c0 g     F .text	0000004c xTimerIsTimerActive
0000c020 g     F .text	0000007c __swrite
080024c8 g     O .rwdata	00000004 __malloc_trim_threshold
00014f34 g     F .text	00000020 altera_nios2_qsys_irq_init
00015b2c g     F .text	00000038 exit
00009c0c g     F .text	000000c8 _fwalk_reent
00013b7c g     F .text	000000cc alt_up_ps2_init
0000b0a0 g     F .text	0000018c __mdiff
0001490c g     F .text	00000054 alt_flash_close_dev
0000e3e0 g     F .text	00000060 __modsi3
00002e98 g     F .text	00000078 vTaskDelay
0000513c g     F .text	00000064 button_interrupts_function
10000000 g       *ABS*	00000000 __alt_data_end
000090cc g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e94 g     F .text	00000054 xTaskGetSchedulerState
08000478 g     O .rodata	00000101 _ctype_
00013538 g     F .text	00000060 altera_avalon_uart_close
00015e8c g     F .text	00000020 _exit
0000bf10 g     F .text	00000030 __isnand
00014454 g     F .text	00000154 alt_alarm_start
0000e450 g     F .text	00000098 __muldi3
00009e50 g     F .text	00000194 __smakebuf_r
00010428 g     F .text	00000030 alt_write_native_32bit
00013d6c g     F .text	00000070 alt_up_ps2_wait_for_ack
00004168 g     F .text	00000068 vTaskExitCritical
0000559c g     F .text	00000074 strlen
000016f4 g     F .text	000000e8 pxPortInitialiseStack
00014b78 g     F .text	00000188 open
0000de90 g     F .text	00000088 __gedf2
0000fbdc g     F .text	00000090 alt_flash_cfi_get_info
000037d4 g     F .text	00000038 vTaskSetTimeOutState
080024e8 g     O .rwdata	00000004 alt_priority_mask
00007514 g     F .text	00000024 __vfprintf_internal
00013598 g     F .text	00000230 altera_avalon_uart_read
000026a4 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a80 g     F .text	00000044 xQueueIsQueueEmptyFromISR
00013fcc g     F .text	0000009c alt_up_ps2_read_fd
0000d5e8 g     F .text	00000080 __subdf3
0000a980 g     F .text	000000c4 __lo0bits
080024fc g     O .rwdata	00000008 alt_alarm_list
00014734 g     F .text	00000064 _do_ctors
000041d0 g     F .text	00000044 uxTaskResetEventItemValue
00001cb4 g     F .text	000000c4 xQueueCreateMutex
0000ea7c g     F .text	000000fc close
00014f54 g     F .text	00000068 alt_program_amd
0000477c g     F .text	00000110 vTaskNotifyGiveFromISR
0000e568 g     F .text	00000314 __pack_d
00000f0c g     F .text	00000038 vEventGroupClearBitsCallback
000021a8 g     F .text	000000d8 xQueueGiveFromISR
00000000  w      *UND*	00000000 free
000090d0 g     F .text	00000004 __sinit_lock_acquire
0000b59c g     F .text	00000100 __multadd
0000a8e8 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6094c04 	addi	et,et,9520
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6094c04 	addi	et,et,9520
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <restore_context>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033b80 	call	33b8 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <restore_sp_from_pxCurrentTCB>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 18c:	0005313a 	rdctl	r2,ipending
 190:	e0bffc15 	stw	r2,-16(fp)

  return active;
 194:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 198:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 19c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a0:	00800044 	movi	r2,1
 1a4:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1a8:	e0ffff17 	ldw	r3,-4(fp)
 1ac:	e0bffe17 	ldw	r2,-8(fp)
 1b0:	1884703a 	and	r2,r3,r2
 1b4:	1005003a 	cmpeq	r2,r2,zero
 1b8:	1000171e 	bne	r2,zero,218 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	e0bffd17 	ldw	r2,-12(fp)
 1c0:	00c20234 	movhi	r3,2056
 1c4:	18fde704 	addi	r3,r3,-2148
 1c8:	100490fa 	slli	r2,r2,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	11800017 	ldw	r6,0(r2)
 1d4:	e0bffd17 	ldw	r2,-12(fp)
 1d8:	00c20234 	movhi	r3,2056
 1dc:	18fde704 	addi	r3,r3,-2148
 1e0:	100490fa 	slli	r2,r2,3
 1e4:	10c5883a 	add	r2,r2,r3
 1e8:	10800104 	addi	r2,r2,4
 1ec:	11000017 	ldw	r4,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 1f8:	0005313a 	rdctl	r2,ipending
 1fc:	e0bffb15 	stw	r2,-20(fp)

  return active;
 200:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 204:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	1004c03a 	cmpne	r2,r2,zero
 210:	103fe21e 	bne	r2,zero,19c <alt_irq_handler+0x20>
 214:	00000706 	br	234 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 218:	e0bffe17 	ldw	r2,-8(fp)
 21c:	1085883a 	add	r2,r2,r2
 220:	e0bffe15 	stw	r2,-8(fp)
      i++;
 224:	e0bffd17 	ldw	r2,-12(fp)
 228:	10800044 	addi	r2,r2,1
 22c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 230:	003fdd06 	br	1a8 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 234:	e037883a 	mov	sp,fp
 238:	dfc00117 	ldw	ra,4(sp)
 23c:	df000017 	ldw	fp,0(sp)
 240:	dec00204 	addi	sp,sp,8
 244:	f800283a 	ret

Disassembly of section .text:

00000248 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     248:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     24c:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     250:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     254:	00bffd16 	blt	zero,r2,24c <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     258:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     25c:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     260:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     264:	d6a92a14 	ori	gp,gp,42152
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     268:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     26c:	10894214 	ori	r2,r2,9480

    movhi r3, %hi(__bss_end)
     270:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     274:	18fe8b14 	ori	r3,r3,64044

    beq r2, r3, 1f
     278:	10c00326 	beq	r2,r3,288 <_start+0x40>

0:
    stw zero, (r2)
     27c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     280:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     284:	10fffd36 	bltu	r2,r3,27c <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     288:	000efa80 	call	efa8 <alt_main>

0000028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     28c:	003fff06 	br	28c <alt_after_alt_main>

00000290 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     290:	defff904 	addi	sp,sp,-28
     294:	dfc00615 	stw	ra,24(sp)
     298:	df000515 	stw	fp,20(sp)
     29c:	df000504 	addi	fp,sp,20
     2a0:	e13ffd15 	stw	r4,-12(fp)
     2a4:	e17ffe15 	stw	r5,-8(fp)
     2a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2ac:	01000e04 	movi	r4,56
     2b0:	0000fbc0 	call	fbc <pvPortMalloc>
     2b4:	e0bffb15 	stw	r2,-20(fp)
	if( pxCoRoutine )
     2b8:	e0bffb17 	ldw	r2,-20(fp)
     2bc:	1005003a 	cmpeq	r2,r2,zero
     2c0:	10003b1e 	bne	r2,zero,3b0 <xCoRoutineCreate+0x120>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2c4:	d0a01817 	ldw	r2,-32672(gp)
     2c8:	1004c03a 	cmpne	r2,r2,zero
     2cc:	1000031e 	bne	r2,zero,2dc <xCoRoutineCreate+0x4c>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d0:	e0bffb17 	ldw	r2,-20(fp)
     2d4:	d0a01815 	stw	r2,-32672(gp)
			prvInitialiseCoRoutineLists();
     2d8:	00007800 	call	780 <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2dc:	e0bffe17 	ldw	r2,-8(fp)
     2e0:	108000b0 	cmpltui	r2,r2,2
     2e4:	1000021e 	bne	r2,zero,2f0 <xCoRoutineCreate+0x60>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2e8:	00800044 	movi	r2,1
     2ec:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f0:	e0bffb17 	ldw	r2,-20(fp)
     2f4:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2f8:	e0fffb17 	ldw	r3,-20(fp)
     2fc:	e0bffe17 	ldw	r2,-8(fp)
     300:	18800b15 	stw	r2,44(r3)
		pxCoRoutine->uxIndex = uxIndex;
     304:	e0fffb17 	ldw	r3,-20(fp)
     308:	e0bfff17 	ldw	r2,-4(fp)
     30c:	18800c15 	stw	r2,48(r3)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     310:	e0fffb17 	ldw	r3,-20(fp)
     314:	e0bffd17 	ldw	r2,-12(fp)
     318:	18800015 	stw	r2,0(r3)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     31c:	e0bffb17 	ldw	r2,-20(fp)
     320:	11000104 	addi	r4,r2,4
     324:	00014740 	call	1474 <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     328:	e0bffb17 	ldw	r2,-20(fp)
     32c:	11000604 	addi	r4,r2,24
     330:	00014740 	call	1474 <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     334:	e0fffb17 	ldw	r3,-20(fp)
     338:	e0bffb17 	ldw	r2,-20(fp)
     33c:	18800415 	stw	r2,16(r3)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     340:	e0fffb17 	ldw	r3,-20(fp)
     344:	e0bffb17 	ldw	r2,-20(fp)
     348:	18800915 	stw	r2,36(r3)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     34c:	00c00084 	movi	r3,2
     350:	e0bffe17 	ldw	r2,-8(fp)
     354:	1887c83a 	sub	r3,r3,r2
     358:	e0bffb17 	ldw	r2,-20(fp)
     35c:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     360:	e0bffb17 	ldw	r2,-20(fp)
     364:	10c00b17 	ldw	r3,44(r2)
     368:	d0a01917 	ldw	r2,-32668(gp)
     36c:	10c0032e 	bgeu	r2,r3,37c <xCoRoutineCreate+0xec>
     370:	e0bffb17 	ldw	r2,-20(fp)
     374:	10800b17 	ldw	r2,44(r2)
     378:	d0a01915 	stw	r2,-32668(gp)
     37c:	e0bffb17 	ldw	r2,-20(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	10800524 	muli	r2,r2,20
     388:	1007883a 	mov	r3,r2
     38c:	00820034 	movhi	r2,2048
     390:	10896a04 	addi	r2,r2,9640
     394:	1889883a 	add	r4,r3,r2
     398:	e0bffb17 	ldw	r2,-20(fp)
     39c:	11400104 	addi	r5,r2,4
     3a0:	000149c0 	call	149c <vListInsertEnd>

		xReturn = pdPASS;
     3a4:	00800044 	movi	r2,1
     3a8:	e0bffc15 	stw	r2,-16(fp)
     3ac:	00000206 	br	3b8 <xCoRoutineCreate+0x128>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3b0:	00bfffc4 	movi	r2,-1
     3b4:	e0bffc15 	stw	r2,-16(fp)
	}

	return xReturn;
     3b8:	e0bffc17 	ldw	r2,-16(fp)
}
     3bc:	e037883a 	mov	sp,fp
     3c0:	dfc00117 	ldw	ra,4(sp)
     3c4:	df000017 	ldw	fp,0(sp)
     3c8:	dec00204 	addi	sp,sp,8
     3cc:	f800283a 	ret

000003d0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3d0:	defffb04 	addi	sp,sp,-20
     3d4:	dfc00415 	stw	ra,16(sp)
     3d8:	df000315 	stw	fp,12(sp)
     3dc:	df000304 	addi	fp,sp,12
     3e0:	e13ffe15 	stw	r4,-8(fp)
     3e4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3e8:	d0e01a17 	ldw	r3,-32664(gp)
     3ec:	e0bffe17 	ldw	r2,-8(fp)
     3f0:	1885883a 	add	r2,r3,r2
     3f4:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     3f8:	d0a01817 	ldw	r2,-32672(gp)
     3fc:	11000104 	addi	r4,r2,4
     400:	00015f80 	call	15f8 <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     404:	d0e01817 	ldw	r3,-32672(gp)
     408:	e0bffd17 	ldw	r2,-12(fp)
     40c:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xCoRoutineTickCount )
     410:	d0e01a17 	ldw	r3,-32664(gp)
     414:	e0bffd17 	ldw	r2,-12(fp)
     418:	10c0052e 	bgeu	r2,r3,430 <vCoRoutineAddToDelayedList+0x60>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     41c:	d1201e17 	ldw	r4,-32648(gp)
     420:	d0a01817 	ldw	r2,-32672(gp)
     424:	11400104 	addi	r5,r2,4
     428:	00015240 	call	1524 <vListInsert>
     42c:	00000406 	br	440 <vCoRoutineAddToDelayedList+0x70>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d1201d17 	ldw	r4,-32652(gp)
     434:	d0a01817 	ldw	r2,-32672(gp)
     438:	11400104 	addi	r5,r2,4
     43c:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     440:	e0bfff17 	ldw	r2,-4(fp)
     444:	1005003a 	cmpeq	r2,r2,zero
     448:	1000041e 	bne	r2,zero,45c <vCoRoutineAddToDelayedList+0x8c>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     44c:	d0a01817 	ldw	r2,-32672(gp)
     450:	11400604 	addi	r5,r2,24
     454:	e13fff17 	ldw	r4,-4(fp)
     458:	00015240 	call	1524 <vListInsert>
	}
}
     45c:	e037883a 	mov	sp,fp
     460:	dfc00117 	ldw	ra,4(sp)
     464:	df000017 	ldw	fp,0(sp)
     468:	dec00204 	addi	sp,sp,8
     46c:	f800283a 	ret

00000470 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     470:	defffb04 	addi	sp,sp,-20
     474:	dfc00415 	stw	ra,16(sp)
     478:	df000315 	stw	fp,12(sp)
     47c:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     480:	00002606 	br	51c <prvCheckPendingReadyList+0xac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     484:	0005303a 	rdctl	r2,status
     488:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     48c:	e0fffe17 	ldw	r3,-8(fp)
     490:	00bfff84 	movi	r2,-2
     494:	1884703a 	and	r2,r3,r2
     498:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     49c:	00820034 	movhi	r2,2048
     4a0:	10897e04 	addi	r2,r2,9720
     4a4:	10800317 	ldw	r2,12(r2)
     4a8:	10800317 	ldw	r2,12(r2)
     4ac:	e0bfff15 	stw	r2,-4(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4b0:	e0bfff17 	ldw	r2,-4(fp)
     4b4:	11000604 	addi	r4,r2,24
     4b8:	00015f80 	call	15f8 <uxListRemove>
     4bc:	00800044 	movi	r2,1
     4c0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4c4:	e0bffd17 	ldw	r2,-12(fp)
     4c8:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4cc:	e0bfff17 	ldw	r2,-4(fp)
     4d0:	11000104 	addi	r4,r2,4
     4d4:	00015f80 	call	15f8 <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     4d8:	e0bfff17 	ldw	r2,-4(fp)
     4dc:	10c00b17 	ldw	r3,44(r2)
     4e0:	d0a01917 	ldw	r2,-32668(gp)
     4e4:	10c0032e 	bgeu	r2,r3,4f4 <prvCheckPendingReadyList+0x84>
     4e8:	e0bfff17 	ldw	r2,-4(fp)
     4ec:	10800b17 	ldw	r2,44(r2)
     4f0:	d0a01915 	stw	r2,-32668(gp)
     4f4:	e0bfff17 	ldw	r2,-4(fp)
     4f8:	10800b17 	ldw	r2,44(r2)
     4fc:	10800524 	muli	r2,r2,20
     500:	1007883a 	mov	r3,r2
     504:	00820034 	movhi	r2,2048
     508:	10896a04 	addi	r2,r2,9640
     50c:	1889883a 	add	r4,r3,r2
     510:	e0bfff17 	ldw	r2,-4(fp)
     514:	11400104 	addi	r5,r2,4
     518:	000149c0 	call	149c <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     51c:	00820034 	movhi	r2,2048
     520:	10897e04 	addi	r2,r2,9720
     524:	10800017 	ldw	r2,0(r2)
     528:	1004c03a 	cmpne	r2,r2,zero
     52c:	103fd51e 	bne	r2,zero,484 <prvCheckPendingReadyList+0x14>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     530:	e037883a 	mov	sp,fp
     534:	dfc00117 	ldw	ra,4(sp)
     538:	df000017 	ldw	fp,0(sp)
     53c:	dec00204 	addi	sp,sp,8
     540:	f800283a 	ret

00000544 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     544:	defffa04 	addi	sp,sp,-24
     548:	dfc00515 	stw	ra,20(sp)
     54c:	df000415 	stw	fp,16(sp)
     550:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     554:	00031680 	call	3168 <xTaskGetTickCount>
     558:	d0e01b17 	ldw	r3,-32660(gp)
     55c:	10c5c83a 	sub	r2,r2,r3
     560:	d0a01c15 	stw	r2,-32656(gp)
	while( xPassedTicks )
     564:	00004106 	br	66c <prvCheckDelayedList+0x128>
	{
		xCoRoutineTickCount++;
     568:	d0a01a17 	ldw	r2,-32664(gp)
     56c:	10800044 	addi	r2,r2,1
     570:	d0a01a15 	stw	r2,-32664(gp)
		xPassedTicks--;
     574:	d0a01c17 	ldw	r2,-32656(gp)
     578:	10bfffc4 	addi	r2,r2,-1
     57c:	d0a01c15 	stw	r2,-32656(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     580:	d0a01a17 	ldw	r2,-32664(gp)
     584:	1004c03a 	cmpne	r2,r2,zero
     588:	1000341e 	bne	r2,zero,65c <prvCheckDelayedList+0x118>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     58c:	d0a01d17 	ldw	r2,-32652(gp)
     590:	e0bffe15 	stw	r2,-8(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     594:	d0a01e17 	ldw	r2,-32648(gp)
     598:	d0a01d15 	stw	r2,-32652(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     59c:	e0bffe17 	ldw	r2,-8(fp)
     5a0:	d0a01e15 	stw	r2,-32648(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5a4:	00002d06 	br	65c <prvCheckDelayedList+0x118>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5a8:	d0a01d17 	ldw	r2,-32652(gp)
     5ac:	10800317 	ldw	r2,12(r2)
     5b0:	10800317 	ldw	r2,12(r2)
     5b4:	e0bfff15 	stw	r2,-4(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5b8:	e0bfff17 	ldw	r2,-4(fp)
     5bc:	10c00117 	ldw	r3,4(r2)
     5c0:	d0a01a17 	ldw	r2,-32664(gp)
     5c4:	10c02936 	bltu	r2,r3,66c <prvCheckDelayedList+0x128>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     5c8:	0005303a 	rdctl	r2,status
     5cc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     5d0:	e0fffd17 	ldw	r3,-12(fp)
     5d4:	00bfff84 	movi	r2,-2
     5d8:	1884703a 	and	r2,r3,r2
     5dc:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     5e0:	e0bfff17 	ldw	r2,-4(fp)
     5e4:	11000104 	addi	r4,r2,4
     5e8:	00015f80 	call	15f8 <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     5ec:	e0bfff17 	ldw	r2,-4(fp)
     5f0:	10800a17 	ldw	r2,40(r2)
     5f4:	1005003a 	cmpeq	r2,r2,zero
     5f8:	1000031e 	bne	r2,zero,608 <prvCheckDelayedList+0xc4>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     5fc:	e0bfff17 	ldw	r2,-4(fp)
     600:	11000604 	addi	r4,r2,24
     604:	00015f80 	call	15f8 <uxListRemove>
     608:	00800044 	movi	r2,1
     60c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     610:	e0bffc17 	ldw	r2,-16(fp)
     614:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     618:	e0bfff17 	ldw	r2,-4(fp)
     61c:	10c00b17 	ldw	r3,44(r2)
     620:	d0a01917 	ldw	r2,-32668(gp)
     624:	10c0032e 	bgeu	r2,r3,634 <prvCheckDelayedList+0xf0>
     628:	e0bfff17 	ldw	r2,-4(fp)
     62c:	10800b17 	ldw	r2,44(r2)
     630:	d0a01915 	stw	r2,-32668(gp)
     634:	e0bfff17 	ldw	r2,-4(fp)
     638:	10800b17 	ldw	r2,44(r2)
     63c:	10800524 	muli	r2,r2,20
     640:	1007883a 	mov	r3,r2
     644:	00820034 	movhi	r2,2048
     648:	10896a04 	addi	r2,r2,9640
     64c:	1889883a 	add	r4,r3,r2
     650:	e0bfff17 	ldw	r2,-4(fp)
     654:	11400104 	addi	r5,r2,4
     658:	000149c0 	call	149c <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     65c:	d0a01d17 	ldw	r2,-32652(gp)
     660:	10800017 	ldw	r2,0(r2)
     664:	1004c03a 	cmpne	r2,r2,zero
     668:	103fcf1e 	bne	r2,zero,5a8 <prvCheckDelayedList+0x64>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     66c:	d0a01c17 	ldw	r2,-32656(gp)
     670:	1004c03a 	cmpne	r2,r2,zero
     674:	103fbc1e 	bne	r2,zero,568 <prvCheckDelayedList+0x24>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     678:	d0a01a17 	ldw	r2,-32664(gp)
     67c:	d0a01b15 	stw	r2,-32660(gp)
}
     680:	e037883a 	mov	sp,fp
     684:	dfc00117 	ldw	ra,4(sp)
     688:	df000017 	ldw	fp,0(sp)
     68c:	dec00204 	addi	sp,sp,8
     690:	f800283a 	ret

00000694 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     694:	defffd04 	addi	sp,sp,-12
     698:	dfc00215 	stw	ra,8(sp)
     69c:	df000115 	stw	fp,4(sp)
     6a0:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6a4:	00004700 	call	470 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6a8:	00005440 	call	544 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6ac:	00000606 	br	6c8 <vCoRoutineSchedule+0x34>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6b0:	d0a01917 	ldw	r2,-32668(gp)
     6b4:	1005003a 	cmpeq	r2,r2,zero
     6b8:	10002c1e 	bne	r2,zero,76c <vCoRoutineSchedule+0xd8>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6bc:	d0a01917 	ldw	r2,-32668(gp)
     6c0:	10bfffc4 	addi	r2,r2,-1
     6c4:	d0a01915 	stw	r2,-32668(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6c8:	d0a01917 	ldw	r2,-32668(gp)
     6cc:	10800524 	muli	r2,r2,20
     6d0:	1007883a 	mov	r3,r2
     6d4:	00820034 	movhi	r2,2048
     6d8:	10896a04 	addi	r2,r2,9640
     6dc:	1885883a 	add	r2,r3,r2
     6e0:	10800017 	ldw	r2,0(r2)
     6e4:	1005003a 	cmpeq	r2,r2,zero
     6e8:	103ff11e 	bne	r2,zero,6b0 <vCoRoutineSchedule+0x1c>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     6ec:	d0a01917 	ldw	r2,-32668(gp)
     6f0:	10800524 	muli	r2,r2,20
     6f4:	1007883a 	mov	r3,r2
     6f8:	00820034 	movhi	r2,2048
     6fc:	10896a04 	addi	r2,r2,9640
     700:	1885883a 	add	r2,r3,r2
     704:	e0bfff15 	stw	r2,-4(fp)
     708:	e0bfff17 	ldw	r2,-4(fp)
     70c:	10800117 	ldw	r2,4(r2)
     710:	10c00117 	ldw	r3,4(r2)
     714:	e0bfff17 	ldw	r2,-4(fp)
     718:	10c00115 	stw	r3,4(r2)
     71c:	e0bfff17 	ldw	r2,-4(fp)
     720:	10c00117 	ldw	r3,4(r2)
     724:	e0bfff17 	ldw	r2,-4(fp)
     728:	10800204 	addi	r2,r2,8
     72c:	1880051e 	bne	r3,r2,744 <vCoRoutineSchedule+0xb0>
     730:	e0bfff17 	ldw	r2,-4(fp)
     734:	10800117 	ldw	r2,4(r2)
     738:	10c00117 	ldw	r3,4(r2)
     73c:	e0bfff17 	ldw	r2,-4(fp)
     740:	10c00115 	stw	r3,4(r2)
     744:	e0bfff17 	ldw	r2,-4(fp)
     748:	10800117 	ldw	r2,4(r2)
     74c:	10800317 	ldw	r2,12(r2)
     750:	d0a01815 	stw	r2,-32672(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     754:	d0a01817 	ldw	r2,-32672(gp)
     758:	10c00017 	ldw	r3,0(r2)
     75c:	d1201817 	ldw	r4,-32672(gp)
     760:	d0a01817 	ldw	r2,-32672(gp)
     764:	11400c17 	ldw	r5,48(r2)
     768:	183ee83a 	callr	r3

	return;
}
     76c:	e037883a 	mov	sp,fp
     770:	dfc00117 	ldw	ra,4(sp)
     774:	df000017 	ldw	fp,0(sp)
     778:	dec00204 	addi	sp,sp,8
     77c:	f800283a 	ret

00000780 <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     780:	defffd04 	addi	sp,sp,-12
     784:	dfc00215 	stw	ra,8(sp)
     788:	df000115 	stw	fp,4(sp)
     78c:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     790:	e03fff15 	stw	zero,-4(fp)
     794:	00000a06 	br	7c0 <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     798:	e0bfff17 	ldw	r2,-4(fp)
     79c:	10800524 	muli	r2,r2,20
     7a0:	1007883a 	mov	r3,r2
     7a4:	00820034 	movhi	r2,2048
     7a8:	10896a04 	addi	r2,r2,9640
     7ac:	1889883a 	add	r4,r3,r2
     7b0:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7b4:	e0bfff17 	ldw	r2,-4(fp)
     7b8:	10800044 	addi	r2,r2,1
     7bc:	e0bfff15 	stw	r2,-4(fp)
     7c0:	e0bfff17 	ldw	r2,-4(fp)
     7c4:	108000b0 	cmpltui	r2,r2,2
     7c8:	103ff31e 	bne	r2,zero,798 <prvInitialiseCoRoutineLists+0x18>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     7cc:	01020034 	movhi	r4,2048
     7d0:	21097404 	addi	r4,r4,9680
     7d4:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     7d8:	01020034 	movhi	r4,2048
     7dc:	21097904 	addi	r4,r4,9700
     7e0:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     7e4:	01020034 	movhi	r4,2048
     7e8:	21097e04 	addi	r4,r4,9720
     7ec:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     7f0:	00820034 	movhi	r2,2048
     7f4:	10897404 	addi	r2,r2,9680
     7f8:	d0a01d15 	stw	r2,-32652(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     7fc:	00820034 	movhi	r2,2048
     800:	10897904 	addi	r2,r2,9700
     804:	d0a01e15 	stw	r2,-32648(gp)
}
     808:	e037883a 	mov	sp,fp
     80c:	dfc00117 	ldw	ra,4(sp)
     810:	df000017 	ldw	fp,0(sp)
     814:	dec00204 	addi	sp,sp,8
     818:	f800283a 	ret

0000081c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     81c:	defffb04 	addi	sp,sp,-20
     820:	dfc00415 	stw	ra,16(sp)
     824:	df000315 	stw	fp,12(sp)
     828:	df000304 	addi	fp,sp,12
     82c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     830:	e0bfff17 	ldw	r2,-4(fp)
     834:	10800317 	ldw	r2,12(r2)
     838:	10800317 	ldw	r2,12(r2)
     83c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     840:	e0bffe17 	ldw	r2,-8(fp)
     844:	11000604 	addi	r4,r2,24
     848:	00015f80 	call	15f8 <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     84c:	e0bffe17 	ldw	r2,-8(fp)
     850:	11400604 	addi	r5,r2,24
     854:	01020034 	movhi	r4,2048
     858:	21097e04 	addi	r4,r4,9720
     85c:	000149c0 	call	149c <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     860:	e0bffe17 	ldw	r2,-8(fp)
     864:	10c00b17 	ldw	r3,44(r2)
     868:	d0a01817 	ldw	r2,-32672(gp)
     86c:	10800b17 	ldw	r2,44(r2)
     870:	18800336 	bltu	r3,r2,880 <xCoRoutineRemoveFromEventList+0x64>
	{
		xReturn = pdTRUE;
     874:	00800044 	movi	r2,1
     878:	e0bffd15 	stw	r2,-12(fp)
     87c:	00000106 	br	884 <xCoRoutineRemoveFromEventList+0x68>
	}
	else
	{
		xReturn = pdFALSE;
     880:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     884:	e0bffd17 	ldw	r2,-12(fp)
}
     888:	e037883a 	mov	sp,fp
     88c:	dfc00117 	ldw	ra,4(sp)
     890:	df000017 	ldw	fp,0(sp)
     894:	dec00204 	addi	sp,sp,8
     898:	f800283a 	ret

0000089c <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     89c:	defffd04 	addi	sp,sp,-12
     8a0:	dfc00215 	stw	ra,8(sp)
     8a4:	df000115 	stw	fp,4(sp)
     8a8:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8ac:	01000604 	movi	r4,24
     8b0:	0000fbc0 	call	fbc <pvPortMalloc>
     8b4:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     8b8:	e0bfff17 	ldw	r2,-4(fp)
     8bc:	1005003a 	cmpeq	r2,r2,zero
     8c0:	1000051e 	bne	r2,zero,8d8 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     8c4:	e0bfff17 	ldw	r2,-4(fp)
     8c8:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     8cc:	e0bfff17 	ldw	r2,-4(fp)
     8d0:	11000104 	addi	r4,r2,4
     8d4:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     8d8:	e0bfff17 	ldw	r2,-4(fp)
}
     8dc:	e037883a 	mov	sp,fp
     8e0:	dfc00117 	ldw	ra,4(sp)
     8e4:	df000017 	ldw	fp,0(sp)
     8e8:	dec00204 	addi	sp,sp,8
     8ec:	f800283a 	ret

000008f0 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     8f0:	defff504 	addi	sp,sp,-44
     8f4:	dfc00a15 	stw	ra,40(sp)
     8f8:	df000915 	stw	fp,36(sp)
     8fc:	df000904 	addi	fp,sp,36
     900:	e13ffc15 	stw	r4,-16(fp)
     904:	e17ffd15 	stw	r5,-12(fp)
     908:	e1bffe15 	stw	r6,-8(fp)
     90c:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     910:	e0bffc17 	ldw	r2,-16(fp)
     914:	e0bff915 	stw	r2,-28(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     918:	e03ff715 	stw	zero,-36(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     91c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     920:	e0bff917 	ldw	r2,-28(fp)
     924:	10800017 	ldw	r2,0(r2)
     928:	e0bffb15 	stw	r2,-20(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     92c:	e13ffc17 	ldw	r4,-16(fp)
     930:	e17ffd17 	ldw	r5,-12(fp)
     934:	0000cd80 	call	cd8 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     938:	e0fffb17 	ldw	r3,-20(fp)
     93c:	e0bffd17 	ldw	r2,-12(fp)
     940:	1886b03a 	or	r3,r3,r2
     944:	e0bffe17 	ldw	r2,-8(fp)
     948:	1886703a 	and	r3,r3,r2
     94c:	e0bffe17 	ldw	r2,-8(fp)
     950:	18800d1e 	bne	r3,r2,988 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     954:	e0fffb17 	ldw	r3,-20(fp)
     958:	e0bffd17 	ldw	r2,-12(fp)
     95c:	1884b03a 	or	r2,r3,r2
     960:	e0bffa15 	stw	r2,-24(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     964:	e0bff917 	ldw	r2,-28(fp)
     968:	10c00017 	ldw	r3,0(r2)
     96c:	e0bffe17 	ldw	r2,-8(fp)
     970:	0084303a 	nor	r2,zero,r2
     974:	1886703a 	and	r3,r3,r2
     978:	e0bff917 	ldw	r2,-28(fp)
     97c:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     980:	e03fff15 	stw	zero,-4(fp)
     984:	00000e06 	br	9c0 <xEventGroupSync+0xd0>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     988:	e0bfff17 	ldw	r2,-4(fp)
     98c:	1005003a 	cmpeq	r2,r2,zero
     990:	1000081e 	bne	r2,zero,9b4 <xEventGroupSync+0xc4>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     994:	e0bff917 	ldw	r2,-28(fp)
     998:	11000104 	addi	r4,r2,4
     99c:	e0bffe17 	ldw	r2,-8(fp)
     9a0:	11414034 	orhi	r5,r2,1280
     9a4:	e1bfff17 	ldw	r6,-4(fp)
     9a8:	00035480 	call	3548 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9ac:	e03ffa15 	stw	zero,-24(fp)
     9b0:	00000306 	br	9c0 <xEventGroupSync+0xd0>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     9b4:	e0bff917 	ldw	r2,-28(fp)
     9b8:	10800017 	ldw	r2,0(r2)
     9bc:	e0bffa15 	stw	r2,-24(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     9c0:	00030180 	call	3018 <xTaskResumeAll>
     9c4:	e0bff815 	stw	r2,-32(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     9c8:	e0bfff17 	ldw	r2,-4(fp)
     9cc:	1005003a 	cmpeq	r2,r2,zero
     9d0:	1000221e 	bne	r2,zero,a5c <xEventGroupSync+0x16c>
	{
		if( xAlreadyYielded == pdFALSE )
     9d4:	e0bff817 	ldw	r2,-32(fp)
     9d8:	1004c03a 	cmpne	r2,r2,zero
     9dc:	1000011e 	bne	r2,zero,9e4 <xEventGroupSync+0xf4>
		{
			portYIELD_WITHIN_API();
     9e0:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     9e4:	00041d00 	call	41d0 <uxTaskResetEventItemValue>
     9e8:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     9ec:	e0bffa17 	ldw	r2,-24(fp)
     9f0:	1080802c 	andhi	r2,r2,512
     9f4:	1004c03a 	cmpne	r2,r2,zero
     9f8:	1000131e 	bne	r2,zero,a48 <xEventGroupSync+0x158>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     9fc:	00041140 	call	4114 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff917 	ldw	r2,-28(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bffa15 	stw	r2,-24(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a0c:	e0fffa17 	ldw	r3,-24(fp)
     a10:	e0bffe17 	ldw	r2,-8(fp)
     a14:	1886703a 	and	r3,r3,r2
     a18:	e0bffe17 	ldw	r2,-8(fp)
     a1c:	1880071e 	bne	r3,r2,a3c <xEventGroupSync+0x14c>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a20:	e0bff917 	ldw	r2,-28(fp)
     a24:	10c00017 	ldw	r3,0(r2)
     a28:	e0bffe17 	ldw	r2,-8(fp)
     a2c:	0084303a 	nor	r2,zero,r2
     a30:	1886703a 	and	r3,r3,r2
     a34:	e0bff917 	ldw	r2,-28(fp)
     a38:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a3c:	00041680 	call	4168 <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a40:	00800044 	movi	r2,1
     a44:	e0bff715 	stw	r2,-36(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a48:	e0bffa17 	ldw	r2,-24(fp)
     a4c:	00c04034 	movhi	r3,256
     a50:	18ffffc4 	addi	r3,r3,-1
     a54:	10c4703a 	and	r2,r2,r3
     a58:	e0bffa15 	stw	r2,-24(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a5c:	e0bffa17 	ldw	r2,-24(fp)
}
     a60:	e037883a 	mov	sp,fp
     a64:	dfc00117 	ldw	ra,4(sp)
     a68:	df000017 	ldw	fp,0(sp)
     a6c:	dec00204 	addi	sp,sp,8
     a70:	f800283a 	ret

00000a74 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     a74:	defff304 	addi	sp,sp,-52
     a78:	dfc00c15 	stw	ra,48(sp)
     a7c:	df000b15 	stw	fp,44(sp)
     a80:	df000b04 	addi	fp,sp,44
     a84:	e13ffc15 	stw	r4,-16(fp)
     a88:	e17ffd15 	stw	r5,-12(fp)
     a8c:	e1bffe15 	stw	r6,-8(fp)
     a90:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     a94:	e0bffc17 	ldw	r2,-16(fp)
     a98:	e0bffb15 	stw	r2,-20(fp)
EventBits_t uxReturn, uxControlBits = 0;
     a9c:	e03ff915 	stw	zero,-28(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     aa0:	e03ff615 	stw	zero,-40(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     aa4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     aa8:	e0bffb17 	ldw	r2,-20(fp)
     aac:	10800017 	ldw	r2,0(r2)
     ab0:	e0bff515 	stw	r2,-44(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     ab4:	e13ff517 	ldw	r4,-44(fp)
     ab8:	e17ffd17 	ldw	r5,-12(fp)
     abc:	e1bfff17 	ldw	r6,-4(fp)
     ac0:	0000f440 	call	f44 <prvTestWaitCondition>
     ac4:	e0bff815 	stw	r2,-32(fp)

		if( xWaitConditionMet != pdFALSE )
     ac8:	e0bff817 	ldw	r2,-32(fp)
     acc:	1005003a 	cmpeq	r2,r2,zero
     ad0:	10000e1e 	bne	r2,zero,b0c <xEventGroupWaitBits+0x98>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     ad4:	e0bff517 	ldw	r2,-44(fp)
     ad8:	e0bffa15 	stw	r2,-24(fp)
			xTicksToWait = ( TickType_t ) 0;
     adc:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     ae0:	e0bffe17 	ldw	r2,-8(fp)
     ae4:	1005003a 	cmpeq	r2,r2,zero
     ae8:	1000221e 	bne	r2,zero,b74 <xEventGroupWaitBits+0x100>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     aec:	e0bffb17 	ldw	r2,-20(fp)
     af0:	10c00017 	ldw	r3,0(r2)
     af4:	e0bffd17 	ldw	r2,-12(fp)
     af8:	0084303a 	nor	r2,zero,r2
     afc:	1886703a 	and	r3,r3,r2
     b00:	e0bffb17 	ldw	r2,-20(fp)
     b04:	10c00015 	stw	r3,0(r2)
     b08:	00001a06 	br	b74 <xEventGroupWaitBits+0x100>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b0c:	e0800217 	ldw	r2,8(fp)
     b10:	1004c03a 	cmpne	r2,r2,zero
     b14:	1000031e 	bne	r2,zero,b24 <xEventGroupWaitBits+0xb0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b18:	e0bff517 	ldw	r2,-44(fp)
     b1c:	e0bffa15 	stw	r2,-24(fp)
     b20:	00001406 	br	b74 <xEventGroupWaitBits+0x100>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b24:	e0bffe17 	ldw	r2,-8(fp)
     b28:	1005003a 	cmpeq	r2,r2,zero
     b2c:	1000031e 	bne	r2,zero,b3c <xEventGroupWaitBits+0xc8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b30:	e0bff917 	ldw	r2,-28(fp)
     b34:	10804034 	orhi	r2,r2,256
     b38:	e0bff915 	stw	r2,-28(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b3c:	e0bfff17 	ldw	r2,-4(fp)
     b40:	1005003a 	cmpeq	r2,r2,zero
     b44:	1000031e 	bne	r2,zero,b54 <xEventGroupWaitBits+0xe0>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b48:	e0bff917 	ldw	r2,-28(fp)
     b4c:	10810034 	orhi	r2,r2,1024
     b50:	e0bff915 	stw	r2,-28(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b54:	e0bffb17 	ldw	r2,-20(fp)
     b58:	11000104 	addi	r4,r2,4
     b5c:	e0fffd17 	ldw	r3,-12(fp)
     b60:	e0bff917 	ldw	r2,-28(fp)
     b64:	188ab03a 	or	r5,r3,r2
     b68:	e1800217 	ldw	r6,8(fp)
     b6c:	00035480 	call	3548 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     b70:	e03ffa15 	stw	zero,-24(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     b74:	00030180 	call	3018 <xTaskResumeAll>
     b78:	e0bff715 	stw	r2,-36(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     b7c:	e0800217 	ldw	r2,8(fp)
     b80:	1005003a 	cmpeq	r2,r2,zero
     b84:	1000251e 	bne	r2,zero,c1c <xEventGroupWaitBits+0x1a8>
	{
		if( xAlreadyYielded == pdFALSE )
     b88:	e0bff717 	ldw	r2,-36(fp)
     b8c:	1004c03a 	cmpne	r2,r2,zero
     b90:	1000011e 	bne	r2,zero,b98 <xEventGroupWaitBits+0x124>
		{
			portYIELD_WITHIN_API();
     b94:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     b98:	00041d00 	call	41d0 <uxTaskResetEventItemValue>
     b9c:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     ba0:	e0bffa17 	ldw	r2,-24(fp)
     ba4:	1080802c 	andhi	r2,r2,512
     ba8:	1004c03a 	cmpne	r2,r2,zero
     bac:	1000161e 	bne	r2,zero,c08 <xEventGroupWaitBits+0x194>
		{
			taskENTER_CRITICAL();
     bb0:	00041140 	call	4114 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	10800017 	ldw	r2,0(r2)
     bbc:	e0bffa15 	stw	r2,-24(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     bc0:	e13ffa17 	ldw	r4,-24(fp)
     bc4:	e17ffd17 	ldw	r5,-12(fp)
     bc8:	e1bfff17 	ldw	r6,-4(fp)
     bcc:	0000f440 	call	f44 <prvTestWaitCondition>
     bd0:	1005003a 	cmpeq	r2,r2,zero
     bd4:	10000a1e 	bne	r2,zero,c00 <xEventGroupWaitBits+0x18c>
				{
					if( xClearOnExit != pdFALSE )
     bd8:	e0bffe17 	ldw	r2,-8(fp)
     bdc:	1005003a 	cmpeq	r2,r2,zero
     be0:	1000071e 	bne	r2,zero,c00 <xEventGroupWaitBits+0x18c>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     be4:	e0bffb17 	ldw	r2,-20(fp)
     be8:	10c00017 	ldw	r3,0(r2)
     bec:	e0bffd17 	ldw	r2,-12(fp)
     bf0:	0084303a 	nor	r2,zero,r2
     bf4:	1886703a 	and	r3,r3,r2
     bf8:	e0bffb17 	ldw	r2,-20(fp)
     bfc:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c00:	00041680 	call	4168 <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c04:	e03ff615 	stw	zero,-40(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c08:	e0bffa17 	ldw	r2,-24(fp)
     c0c:	00c04034 	movhi	r3,256
     c10:	18ffffc4 	addi	r3,r3,-1
     c14:	10c4703a 	and	r2,r2,r3
     c18:	e0bffa15 	stw	r2,-24(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c1c:	e0bffa17 	ldw	r2,-24(fp)
}
     c20:	e037883a 	mov	sp,fp
     c24:	dfc00117 	ldw	ra,4(sp)
     c28:	df000017 	ldw	fp,0(sp)
     c2c:	dec00204 	addi	sp,sp,8
     c30:	f800283a 	ret

00000c34 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c34:	defffa04 	addi	sp,sp,-24
     c38:	dfc00515 	stw	ra,20(sp)
     c3c:	df000415 	stw	fp,16(sp)
     c40:	df000404 	addi	fp,sp,16
     c44:	e13ffe15 	stw	r4,-8(fp)
     c48:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c4c:	e0bffe17 	ldw	r2,-8(fp)
     c50:	e0bffd15 	stw	r2,-12(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c54:	00041140 	call	4114 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c58:	e0bffd17 	ldw	r2,-12(fp)
     c5c:	10800017 	ldw	r2,0(r2)
     c60:	e0bffc15 	stw	r2,-16(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c64:	e0bffd17 	ldw	r2,-12(fp)
     c68:	10c00017 	ldw	r3,0(r2)
     c6c:	e0bfff17 	ldw	r2,-4(fp)
     c70:	0084303a 	nor	r2,zero,r2
     c74:	1886703a 	and	r3,r3,r2
     c78:	e0bffd17 	ldw	r2,-12(fp)
     c7c:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c80:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
     c84:	e0bffc17 	ldw	r2,-16(fp)
}
     c88:	e037883a 	mov	sp,fp
     c8c:	dfc00117 	ldw	ra,4(sp)
     c90:	df000017 	ldw	fp,0(sp)
     c94:	dec00204 	addi	sp,sp,8
     c98:	f800283a 	ret

00000c9c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     c9c:	defffb04 	addi	sp,sp,-20
     ca0:	df000415 	stw	fp,16(sp)
     ca4:	df000404 	addi	fp,sp,16
     ca8:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cac:	e0bfff17 	ldw	r2,-4(fp)
     cb0:	e0bffd15 	stw	r2,-12(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cb4:	e03ffe15 	stw	zero,-8(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cb8:	e0bffd17 	ldw	r2,-12(fp)
     cbc:	10800017 	ldw	r2,0(r2)
     cc0:	e0bffc15 	stw	r2,-16(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     cc4:	e0bffc17 	ldw	r2,-16(fp)
}
     cc8:	e037883a 	mov	sp,fp
     ccc:	df000017 	ldw	fp,0(sp)
     cd0:	dec00104 	addi	sp,sp,4
     cd4:	f800283a 	ret

00000cd8 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cd8:	defff304 	addi	sp,sp,-52
     cdc:	dfc00c15 	stw	ra,48(sp)
     ce0:	df000b15 	stw	fp,44(sp)
     ce4:	df000b04 	addi	fp,sp,44
     ce8:	e13ffe15 	stw	r4,-8(fp)
     cec:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     cf0:	e03ff915 	stw	zero,-28(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cf4:	e0bffe17 	ldw	r2,-8(fp)
     cf8:	e0bff615 	stw	r2,-40(fp)
BaseType_t xMatchFound = pdFALSE;
     cfc:	e03ff515 	stw	zero,-44(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d00:	e0bff617 	ldw	r2,-40(fp)
     d04:	10800104 	addi	r2,r2,4
     d08:	e0bffa15 	stw	r2,-24(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d0c:	e0bffa17 	ldw	r2,-24(fp)
     d10:	10800204 	addi	r2,r2,8
     d14:	e0bffb15 	stw	r2,-20(fp)
	vTaskSuspendAll();
     d18:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d1c:	e0bffa17 	ldw	r2,-24(fp)
     d20:	10800317 	ldw	r2,12(r2)
     d24:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d28:	e0bff617 	ldw	r2,-40(fp)
     d2c:	10c00017 	ldw	r3,0(r2)
     d30:	e0bfff17 	ldw	r2,-4(fp)
     d34:	1886b03a 	or	r3,r3,r2
     d38:	e0bff617 	ldw	r2,-40(fp)
     d3c:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d40:	00003606 	br	e1c <xEventGroupSetBits+0x144>
		{
			pxNext = listGET_NEXT( pxListItem );
     d44:	e0bffd17 	ldw	r2,-12(fp)
     d48:	10800117 	ldw	r2,4(r2)
     d4c:	e0bffc15 	stw	r2,-16(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d50:	e0bffd17 	ldw	r2,-12(fp)
     d54:	10800017 	ldw	r2,0(r2)
     d58:	e0bff815 	stw	r2,-32(fp)
			xMatchFound = pdFALSE;
     d5c:	e03ff515 	stw	zero,-44(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d60:	e0bff817 	ldw	r2,-32(fp)
     d64:	10bfc02c 	andhi	r2,r2,65280
     d68:	e0bff715 	stw	r2,-36(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d6c:	e0fff817 	ldw	r3,-32(fp)
     d70:	00804034 	movhi	r2,256
     d74:	10bfffc4 	addi	r2,r2,-1
     d78:	1884703a 	and	r2,r3,r2
     d7c:	e0bff815 	stw	r2,-32(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d80:	e0bff717 	ldw	r2,-36(fp)
     d84:	1081002c 	andhi	r2,r2,1024
     d88:	1004c03a 	cmpne	r2,r2,zero
     d8c:	1000091e 	bne	r2,zero,db4 <xEventGroupSetBits+0xdc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     d90:	e0bff617 	ldw	r2,-40(fp)
     d94:	10c00017 	ldw	r3,0(r2)
     d98:	e0bff817 	ldw	r2,-32(fp)
     d9c:	1884703a 	and	r2,r3,r2
     da0:	1005003a 	cmpeq	r2,r2,zero
     da4:	10000b1e 	bne	r2,zero,dd4 <xEventGroupSetBits+0xfc>
				{
					xMatchFound = pdTRUE;
     da8:	00800044 	movi	r2,1
     dac:	e0bff515 	stw	r2,-44(fp)
     db0:	00000806 	br	dd4 <xEventGroupSetBits+0xfc>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     db4:	e0bff617 	ldw	r2,-40(fp)
     db8:	10c00017 	ldw	r3,0(r2)
     dbc:	e0bff817 	ldw	r2,-32(fp)
     dc0:	1886703a 	and	r3,r3,r2
     dc4:	e0bff817 	ldw	r2,-32(fp)
     dc8:	1880021e 	bne	r3,r2,dd4 <xEventGroupSetBits+0xfc>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     dcc:	00800044 	movi	r2,1
     dd0:	e0bff515 	stw	r2,-44(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     dd4:	e0bff517 	ldw	r2,-44(fp)
     dd8:	1005003a 	cmpeq	r2,r2,zero
     ddc:	10000d1e 	bne	r2,zero,e14 <xEventGroupSetBits+0x13c>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     de0:	e0bff717 	ldw	r2,-36(fp)
     de4:	1080402c 	andhi	r2,r2,256
     de8:	1005003a 	cmpeq	r2,r2,zero
     dec:	1000041e 	bne	r2,zero,e00 <xEventGroupSetBits+0x128>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     df0:	e0bff917 	ldw	r2,-28(fp)
     df4:	e0fff817 	ldw	r3,-32(fp)
     df8:	10c4b03a 	or	r2,r2,r3
     dfc:	e0bff915 	stw	r2,-28(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e00:	e0bff617 	ldw	r2,-40(fp)
     e04:	10800017 	ldw	r2,0(r2)
     e08:	11408034 	orhi	r5,r2,512
     e0c:	e13ffd17 	ldw	r4,-12(fp)
     e10:	00037040 	call	3704 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e14:	e0bffc17 	ldw	r2,-16(fp)
     e18:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e1c:	e0fffd17 	ldw	r3,-12(fp)
     e20:	e0bffb17 	ldw	r2,-20(fp)
     e24:	18bfc71e 	bne	r3,r2,d44 <xEventGroupSetBits+0x6c>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e28:	e0bff617 	ldw	r2,-40(fp)
     e2c:	10c00017 	ldw	r3,0(r2)
     e30:	e0bff917 	ldw	r2,-28(fp)
     e34:	0084303a 	nor	r2,zero,r2
     e38:	1886703a 	and	r3,r3,r2
     e3c:	e0bff617 	ldw	r2,-40(fp)
     e40:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e44:	00030180 	call	3018 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e48:	e0bff617 	ldw	r2,-40(fp)
     e4c:	10800017 	ldw	r2,0(r2)
}
     e50:	e037883a 	mov	sp,fp
     e54:	dfc00117 	ldw	ra,4(sp)
     e58:	df000017 	ldw	fp,0(sp)
     e5c:	dec00204 	addi	sp,sp,8
     e60:	f800283a 	ret

00000e64 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e64:	defffb04 	addi	sp,sp,-20
     e68:	dfc00415 	stw	ra,16(sp)
     e6c:	df000315 	stw	fp,12(sp)
     e70:	df000304 	addi	fp,sp,12
     e74:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e78:	e0bfff17 	ldw	r2,-4(fp)
     e7c:	e0bffe15 	stw	r2,-8(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e80:	e0bffe17 	ldw	r2,-8(fp)
     e84:	10800104 	addi	r2,r2,4
     e88:	e0bffd15 	stw	r2,-12(fp)

	vTaskSuspendAll();
     e8c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     e90:	00000406 	br	ea4 <vEventGroupDelete+0x40>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     e94:	e0bffd17 	ldw	r2,-12(fp)
     e98:	11000317 	ldw	r4,12(r2)
     e9c:	01408034 	movhi	r5,512
     ea0:	00037040 	call	3704 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea4:	e0bffd17 	ldw	r2,-12(fp)
     ea8:	10800017 	ldw	r2,0(r2)
     eac:	1004c03a 	cmpne	r2,r2,zero
     eb0:	103ff81e 	bne	r2,zero,e94 <vEventGroupDelete+0x30>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     eb4:	e13ffe17 	ldw	r4,-8(fp)
     eb8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ebc:	00030180 	call	3018 <xTaskResumeAll>
}
     ec0:	e037883a 	mov	sp,fp
     ec4:	dfc00117 	ldw	ra,4(sp)
     ec8:	df000017 	ldw	fp,0(sp)
     ecc:	dec00204 	addi	sp,sp,8
     ed0:	f800283a 	ret

00000ed4 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ed4:	defffc04 	addi	sp,sp,-16
     ed8:	dfc00315 	stw	ra,12(sp)
     edc:	df000215 	stw	fp,8(sp)
     ee0:	df000204 	addi	fp,sp,8
     ee4:	e13ffe15 	stw	r4,-8(fp)
     ee8:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     eec:	e13ffe17 	ldw	r4,-8(fp)
     ef0:	e17fff17 	ldw	r5,-4(fp)
     ef4:	0000cd80 	call	cd8 <xEventGroupSetBits>
}
     ef8:	e037883a 	mov	sp,fp
     efc:	dfc00117 	ldw	ra,4(sp)
     f00:	df000017 	ldw	fp,0(sp)
     f04:	dec00204 	addi	sp,sp,8
     f08:	f800283a 	ret

00000f0c <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f0c:	defffc04 	addi	sp,sp,-16
     f10:	dfc00315 	stw	ra,12(sp)
     f14:	df000215 	stw	fp,8(sp)
     f18:	df000204 	addi	fp,sp,8
     f1c:	e13ffe15 	stw	r4,-8(fp)
     f20:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f24:	e13ffe17 	ldw	r4,-8(fp)
     f28:	e17fff17 	ldw	r5,-4(fp)
     f2c:	0000c340 	call	c34 <xEventGroupClearBits>
}
     f30:	e037883a 	mov	sp,fp
     f34:	dfc00117 	ldw	ra,4(sp)
     f38:	df000017 	ldw	fp,0(sp)
     f3c:	dec00204 	addi	sp,sp,8
     f40:	f800283a 	ret

00000f44 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f44:	defffb04 	addi	sp,sp,-20
     f48:	df000415 	stw	fp,16(sp)
     f4c:	df000404 	addi	fp,sp,16
     f50:	e13ffd15 	stw	r4,-12(fp)
     f54:	e17ffe15 	stw	r5,-8(fp)
     f58:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f5c:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f60:	e0bfff17 	ldw	r2,-4(fp)
     f64:	1004c03a 	cmpne	r2,r2,zero
     f68:	1000081e 	bne	r2,zero,f8c <prvTestWaitCondition+0x48>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f6c:	e0fffd17 	ldw	r3,-12(fp)
     f70:	e0bffe17 	ldw	r2,-8(fp)
     f74:	1884703a 	and	r2,r3,r2
     f78:	1005003a 	cmpeq	r2,r2,zero
     f7c:	10000a1e 	bne	r2,zero,fa8 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
     f80:	00800044 	movi	r2,1
     f84:	e0bffc15 	stw	r2,-16(fp)
     f88:	00000706 	br	fa8 <prvTestWaitCondition+0x64>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     f8c:	e0fffd17 	ldw	r3,-12(fp)
     f90:	e0bffe17 	ldw	r2,-8(fp)
     f94:	1886703a 	and	r3,r3,r2
     f98:	e0bffe17 	ldw	r2,-8(fp)
     f9c:	1880021e 	bne	r3,r2,fa8 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
     fa0:	00800044 	movi	r2,1
     fa4:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fa8:	e0bffc17 	ldw	r2,-16(fp)
}
     fac:	e037883a 	mov	sp,fp
     fb0:	df000017 	ldw	fp,0(sp)
     fb4:	dec00104 	addi	sp,sp,4
     fb8:	f800283a 	ret

00000fbc <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fbc:	defff904 	addi	sp,sp,-28
     fc0:	dfc00615 	stw	ra,24(sp)
     fc4:	df000515 	stw	fp,20(sp)
     fc8:	df000504 	addi	fp,sp,20
     fcc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fd0:	e03ffb15 	stw	zero,-20(fp)

        vTaskSuspendAll();
     fd4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fd8:	d0a01f17 	ldw	r2,-32644(gp)
     fdc:	1004c03a 	cmpne	r2,r2,zero
     fe0:	1000011e 	bne	r2,zero,fe8 <pvPortMalloc+0x2c>
                {
                        prvHeapInit();
     fe4:	000120c0 	call	120c <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     fe8:	e0bfff17 	ldw	r2,-4(fp)
     fec:	1005003a 	cmpeq	r2,r2,zero
     ff0:	10000e1e 	bne	r2,zero,102c <pvPortMalloc+0x70>
                {
                        xWantedSize += heapSTRUCT_SIZE;
     ff4:	d0a0000b 	ldhu	r2,-32768(gp)
     ff8:	10ffffcc 	andi	r3,r2,65535
     ffc:	e0bfff17 	ldw	r2,-4(fp)
    1000:	10c5883a 	add	r2,r2,r3
    1004:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1008:	e0bfff17 	ldw	r2,-4(fp)
    100c:	108000cc 	andi	r2,r2,3
    1010:	1005003a 	cmpeq	r2,r2,zero
    1014:	1000051e 	bne	r2,zero,102c <pvPortMalloc+0x70>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1018:	e0ffff17 	ldw	r3,-4(fp)
    101c:	00bfff04 	movi	r2,-4
    1020:	1884703a 	and	r2,r3,r2
    1024:	10800104 	addi	r2,r2,4
    1028:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    102c:	e0bfff17 	ldw	r2,-4(fp)
    1030:	1005003a 	cmpeq	r2,r2,zero
    1034:	10003f1e 	bne	r2,zero,1134 <pvPortMalloc+0x178>
    1038:	d0e00117 	ldw	r3,-32764(gp)
    103c:	e0bfff17 	ldw	r2,-4(fp)
    1040:	10c03c2e 	bgeu	r2,r3,1134 <pvPortMalloc+0x178>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    1044:	d0a02004 	addi	r2,gp,-32640
    1048:	e0bffd15 	stw	r2,-12(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    104c:	d0a02017 	ldw	r2,-32640(gp)
    1050:	e0bffe15 	stw	r2,-8(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1054:	00000506 	br	106c <pvPortMalloc+0xb0>
                        {
                                pxPreviousBlock = pxBlock;
    1058:	e0bffe17 	ldw	r2,-8(fp)
    105c:	e0bffd15 	stw	r2,-12(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1060:	e0bffe17 	ldw	r2,-8(fp)
    1064:	10800017 	ldw	r2,0(r2)
    1068:	e0bffe15 	stw	r2,-8(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    106c:	e0bffe17 	ldw	r2,-8(fp)
    1070:	10c00117 	ldw	r3,4(r2)
    1074:	e0bfff17 	ldw	r2,-4(fp)
    1078:	1880042e 	bgeu	r3,r2,108c <pvPortMalloc+0xd0>
    107c:	e0bffe17 	ldw	r2,-8(fp)
    1080:	10800017 	ldw	r2,0(r2)
    1084:	1004c03a 	cmpne	r2,r2,zero
    1088:	103ff31e 	bne	r2,zero,1058 <pvPortMalloc+0x9c>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    108c:	d0e01f17 	ldw	r3,-32644(gp)
    1090:	e0bffe17 	ldw	r2,-8(fp)
    1094:	10c02726 	beq	r2,r3,1134 <pvPortMalloc+0x178>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    1098:	e0bffd17 	ldw	r2,-12(fp)
    109c:	10800017 	ldw	r2,0(r2)
    10a0:	1007883a 	mov	r3,r2
    10a4:	d0a0000b 	ldhu	r2,-32768(gp)
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffb15 	stw	r2,-20(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffe17 	ldw	r2,-8(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffd17 	ldw	r2,-12(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffe17 	ldw	r2,-8(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	d0a0000b 	ldhu	r2,-32768(gp)
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x164>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffe17 	ldw	r3,-8(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffc15 	stw	r2,-16(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffe17 	ldw	r2,-8(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffc17 	ldw	r2,-16(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0fffe17 	ldw	r3,-8(fp)
    1110:	e0bfff17 	ldw	r2,-4(fp)
    1114:	18800115 	stw	r2,4(r3)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffc17 	ldw	r4,-16(fp)
    111c:	00012cc0 	call	12cc <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffe17 	ldw	r2,-8(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	00030180 	call	3018 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffb17 	ldw	r2,-20(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffe15 	stw	r2,-8(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	1005003a 	cmpeq	r2,r2,zero
    1174:	1000111e 	bne	r2,zero,11bc <vPortFree+0x6c>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1178:	d0a0000b 	ldhu	r2,-32768(gp)
    117c:	10bfffcc 	andi	r2,r2,65535
    1180:	1007883a 	mov	r3,r2
    1184:	e0bffe17 	ldw	r2,-8(fp)
    1188:	10c5c83a 	sub	r2,r2,r3
    118c:	e0bffe15 	stw	r2,-8(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    1190:	e0bffe17 	ldw	r2,-8(fp)
    1194:	e0bffd15 	stw	r2,-12(fp)

                vTaskSuspendAll();
    1198:	0002ff00 	call	2ff0 <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    119c:	e0bffd17 	ldw	r2,-12(fp)
    11a0:	10c00117 	ldw	r3,4(r2)
    11a4:	d0a00217 	ldw	r2,-32760(gp)
    11a8:	1885883a 	add	r2,r3,r2
    11ac:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11b0:	e13ffd17 	ldw	r4,-12(fp)
    11b4:	00012cc0 	call	12cc <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b8:	00030180 	call	3018 <xTaskResumeAll>
        }
}
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	e037883a 	mov	sp,fp
    1200:	df000017 	ldw	fp,0(sp)
    1204:	dec00104 	addi	sp,sp,4
    1208:	f800283a 	ret

0000120c <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    120c:	defffd04 	addi	sp,sp,-12
    1210:	df000215 	stw	fp,8(sp)
    1214:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    1218:	00820034 	movhi	r2,2048
    121c:	10898304 	addi	r2,r2,9740
    1220:	d0a02015 	stw	r2,-32640(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1224:	00820034 	movhi	r2,2048
    1228:	10894b04 	addi	r2,r2,9516
    122c:	10000015 	stw	zero,0(r2)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    1230:	d0a00117 	ldw	r2,-32764(gp)
    1234:	1007883a 	mov	r3,r2
    1238:	00820034 	movhi	r2,2048
    123c:	10898304 	addi	r2,r2,9740
    1240:	1885883a 	add	r2,r3,r2
    1244:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1248:	d0a0000b 	ldhu	r2,-32768(gp)
    124c:	10bfffcc 	andi	r2,r2,65535
    1250:	1007883a 	mov	r3,r2
    1254:	e0bffe17 	ldw	r2,-8(fp)
    1258:	10c5c83a 	sub	r2,r2,r3
    125c:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    1260:	e0bffe17 	ldw	r2,-8(fp)
    1264:	d0a01f15 	stw	r2,-32644(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1268:	d0a01f17 	ldw	r2,-32644(gp)
    126c:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    1270:	d0a01f17 	ldw	r2,-32644(gp)
    1274:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1278:	00820034 	movhi	r2,2048
    127c:	10898304 	addi	r2,r2,9740
    1280:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1284:	d0e00117 	ldw	r3,-32764(gp)
    1288:	d0a0000b 	ldhu	r2,-32768(gp)
    128c:	10bfffcc 	andi	r2,r2,65535
    1290:	1887c83a 	sub	r3,r3,r2
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e01f17 	ldw	r3,-32644(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	d0a0000b 	ldhu	r2,-32768(gp)
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	e037883a 	mov	sp,fp
    12c0:	df000017 	ldw	fp,0(sp)
    12c4:	dec00104 	addi	sp,sp,4
    12c8:	f800283a 	ret

000012cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12cc:	defffc04 	addi	sp,sp,-16
    12d0:	df000315 	stw	fp,12(sp)
    12d4:	df000304 	addi	fp,sp,12
    12d8:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12dc:	d0a02004 	addi	r2,gp,-32640
    12e0:	e0bffe15 	stw	r2,-8(fp)
    12e4:	00000306 	br	12f4 <prvInsertBlockIntoFreeList+0x28>
    12e8:	e0bffe17 	ldw	r2,-8(fp)
    12ec:	10800017 	ldw	r2,0(r2)
    12f0:	e0bffe15 	stw	r2,-8(fp)
    12f4:	e0bffe17 	ldw	r2,-8(fp)
    12f8:	10c00017 	ldw	r3,0(r2)
    12fc:	e0bfff17 	ldw	r2,-4(fp)
    1300:	18bff936 	bltu	r3,r2,12e8 <prvInsertBlockIntoFreeList+0x1c>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1304:	e0bffe17 	ldw	r2,-8(fp)
    1308:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    130c:	e0bffe17 	ldw	r2,-8(fp)
    1310:	10800117 	ldw	r2,4(r2)
    1314:	1007883a 	mov	r3,r2
    1318:	e0bffd17 	ldw	r2,-12(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x80>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffe17 	ldw	r2,-8(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffe17 	ldw	r2,-8(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffe17 	ldw	r2,-8(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	1007883a 	mov	r3,r2
    1360:	e0bffd17 	ldw	r2,-12(fp)
    1364:	1887883a 	add	r3,r3,r2
    1368:	e0bffe17 	ldw	r2,-8(fp)
    136c:	10800017 	ldw	r2,0(r2)
    1370:	1880161e 	bne	r3,r2,13cc <prvInsertBlockIntoFreeList+0x100>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1374:	e0bffe17 	ldw	r2,-8(fp)
    1378:	10c00017 	ldw	r3,0(r2)
    137c:	d0a01f17 	ldw	r2,-32644(gp)
    1380:	18800e26 	beq	r3,r2,13bc <prvInsertBlockIntoFreeList+0xf0>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1384:	e0bfff17 	ldw	r2,-4(fp)
    1388:	10c00117 	ldw	r3,4(r2)
    138c:	e0bffe17 	ldw	r2,-8(fp)
    1390:	10800017 	ldw	r2,0(r2)
    1394:	10800117 	ldw	r2,4(r2)
    1398:	1887883a 	add	r3,r3,r2
    139c:	e0bfff17 	ldw	r2,-4(fp)
    13a0:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a4:	e0bffe17 	ldw	r2,-8(fp)
    13a8:	10800017 	ldw	r2,0(r2)
    13ac:	10c00017 	ldw	r3,0(r2)
    13b0:	e0bfff17 	ldw	r2,-4(fp)
    13b4:	10c00015 	stw	r3,0(r2)
    13b8:	00000806 	br	13dc <prvInsertBlockIntoFreeList+0x110>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13bc:	d0e01f17 	ldw	r3,-32644(gp)
    13c0:	e0bfff17 	ldw	r2,-4(fp)
    13c4:	10c00015 	stw	r3,0(r2)
    13c8:	00000406 	br	13dc <prvInsertBlockIntoFreeList+0x110>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13cc:	e0bffe17 	ldw	r2,-8(fp)
    13d0:	10c00017 	ldw	r3,0(r2)
    13d4:	e0bfff17 	ldw	r2,-4(fp)
    13d8:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13dc:	e0fffe17 	ldw	r3,-8(fp)
    13e0:	e0bfff17 	ldw	r2,-4(fp)
    13e4:	18800326 	beq	r3,r2,13f4 <prvInsertBlockIntoFreeList+0x128>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e8:	e0fffe17 	ldw	r3,-8(fp)
    13ec:	e0bfff17 	ldw	r2,-4(fp)
    13f0:	18800015 	stw	r2,0(r3)
        }
}
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10800204 	addi	r2,r2,8
    141c:	1007883a 	mov	r3,r2
    1420:	e0bfff17 	ldw	r2,-4(fp)
    1424:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1428:	e0ffff17 	ldw	r3,-4(fp)
    142c:	00bfffc4 	movi	r2,-1
    1430:	18800215 	stw	r2,8(r3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1434:	e0bfff17 	ldw	r2,-4(fp)
    1438:	10800204 	addi	r2,r2,8
    143c:	1007883a 	mov	r3,r2
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10800204 	addi	r2,r2,8
    1450:	1007883a 	mov	r3,r2
    1454:	e0bfff17 	ldw	r2,-4(fp)
    1458:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    145c:	e0bfff17 	ldw	r2,-4(fp)
    1460:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1464:	e037883a 	mov	sp,fp
    1468:	df000017 	ldw	fp,0(sp)
    146c:	dec00104 	addi	sp,sp,4
    1470:	f800283a 	ret

00001474 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    1474:	defffe04 	addi	sp,sp,-8
    1478:	df000115 	stw	fp,4(sp)
    147c:	df000104 	addi	fp,sp,4
    1480:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    1484:	e0bfff17 	ldw	r2,-4(fp)
    1488:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    148c:	e037883a 	mov	sp,fp
    1490:	df000017 	ldw	fp,0(sp)
    1494:	dec00104 	addi	sp,sp,4
    1498:	f800283a 	ret

0000149c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    149c:	defffc04 	addi	sp,sp,-16
    14a0:	df000315 	stw	fp,12(sp)
    14a4:	df000304 	addi	fp,sp,12
    14a8:	e13ffe15 	stw	r4,-8(fp)
    14ac:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14b0:	e0bffe17 	ldw	r2,-8(fp)
    14b4:	10800117 	ldw	r2,4(r2)
    14b8:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14bc:	e0ffff17 	ldw	r3,-4(fp)
    14c0:	e0bffd17 	ldw	r2,-12(fp)
    14c4:	18800115 	stw	r2,4(r3)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c8:	e0bffd17 	ldw	r2,-12(fp)
    14cc:	10c00217 	ldw	r3,8(r2)
    14d0:	e0bfff17 	ldw	r2,-4(fp)
    14d4:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d8:	e0bffd17 	ldw	r2,-12(fp)
    14dc:	10c00217 	ldw	r3,8(r2)
    14e0:	e0bfff17 	ldw	r2,-4(fp)
    14e4:	18800115 	stw	r2,4(r3)
	pxIndex->pxPrevious = pxNewListItem;
    14e8:	e0fffd17 	ldw	r3,-12(fp)
    14ec:	e0bfff17 	ldw	r2,-4(fp)
    14f0:	18800215 	stw	r2,8(r3)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f4:	e0ffff17 	ldw	r3,-4(fp)
    14f8:	e0bffe17 	ldw	r2,-8(fp)
    14fc:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    1500:	e0bffe17 	ldw	r2,-8(fp)
    1504:	10800017 	ldw	r2,0(r2)
    1508:	10c00044 	addi	r3,r2,1
    150c:	e0bffe17 	ldw	r2,-8(fp)
    1510:	10c00015 	stw	r3,0(r2)
}
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffc15 	stw	r2,-16(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffc17 	ldw	r2,-16(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffd15 	stw	r2,-12(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffd15 	stw	r2,-12(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffd17 	ldw	r2,-12(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffd15 	stw	r2,-12(fp)
    157c:	e0bffd17 	ldw	r2,-12(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10c00017 	ldw	r3,0(r2)
    1588:	e0bffc17 	ldw	r2,-16(fp)
    158c:	10fff82e 	bgeu	r2,r3,1570 <vListInsert+0x4c>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffd17 	ldw	r2,-12(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10c00117 	ldw	r3,4(r2)
    15a8:	e0bfff17 	ldw	r2,-4(fp)
    15ac:	18800215 	stw	r2,8(r3)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0ffff17 	ldw	r3,-4(fp)
    15b4:	e0bffd17 	ldw	r2,-12(fp)
    15b8:	18800215 	stw	r2,8(r3)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0fffd17 	ldw	r3,-12(fp)
    15c0:	e0bfff17 	ldw	r2,-4(fp)
    15c4:	18800115 	stw	r2,4(r3)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0ffff17 	ldw	r3,-4(fp)
    15cc:	e0bffe17 	ldw	r2,-8(fp)
    15d0:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	e037883a 	mov	sp,fp
    15ec:	df000017 	ldw	fp,0(sp)
    15f0:	dec00104 	addi	sp,sp,4
    15f4:	f800283a 	ret

000015f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15f8:	defffd04 	addi	sp,sp,-12
    15fc:	df000215 	stw	fp,8(sp)
    1600:	df000204 	addi	fp,sp,8
    1604:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    1608:	e0bfff17 	ldw	r2,-4(fp)
    160c:	10800417 	ldw	r2,16(r2)
    1610:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1614:	e0bfff17 	ldw	r2,-4(fp)
    1618:	10c00117 	ldw	r3,4(r2)
    161c:	e0bfff17 	ldw	r2,-4(fp)
    1620:	10800217 	ldw	r2,8(r2)
    1624:	18800215 	stw	r2,8(r3)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    1628:	e0bfff17 	ldw	r2,-4(fp)
    162c:	10c00217 	ldw	r3,8(r2)
    1630:	e0bfff17 	ldw	r2,-4(fp)
    1634:	10800117 	ldw	r2,4(r2)
    1638:	18800115 	stw	r2,4(r3)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    163c:	e0bffe17 	ldw	r2,-8(fp)
    1640:	10c00117 	ldw	r3,4(r2)
    1644:	e0bfff17 	ldw	r2,-4(fp)
    1648:	1880041e 	bne	r3,r2,165c <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    164c:	e0bfff17 	ldw	r2,-4(fp)
    1650:	10c00217 	ldw	r3,8(r2)
    1654:	e0bffe17 	ldw	r2,-8(fp)
    1658:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    165c:	e0bfff17 	ldw	r2,-4(fp)
    1660:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1664:	e0bffe17 	ldw	r2,-8(fp)
    1668:	10800017 	ldw	r2,0(r2)
    166c:	10ffffc4 	addi	r3,r2,-1
    1670:	e0bffe17 	ldw	r2,-8(fp)
    1674:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    1678:	e0bffe17 	ldw	r2,-8(fp)
    167c:	10800017 	ldw	r2,0(r2)
}
    1680:	e037883a 	mov	sp,fp
    1684:	df000017 	ldw	fp,0(sp)
    1688:	dec00104 	addi	sp,sp,4
    168c:	f800283a 	ret

00001690 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1690:	defffc04 	addi	sp,sp,-16
    1694:	dfc00315 	stw	ra,12(sp)
    1698:	df000215 	stw	fp,8(sp)
    169c:	df000204 	addi	fp,sp,8
    16a0:	e13ffe15 	stw	r4,-8(fp)
    16a4:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16a8:	01020034 	movhi	r4,2048
    16ac:	21000004 	addi	r4,r4,0
    16b0:	e17fff17 	ldw	r5,-4(fp)
    16b4:	00054700 	call	5470 <printf>
}
    16b8:	e037883a 	mov	sp,fp
    16bc:	dfc00117 	ldw	ra,4(sp)
    16c0:	df000017 	ldw	fp,0(sp)
    16c4:	dec00204 	addi	sp,sp,8
    16c8:	f800283a 	ret

000016cc <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16cc:	defffe04 	addi	sp,sp,-8
    16d0:	df000115 	stw	fp,4(sp)
    16d4:	df000104 	addi	fp,sp,4
    16d8:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16dc:	e0bfff17 	ldw	r2,-4(fp)
    16e0:	16800015 	stw	gp,0(r2)
}
    16e4:	e037883a 	mov	sp,fp
    16e8:	df000017 	ldw	fp,0(sp)
    16ec:	dec00104 	addi	sp,sp,4
    16f0:	f800283a 	ret

000016f4 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    16f4:	defff904 	addi	sp,sp,-28
    16f8:	dfc00615 	stw	ra,24(sp)
    16fc:	df000515 	stw	fp,20(sp)
    1700:	df000504 	addi	fp,sp,20
    1704:	e13ffd15 	stw	r4,-12(fp)
    1708:	e17ffe15 	stw	r5,-8(fp)
    170c:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    1710:	e0bffd17 	ldw	r2,-12(fp)
    1714:	10bfff04 	addi	r2,r2,-4
    1718:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    171c:	e13ffc04 	addi	r4,fp,-16
    1720:	00016cc0 	call	16cc <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1724:	e0fffd17 	ldw	r3,-12(fp)
    1728:	00b7abb4 	movhi	r2,57006
    172c:	10afbbc4 	addi	r2,r2,-16657
    1730:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1734:	e0bffd17 	ldw	r2,-12(fp)
    1738:	10bfff04 	addi	r2,r2,-4
    173c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1740:	e0bffb17 	ldw	r2,-20(fp)
    1744:	1007883a 	mov	r3,r2
    1748:	e0bffd17 	ldw	r2,-12(fp)
    174c:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1750:	e0bffd17 	ldw	r2,-12(fp)
    1754:	10bfff04 	addi	r2,r2,-4
    1758:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    175c:	e0fffc17 	ldw	r3,-16(fp)
    1760:	e0bffd17 	ldw	r2,-12(fp)
    1764:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1768:	e0bffd17 	ldw	r2,-12(fp)
    176c:	10bff704 	addi	r2,r2,-36
    1770:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1774:	e0bffe17 	ldw	r2,-8(fp)
    1778:	1007883a 	mov	r3,r2
    177c:	e0bffd17 	ldw	r2,-12(fp)
    1780:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10bfff04 	addi	r2,r2,-4
    178c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1790:	e0fffd17 	ldw	r3,-12(fp)
    1794:	00800044 	movi	r2,1
    1798:	18800015 	stw	r2,0(r3)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    179c:	e0bffd17 	ldw	r2,-12(fp)
    17a0:	10bff404 	addi	r2,r2,-48
    17a4:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17a8:	e0bfff17 	ldw	r2,-4(fp)
    17ac:	1007883a 	mov	r3,r2
    17b0:	e0bffd17 	ldw	r2,-12(fp)
    17b4:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17b8:	e0bffd17 	ldw	r2,-12(fp)
    17bc:	10bffb04 	addi	r2,r2,-20
    17c0:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c4:	e0bffd17 	ldw	r2,-12(fp)
}
    17c8:	e037883a 	mov	sp,fp
    17cc:	dfc00117 	ldw	ra,4(sp)
    17d0:	df000017 	ldw	fp,0(sp)
    17d4:	dec00204 	addi	sp,sp,8
    17d8:	f800283a 	ret

000017dc <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17dc:	defffe04 	addi	sp,sp,-8
    17e0:	dfc00115 	stw	ra,4(sp)
    17e4:	df000015 	stw	fp,0(sp)
    17e8:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17ec:	00018300 	call	1830 <prvSetupTimerInterrupt>
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f0:	00800034 	movhi	r2,0
    17f4:	10803104 	addi	r2,r2,196
    17f8:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    17fc:	0005883a 	mov	r2,zero
}
    1800:	e037883a 	mov	sp,fp
    1804:	dfc00117 	ldw	ra,4(sp)
    1808:	df000017 	ldw	fp,0(sp)
    180c:	dec00204 	addi	sp,sp,8
    1810:	f800283a 	ret

00001814 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1814:	deffff04 	addi	sp,sp,-4
    1818:	df000015 	stw	fp,0(sp)
    181c:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1820:	e037883a 	mov	sp,fp
    1824:	df000017 	ldw	fp,0(sp)
    1828:	dec00104 	addi	sp,sp,4
    182c:	f800283a 	ret

00001830 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1830:	defffe04 	addi	sp,sp,-8
    1834:	dfc00115 	stw	ra,4(sp)
    1838:	df000015 	stw	fp,0(sp)
    183c:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1840:	0009883a 	mov	r4,zero
    1844:	000b883a 	mov	r5,zero
    1848:	01800034 	movhi	r6,0
    184c:	31863204 	addi	r6,r6,6344
    1850:	00019140 	call	1914 <alt_irq_register>
    1854:	10bffa98 	cmpnei	r2,r2,-22
    1858:	1000021e 	bne	r2,zero,1864 <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    185c:	003da03a 	break	0
    1860:	00001006 	br	18a4 <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    1864:	00c00134 	movhi	r3,4
    1868:	18cc1104 	addi	r3,r3,12356
    186c:	00800204 	movi	r2,8
    1870:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    1874:	00c00134 	movhi	r3,4
    1878:	18cc1204 	addi	r3,r3,12360
    187c:	00a1a814 	movui	r2,34464
    1880:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    1884:	00c00134 	movhi	r3,4
    1888:	18cc1304 	addi	r3,r3,12364
    188c:	00800044 	movi	r2,1
    1890:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    1894:	00c00134 	movhi	r3,4
    1898:	18cc1104 	addi	r3,r3,12356
    189c:	008001c4 	movi	r2,7
    18a0:	18800035 	stwio	r2,0(r3)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18a4:	00c00134 	movhi	r3,4
    18a8:	18cc1004 	addi	r3,r3,12352
    18ac:	00bfff84 	movi	r2,-2
    18b0:	18800035 	stwio	r2,0(r3)
}
    18b4:	e037883a 	mov	sp,fp
    18b8:	dfc00117 	ldw	ra,4(sp)
    18bc:	df000017 	ldw	fp,0(sp)
    18c0:	dec00204 	addi	sp,sp,8
    18c4:	f800283a 	ret

000018c8 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18c8:	defffc04 	addi	sp,sp,-16
    18cc:	dfc00315 	stw	ra,12(sp)
    18d0:	df000215 	stw	fp,8(sp)
    18d4:	df000204 	addi	fp,sp,8
    18d8:	e13ffe15 	stw	r4,-8(fp)
    18dc:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18e0:	00031dc0 	call	31dc <xTaskIncrementTick>
    18e4:	1005003a 	cmpeq	r2,r2,zero
    18e8:	1000011e 	bne	r2,zero,18f0 <vPortSysTickHandler+0x28>
	{
        vTaskSwitchContext();
    18ec:	00033b80 	call	33b8 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f0:	00c00134 	movhi	r3,4
    18f4:	18cc1004 	addi	r3,r3,12352
    18f8:	00bfff84 	movi	r2,-2
    18fc:	18800035 	stwio	r2,0(r3)
}
    1900:	e037883a 	mov	sp,fp
    1904:	dfc00117 	ldw	ra,4(sp)
    1908:	df000017 	ldw	fp,0(sp)
    190c:	dec00204 	addi	sp,sp,8
    1910:	f800283a 	ret

00001914 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1914:	defff004 	addi	sp,sp,-64
    1918:	df000f15 	stw	fp,60(sp)
    191c:	df000f04 	addi	fp,sp,60
    1920:	e13ffc15 	stw	r4,-16(fp)
    1924:	e17ffd15 	stw	r5,-12(fp)
    1928:	e1bffe15 	stw	r6,-8(fp)
	int rc = -EINVAL;  
    192c:	00bffa84 	movi	r2,-22
    1930:	e0bffb15 	stw	r2,-20(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1934:	e0bffc17 	ldw	r2,-16(fp)
    1938:	10800828 	cmpgeui	r2,r2,32
    193c:	10005c1e 	bne	r2,zero,1ab0 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1940:	0005303a 	rdctl	r2,status
    1944:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1948:	e0fff917 	ldw	r3,-28(fp)
    194c:	00bfff84 	movi	r2,-2
    1950:	1884703a 	and	r2,r3,r2
    1954:	1001703a 	wrctl	status,r2
  
  return context;
    1958:	e0bff917 	ldw	r2,-28(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    195c:	e0bffa15 	stw	r2,-24(fp)
	
		alt_irq[id].handler = handler;
    1960:	e0bffc17 	ldw	r2,-16(fp)
    1964:	00c20234 	movhi	r3,2056
    1968:	18fde704 	addi	r3,r3,-2148
    196c:	100490fa 	slli	r2,r2,3
    1970:	10c7883a 	add	r3,r2,r3
    1974:	e0bffe17 	ldw	r2,-8(fp)
    1978:	18800015 	stw	r2,0(r3)
		alt_irq[id].context = context;
    197c:	e0bffc17 	ldw	r2,-16(fp)
    1980:	00c20234 	movhi	r3,2056
    1984:	18fde704 	addi	r3,r3,-2148
    1988:	100490fa 	slli	r2,r2,3
    198c:	10c5883a 	add	r2,r2,r3
    1990:	10c00104 	addi	r3,r2,4
    1994:	e0bffd17 	ldw	r2,-12(fp)
    1998:	18800015 	stw	r2,0(r3)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    199c:	e0bffe17 	ldw	r2,-8(fp)
    19a0:	1005003a 	cmpeq	r2,r2,zero
    19a4:	1000201e 	bne	r2,zero,1a28 <alt_irq_register+0x114>
    19a8:	e0bffc17 	ldw	r2,-16(fp)
    19ac:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b0:	0005303a 	rdctl	r2,status
    19b4:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19b8:	e0fff617 	ldw	r3,-40(fp)
    19bc:	00bfff84 	movi	r2,-2
    19c0:	1884703a 	and	r2,r3,r2
    19c4:	1001703a 	wrctl	status,r2
  
  return context;
    19c8:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19cc:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d0:	e0fff717 	ldw	r3,-36(fp)
    19d4:	00800044 	movi	r2,1
    19d8:	10c4983a 	sll	r2,r2,r3
    19dc:	1007883a 	mov	r3,r2
    19e0:	00820034 	movhi	r2,2048
    19e4:	10896404 	addi	r2,r2,9616
    19e8:	10800017 	ldw	r2,0(r2)
    19ec:	1886b03a 	or	r3,r3,r2
    19f0:	00820034 	movhi	r2,2048
    19f4:	10896404 	addi	r2,r2,9616
    19f8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19fc:	00820034 	movhi	r2,2048
    1a00:	10896404 	addi	r2,r2,9616
    1a04:	10800017 	ldw	r2,0(r2)
    1a08:	100170fa 	wrctl	ienable,r2
    1a0c:	e0bff817 	ldw	r2,-32(fp)
    1a10:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a14:	e0bff517 	ldw	r2,-44(fp)
    1a18:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a1c:	0005883a 	mov	r2,zero
    1a20:	e0bfff15 	stw	r2,-4(fp)
    1a24:	00002006 	br	1aa8 <alt_irq_register+0x194>
    1a28:	e0bffc17 	ldw	r2,-16(fp)
    1a2c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a30:	0005303a 	rdctl	r2,status
    1a34:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a38:	e0fff217 	ldw	r3,-56(fp)
    1a3c:	00bfff84 	movi	r2,-2
    1a40:	1884703a 	and	r2,r3,r2
    1a44:	1001703a 	wrctl	status,r2
  
  return context;
    1a48:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a4c:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    1a50:	e0fff317 	ldw	r3,-52(fp)
    1a54:	00800044 	movi	r2,1
    1a58:	10c4983a 	sll	r2,r2,r3
    1a5c:	0084303a 	nor	r2,zero,r2
    1a60:	1007883a 	mov	r3,r2
    1a64:	00820034 	movhi	r2,2048
    1a68:	10896404 	addi	r2,r2,9616
    1a6c:	10800017 	ldw	r2,0(r2)
    1a70:	1886703a 	and	r3,r3,r2
    1a74:	00820034 	movhi	r2,2048
    1a78:	10896404 	addi	r2,r2,9616
    1a7c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a80:	00820034 	movhi	r2,2048
    1a84:	10896404 	addi	r2,r2,9616
    1a88:	10800017 	ldw	r2,0(r2)
    1a8c:	100170fa 	wrctl	ienable,r2
    1a90:	e0bff417 	ldw	r2,-48(fp)
    1a94:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a98:	e0bff117 	ldw	r2,-60(fp)
    1a9c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1aa0:	0005883a 	mov	r2,zero
    1aa4:	e0bfff15 	stw	r2,-4(fp)
    1aa8:	e0bfff17 	ldw	r2,-4(fp)
    1aac:	e0bffb15 	stw	r2,-20(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1ab0:	e0bffb17 	ldw	r2,-20(fp)
}
    1ab4:	e037883a 	mov	sp,fp
    1ab8:	df000017 	ldw	fp,0(sp)
    1abc:	dec00104 	addi	sp,sp,4
    1ac0:	f800283a 	ret

00001ac4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1ac4:	defffb04 	addi	sp,sp,-20
    1ac8:	dfc00415 	stw	ra,16(sp)
    1acc:	df000315 	stw	fp,12(sp)
    1ad0:	df000304 	addi	fp,sp,12
    1ad4:	e13ffe15 	stw	r4,-8(fp)
    1ad8:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1adc:	e0bffe17 	ldw	r2,-8(fp)
    1ae0:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ae4:	00041140 	call	4114 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ae8:	e0bffd17 	ldw	r2,-12(fp)
    1aec:	11000017 	ldw	r4,0(r2)
    1af0:	e0bffd17 	ldw	r2,-12(fp)
    1af4:	10c00f17 	ldw	r3,60(r2)
    1af8:	e0bffd17 	ldw	r2,-12(fp)
    1afc:	10801017 	ldw	r2,64(r2)
    1b00:	1885383a 	mul	r2,r3,r2
    1b04:	2087883a 	add	r3,r4,r2
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1b10:	e0bffd17 	ldw	r2,-12(fp)
    1b14:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00017 	ldw	r3,0(r2)
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1b28:	e0bffd17 	ldw	r2,-12(fp)
    1b2c:	11000017 	ldw	r4,0(r2)
    1b30:	e0bffd17 	ldw	r2,-12(fp)
    1b34:	10800f17 	ldw	r2,60(r2)
    1b38:	10ffffc4 	addi	r3,r2,-1
    1b3c:	e0bffd17 	ldw	r2,-12(fp)
    1b40:	10801017 	ldw	r2,64(r2)
    1b44:	1885383a 	mul	r2,r3,r2
    1b48:	2087883a 	add	r3,r4,r2
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b54:	e0fffd17 	ldw	r3,-12(fp)
    1b58:	00bfffc4 	movi	r2,-1
    1b5c:	18801115 	stw	r2,68(r3)
		pxQueue->xTxLock = queueUNLOCKED;
    1b60:	e0fffd17 	ldw	r3,-12(fp)
    1b64:	00bfffc4 	movi	r2,-1
    1b68:	18801215 	stw	r2,72(r3)

		if( xNewQueue == pdFALSE )
    1b6c:	e0bfff17 	ldw	r2,-4(fp)
    1b70:	1004c03a 	cmpne	r2,r2,zero
    1b74:	10000b1e 	bne	r2,zero,1ba4 <xQueueGenericReset+0xe0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b78:	e0bffd17 	ldw	r2,-12(fp)
    1b7c:	10800417 	ldw	r2,16(r2)
    1b80:	1005003a 	cmpeq	r2,r2,zero
    1b84:	10000d1e 	bne	r2,zero,1bbc <xQueueGenericReset+0xf8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b88:	e0bffd17 	ldw	r2,-12(fp)
    1b8c:	11000404 	addi	r4,r2,16
    1b90:	000361c0 	call	361c <xTaskRemoveFromEventList>
    1b94:	10800058 	cmpnei	r2,r2,1
    1b98:	1000081e 	bne	r2,zero,1bbc <xQueueGenericReset+0xf8>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b9c:	003b683a 	trap	0
    1ba0:	00000606 	br	1bbc <xQueueGenericReset+0xf8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1ba4:	e0bffd17 	ldw	r2,-12(fp)
    1ba8:	11000404 	addi	r4,r2,16
    1bac:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1bb0:	e0bffd17 	ldw	r2,-12(fp)
    1bb4:	11000904 	addi	r4,r2,36
    1bb8:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1bbc:	00041680 	call	4168 <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1bc0:	00800044 	movi	r2,1
}
    1bc4:	e037883a 	mov	sp,fp
    1bc8:	dfc00117 	ldw	ra,4(sp)
    1bcc:	df000017 	ldw	fp,0(sp)
    1bd0:	dec00204 	addi	sp,sp,8
    1bd4:	f800283a 	ret

00001bd8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1bd8:	defff704 	addi	sp,sp,-36
    1bdc:	dfc00815 	stw	ra,32(sp)
    1be0:	df000715 	stw	fp,28(sp)
    1be4:	df000704 	addi	fp,sp,28
    1be8:	e13ffd15 	stw	r4,-12(fp)
    1bec:	e17ffe15 	stw	r5,-8(fp)
    1bf0:	e1bfff05 	stb	r6,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bf4:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bf8:	e0bffe17 	ldw	r2,-8(fp)
    1bfc:	1004c03a 	cmpne	r2,r2,zero
    1c00:	1000021e 	bne	r2,zero,1c0c <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1c04:	e03ffb15 	stw	zero,-20(fp)
    1c08:	00000506 	br	1c20 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1c0c:	e0fffd17 	ldw	r3,-12(fp)
    1c10:	e0bffe17 	ldw	r2,-8(fp)
    1c14:	1885383a 	mul	r2,r3,r2
    1c18:	10800044 	addi	r2,r2,1
    1c1c:	e0bffb15 	stw	r2,-20(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1c20:	e0bffb17 	ldw	r2,-20(fp)
    1c24:	11001304 	addi	r4,r2,76
    1c28:	0000fbc0 	call	fbc <pvPortMalloc>
    1c2c:	e0bff915 	stw	r2,-28(fp)

	if( pcAllocatedBuffer != NULL )
    1c30:	e0bff917 	ldw	r2,-28(fp)
    1c34:	1005003a 	cmpeq	r2,r2,zero
    1c38:	1000181e 	bne	r2,zero,1c9c <xQueueGenericCreate+0xc4>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c3c:	e0bff917 	ldw	r2,-28(fp)
    1c40:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c44:	e0bffe17 	ldw	r2,-8(fp)
    1c48:	1004c03a 	cmpne	r2,r2,zero
    1c4c:	1000041e 	bne	r2,zero,1c60 <xQueueGenericCreate+0x88>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c50:	e0fffc17 	ldw	r3,-16(fp)
    1c54:	e0bffc17 	ldw	r2,-16(fp)
    1c58:	10c00015 	stw	r3,0(r2)
    1c5c:	00000406 	br	1c70 <xQueueGenericCreate+0x98>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c60:	e0bff917 	ldw	r2,-28(fp)
    1c64:	10c01304 	addi	r3,r2,76
    1c68:	e0bffc17 	ldw	r2,-16(fp)
    1c6c:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c70:	e0fffc17 	ldw	r3,-16(fp)
    1c74:	e0bffd17 	ldw	r2,-12(fp)
    1c78:	18800f15 	stw	r2,60(r3)
		pxNewQueue->uxItemSize = uxItemSize;
    1c7c:	e0fffc17 	ldw	r3,-16(fp)
    1c80:	e0bffe17 	ldw	r2,-8(fp)
    1c84:	18801015 	stw	r2,64(r3)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c88:	e13ffc17 	ldw	r4,-16(fp)
    1c8c:	01400044 	movi	r5,1
    1c90:	0001ac40 	call	1ac4 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c94:	e0bffc17 	ldw	r2,-16(fp)
    1c98:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c9c:	e0bffa17 	ldw	r2,-24(fp)
}
    1ca0:	e037883a 	mov	sp,fp
    1ca4:	dfc00117 	ldw	ra,4(sp)
    1ca8:	df000017 	ldw	fp,0(sp)
    1cac:	dec00204 	addi	sp,sp,8
    1cb0:	f800283a 	ret

00001cb4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1cb4:	defffc04 	addi	sp,sp,-16
    1cb8:	dfc00315 	stw	ra,12(sp)
    1cbc:	df000215 	stw	fp,8(sp)
    1cc0:	df000204 	addi	fp,sp,8
    1cc4:	e13fff05 	stb	r4,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1cc8:	01001304 	movi	r4,76
    1ccc:	0000fbc0 	call	fbc <pvPortMalloc>
    1cd0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	1005003a 	cmpeq	r2,r2,zero
    1cdc:	1000201e 	bne	r2,zero,1d60 <xQueueCreateMutex+0xac>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cf0:	e0bffe17 	ldw	r2,-8(fp)
    1cf4:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cf8:	e0bffe17 	ldw	r2,-8(fp)
    1cfc:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1d08:	e0fffe17 	ldw	r3,-8(fp)
    1d0c:	00800044 	movi	r2,1
    1d10:	18800f15 	stw	r2,60(r3)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1d14:	e0bffe17 	ldw	r2,-8(fp)
    1d18:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1d1c:	e0fffe17 	ldw	r3,-8(fp)
    1d20:	00bfffc4 	movi	r2,-1
    1d24:	18801115 	stw	r2,68(r3)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1d28:	e0fffe17 	ldw	r3,-8(fp)
    1d2c:	00bfffc4 	movi	r2,-1
    1d30:	18801215 	stw	r2,72(r3)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d34:	e0bffe17 	ldw	r2,-8(fp)
    1d38:	11000404 	addi	r4,r2,16
    1d3c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d40:	e0bffe17 	ldw	r2,-8(fp)
    1d44:	11000904 	addi	r4,r2,36
    1d48:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d4c:	e13ffe17 	ldw	r4,-8(fp)
    1d50:	000b883a 	mov	r5,zero
    1d54:	000d883a 	mov	r6,zero
    1d58:	000f883a 	mov	r7,zero
    1d5c:	0001f100 	call	1f10 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d60:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d64:	e037883a 	mov	sp,fp
    1d68:	dfc00117 	ldw	ra,4(sp)
    1d6c:	df000017 	ldw	fp,0(sp)
    1d70:	dec00204 	addi	sp,sp,8
    1d74:	f800283a 	ret

00001d78 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d78:	defffa04 	addi	sp,sp,-24
    1d7c:	dfc00515 	stw	ra,20(sp)
    1d80:	df000415 	stw	fp,16(sp)
    1d84:	dc000315 	stw	r16,12(sp)
    1d88:	df000304 	addi	fp,sp,12
    1d8c:	e13fff15 	stw	r4,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d90:	e0bfff17 	ldw	r2,-4(fp)
    1d94:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d98:	e0bffd17 	ldw	r2,-12(fp)
    1d9c:	14000117 	ldw	r16,4(r2)
    1da0:	0003e6c0 	call	3e6c <xTaskGetCurrentTaskHandle>
    1da4:	8080111e 	bne	r16,r2,1dec <xQueueGiveMutexRecursive+0x74>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1da8:	e0bffd17 	ldw	r2,-12(fp)
    1dac:	10800317 	ldw	r2,12(r2)
    1db0:	10ffffc4 	addi	r3,r2,-1
    1db4:	e0bffd17 	ldw	r2,-12(fp)
    1db8:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1dbc:	e0bffd17 	ldw	r2,-12(fp)
    1dc0:	10800317 	ldw	r2,12(r2)
    1dc4:	1004c03a 	cmpne	r2,r2,zero
    1dc8:	1000051e 	bne	r2,zero,1de0 <xQueueGiveMutexRecursive+0x68>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1dcc:	e13ffd17 	ldw	r4,-12(fp)
    1dd0:	000b883a 	mov	r5,zero
    1dd4:	000d883a 	mov	r6,zero
    1dd8:	000f883a 	mov	r7,zero
    1ddc:	0001f100 	call	1f10 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1de0:	00800044 	movi	r2,1
    1de4:	e0bffe15 	stw	r2,-8(fp)
    1de8:	00000106 	br	1df0 <xQueueGiveMutexRecursive+0x78>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dec:	e03ffe15 	stw	zero,-8(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1df0:	e0bffe17 	ldw	r2,-8(fp)
	}
    1df4:	e037883a 	mov	sp,fp
    1df8:	dfc00217 	ldw	ra,8(sp)
    1dfc:	df000117 	ldw	fp,4(sp)
    1e00:	dc000017 	ldw	r16,0(sp)
    1e04:	dec00304 	addi	sp,sp,12
    1e08:	f800283a 	ret

00001e0c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1e0c:	defff904 	addi	sp,sp,-28
    1e10:	dfc00615 	stw	ra,24(sp)
    1e14:	df000515 	stw	fp,20(sp)
    1e18:	dc000415 	stw	r16,16(sp)
    1e1c:	df000404 	addi	fp,sp,16
    1e20:	e13ffe15 	stw	r4,-8(fp)
    1e24:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1e28:	e0bffe17 	ldw	r2,-8(fp)
    1e2c:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e30:	e0bffc17 	ldw	r2,-16(fp)
    1e34:	14000117 	ldw	r16,4(r2)
    1e38:	0003e6c0 	call	3e6c <xTaskGetCurrentTaskHandle>
    1e3c:	8080081e 	bne	r16,r2,1e60 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e40:	e0bffc17 	ldw	r2,-16(fp)
    1e44:	10800317 	ldw	r2,12(r2)
    1e48:	10c00044 	addi	r3,r2,1
    1e4c:	e0bffc17 	ldw	r2,-16(fp)
    1e50:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e54:	00800044 	movi	r2,1
    1e58:	e0bffd15 	stw	r2,-12(fp)
    1e5c:	00000e06 	br	1e98 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e60:	e13ffc17 	ldw	r4,-16(fp)
    1e64:	000b883a 	mov	r5,zero
    1e68:	e1bfff17 	ldw	r6,-4(fp)
    1e6c:	000f883a 	mov	r7,zero
    1e70:	00022800 	call	2280 <xQueueGenericReceive>
    1e74:	e0bffd15 	stw	r2,-12(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e78:	e0bffd17 	ldw	r2,-12(fp)
    1e7c:	10800058 	cmpnei	r2,r2,1
    1e80:	1000051e 	bne	r2,zero,1e98 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e84:	e0bffc17 	ldw	r2,-16(fp)
    1e88:	10800317 	ldw	r2,12(r2)
    1e8c:	10c00044 	addi	r3,r2,1
    1e90:	e0bffc17 	ldw	r2,-16(fp)
    1e94:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e98:	e0bffd17 	ldw	r2,-12(fp)
	}
    1e9c:	e037883a 	mov	sp,fp
    1ea0:	dfc00217 	ldw	ra,8(sp)
    1ea4:	df000117 	ldw	fp,4(sp)
    1ea8:	dc000017 	ldw	r16,0(sp)
    1eac:	dec00304 	addi	sp,sp,12
    1eb0:	f800283a 	ret

00001eb4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1eb4:	defffb04 	addi	sp,sp,-20
    1eb8:	dfc00415 	stw	ra,16(sp)
    1ebc:	df000315 	stw	fp,12(sp)
    1ec0:	df000304 	addi	fp,sp,12
    1ec4:	e13ffe15 	stw	r4,-8(fp)
    1ec8:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1ecc:	e13ffe17 	ldw	r4,-8(fp)
    1ed0:	000b883a 	mov	r5,zero
    1ed4:	01800084 	movi	r6,2
    1ed8:	0001bd80 	call	1bd8 <xQueueGenericCreate>
    1edc:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1ee0:	e0bffd17 	ldw	r2,-12(fp)
    1ee4:	1005003a 	cmpeq	r2,r2,zero
    1ee8:	1000031e 	bne	r2,zero,1ef8 <xQueueCreateCountingSemaphore+0x44>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eec:	e0fffd17 	ldw	r3,-12(fp)
    1ef0:	e0bfff17 	ldw	r2,-4(fp)
    1ef4:	18800e15 	stw	r2,56(r3)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ef8:	e0bffd17 	ldw	r2,-12(fp)
	}
    1efc:	e037883a 	mov	sp,fp
    1f00:	dfc00117 	ldw	ra,4(sp)
    1f04:	df000017 	ldw	fp,0(sp)
    1f08:	dec00204 	addi	sp,sp,8
    1f0c:	f800283a 	ret

00001f10 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1f10:	defff404 	addi	sp,sp,-48
    1f14:	dfc00b15 	stw	ra,44(sp)
    1f18:	df000a15 	stw	fp,40(sp)
    1f1c:	df000a04 	addi	fp,sp,40
    1f20:	e13ffb15 	stw	r4,-20(fp)
    1f24:	e17ffc15 	stw	r5,-16(fp)
    1f28:	e1bffd15 	stw	r6,-12(fp)
    1f2c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1f30:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f34:	e0bffb17 	ldw	r2,-20(fp)
    1f38:	e0bff615 	stw	r2,-40(fp)
    1f3c:	00000006 	br	1f40 <xQueueGenericSend+0x30>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f40:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f44:	e0bff617 	ldw	r2,-40(fp)
    1f48:	10c00e17 	ldw	r3,56(r2)
    1f4c:	e0bff617 	ldw	r2,-40(fp)
    1f50:	10800f17 	ldw	r2,60(r2)
    1f54:	18800336 	bltu	r3,r2,1f64 <xQueueGenericSend+0x54>
    1f58:	e0bffe17 	ldw	r2,-8(fp)
    1f5c:	10800098 	cmpnei	r2,r2,2
    1f60:	1000181e 	bne	r2,zero,1fc4 <xQueueGenericSend+0xb4>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f64:	e13ff617 	ldw	r4,-40(fp)
    1f68:	e17ffc17 	ldw	r5,-16(fp)
    1f6c:	e1bffe17 	ldw	r6,-8(fp)
    1f70:	000270c0 	call	270c <prvCopyDataToQueue>
    1f74:	e0bff715 	stw	r2,-36(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f78:	e0bff617 	ldw	r2,-40(fp)
    1f7c:	10800917 	ldw	r2,36(r2)
    1f80:	1005003a 	cmpeq	r2,r2,zero
    1f84:	1000071e 	bne	r2,zero,1fa4 <xQueueGenericSend+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f88:	e0bff617 	ldw	r2,-40(fp)
    1f8c:	11000904 	addi	r4,r2,36
    1f90:	000361c0 	call	361c <xTaskRemoveFromEventList>
    1f94:	10800058 	cmpnei	r2,r2,1
    1f98:	1000061e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xa4>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f9c:	003b683a 	trap	0
    1fa0:	00000406 	br	1fb4 <xQueueGenericSend+0xa4>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1fa4:	e0bff717 	ldw	r2,-36(fp)
    1fa8:	1005003a 	cmpeq	r2,r2,zero
    1fac:	1000011e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xa4>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1fb0:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1fb4:	00041680 	call	4168 <vTaskExitCritical>
				return pdPASS;
    1fb8:	00800044 	movi	r2,1
    1fbc:	e0bfff15 	stw	r2,-4(fp)
    1fc0:	00003906 	br	20a8 <xQueueGenericSend+0x198>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1fc4:	e0bffd17 	ldw	r2,-12(fp)
    1fc8:	1004c03a 	cmpne	r2,r2,zero
    1fcc:	1000031e 	bne	r2,zero,1fdc <xQueueGenericSend+0xcc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1fd0:	00041680 	call	4168 <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1fd4:	e03fff15 	stw	zero,-4(fp)
    1fd8:	00003306 	br	20a8 <xQueueGenericSend+0x198>
				}
				else if( xEntryTimeSet == pdFALSE )
    1fdc:	e0bff817 	ldw	r2,-32(fp)
    1fe0:	1004c03a 	cmpne	r2,r2,zero
    1fe4:	1000041e 	bne	r2,zero,1ff8 <xQueueGenericSend+0xe8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fe8:	e13ff904 	addi	r4,fp,-28
    1fec:	00037d40 	call	37d4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1ff0:	00800044 	movi	r2,1
    1ff4:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1ff8:	00041680 	call	4168 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1ffc:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2000:	00041140 	call	4114 <vTaskEnterCritical>
    2004:	e0bff617 	ldw	r2,-40(fp)
    2008:	10801117 	ldw	r2,68(r2)
    200c:	10bfffd8 	cmpnei	r2,r2,-1
    2010:	1000021e 	bne	r2,zero,201c <xQueueGenericSend+0x10c>
    2014:	e0bff617 	ldw	r2,-40(fp)
    2018:	10001115 	stw	zero,68(r2)
    201c:	e0bff617 	ldw	r2,-40(fp)
    2020:	10801217 	ldw	r2,72(r2)
    2024:	10bfffd8 	cmpnei	r2,r2,-1
    2028:	1000021e 	bne	r2,zero,2034 <xQueueGenericSend+0x124>
    202c:	e0bff617 	ldw	r2,-40(fp)
    2030:	10001215 	stw	zero,72(r2)
    2034:	00041680 	call	4168 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2038:	e13ff904 	addi	r4,fp,-28
    203c:	e17ffd04 	addi	r5,fp,-12
    2040:	000380c0 	call	380c <xTaskCheckForTimeOut>
    2044:	1004c03a 	cmpne	r2,r2,zero
    2048:	1000131e 	bne	r2,zero,2098 <xQueueGenericSend+0x188>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    204c:	e13ff617 	ldw	r4,-40(fp)
    2050:	0002ac40 	call	2ac4 <prvIsQueueFull>
    2054:	1005003a 	cmpeq	r2,r2,zero
    2058:	10000b1e 	bne	r2,zero,2088 <xQueueGenericSend+0x178>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    205c:	e0bff617 	ldw	r2,-40(fp)
    2060:	11000404 	addi	r4,r2,16
    2064:	e17ffd17 	ldw	r5,-12(fp)
    2068:	00034e80 	call	34e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    206c:	e13ff617 	ldw	r4,-40(fp)
    2070:	000293c0 	call	293c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2074:	00030180 	call	3018 <xTaskResumeAll>
    2078:	1004c03a 	cmpne	r2,r2,zero
    207c:	103fb01e 	bne	r2,zero,1f40 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
    2080:	003b683a 	trap	0
    2084:	003fae06 	br	1f40 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2088:	e13ff617 	ldw	r4,-40(fp)
    208c:	000293c0 	call	293c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2090:	00030180 	call	3018 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    2094:	003faa06 	br	1f40 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2098:	e13ff617 	ldw	r4,-40(fp)
    209c:	000293c0 	call	293c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    20a0:	00030180 	call	3018 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    20a4:	e03fff15 	stw	zero,-4(fp)
    20a8:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    20ac:	e037883a 	mov	sp,fp
    20b0:	dfc00117 	ldw	ra,4(sp)
    20b4:	df000017 	ldw	fp,0(sp)
    20b8:	dec00204 	addi	sp,sp,8
    20bc:	f800283a 	ret

000020c0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    20c0:	defff704 	addi	sp,sp,-36
    20c4:	dfc00815 	stw	ra,32(sp)
    20c8:	df000715 	stw	fp,28(sp)
    20cc:	df000704 	addi	fp,sp,28
    20d0:	e13ffc15 	stw	r4,-16(fp)
    20d4:	e17ffd15 	stw	r5,-12(fp)
    20d8:	e1bffe15 	stw	r6,-8(fp)
    20dc:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    20e0:	e0bffc17 	ldw	r2,-16(fp)
    20e4:	e0bff915 	stw	r2,-28(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20e8:	e03ffa15 	stw	zero,-24(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20ec:	e0bff917 	ldw	r2,-28(fp)
    20f0:	10c00e17 	ldw	r3,56(r2)
    20f4:	e0bff917 	ldw	r2,-28(fp)
    20f8:	10800f17 	ldw	r2,60(r2)
    20fc:	18800336 	bltu	r3,r2,210c <xQueueGenericSendFromISR+0x4c>
    2100:	e0bfff17 	ldw	r2,-4(fp)
    2104:	10800098 	cmpnei	r2,r2,2
    2108:	1000201e 	bne	r2,zero,218c <xQueueGenericSendFromISR+0xcc>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    210c:	e13ff917 	ldw	r4,-28(fp)
    2110:	e17ffd17 	ldw	r5,-12(fp)
    2114:	e1bfff17 	ldw	r6,-4(fp)
    2118:	000270c0 	call	270c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    211c:	e0bff917 	ldw	r2,-28(fp)
    2120:	10801217 	ldw	r2,72(r2)
    2124:	10bfffd8 	cmpnei	r2,r2,-1
    2128:	1000101e 	bne	r2,zero,216c <xQueueGenericSendFromISR+0xac>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    212c:	e0bff917 	ldw	r2,-28(fp)
    2130:	10800917 	ldw	r2,36(r2)
    2134:	1005003a 	cmpeq	r2,r2,zero
    2138:	1000111e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    213c:	e0bff917 	ldw	r2,-28(fp)
    2140:	11000904 	addi	r4,r2,36
    2144:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2148:	1005003a 	cmpeq	r2,r2,zero
    214c:	10000c1e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2150:	e0bffe17 	ldw	r2,-8(fp)
    2154:	1005003a 	cmpeq	r2,r2,zero
    2158:	1000091e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xc0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    215c:	e0fffe17 	ldw	r3,-8(fp)
    2160:	00800044 	movi	r2,1
    2164:	18800015 	stw	r2,0(r3)
    2168:	00000506 	br	2180 <xQueueGenericSendFromISR+0xc0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    216c:	e0bff917 	ldw	r2,-28(fp)
    2170:	10801217 	ldw	r2,72(r2)
    2174:	10c00044 	addi	r3,r2,1
    2178:	e0bff917 	ldw	r2,-28(fp)
    217c:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2180:	00800044 	movi	r2,1
    2184:	e0bffb15 	stw	r2,-20(fp)
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    2188:	00000106 	br	2190 <xQueueGenericSendFromISR+0xd0>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    218c:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2190:	e0bffb17 	ldw	r2,-20(fp)
}
    2194:	e037883a 	mov	sp,fp
    2198:	dfc00117 	ldw	ra,4(sp)
    219c:	df000017 	ldw	fp,0(sp)
    21a0:	dec00204 	addi	sp,sp,8
    21a4:	f800283a 	ret

000021a8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    21a8:	defff904 	addi	sp,sp,-28
    21ac:	dfc00615 	stw	ra,24(sp)
    21b0:	df000515 	stw	fp,20(sp)
    21b4:	df000504 	addi	fp,sp,20
    21b8:	e13ffe15 	stw	r4,-8(fp)
    21bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    21c0:	e0bffe17 	ldw	r2,-8(fp)
    21c4:	e0bffb15 	stw	r2,-20(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    21c8:	e03ffc15 	stw	zero,-16(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    21cc:	e0bffb17 	ldw	r2,-20(fp)
    21d0:	10c00e17 	ldw	r3,56(r2)
    21d4:	e0bffb17 	ldw	r2,-20(fp)
    21d8:	10800f17 	ldw	r2,60(r2)
    21dc:	1880212e 	bgeu	r3,r2,2264 <xQueueGiveFromISR+0xbc>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    21e0:	e0bffb17 	ldw	r2,-20(fp)
    21e4:	10800e17 	ldw	r2,56(r2)
    21e8:	10c00044 	addi	r3,r2,1
    21ec:	e0bffb17 	ldw	r2,-20(fp)
    21f0:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21f4:	e0bffb17 	ldw	r2,-20(fp)
    21f8:	10801217 	ldw	r2,72(r2)
    21fc:	10bfffd8 	cmpnei	r2,r2,-1
    2200:	1000101e 	bne	r2,zero,2244 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2204:	e0bffb17 	ldw	r2,-20(fp)
    2208:	10800917 	ldw	r2,36(r2)
    220c:	1005003a 	cmpeq	r2,r2,zero
    2210:	1000111e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2214:	e0bffb17 	ldw	r2,-20(fp)
    2218:	11000904 	addi	r4,r2,36
    221c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2220:	1005003a 	cmpeq	r2,r2,zero
    2224:	10000c1e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2228:	e0bfff17 	ldw	r2,-4(fp)
    222c:	1005003a 	cmpeq	r2,r2,zero
    2230:	1000091e 	bne	r2,zero,2258 <xQueueGiveFromISR+0xb0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2234:	e0ffff17 	ldw	r3,-4(fp)
    2238:	00800044 	movi	r2,1
    223c:	18800015 	stw	r2,0(r3)
    2240:	00000506 	br	2258 <xQueueGiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2244:	e0bffb17 	ldw	r2,-20(fp)
    2248:	10801217 	ldw	r2,72(r2)
    224c:	10c00044 	addi	r3,r2,1
    2250:	e0bffb17 	ldw	r2,-20(fp)
    2254:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2258:	00800044 	movi	r2,1
    225c:	e0bffd15 	stw	r2,-12(fp)
    2260:	00000106 	br	2268 <xQueueGiveFromISR+0xc0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2264:	e03ffd15 	stw	zero,-12(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2268:	e0bffd17 	ldw	r2,-12(fp)
}
    226c:	e037883a 	mov	sp,fp
    2270:	dfc00117 	ldw	ra,4(sp)
    2274:	df000017 	ldw	fp,0(sp)
    2278:	dec00204 	addi	sp,sp,8
    227c:	f800283a 	ret

00002280 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    2280:	defff404 	addi	sp,sp,-48
    2284:	dfc00b15 	stw	ra,44(sp)
    2288:	df000a15 	stw	fp,40(sp)
    228c:	df000a04 	addi	fp,sp,40
    2290:	e13ffb15 	stw	r4,-20(fp)
    2294:	e17ffc15 	stw	r5,-16(fp)
    2298:	e1bffd15 	stw	r6,-12(fp)
    229c:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    22a0:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    22a4:	e0bffb17 	ldw	r2,-20(fp)
    22a8:	e0bff615 	stw	r2,-40(fp)
    22ac:	00000006 	br	22b0 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    22b0:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    22b4:	e0bff617 	ldw	r2,-40(fp)
    22b8:	10800e17 	ldw	r2,56(r2)
    22bc:	1005003a 	cmpeq	r2,r2,zero
    22c0:	1000321e 	bne	r2,zero,238c <xQueueGenericReceive+0x10c>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    22c4:	e0bff617 	ldw	r2,-40(fp)
    22c8:	10800317 	ldw	r2,12(r2)
    22cc:	e0bff715 	stw	r2,-36(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    22d0:	e13ff617 	ldw	r4,-40(fp)
    22d4:	e17ffc17 	ldw	r5,-16(fp)
    22d8:	00028a00 	call	28a0 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    22dc:	e0bffe17 	ldw	r2,-8(fp)
    22e0:	1004c03a 	cmpne	r2,r2,zero
    22e4:	1000181e 	bne	r2,zero,2348 <xQueueGenericReceive+0xc8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    22e8:	e0bff617 	ldw	r2,-40(fp)
    22ec:	10800e17 	ldw	r2,56(r2)
    22f0:	10ffffc4 	addi	r3,r2,-1
    22f4:	e0bff617 	ldw	r2,-40(fp)
    22f8:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    22fc:	e0bff617 	ldw	r2,-40(fp)
    2300:	10800017 	ldw	r2,0(r2)
    2304:	1004c03a 	cmpne	r2,r2,zero
    2308:	1000041e 	bne	r2,zero,231c <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    230c:	00042140 	call	4214 <pvTaskIncrementMutexHeldCount>
    2310:	1007883a 	mov	r3,r2
    2314:	e0bff617 	ldw	r2,-40(fp)
    2318:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    231c:	e0bff617 	ldw	r2,-40(fp)
    2320:	10800417 	ldw	r2,16(r2)
    2324:	1005003a 	cmpeq	r2,r2,zero
    2328:	1000141e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    232c:	e0bff617 	ldw	r2,-40(fp)
    2330:	11000404 	addi	r4,r2,16
    2334:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2338:	10800058 	cmpnei	r2,r2,1
    233c:	10000f1e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
						{
							queueYIELD_IF_USING_PREEMPTION();
    2340:	003b683a 	trap	0
    2344:	00000d06 	br	237c <xQueueGenericReceive+0xfc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    2348:	e0fff617 	ldw	r3,-40(fp)
    234c:	e0bff717 	ldw	r2,-36(fp)
    2350:	18800315 	stw	r2,12(r3)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2354:	e0bff617 	ldw	r2,-40(fp)
    2358:	10800917 	ldw	r2,36(r2)
    235c:	1005003a 	cmpeq	r2,r2,zero
    2360:	1000061e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2364:	e0bff617 	ldw	r2,-40(fp)
    2368:	11000904 	addi	r4,r2,36
    236c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2370:	1005003a 	cmpeq	r2,r2,zero
    2374:	1000011e 	bne	r2,zero,237c <xQueueGenericReceive+0xfc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2378:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    237c:	00041680 	call	4168 <vTaskExitCritical>
				return pdPASS;
    2380:	00800044 	movi	r2,1
    2384:	e0bfff15 	stw	r2,-4(fp)
    2388:	00004206 	br	2494 <xQueueGenericReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    238c:	e0bffd17 	ldw	r2,-12(fp)
    2390:	1004c03a 	cmpne	r2,r2,zero
    2394:	1000031e 	bne	r2,zero,23a4 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2398:	00041680 	call	4168 <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    239c:	e03fff15 	stw	zero,-4(fp)
    23a0:	00003c06 	br	2494 <xQueueGenericReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
    23a4:	e0bff817 	ldw	r2,-32(fp)
    23a8:	1004c03a 	cmpne	r2,r2,zero
    23ac:	1000041e 	bne	r2,zero,23c0 <xQueueGenericReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    23b0:	e13ff904 	addi	r4,fp,-28
    23b4:	00037d40 	call	37d4 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    23b8:	00800044 	movi	r2,1
    23bc:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    23c0:	00041680 	call	4168 <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    23c4:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    23c8:	00041140 	call	4114 <vTaskEnterCritical>
    23cc:	e0bff617 	ldw	r2,-40(fp)
    23d0:	10801117 	ldw	r2,68(r2)
    23d4:	10bfffd8 	cmpnei	r2,r2,-1
    23d8:	1000021e 	bne	r2,zero,23e4 <xQueueGenericReceive+0x164>
    23dc:	e0bff617 	ldw	r2,-40(fp)
    23e0:	10001115 	stw	zero,68(r2)
    23e4:	e0bff617 	ldw	r2,-40(fp)
    23e8:	10801217 	ldw	r2,72(r2)
    23ec:	10bfffd8 	cmpnei	r2,r2,-1
    23f0:	1000021e 	bne	r2,zero,23fc <xQueueGenericReceive+0x17c>
    23f4:	e0bff617 	ldw	r2,-40(fp)
    23f8:	10001215 	stw	zero,72(r2)
    23fc:	00041680 	call	4168 <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2400:	e13ff904 	addi	r4,fp,-28
    2404:	e17ffd04 	addi	r5,fp,-12
    2408:	000380c0 	call	380c <xTaskCheckForTimeOut>
    240c:	1004c03a 	cmpne	r2,r2,zero
    2410:	10001c1e 	bne	r2,zero,2484 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    2414:	e13ff617 	ldw	r4,-40(fp)
    2418:	0002a2c0 	call	2a2c <prvIsQueueEmpty>
    241c:	1005003a 	cmpeq	r2,r2,zero
    2420:	1000141e 	bne	r2,zero,2474 <xQueueGenericReceive+0x1f4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2424:	e0bff617 	ldw	r2,-40(fp)
    2428:	10800017 	ldw	r2,0(r2)
    242c:	1004c03a 	cmpne	r2,r2,zero
    2430:	1000051e 	bne	r2,zero,2448 <xQueueGenericReceive+0x1c8>
					{
						taskENTER_CRITICAL();
    2434:	00041140 	call	4114 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    2438:	e0bff617 	ldw	r2,-40(fp)
    243c:	11000117 	ldw	r4,4(r2)
    2440:	0003ee80 	call	3ee8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    2444:	00041680 	call	4168 <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2448:	e0bff617 	ldw	r2,-40(fp)
    244c:	11000904 	addi	r4,r2,36
    2450:	e17ffd17 	ldw	r5,-12(fp)
    2454:	00034e80 	call	34e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    2458:	e13ff617 	ldw	r4,-40(fp)
    245c:	000293c0 	call	293c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    2460:	00030180 	call	3018 <xTaskResumeAll>
    2464:	1004c03a 	cmpne	r2,r2,zero
    2468:	103f911e 	bne	r2,zero,22b0 <xQueueGenericReceive+0x30>
				{
					portYIELD_WITHIN_API();
    246c:	003b683a 	trap	0
    2470:	003f8f06 	br	22b0 <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2474:	e13ff617 	ldw	r4,-40(fp)
    2478:	000293c0 	call	293c <prvUnlockQueue>
				( void ) xTaskResumeAll();
    247c:	00030180 	call	3018 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    2480:	003f8b06 	br	22b0 <xQueueGenericReceive+0x30>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2484:	e13ff617 	ldw	r4,-40(fp)
    2488:	000293c0 	call	293c <prvUnlockQueue>
			( void ) xTaskResumeAll();
    248c:	00030180 	call	3018 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2490:	e03fff15 	stw	zero,-4(fp)
    2494:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    2498:	e037883a 	mov	sp,fp
    249c:	dfc00117 	ldw	ra,4(sp)
    24a0:	df000017 	ldw	fp,0(sp)
    24a4:	dec00204 	addi	sp,sp,8
    24a8:	f800283a 	ret

000024ac <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    24ac:	defff804 	addi	sp,sp,-32
    24b0:	dfc00715 	stw	ra,28(sp)
    24b4:	df000615 	stw	fp,24(sp)
    24b8:	df000604 	addi	fp,sp,24
    24bc:	e13ffd15 	stw	r4,-12(fp)
    24c0:	e17ffe15 	stw	r5,-8(fp)
    24c4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    24c8:	e0bffd17 	ldw	r2,-12(fp)
    24cc:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    24d0:	e03ffb15 	stw	zero,-20(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    24d4:	e0bffa17 	ldw	r2,-24(fp)
    24d8:	10800e17 	ldw	r2,56(r2)
    24dc:	1005003a 	cmpeq	r2,r2,zero
    24e0:	1000241e 	bne	r2,zero,2574 <xQueueReceiveFromISR+0xc8>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    24e4:	e13ffa17 	ldw	r4,-24(fp)
    24e8:	e17ffe17 	ldw	r5,-8(fp)
    24ec:	00028a00 	call	28a0 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    24f0:	e0bffa17 	ldw	r2,-24(fp)
    24f4:	10800e17 	ldw	r2,56(r2)
    24f8:	10ffffc4 	addi	r3,r2,-1
    24fc:	e0bffa17 	ldw	r2,-24(fp)
    2500:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2504:	e0bffa17 	ldw	r2,-24(fp)
    2508:	10801117 	ldw	r2,68(r2)
    250c:	10bfffd8 	cmpnei	r2,r2,-1
    2510:	1000101e 	bne	r2,zero,2554 <xQueueReceiveFromISR+0xa8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2514:	e0bffa17 	ldw	r2,-24(fp)
    2518:	10800417 	ldw	r2,16(r2)
    251c:	1005003a 	cmpeq	r2,r2,zero
    2520:	1000111e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2524:	e0bffa17 	ldw	r2,-24(fp)
    2528:	11000404 	addi	r4,r2,16
    252c:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2530:	1005003a 	cmpeq	r2,r2,zero
    2534:	10000c1e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    2538:	e0bfff17 	ldw	r2,-4(fp)
    253c:	1005003a 	cmpeq	r2,r2,zero
    2540:	1000091e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xbc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    2544:	e0ffff17 	ldw	r3,-4(fp)
    2548:	00800044 	movi	r2,1
    254c:	18800015 	stw	r2,0(r3)
    2550:	00000506 	br	2568 <xQueueReceiveFromISR+0xbc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    2554:	e0bffa17 	ldw	r2,-24(fp)
    2558:	10801117 	ldw	r2,68(r2)
    255c:	10c00044 	addi	r3,r2,1
    2560:	e0bffa17 	ldw	r2,-24(fp)
    2564:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffc15 	stw	r2,-16(fp)
    2570:	00000106 	br	2578 <xQueueReceiveFromISR+0xcc>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffc15 	stw	zero,-16(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffc17 	ldw	r2,-16(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2590:	defff804 	addi	sp,sp,-32
    2594:	dfc00715 	stw	ra,28(sp)
    2598:	df000615 	stw	fp,24(sp)
    259c:	df000604 	addi	fp,sp,24
    25a0:	e13ffe15 	stw	r4,-8(fp)
    25a4:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    25a8:	e0bffe17 	ldw	r2,-8(fp)
    25ac:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    25b0:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    25b4:	e0bffa17 	ldw	r2,-24(fp)
    25b8:	10800e17 	ldw	r2,56(r2)
    25bc:	1005003a 	cmpeq	r2,r2,zero
    25c0:	10000c1e 	bne	r2,zero,25f4 <xQueuePeekFromISR+0x64>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    25c4:	e0bffa17 	ldw	r2,-24(fp)
    25c8:	10800317 	ldw	r2,12(r2)
    25cc:	e0bffb15 	stw	r2,-20(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    25d0:	e13ffa17 	ldw	r4,-24(fp)
    25d4:	e17fff17 	ldw	r5,-4(fp)
    25d8:	00028a00 	call	28a0 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    25dc:	e0fffa17 	ldw	r3,-24(fp)
    25e0:	e0bffb17 	ldw	r2,-20(fp)
    25e4:	18800315 	stw	r2,12(r3)

			xReturn = pdPASS;
    25e8:	00800044 	movi	r2,1
    25ec:	e0bffd15 	stw	r2,-12(fp)
    25f0:	00000106 	br	25f8 <xQueuePeekFromISR+0x68>
		}
		else
		{
			xReturn = pdFAIL;
    25f4:	e03ffd15 	stw	zero,-12(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    25f8:	e0bffd17 	ldw	r2,-12(fp)
}
    25fc:	e037883a 	mov	sp,fp
    2600:	dfc00117 	ldw	ra,4(sp)
    2604:	df000017 	ldw	fp,0(sp)
    2608:	dec00204 	addi	sp,sp,8
    260c:	f800283a 	ret

00002610 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2610:	defffc04 	addi	sp,sp,-16
    2614:	dfc00315 	stw	ra,12(sp)
    2618:	df000215 	stw	fp,8(sp)
    261c:	df000204 	addi	fp,sp,8
    2620:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    2624:	00041140 	call	4114 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2628:	e0bfff17 	ldw	r2,-4(fp)
    262c:	10800e17 	ldw	r2,56(r2)
    2630:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2634:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
    2638:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    263c:	e037883a 	mov	sp,fp
    2640:	dfc00117 	ldw	ra,4(sp)
    2644:	df000017 	ldw	fp,0(sp)
    2648:	dec00204 	addi	sp,sp,8
    264c:	f800283a 	ret

00002650 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    2650:	defffb04 	addi	sp,sp,-20
    2654:	dfc00415 	stw	ra,16(sp)
    2658:	df000315 	stw	fp,12(sp)
    265c:	df000304 	addi	fp,sp,12
    2660:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    2664:	e0bfff17 	ldw	r2,-4(fp)
    2668:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    266c:	00041140 	call	4114 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    2670:	e0bffd17 	ldw	r2,-12(fp)
    2674:	10c00f17 	ldw	r3,60(r2)
    2678:	e0bffd17 	ldw	r2,-12(fp)
    267c:	10800e17 	ldw	r2,56(r2)
    2680:	1885c83a 	sub	r2,r3,r2
    2684:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2688:	00041680 	call	4168 <vTaskExitCritical>

	return uxReturn;
    268c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2690:	e037883a 	mov	sp,fp
    2694:	dfc00117 	ldw	ra,4(sp)
    2698:	df000017 	ldw	fp,0(sp)
    269c:	dec00204 	addi	sp,sp,8
    26a0:	f800283a 	ret

000026a4 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    26a4:	defffd04 	addi	sp,sp,-12
    26a8:	df000215 	stw	fp,8(sp)
    26ac:	df000204 	addi	fp,sp,8
    26b0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    26b4:	e0bfff17 	ldw	r2,-4(fp)
    26b8:	10800e17 	ldw	r2,56(r2)
    26bc:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    26c0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    26c4:	e037883a 	mov	sp,fp
    26c8:	df000017 	ldw	fp,0(sp)
    26cc:	dec00104 	addi	sp,sp,4
    26d0:	f800283a 	ret

000026d4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    26d4:	defffc04 	addi	sp,sp,-16
    26d8:	dfc00315 	stw	ra,12(sp)
    26dc:	df000215 	stw	fp,8(sp)
    26e0:	df000204 	addi	fp,sp,8
    26e4:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    26f0:	e13ffe17 	ldw	r4,-8(fp)
    26f4:	00011500 	call	1150 <vPortFree>
}
    26f8:	e037883a 	mov	sp,fp
    26fc:	dfc00117 	ldw	ra,4(sp)
    2700:	df000017 	ldw	fp,0(sp)
    2704:	dec00204 	addi	sp,sp,8
    2708:	f800283a 	ret

0000270c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    270c:	defffa04 	addi	sp,sp,-24
    2710:	dfc00515 	stw	ra,20(sp)
    2714:	df000415 	stw	fp,16(sp)
    2718:	df000404 	addi	fp,sp,16
    271c:	e13ffd15 	stw	r4,-12(fp)
    2720:	e17ffe15 	stw	r5,-8(fp)
    2724:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    2728:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10801017 	ldw	r2,64(r2)
    2734:	1004c03a 	cmpne	r2,r2,zero
    2738:	10000b1e 	bne	r2,zero,2768 <prvCopyDataToQueue+0x5c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    273c:	e0bffd17 	ldw	r2,-12(fp)
    2740:	10800017 	ldw	r2,0(r2)
    2744:	1004c03a 	cmpne	r2,r2,zero
    2748:	10004a1e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    274c:	e0bffd17 	ldw	r2,-12(fp)
    2750:	11000117 	ldw	r4,4(r2)
    2754:	00040180 	call	4018 <xTaskPriorityDisinherit>
    2758:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10000115 	stw	zero,4(r2)
    2764:	00004306 	br	2874 <prvCopyDataToQueue+0x168>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    2768:	e0bfff17 	ldw	r2,-4(fp)
    276c:	1004c03a 	cmpne	r2,r2,zero
    2770:	1000191e 	bne	r2,zero,27d8 <prvCopyDataToQueue+0xcc>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00217 	ldw	r3,8(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	11801017 	ldw	r6,64(r2)
    2784:	e0bffe17 	ldw	r2,-8(fp)
    2788:	1809883a 	mov	r4,r3
    278c:	100b883a 	mov	r5,r2
    2790:	00053380 	call	5338 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00217 	ldw	r3,8(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10801017 	ldw	r2,64(r2)
    27a4:	1887883a 	add	r3,r3,r2
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10c00217 	ldw	r3,8(r2)
    27b8:	e0bffd17 	ldw	r2,-12(fp)
    27bc:	10800117 	ldw	r2,4(r2)
    27c0:	18802c36 	bltu	r3,r2,2874 <prvCopyDataToQueue+0x168>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    27c4:	e0bffd17 	ldw	r2,-12(fp)
    27c8:	10c00017 	ldw	r3,0(r2)
    27cc:	e0bffd17 	ldw	r2,-12(fp)
    27d0:	10c00215 	stw	r3,8(r2)
    27d4:	00002706 	br	2874 <prvCopyDataToQueue+0x168>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    27d8:	e0bffd17 	ldw	r2,-12(fp)
    27dc:	10c00317 	ldw	r3,12(r2)
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	11801017 	ldw	r6,64(r2)
    27e8:	e0bffe17 	ldw	r2,-8(fp)
    27ec:	1809883a 	mov	r4,r3
    27f0:	100b883a 	mov	r5,r2
    27f4:	00053380 	call	5338 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    27f8:	e0bffd17 	ldw	r2,-12(fp)
    27fc:	10c00317 	ldw	r3,12(r2)
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10801017 	ldw	r2,64(r2)
    2808:	1887c83a 	sub	r3,r3,r2
    280c:	e0bffd17 	ldw	r2,-12(fp)
    2810:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2814:	e0bffd17 	ldw	r2,-12(fp)
    2818:	10c00317 	ldw	r3,12(r2)
    281c:	e0bffd17 	ldw	r2,-12(fp)
    2820:	10800017 	ldw	r2,0(r2)
    2824:	1880072e 	bgeu	r3,r2,2844 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    2828:	e0bffd17 	ldw	r2,-12(fp)
    282c:	10c00117 	ldw	r3,4(r2)
    2830:	e0bffd17 	ldw	r2,-12(fp)
    2834:	10801017 	ldw	r2,64(r2)
    2838:	1887c83a 	sub	r3,r3,r2
    283c:	e0bffd17 	ldw	r2,-12(fp)
    2840:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    2844:	e0bfff17 	ldw	r2,-4(fp)
    2848:	10800098 	cmpnei	r2,r2,2
    284c:	1000091e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2850:	e0bffd17 	ldw	r2,-12(fp)
    2854:	10800e17 	ldw	r2,56(r2)
    2858:	1005003a 	cmpeq	r2,r2,zero
    285c:	1000051e 	bne	r2,zero,2874 <prvCopyDataToQueue+0x168>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    2860:	e0bffd17 	ldw	r2,-12(fp)
    2864:	10800e17 	ldw	r2,56(r2)
    2868:	10ffffc4 	addi	r3,r2,-1
    286c:	e0bffd17 	ldw	r2,-12(fp)
    2870:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2874:	e0bffd17 	ldw	r2,-12(fp)
    2878:	10800e17 	ldw	r2,56(r2)
    287c:	10c00044 	addi	r3,r2,1
    2880:	e0bffd17 	ldw	r2,-12(fp)
    2884:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2888:	e0bffc17 	ldw	r2,-16(fp)
}
    288c:	e037883a 	mov	sp,fp
    2890:	dfc00117 	ldw	ra,4(sp)
    2894:	df000017 	ldw	fp,0(sp)
    2898:	dec00204 	addi	sp,sp,8
    289c:	f800283a 	ret

000028a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    28a0:	defffc04 	addi	sp,sp,-16
    28a4:	dfc00315 	stw	ra,12(sp)
    28a8:	df000215 	stw	fp,8(sp)
    28ac:	df000204 	addi	fp,sp,8
    28b0:	e13ffe15 	stw	r4,-8(fp)
    28b4:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    28b8:	e0bffe17 	ldw	r2,-8(fp)
    28bc:	10801017 	ldw	r2,64(r2)
    28c0:	1005003a 	cmpeq	r2,r2,zero
    28c4:	1000181e 	bne	r2,zero,2928 <prvCopyDataFromQueue+0x88>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    28c8:	e0bffe17 	ldw	r2,-8(fp)
    28cc:	10c00317 	ldw	r3,12(r2)
    28d0:	e0bffe17 	ldw	r2,-8(fp)
    28d4:	10801017 	ldw	r2,64(r2)
    28d8:	1887883a 	add	r3,r3,r2
    28dc:	e0bffe17 	ldw	r2,-8(fp)
    28e0:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    28e4:	e0bffe17 	ldw	r2,-8(fp)
    28e8:	10c00317 	ldw	r3,12(r2)
    28ec:	e0bffe17 	ldw	r2,-8(fp)
    28f0:	10800117 	ldw	r2,4(r2)
    28f4:	18800436 	bltu	r3,r2,2908 <prvCopyDataFromQueue+0x68>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    28f8:	e0bffe17 	ldw	r2,-8(fp)
    28fc:	10c00017 	ldw	r3,0(r2)
    2900:	e0bffe17 	ldw	r2,-8(fp)
    2904:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2908:	e0bffe17 	ldw	r2,-8(fp)
    290c:	10c00317 	ldw	r3,12(r2)
    2910:	e0bffe17 	ldw	r2,-8(fp)
    2914:	11801017 	ldw	r6,64(r2)
    2918:	e0bfff17 	ldw	r2,-4(fp)
    291c:	1009883a 	mov	r4,r2
    2920:	180b883a 	mov	r5,r3
    2924:	00053380 	call	5338 <memcpy>
	}
}
    2928:	e037883a 	mov	sp,fp
    292c:	dfc00117 	ldw	ra,4(sp)
    2930:	df000017 	ldw	fp,0(sp)
    2934:	dec00204 	addi	sp,sp,8
    2938:	f800283a 	ret

0000293c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    293c:	defffd04 	addi	sp,sp,-12
    2940:	dfc00215 	stw	ra,8(sp)
    2944:	df000115 	stw	fp,4(sp)
    2948:	df000104 	addi	fp,sp,4
    294c:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2950:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2954:	00000f06 	br	2994 <prvUnlockQueue+0x58>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2958:	e0bfff17 	ldw	r2,-4(fp)
    295c:	10800917 	ldw	r2,36(r2)
    2960:	1005003a 	cmpeq	r2,r2,zero
    2964:	10000f1e 	bne	r2,zero,29a4 <prvUnlockQueue+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2968:	e0bfff17 	ldw	r2,-4(fp)
    296c:	11000904 	addi	r4,r2,36
    2970:	000361c0 	call	361c <xTaskRemoveFromEventList>
    2974:	1005003a 	cmpeq	r2,r2,zero
    2978:	1000011e 	bne	r2,zero,2980 <prvUnlockQueue+0x44>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    297c:	00038d00 	call	38d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    2980:	e0bfff17 	ldw	r2,-4(fp)
    2984:	10801217 	ldw	r2,72(r2)
    2988:	10ffffc4 	addi	r3,r2,-1
    298c:	e0bfff17 	ldw	r2,-4(fp)
    2990:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2994:	e0bfff17 	ldw	r2,-4(fp)
    2998:	10801217 	ldw	r2,72(r2)
    299c:	10800048 	cmpgei	r2,r2,1
    29a0:	103fed1e 	bne	r2,zero,2958 <prvUnlockQueue+0x1c>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    29a4:	e0ffff17 	ldw	r3,-4(fp)
    29a8:	00bfffc4 	movi	r2,-1
    29ac:	18801215 	stw	r2,72(r3)
	}
	taskEXIT_CRITICAL();
    29b0:	00041680 	call	4168 <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    29b4:	00041140 	call	4114 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29b8:	00000f06 	br	29f8 <prvUnlockQueue+0xbc>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    29bc:	e0bfff17 	ldw	r2,-4(fp)
    29c0:	10800417 	ldw	r2,16(r2)
    29c4:	1005003a 	cmpeq	r2,r2,zero
    29c8:	10000f1e 	bne	r2,zero,2a08 <prvUnlockQueue+0xcc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    29cc:	e0bfff17 	ldw	r2,-4(fp)
    29d0:	11000404 	addi	r4,r2,16
    29d4:	000361c0 	call	361c <xTaskRemoveFromEventList>
    29d8:	1005003a 	cmpeq	r2,r2,zero
    29dc:	1000011e 	bne	r2,zero,29e4 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    29e0:	00038d00 	call	38d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    29e4:	e0bfff17 	ldw	r2,-4(fp)
    29e8:	10801117 	ldw	r2,68(r2)
    29ec:	10ffffc4 	addi	r3,r2,-1
    29f0:	e0bfff17 	ldw	r2,-4(fp)
    29f4:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29f8:	e0bfff17 	ldw	r2,-4(fp)
    29fc:	10801117 	ldw	r2,68(r2)
    2a00:	10800048 	cmpgei	r2,r2,1
    2a04:	103fed1e 	bne	r2,zero,29bc <prvUnlockQueue+0x80>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2a08:	e0ffff17 	ldw	r3,-4(fp)
    2a0c:	00bfffc4 	movi	r2,-1
    2a10:	18801115 	stw	r2,68(r3)
	}
	taskEXIT_CRITICAL();
    2a14:	00041680 	call	4168 <vTaskExitCritical>
}
    2a18:	e037883a 	mov	sp,fp
    2a1c:	dfc00117 	ldw	ra,4(sp)
    2a20:	df000017 	ldw	fp,0(sp)
    2a24:	dec00204 	addi	sp,sp,8
    2a28:	f800283a 	ret

00002a2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    2a2c:	defffc04 	addi	sp,sp,-16
    2a30:	dfc00315 	stw	ra,12(sp)
    2a34:	df000215 	stw	fp,8(sp)
    2a38:	df000204 	addi	fp,sp,8
    2a3c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a40:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    2a44:	e0bfff17 	ldw	r2,-4(fp)
    2a48:	10800e17 	ldw	r2,56(r2)
    2a4c:	1004c03a 	cmpne	r2,r2,zero
    2a50:	1000031e 	bne	r2,zero,2a60 <prvIsQueueEmpty+0x34>
		{
			xReturn = pdTRUE;
    2a54:	00800044 	movi	r2,1
    2a58:	e0bffe15 	stw	r2,-8(fp)
    2a5c:	00000106 	br	2a64 <prvIsQueueEmpty+0x38>
		}
		else
		{
			xReturn = pdFALSE;
    2a60:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a64:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    2a68:	e0bffe17 	ldw	r2,-8(fp)
}
    2a6c:	e037883a 	mov	sp,fp
    2a70:	dfc00117 	ldw	ra,4(sp)
    2a74:	df000017 	ldw	fp,0(sp)
    2a78:	dec00204 	addi	sp,sp,8
    2a7c:	f800283a 	ret

00002a80 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a80:	defffd04 	addi	sp,sp,-12
    2a84:	df000215 	stw	fp,8(sp)
    2a88:	df000204 	addi	fp,sp,8
    2a8c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a90:	e0bfff17 	ldw	r2,-4(fp)
    2a94:	10800e17 	ldw	r2,56(r2)
    2a98:	1004c03a 	cmpne	r2,r2,zero
    2a9c:	1000031e 	bne	r2,zero,2aac <xQueueIsQueueEmptyFromISR+0x2c>
	{
		xReturn = pdTRUE;
    2aa0:	00800044 	movi	r2,1
    2aa4:	e0bffe15 	stw	r2,-8(fp)
    2aa8:	00000106 	br	2ab0 <xQueueIsQueueEmptyFromISR+0x30>
	}
	else
	{
		xReturn = pdFALSE;
    2aac:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2ab0:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ab4:	e037883a 	mov	sp,fp
    2ab8:	df000017 	ldw	fp,0(sp)
    2abc:	dec00104 	addi	sp,sp,4
    2ac0:	f800283a 	ret

00002ac4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2ac4:	defffc04 	addi	sp,sp,-16
    2ac8:	dfc00315 	stw	ra,12(sp)
    2acc:	df000215 	stw	fp,8(sp)
    2ad0:	df000204 	addi	fp,sp,8
    2ad4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2ad8:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2adc:	e0bfff17 	ldw	r2,-4(fp)
    2ae0:	10c00e17 	ldw	r3,56(r2)
    2ae4:	e0bfff17 	ldw	r2,-4(fp)
    2ae8:	10800f17 	ldw	r2,60(r2)
    2aec:	1880031e 	bne	r3,r2,2afc <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2af0:	00800044 	movi	r2,1
    2af4:	e0bffe15 	stw	r2,-8(fp)
    2af8:	00000106 	br	2b00 <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2afc:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2b00:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    2b04:	e0bffe17 	ldw	r2,-8(fp)
}
    2b08:	e037883a 	mov	sp,fp
    2b0c:	dfc00117 	ldw	ra,4(sp)
    2b10:	df000017 	ldw	fp,0(sp)
    2b14:	dec00204 	addi	sp,sp,8
    2b18:	f800283a 	ret

00002b1c <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2b1c:	defffd04 	addi	sp,sp,-12
    2b20:	df000215 	stw	fp,8(sp)
    2b24:	df000204 	addi	fp,sp,8
    2b28:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2b2c:	e0bfff17 	ldw	r2,-4(fp)
    2b30:	10c00e17 	ldw	r3,56(r2)
    2b34:	e0bfff17 	ldw	r2,-4(fp)
    2b38:	10800f17 	ldw	r2,60(r2)
    2b3c:	1880031e 	bne	r3,r2,2b4c <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2b40:	00800044 	movi	r2,1
    2b44:	e0bffe15 	stw	r2,-8(fp)
    2b48:	00000106 	br	2b50 <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2b4c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2b50:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2b54:	e037883a 	mov	sp,fp
    2b58:	df000017 	ldw	fp,0(sp)
    2b5c:	dec00104 	addi	sp,sp,4
    2b60:	f800283a 	ret

00002b64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2b64:	defffb04 	addi	sp,sp,-20
    2b68:	dfc00415 	stw	ra,16(sp)
    2b6c:	df000315 	stw	fp,12(sp)
    2b70:	df000304 	addi	fp,sp,12
    2b74:	e13ffe15 	stw	r4,-8(fp)
    2b78:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2b7c:	e0bffe17 	ldw	r2,-8(fp)
    2b80:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b84:	00041140 	call	4114 <vTaskEnterCritical>
    2b88:	e0bffd17 	ldw	r2,-12(fp)
    2b8c:	10801117 	ldw	r2,68(r2)
    2b90:	10bfffd8 	cmpnei	r2,r2,-1
    2b94:	1000021e 	bne	r2,zero,2ba0 <vQueueWaitForMessageRestricted+0x3c>
    2b98:	e0bffd17 	ldw	r2,-12(fp)
    2b9c:	10001115 	stw	zero,68(r2)
    2ba0:	e0bffd17 	ldw	r2,-12(fp)
    2ba4:	10801217 	ldw	r2,72(r2)
    2ba8:	10bfffd8 	cmpnei	r2,r2,-1
    2bac:	1000021e 	bne	r2,zero,2bb8 <vQueueWaitForMessageRestricted+0x54>
    2bb0:	e0bffd17 	ldw	r2,-12(fp)
    2bb4:	10001215 	stw	zero,72(r2)
    2bb8:	00041680 	call	4168 <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2bbc:	e0bffd17 	ldw	r2,-12(fp)
    2bc0:	10800e17 	ldw	r2,56(r2)
    2bc4:	1004c03a 	cmpne	r2,r2,zero
    2bc8:	1000041e 	bne	r2,zero,2bdc <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2bcc:	e0bffd17 	ldw	r2,-12(fp)
    2bd0:	11000904 	addi	r4,r2,36
    2bd4:	e17fff17 	ldw	r5,-4(fp)
    2bd8:	00035bc0 	call	35bc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2bdc:	e13ffd17 	ldw	r4,-12(fp)
    2be0:	000293c0 	call	293c <prvUnlockQueue>
	}
    2be4:	e037883a 	mov	sp,fp
    2be8:	dfc00117 	ldw	ra,4(sp)
    2bec:	df000017 	ldw	fp,0(sp)
    2bf0:	dec00204 	addi	sp,sp,8
    2bf4:	f800283a 	ret

00002bf8 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2bf8:	defff604 	addi	sp,sp,-40
    2bfc:	dfc00915 	stw	ra,36(sp)
    2c00:	df000815 	stw	fp,32(sp)
    2c04:	df000804 	addi	fp,sp,32
    2c08:	e13ffc15 	stw	r4,-16(fp)
    2c0c:	e17ffd15 	stw	r5,-12(fp)
    2c10:	e1ffff15 	stw	r7,-4(fp)
    2c14:	e1bffe0d 	sth	r6,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2c18:	e13ffe0b 	ldhu	r4,-8(fp)
    2c1c:	e1400417 	ldw	r5,16(fp)
    2c20:	0003c100 	call	3c10 <prvAllocateTCBAndStack>
    2c24:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2c28:	e0bffa17 	ldw	r2,-24(fp)
    2c2c:	1005003a 	cmpeq	r2,r2,zero
    2c30:	1000501e 	bne	r2,zero,2d74 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2c34:	e0bffa17 	ldw	r2,-24(fp)
    2c38:	10c00c17 	ldw	r3,48(r2)
    2c3c:	e0bffe0b 	ldhu	r2,-8(fp)
    2c40:	1085883a 	add	r2,r2,r2
    2c44:	1085883a 	add	r2,r2,r2
    2c48:	1885883a 	add	r2,r3,r2
    2c4c:	10bfff04 	addi	r2,r2,-4
    2c50:	e0bff915 	stw	r2,-28(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2c54:	e0bff917 	ldw	r2,-28(fp)
    2c58:	1007883a 	mov	r3,r2
    2c5c:	00bfff04 	movi	r2,-4
    2c60:	1884703a 	and	r2,r3,r2
    2c64:	e0bff915 	stw	r2,-28(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2c68:	e0bffe0b 	ldhu	r2,-8(fp)
    2c6c:	d8800015 	stw	r2,0(sp)
    2c70:	e13ffa17 	ldw	r4,-24(fp)
    2c74:	e17ffd17 	ldw	r5,-12(fp)
    2c78:	e1800217 	ldw	r6,8(fp)
    2c7c:	e1c00517 	ldw	r7,20(fp)
    2c80:	00039100 	call	3910 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c84:	e13ff917 	ldw	r4,-28(fp)
    2c88:	e17ffc17 	ldw	r5,-16(fp)
    2c8c:	e1bfff17 	ldw	r6,-4(fp)
    2c90:	00016f40 	call	16f4 <pxPortInitialiseStack>
    2c94:	1007883a 	mov	r3,r2
    2c98:	e0bffa17 	ldw	r2,-24(fp)
    2c9c:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2ca0:	e0800317 	ldw	r2,12(fp)
    2ca4:	1005003a 	cmpeq	r2,r2,zero
    2ca8:	1000031e 	bne	r2,zero,2cb8 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2cac:	e0c00317 	ldw	r3,12(fp)
    2cb0:	e0bffa17 	ldw	r2,-24(fp)
    2cb4:	18800015 	stw	r2,0(r3)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2cb8:	00041140 	call	4114 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2cbc:	d0a02417 	ldw	r2,-32624(gp)
    2cc0:	10800044 	addi	r2,r2,1
    2cc4:	d0a02415 	stw	r2,-32624(gp)
			if( pxCurrentTCB == NULL )
    2cc8:	d0a02217 	ldw	r2,-32632(gp)
    2ccc:	1004c03a 	cmpne	r2,r2,zero
    2cd0:	1000071e 	bne	r2,zero,2cf0 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2cd4:	e0bffa17 	ldw	r2,-24(fp)
    2cd8:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2cdc:	d0a02417 	ldw	r2,-32624(gp)
    2ce0:	10800058 	cmpnei	r2,r2,1
    2ce4:	10000b1e 	bne	r2,zero,2d14 <xTaskGenericCreate+0x11c>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2ce8:	0003a4c0 	call	3a4c <prvInitialiseTaskLists>
    2cec:	00000906 	br	2d14 <xTaskGenericCreate+0x11c>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2cf0:	d0a02717 	ldw	r2,-32612(gp)
    2cf4:	1004c03a 	cmpne	r2,r2,zero
    2cf8:	1000061e 	bne	r2,zero,2d14 <xTaskGenericCreate+0x11c>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2cfc:	d0a02217 	ldw	r2,-32632(gp)
    2d00:	10c00b17 	ldw	r3,44(r2)
    2d04:	e0800217 	ldw	r2,8(fp)
    2d08:	10c00236 	bltu	r2,r3,2d14 <xTaskGenericCreate+0x11c>
					{
						pxCurrentTCB = pxNewTCB;
    2d0c:	e0bffa17 	ldw	r2,-24(fp)
    2d10:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2d14:	d0a02b17 	ldw	r2,-32596(gp)
    2d18:	10800044 	addi	r2,r2,1
    2d1c:	d0a02b15 	stw	r2,-32596(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2d20:	e0bffa17 	ldw	r2,-24(fp)
    2d24:	10c00b17 	ldw	r3,44(r2)
    2d28:	d0a02617 	ldw	r2,-32616(gp)
    2d2c:	10c0032e 	bgeu	r2,r3,2d3c <xTaskGenericCreate+0x144>
    2d30:	e0bffa17 	ldw	r2,-24(fp)
    2d34:	10800b17 	ldw	r2,44(r2)
    2d38:	d0a02615 	stw	r2,-32616(gp)
    2d3c:	e0bffa17 	ldw	r2,-24(fp)
    2d40:	10800b17 	ldw	r2,44(r2)
    2d44:	10800524 	muli	r2,r2,20
    2d48:	1007883a 	mov	r3,r2
    2d4c:	00820234 	movhi	r2,2056
    2d50:	10bd8304 	addi	r2,r2,-2548
    2d54:	1889883a 	add	r4,r3,r2
    2d58:	e0bffa17 	ldw	r2,-24(fp)
    2d5c:	11400104 	addi	r5,r2,4
    2d60:	000149c0 	call	149c <vListInsertEnd>

			xReturn = pdPASS;
    2d64:	00800044 	movi	r2,1
    2d68:	e0bffb15 	stw	r2,-20(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2d6c:	00041680 	call	4168 <vTaskExitCritical>
    2d70:	00000206 	br	2d7c <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2d74:	00bfffc4 	movi	r2,-1
    2d78:	e0bffb15 	stw	r2,-20(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2d7c:	e0bffb17 	ldw	r2,-20(fp)
    2d80:	10800058 	cmpnei	r2,r2,1
    2d84:	1000081e 	bne	r2,zero,2da8 <xTaskGenericCreate+0x1b0>
	{
		if( xSchedulerRunning != pdFALSE )
    2d88:	d0a02717 	ldw	r2,-32612(gp)
    2d8c:	1005003a 	cmpeq	r2,r2,zero
    2d90:	1000051e 	bne	r2,zero,2da8 <xTaskGenericCreate+0x1b0>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d94:	d0a02217 	ldw	r2,-32632(gp)
    2d98:	10c00b17 	ldw	r3,44(r2)
    2d9c:	e0800217 	ldw	r2,8(fp)
    2da0:	1880012e 	bgeu	r3,r2,2da8 <xTaskGenericCreate+0x1b0>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2da4:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2da8:	e0bffb17 	ldw	r2,-20(fp)
}
    2dac:	e037883a 	mov	sp,fp
    2db0:	dfc00117 	ldw	ra,4(sp)
    2db4:	df000017 	ldw	fp,0(sp)
    2db8:	dec00204 	addi	sp,sp,8
    2dbc:	f800283a 	ret

00002dc0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2dc0:	defffb04 	addi	sp,sp,-20
    2dc4:	dfc00415 	stw	ra,16(sp)
    2dc8:	df000315 	stw	fp,12(sp)
    2dcc:	df000304 	addi	fp,sp,12
    2dd0:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2dd4:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2dd8:	e0bffe17 	ldw	r2,-8(fp)
    2ddc:	1004c03a 	cmpne	r2,r2,zero
    2de0:	1000031e 	bne	r2,zero,2df0 <vTaskDelete+0x30>
    2de4:	d0a02217 	ldw	r2,-32632(gp)
    2de8:	e0bfff15 	stw	r2,-4(fp)
    2dec:	00000206 	br	2df8 <vTaskDelete+0x38>
    2df0:	e0bffe17 	ldw	r2,-8(fp)
    2df4:	e0bfff15 	stw	r2,-4(fp)
    2df8:	e0bfff17 	ldw	r2,-4(fp)
    2dfc:	e0bffd15 	stw	r2,-12(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e00:	e0bffd17 	ldw	r2,-12(fp)
    2e04:	11000104 	addi	r4,r2,4
    2e08:	00015f80 	call	15f8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2e0c:	e0bffd17 	ldw	r2,-12(fp)
    2e10:	10800a17 	ldw	r2,40(r2)
    2e14:	1005003a 	cmpeq	r2,r2,zero
    2e18:	1000031e 	bne	r2,zero,2e28 <vTaskDelete+0x68>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2e1c:	e0bffd17 	ldw	r2,-12(fp)
    2e20:	11000604 	addi	r4,r2,24
    2e24:	00015f80 	call	15f8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2e28:	e0bffd17 	ldw	r2,-12(fp)
    2e2c:	11400104 	addi	r5,r2,4
    2e30:	01020234 	movhi	r4,2056
    2e34:	213dce04 	addi	r4,r4,-2248
    2e38:	000149c0 	call	149c <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2e3c:	d0a02317 	ldw	r2,-32628(gp)
    2e40:	10800044 	addi	r2,r2,1
    2e44:	d0a02315 	stw	r2,-32628(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2e48:	d0a02b17 	ldw	r2,-32596(gp)
    2e4c:	10800044 	addi	r2,r2,1
    2e50:	d0a02b15 	stw	r2,-32596(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2e54:	00041680 	call	4168 <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2e58:	d0a02717 	ldw	r2,-32612(gp)
    2e5c:	1005003a 	cmpeq	r2,r2,zero
    2e60:	1000081e 	bne	r2,zero,2e84 <vTaskDelete+0xc4>
		{
			if( pxTCB == pxCurrentTCB )
    2e64:	d0e02217 	ldw	r3,-32632(gp)
    2e68:	e0bffd17 	ldw	r2,-12(fp)
    2e6c:	10c0021e 	bne	r2,r3,2e78 <vTaskDelete+0xb8>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2e70:	003b683a 	trap	0
    2e74:	00000306 	br	2e84 <vTaskDelete+0xc4>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2e78:	00041140 	call	4114 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2e7c:	0003dfc0 	call	3dfc <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2e80:	00041680 	call	4168 <vTaskExitCritical>
			}
		}
	}
    2e84:	e037883a 	mov	sp,fp
    2e88:	dfc00117 	ldw	ra,4(sp)
    2e8c:	df000017 	ldw	fp,0(sp)
    2e90:	dec00204 	addi	sp,sp,8
    2e94:	f800283a 	ret

00002e98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e98:	defffb04 	addi	sp,sp,-20
    2e9c:	dfc00415 	stw	ra,16(sp)
    2ea0:	df000315 	stw	fp,12(sp)
    2ea4:	df000304 	addi	fp,sp,12
    2ea8:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2eac:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2eb0:	e0bfff17 	ldw	r2,-4(fp)
    2eb4:	1005003a 	cmpeq	r2,r2,zero
    2eb8:	10000c1e 	bne	r2,zero,2eec <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2ebc:	0002ff00 	call	2ff0 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2ec0:	d0e02517 	ldw	r3,-32620(gp)
    2ec4:	e0bfff17 	ldw	r2,-4(fp)
    2ec8:	1885883a 	add	r2,r3,r2
    2ecc:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2ed0:	d0a02217 	ldw	r2,-32632(gp)
    2ed4:	11000104 	addi	r4,r2,4
    2ed8:	00015f80 	call	15f8 <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2edc:	e13ffe17 	ldw	r4,-8(fp)
    2ee0:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2ee4:	00030180 	call	3018 <xTaskResumeAll>
    2ee8:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2eec:	e0bffd17 	ldw	r2,-12(fp)
    2ef0:	1004c03a 	cmpne	r2,r2,zero
    2ef4:	1000011e 	bne	r2,zero,2efc <vTaskDelay+0x64>
		{
			portYIELD_WITHIN_API();
    2ef8:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2efc:	e037883a 	mov	sp,fp
    2f00:	dfc00117 	ldw	ra,4(sp)
    2f04:	df000017 	ldw	fp,0(sp)
    2f08:	dec00204 	addi	sp,sp,8
    2f0c:	f800283a 	ret

00002f10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2f10:	defff804 	addi	sp,sp,-32
    2f14:	dfc00715 	stw	ra,28(sp)
    2f18:	df000615 	stw	fp,24(sp)
    2f1c:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2f20:	d8000015 	stw	zero,0(sp)
    2f24:	d8000115 	stw	zero,4(sp)
    2f28:	d8000215 	stw	zero,8(sp)
    2f2c:	d8000315 	stw	zero,12(sp)
    2f30:	01000034 	movhi	r4,0
    2f34:	210e3d04 	addi	r4,r4,14580
    2f38:	01420034 	movhi	r5,2048
    2f3c:	29400d04 	addi	r5,r5,52
    2f40:	01840004 	movi	r6,4096
    2f44:	000f883a 	mov	r7,zero
    2f48:	0002bf80 	call	2bf8 <xTaskGenericCreate>
    2f4c:	e0bfff15 	stw	r2,-4(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2f50:	e0bfff17 	ldw	r2,-4(fp)
    2f54:	10800058 	cmpnei	r2,r2,1
    2f58:	1000021e 	bne	r2,zero,2f64 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2f5c:	000488c0 	call	488c <xTimerCreateTimerTask>
    2f60:	e0bfff15 	stw	r2,-4(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2f64:	e0bfff17 	ldw	r2,-4(fp)
    2f68:	10800058 	cmpnei	r2,r2,1
    2f6c:	10000a1e 	bne	r2,zero,2f98 <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f70:	0005303a 	rdctl	r2,status
    2f74:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f78:	e0fffe17 	ldw	r3,-8(fp)
    2f7c:	00bfff84 	movi	r2,-2
    2f80:	1884703a 	and	r2,r3,r2
    2f84:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2f88:	00800044 	movi	r2,1
    2f8c:	d0a02715 	stw	r2,-32612(gp)
		xTickCount = ( TickType_t ) 0U;
    2f90:	d0202515 	stw	zero,-32620(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f94:	00017dc0 	call	17dc <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f98:	e037883a 	mov	sp,fp
    2f9c:	dfc00117 	ldw	ra,4(sp)
    2fa0:	df000017 	ldw	fp,0(sp)
    2fa4:	dec00204 	addi	sp,sp,8
    2fa8:	f800283a 	ret

00002fac <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2fac:	defffd04 	addi	sp,sp,-12
    2fb0:	dfc00215 	stw	ra,8(sp)
    2fb4:	df000115 	stw	fp,4(sp)
    2fb8:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2fbc:	0005303a 	rdctl	r2,status
    2fc0:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2fc4:	e0ffff17 	ldw	r3,-4(fp)
    2fc8:	00bfff84 	movi	r2,-2
    2fcc:	1884703a 	and	r2,r3,r2
    2fd0:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2fd4:	d0202715 	stw	zero,-32612(gp)
	vPortEndScheduler();
    2fd8:	00018140 	call	1814 <vPortEndScheduler>
}
    2fdc:	e037883a 	mov	sp,fp
    2fe0:	dfc00117 	ldw	ra,4(sp)
    2fe4:	df000017 	ldw	fp,0(sp)
    2fe8:	dec00204 	addi	sp,sp,8
    2fec:	f800283a 	ret

00002ff0 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2ff0:	deffff04 	addi	sp,sp,-4
    2ff4:	df000015 	stw	fp,0(sp)
    2ff8:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2ffc:	d0a02c17 	ldw	r2,-32592(gp)
    3000:	10800044 	addi	r2,r2,1
    3004:	d0a02c15 	stw	r2,-32592(gp)
}
    3008:	e037883a 	mov	sp,fp
    300c:	df000017 	ldw	fp,0(sp)
    3010:	dec00104 	addi	sp,sp,4
    3014:	f800283a 	ret

00003018 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    3018:	defffc04 	addi	sp,sp,-16
    301c:	dfc00315 	stw	ra,12(sp)
    3020:	df000215 	stw	fp,8(sp)
    3024:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3028:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    302c:	00041140 	call	4114 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    3030:	d0a02c17 	ldw	r2,-32592(gp)
    3034:	10bfffc4 	addi	r2,r2,-1
    3038:	d0a02c15 	stw	r2,-32592(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    303c:	d0a02c17 	ldw	r2,-32592(gp)
    3040:	1004c03a 	cmpne	r2,r2,zero
    3044:	1000411e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    3048:	d0a02417 	ldw	r2,-32624(gp)
    304c:	1005003a 	cmpeq	r2,r2,zero
    3050:	10003e1e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3054:	00002306 	br	30e4 <xTaskResumeAll+0xcc>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3058:	00820234 	movhi	r2,2056
    305c:	10bdc904 	addi	r2,r2,-2268
    3060:	10800317 	ldw	r2,12(r2)
    3064:	10800317 	ldw	r2,12(r2)
    3068:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    306c:	e0bfff17 	ldw	r2,-4(fp)
    3070:	11000604 	addi	r4,r2,24
    3074:	00015f80 	call	15f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3078:	e0bfff17 	ldw	r2,-4(fp)
    307c:	11000104 	addi	r4,r2,4
    3080:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3084:	e0bfff17 	ldw	r2,-4(fp)
    3088:	10c00b17 	ldw	r3,44(r2)
    308c:	d0a02617 	ldw	r2,-32616(gp)
    3090:	10c0032e 	bgeu	r2,r3,30a0 <xTaskResumeAll+0x88>
    3094:	e0bfff17 	ldw	r2,-4(fp)
    3098:	10800b17 	ldw	r2,44(r2)
    309c:	d0a02615 	stw	r2,-32616(gp)
    30a0:	e0bfff17 	ldw	r2,-4(fp)
    30a4:	10800b17 	ldw	r2,44(r2)
    30a8:	10800524 	muli	r2,r2,20
    30ac:	1007883a 	mov	r3,r2
    30b0:	00820234 	movhi	r2,2056
    30b4:	10bd8304 	addi	r2,r2,-2548
    30b8:	1889883a 	add	r4,r3,r2
    30bc:	e0bfff17 	ldw	r2,-4(fp)
    30c0:	11400104 	addi	r5,r2,4
    30c4:	000149c0 	call	149c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    30c8:	e0bfff17 	ldw	r2,-4(fp)
    30cc:	10c00b17 	ldw	r3,44(r2)
    30d0:	d0a02217 	ldw	r2,-32632(gp)
    30d4:	10800b17 	ldw	r2,44(r2)
    30d8:	18800236 	bltu	r3,r2,30e4 <xTaskResumeAll+0xcc>
					{
						xYieldPending = pdTRUE;
    30dc:	00800044 	movi	r2,1
    30e0:	d0a02915 	stw	r2,-32604(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    30e4:	00820234 	movhi	r2,2056
    30e8:	10bdc904 	addi	r2,r2,-2268
    30ec:	10800017 	ldw	r2,0(r2)
    30f0:	1004c03a 	cmpne	r2,r2,zero
    30f4:	103fd81e 	bne	r2,zero,3058 <xTaskResumeAll+0x40>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    30f8:	d0a02817 	ldw	r2,-32608(gp)
    30fc:	1005003a 	cmpeq	r2,r2,zero
    3100:	10000c1e 	bne	r2,zero,3134 <xTaskResumeAll+0x11c>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3104:	00000806 	br	3128 <xTaskResumeAll+0x110>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3108:	00031dc0 	call	31dc <xTaskIncrementTick>
    310c:	1005003a 	cmpeq	r2,r2,zero
    3110:	1000021e 	bne	r2,zero,311c <xTaskResumeAll+0x104>
						{
							xYieldPending = pdTRUE;
    3114:	00800044 	movi	r2,1
    3118:	d0a02915 	stw	r2,-32604(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    311c:	d0a02817 	ldw	r2,-32608(gp)
    3120:	10bfffc4 	addi	r2,r2,-1
    3124:	d0a02815 	stw	r2,-32608(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3128:	d0a02817 	ldw	r2,-32608(gp)
    312c:	1004c03a 	cmpne	r2,r2,zero
    3130:	103ff51e 	bne	r2,zero,3108 <xTaskResumeAll+0xf0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3134:	d0a02917 	ldw	r2,-32604(gp)
    3138:	10800058 	cmpnei	r2,r2,1
    313c:	1000031e 	bne	r2,zero,314c <xTaskResumeAll+0x134>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    3140:	00800044 	movi	r2,1
    3144:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    3148:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    314c:	00041680 	call	4168 <vTaskExitCritical>

	return xAlreadyYielded;
    3150:	e0bffe17 	ldw	r2,-8(fp)
}
    3154:	e037883a 	mov	sp,fp
    3158:	dfc00117 	ldw	ra,4(sp)
    315c:	df000017 	ldw	fp,0(sp)
    3160:	dec00204 	addi	sp,sp,8
    3164:	f800283a 	ret

00003168 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    3168:	defffe04 	addi	sp,sp,-8
    316c:	df000115 	stw	fp,4(sp)
    3170:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    3174:	d0a02517 	ldw	r2,-32620(gp)
    3178:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    317c:	e0bfff17 	ldw	r2,-4(fp)
}
    3180:	e037883a 	mov	sp,fp
    3184:	df000017 	ldw	fp,0(sp)
    3188:	dec00104 	addi	sp,sp,4
    318c:	f800283a 	ret

00003190 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3190:	defffd04 	addi	sp,sp,-12
    3194:	df000215 	stw	fp,8(sp)
    3198:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    319c:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    31a0:	d0a02517 	ldw	r2,-32620(gp)
    31a4:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    31a8:	e0bfff17 	ldw	r2,-4(fp)
}
    31ac:	e037883a 	mov	sp,fp
    31b0:	df000017 	ldw	fp,0(sp)
    31b4:	dec00104 	addi	sp,sp,4
    31b8:	f800283a 	ret

000031bc <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    31bc:	deffff04 	addi	sp,sp,-4
    31c0:	df000015 	stw	fp,0(sp)
    31c4:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    31c8:	d0a02417 	ldw	r2,-32624(gp)
}
    31cc:	e037883a 	mov	sp,fp
    31d0:	df000017 	ldw	fp,0(sp)
    31d4:	dec00104 	addi	sp,sp,4
    31d8:	f800283a 	ret

000031dc <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    31dc:	defff804 	addi	sp,sp,-32
    31e0:	dfc00715 	stw	ra,28(sp)
    31e4:	df000615 	stw	fp,24(sp)
    31e8:	df000604 	addi	fp,sp,24
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    31ec:	e03ffc15 	stw	zero,-16(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    31f0:	d0a02c17 	ldw	r2,-32592(gp)
    31f4:	1004c03a 	cmpne	r2,r2,zero
    31f8:	1000611e 	bne	r2,zero,3380 <xTaskIncrementTick+0x1a4>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    31fc:	d0a02517 	ldw	r2,-32620(gp)
    3200:	10800044 	addi	r2,r2,1
    3204:	d0a02515 	stw	r2,-32620(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3208:	d0a02517 	ldw	r2,-32620(gp)
    320c:	e0bffb15 	stw	r2,-20(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3210:	e0bffb17 	ldw	r2,-20(fp)
    3214:	1004c03a 	cmpne	r2,r2,zero
    3218:	10000a1e 	bne	r2,zero,3244 <xTaskIncrementTick+0x68>
			{
				taskSWITCH_DELAYED_LISTS();
    321c:	d0a02d17 	ldw	r2,-32588(gp)
    3220:	e0bffa15 	stw	r2,-24(fp)
    3224:	d0a02e17 	ldw	r2,-32584(gp)
    3228:	d0a02d15 	stw	r2,-32588(gp)
    322c:	e0bffa17 	ldw	r2,-24(fp)
    3230:	d0a02e15 	stw	r2,-32584(gp)
    3234:	d0a02a17 	ldw	r2,-32600(gp)
    3238:	10800044 	addi	r2,r2,1
    323c:	d0a02a15 	stw	r2,-32600(gp)
    3240:	0003dfc0 	call	3dfc <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3244:	d0e00317 	ldw	r3,-32756(gp)
    3248:	e0bffb17 	ldw	r2,-20(fp)
    324c:	10c03f36 	bltu	r2,r3,334c <xTaskIncrementTick+0x170>
    3250:	00000006 	br	3254 <xTaskIncrementTick+0x78>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3254:	d0a02d17 	ldw	r2,-32588(gp)
    3258:	10800017 	ldw	r2,0(r2)
    325c:	1004c03a 	cmpne	r2,r2,zero
    3260:	1000031e 	bne	r2,zero,3270 <xTaskIncrementTick+0x94>
    3264:	00800044 	movi	r2,1
    3268:	e0bfff05 	stb	r2,-4(fp)
    326c:	00000106 	br	3274 <xTaskIncrementTick+0x98>
    3270:	e03fff05 	stb	zero,-4(fp)
    3274:	e0bfff03 	ldbu	r2,-4(fp)
    3278:	1005003a 	cmpeq	r2,r2,zero
    327c:	1000031e 	bne	r2,zero,328c <xTaskIncrementTick+0xb0>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    3280:	00bfffc4 	movi	r2,-1
    3284:	d0a00315 	stw	r2,-32756(gp)
						break;
    3288:	00003006 	br	334c <xTaskIncrementTick+0x170>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    328c:	d0a02d17 	ldw	r2,-32588(gp)
    3290:	10800317 	ldw	r2,12(r2)
    3294:	10800317 	ldw	r2,12(r2)
    3298:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    329c:	e0bffe17 	ldw	r2,-8(fp)
    32a0:	10800117 	ldw	r2,4(r2)
    32a4:	e0bffd15 	stw	r2,-12(fp)

						if( xConstTickCount < xItemValue )
    32a8:	e0fffb17 	ldw	r3,-20(fp)
    32ac:	e0bffd17 	ldw	r2,-12(fp)
    32b0:	1880032e 	bgeu	r3,r2,32c0 <xTaskIncrementTick+0xe4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    32b4:	e0bffd17 	ldw	r2,-12(fp)
    32b8:	d0a00315 	stw	r2,-32756(gp)
							break;
    32bc:	00002306 	br	334c <xTaskIncrementTick+0x170>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    32c0:	e0bffe17 	ldw	r2,-8(fp)
    32c4:	11000104 	addi	r4,r2,4
    32c8:	00015f80 	call	15f8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    32cc:	e0bffe17 	ldw	r2,-8(fp)
    32d0:	10800a17 	ldw	r2,40(r2)
    32d4:	1005003a 	cmpeq	r2,r2,zero
    32d8:	1000031e 	bne	r2,zero,32e8 <xTaskIncrementTick+0x10c>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    32dc:	e0bffe17 	ldw	r2,-8(fp)
    32e0:	11000604 	addi	r4,r2,24
    32e4:	00015f80 	call	15f8 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    32e8:	e0bffe17 	ldw	r2,-8(fp)
    32ec:	10c00b17 	ldw	r3,44(r2)
    32f0:	d0a02617 	ldw	r2,-32616(gp)
    32f4:	10c0032e 	bgeu	r2,r3,3304 <xTaskIncrementTick+0x128>
    32f8:	e0bffe17 	ldw	r2,-8(fp)
    32fc:	10800b17 	ldw	r2,44(r2)
    3300:	d0a02615 	stw	r2,-32616(gp)
    3304:	e0bffe17 	ldw	r2,-8(fp)
    3308:	10800b17 	ldw	r2,44(r2)
    330c:	10800524 	muli	r2,r2,20
    3310:	1007883a 	mov	r3,r2
    3314:	00820234 	movhi	r2,2056
    3318:	10bd8304 	addi	r2,r2,-2548
    331c:	1889883a 	add	r4,r3,r2
    3320:	e0bffe17 	ldw	r2,-8(fp)
    3324:	11400104 	addi	r5,r2,4
    3328:	000149c0 	call	149c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    332c:	e0bffe17 	ldw	r2,-8(fp)
    3330:	10c00b17 	ldw	r3,44(r2)
    3334:	d0a02217 	ldw	r2,-32632(gp)
    3338:	10800b17 	ldw	r2,44(r2)
    333c:	18bfc536 	bltu	r3,r2,3254 <xTaskIncrementTick+0x78>
							{
								xSwitchRequired = pdTRUE;
    3340:	00800044 	movi	r2,1
    3344:	e0bffc15 	stw	r2,-16(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    3348:	003fc206 	br	3254 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    334c:	d0a02217 	ldw	r2,-32632(gp)
    3350:	10800b17 	ldw	r2,44(r2)
    3354:	10800524 	muli	r2,r2,20
    3358:	1007883a 	mov	r3,r2
    335c:	00820234 	movhi	r2,2056
    3360:	10bd8304 	addi	r2,r2,-2548
    3364:	1885883a 	add	r2,r3,r2
    3368:	10800017 	ldw	r2,0(r2)
    336c:	108000b0 	cmpltui	r2,r2,2
    3370:	1000061e 	bne	r2,zero,338c <xTaskIncrementTick+0x1b0>
			{
				xSwitchRequired = pdTRUE;
    3374:	00800044 	movi	r2,1
    3378:	e0bffc15 	stw	r2,-16(fp)
    337c:	00000306 	br	338c <xTaskIncrementTick+0x1b0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    3380:	d0a02817 	ldw	r2,-32608(gp)
    3384:	10800044 	addi	r2,r2,1
    3388:	d0a02815 	stw	r2,-32608(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    338c:	d0a02917 	ldw	r2,-32604(gp)
    3390:	1005003a 	cmpeq	r2,r2,zero
    3394:	1000021e 	bne	r2,zero,33a0 <xTaskIncrementTick+0x1c4>
		{
			xSwitchRequired = pdTRUE;
    3398:	00800044 	movi	r2,1
    339c:	e0bffc15 	stw	r2,-16(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    33a0:	e0bffc17 	ldw	r2,-16(fp)
}
    33a4:	e037883a 	mov	sp,fp
    33a8:	dfc00117 	ldw	ra,4(sp)
    33ac:	df000017 	ldw	fp,0(sp)
    33b0:	dec00204 	addi	sp,sp,8
    33b4:	f800283a 	ret

000033b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    33b8:	defffd04 	addi	sp,sp,-12
    33bc:	dfc00215 	stw	ra,8(sp)
    33c0:	df000115 	stw	fp,4(sp)
    33c4:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    33c8:	d0a02c17 	ldw	r2,-32592(gp)
    33cc:	1005003a 	cmpeq	r2,r2,zero
    33d0:	1000031e 	bne	r2,zero,33e0 <vTaskSwitchContext+0x28>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    33d4:	00800044 	movi	r2,1
    33d8:	d0a02915 	stw	r2,-32604(gp)
    33dc:	00003d06 	br	34d4 <vTaskSwitchContext+0x11c>
	}
	else
	{
		xYieldPending = pdFALSE;
    33e0:	d0202915 	stw	zero,-32604(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    33e4:	d0a02217 	ldw	r2,-32632(gp)
    33e8:	10c00017 	ldw	r3,0(r2)
    33ec:	d0a02217 	ldw	r2,-32632(gp)
    33f0:	10800c17 	ldw	r2,48(r2)
    33f4:	10c00436 	bltu	r2,r3,3408 <vTaskSwitchContext+0x50>
    33f8:	d1202217 	ldw	r4,-32632(gp)
    33fc:	d0a02217 	ldw	r2,-32632(gp)
    3400:	11400d04 	addi	r5,r2,52
    3404:	00016900 	call	1690 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3408:	d0a02217 	ldw	r2,-32632(gp)
    340c:	11000c17 	ldw	r4,48(r2)
    3410:	01420034 	movhi	r5,2048
    3414:	29400f04 	addi	r5,r5,60
    3418:	01800504 	movi	r6,20
    341c:	00052c40 	call	52c4 <memcmp>
    3420:	1005003a 	cmpeq	r2,r2,zero
    3424:	1000081e 	bne	r2,zero,3448 <vTaskSwitchContext+0x90>
    3428:	d1202217 	ldw	r4,-32632(gp)
    342c:	d0a02217 	ldw	r2,-32632(gp)
    3430:	11400d04 	addi	r5,r2,52
    3434:	00016900 	call	1690 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3438:	00000306 	br	3448 <vTaskSwitchContext+0x90>
    343c:	d0a02617 	ldw	r2,-32616(gp)
    3440:	10bfffc4 	addi	r2,r2,-1
    3444:	d0a02615 	stw	r2,-32616(gp)
    3448:	d0a02617 	ldw	r2,-32616(gp)
    344c:	10800524 	muli	r2,r2,20
    3450:	1007883a 	mov	r3,r2
    3454:	00820234 	movhi	r2,2056
    3458:	10bd8304 	addi	r2,r2,-2548
    345c:	1885883a 	add	r2,r3,r2
    3460:	10800017 	ldw	r2,0(r2)
    3464:	1005003a 	cmpeq	r2,r2,zero
    3468:	103ff41e 	bne	r2,zero,343c <vTaskSwitchContext+0x84>
    346c:	d0a02617 	ldw	r2,-32616(gp)
    3470:	10800524 	muli	r2,r2,20
    3474:	1007883a 	mov	r3,r2
    3478:	00820234 	movhi	r2,2056
    347c:	10bd8304 	addi	r2,r2,-2548
    3480:	1885883a 	add	r2,r3,r2
    3484:	e0bfff15 	stw	r2,-4(fp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	10800117 	ldw	r2,4(r2)
    3490:	10c00117 	ldw	r3,4(r2)
    3494:	e0bfff17 	ldw	r2,-4(fp)
    3498:	10c00115 	stw	r3,4(r2)
    349c:	e0bfff17 	ldw	r2,-4(fp)
    34a0:	10c00117 	ldw	r3,4(r2)
    34a4:	e0bfff17 	ldw	r2,-4(fp)
    34a8:	10800204 	addi	r2,r2,8
    34ac:	1880051e 	bne	r3,r2,34c4 <vTaskSwitchContext+0x10c>
    34b0:	e0bfff17 	ldw	r2,-4(fp)
    34b4:	10800117 	ldw	r2,4(r2)
    34b8:	10c00117 	ldw	r3,4(r2)
    34bc:	e0bfff17 	ldw	r2,-4(fp)
    34c0:	10c00115 	stw	r3,4(r2)
    34c4:	e0bfff17 	ldw	r2,-4(fp)
    34c8:	10800117 	ldw	r2,4(r2)
    34cc:	10800317 	ldw	r2,12(r2)
    34d0:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    34d4:	e037883a 	mov	sp,fp
    34d8:	dfc00117 	ldw	ra,4(sp)
    34dc:	df000017 	ldw	fp,0(sp)
    34e0:	dec00204 	addi	sp,sp,8
    34e4:	f800283a 	ret

000034e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    34e8:	defffb04 	addi	sp,sp,-20
    34ec:	dfc00415 	stw	ra,16(sp)
    34f0:	df000315 	stw	fp,12(sp)
    34f4:	df000304 	addi	fp,sp,12
    34f8:	e13ffe15 	stw	r4,-8(fp)
    34fc:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3500:	d0a02217 	ldw	r2,-32632(gp)
    3504:	11400604 	addi	r5,r2,24
    3508:	e13ffe17 	ldw	r4,-8(fp)
    350c:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3510:	d0a02217 	ldw	r2,-32632(gp)
    3514:	11000104 	addi	r4,r2,4
    3518:	00015f80 	call	15f8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    351c:	d0e02517 	ldw	r3,-32620(gp)
    3520:	e0bfff17 	ldw	r2,-4(fp)
    3524:	1885883a 	add	r2,r3,r2
    3528:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    352c:	e13ffd17 	ldw	r4,-12(fp)
    3530:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    3534:	e037883a 	mov	sp,fp
    3538:	dfc00117 	ldw	ra,4(sp)
    353c:	df000017 	ldw	fp,0(sp)
    3540:	dec00204 	addi	sp,sp,8
    3544:	f800283a 	ret

00003548 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    3548:	defffa04 	addi	sp,sp,-24
    354c:	dfc00515 	stw	ra,20(sp)
    3550:	df000415 	stw	fp,16(sp)
    3554:	df000404 	addi	fp,sp,16
    3558:	e13ffd15 	stw	r4,-12(fp)
    355c:	e17ffe15 	stw	r5,-8(fp)
    3560:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    3564:	d0e02217 	ldw	r3,-32632(gp)
    3568:	e0bffe17 	ldw	r2,-8(fp)
    356c:	10a00034 	orhi	r2,r2,32768
    3570:	18800615 	stw	r2,24(r3)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3574:	d0a02217 	ldw	r2,-32632(gp)
    3578:	11400604 	addi	r5,r2,24
    357c:	e13ffd17 	ldw	r4,-12(fp)
    3580:	000149c0 	call	149c <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3584:	d0a02217 	ldw	r2,-32632(gp)
    3588:	11000104 	addi	r4,r2,4
    358c:	00015f80 	call	15f8 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3590:	d0e02517 	ldw	r3,-32620(gp)
    3594:	e0bfff17 	ldw	r2,-4(fp)
    3598:	1885883a 	add	r2,r3,r2
    359c:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    35a0:	e13ffc17 	ldw	r4,-16(fp)
    35a4:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    35a8:	e037883a 	mov	sp,fp
    35ac:	dfc00117 	ldw	ra,4(sp)
    35b0:	df000017 	ldw	fp,0(sp)
    35b4:	dec00204 	addi	sp,sp,8
    35b8:	f800283a 	ret

000035bc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    35bc:	defffb04 	addi	sp,sp,-20
    35c0:	dfc00415 	stw	ra,16(sp)
    35c4:	df000315 	stw	fp,12(sp)
    35c8:	df000304 	addi	fp,sp,12
    35cc:	e13ffe15 	stw	r4,-8(fp)
    35d0:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    35d4:	d0a02217 	ldw	r2,-32632(gp)
    35d8:	11400604 	addi	r5,r2,24
    35dc:	e13ffe17 	ldw	r4,-8(fp)
    35e0:	000149c0 	call	149c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    35e4:	d0a02217 	ldw	r2,-32632(gp)
    35e8:	11000104 	addi	r4,r2,4
    35ec:	00015f80 	call	15f8 <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    35f0:	d0e02517 	ldw	r3,-32620(gp)
    35f4:	e0bfff17 	ldw	r2,-4(fp)
    35f8:	1885883a 	add	r2,r3,r2
    35fc:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3600:	e13ffd17 	ldw	r4,-12(fp)
    3604:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>
	}
    3608:	e037883a 	mov	sp,fp
    360c:	dfc00117 	ldw	ra,4(sp)
    3610:	df000017 	ldw	fp,0(sp)
    3614:	dec00204 	addi	sp,sp,8
    3618:	f800283a 	ret

0000361c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    361c:	defffb04 	addi	sp,sp,-20
    3620:	dfc00415 	stw	ra,16(sp)
    3624:	df000315 	stw	fp,12(sp)
    3628:	df000304 	addi	fp,sp,12
    362c:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    3630:	e0bfff17 	ldw	r2,-4(fp)
    3634:	10800317 	ldw	r2,12(r2)
    3638:	10800317 	ldw	r2,12(r2)
    363c:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    3640:	e0bffe17 	ldw	r2,-8(fp)
    3644:	11000604 	addi	r4,r2,24
    3648:	00015f80 	call	15f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    364c:	d0a02c17 	ldw	r2,-32592(gp)
    3650:	1004c03a 	cmpne	r2,r2,zero
    3654:	1000151e 	bne	r2,zero,36ac <xTaskRemoveFromEventList+0x90>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3658:	e0bffe17 	ldw	r2,-8(fp)
    365c:	11000104 	addi	r4,r2,4
    3660:	00015f80 	call	15f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    3664:	e0bffe17 	ldw	r2,-8(fp)
    3668:	10c00b17 	ldw	r3,44(r2)
    366c:	d0a02617 	ldw	r2,-32616(gp)
    3670:	10c0032e 	bgeu	r2,r3,3680 <xTaskRemoveFromEventList+0x64>
    3674:	e0bffe17 	ldw	r2,-8(fp)
    3678:	10800b17 	ldw	r2,44(r2)
    367c:	d0a02615 	stw	r2,-32616(gp)
    3680:	e0bffe17 	ldw	r2,-8(fp)
    3684:	10800b17 	ldw	r2,44(r2)
    3688:	10800524 	muli	r2,r2,20
    368c:	1007883a 	mov	r3,r2
    3690:	00820234 	movhi	r2,2056
    3694:	10bd8304 	addi	r2,r2,-2548
    3698:	1889883a 	add	r4,r3,r2
    369c:	e0bffe17 	ldw	r2,-8(fp)
    36a0:	11400104 	addi	r5,r2,4
    36a4:	000149c0 	call	149c <vListInsertEnd>
    36a8:	00000506 	br	36c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    36ac:	e0bffe17 	ldw	r2,-8(fp)
    36b0:	11400604 	addi	r5,r2,24
    36b4:	01020234 	movhi	r4,2056
    36b8:	213dc904 	addi	r4,r4,-2268
    36bc:	000149c0 	call	149c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    36c0:	e0bffe17 	ldw	r2,-8(fp)
    36c4:	10c00b17 	ldw	r3,44(r2)
    36c8:	d0a02217 	ldw	r2,-32632(gp)
    36cc:	10800b17 	ldw	r2,44(r2)
    36d0:	10c0052e 	bgeu	r2,r3,36e8 <xTaskRemoveFromEventList+0xcc>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    36d4:	00800044 	movi	r2,1
    36d8:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    36dc:	00800044 	movi	r2,1
    36e0:	d0a02915 	stw	r2,-32604(gp)
    36e4:	00000106 	br	36ec <xTaskRemoveFromEventList+0xd0>
	}
	else
	{
		xReturn = pdFALSE;
    36e8:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    36ec:	e0bffd17 	ldw	r2,-12(fp)
}
    36f0:	e037883a 	mov	sp,fp
    36f4:	dfc00117 	ldw	ra,4(sp)
    36f8:	df000017 	ldw	fp,0(sp)
    36fc:	dec00204 	addi	sp,sp,8
    3700:	f800283a 	ret

00003704 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3704:	defffa04 	addi	sp,sp,-24
    3708:	dfc00515 	stw	ra,20(sp)
    370c:	df000415 	stw	fp,16(sp)
    3710:	df000404 	addi	fp,sp,16
    3714:	e13ffe15 	stw	r4,-8(fp)
    3718:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    371c:	e0bfff17 	ldw	r2,-4(fp)
    3720:	10e00034 	orhi	r3,r2,32768
    3724:	e0bffe17 	ldw	r2,-8(fp)
    3728:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    372c:	e0bffe17 	ldw	r2,-8(fp)
    3730:	10800317 	ldw	r2,12(r2)
    3734:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    3738:	e13ffe17 	ldw	r4,-8(fp)
    373c:	00015f80 	call	15f8 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3740:	e0bffd17 	ldw	r2,-12(fp)
    3744:	11000104 	addi	r4,r2,4
    3748:	00015f80 	call	15f8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    374c:	e0bffd17 	ldw	r2,-12(fp)
    3750:	10c00b17 	ldw	r3,44(r2)
    3754:	d0a02617 	ldw	r2,-32616(gp)
    3758:	10c0032e 	bgeu	r2,r3,3768 <xTaskRemoveFromUnorderedEventList+0x64>
    375c:	e0bffd17 	ldw	r2,-12(fp)
    3760:	10800b17 	ldw	r2,44(r2)
    3764:	d0a02615 	stw	r2,-32616(gp)
    3768:	e0bffd17 	ldw	r2,-12(fp)
    376c:	10800b17 	ldw	r2,44(r2)
    3770:	10800524 	muli	r2,r2,20
    3774:	1007883a 	mov	r3,r2
    3778:	00820234 	movhi	r2,2056
    377c:	10bd8304 	addi	r2,r2,-2548
    3780:	1889883a 	add	r4,r3,r2
    3784:	e0bffd17 	ldw	r2,-12(fp)
    3788:	11400104 	addi	r5,r2,4
    378c:	000149c0 	call	149c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3790:	e0bffd17 	ldw	r2,-12(fp)
    3794:	10c00b17 	ldw	r3,44(r2)
    3798:	d0a02217 	ldw	r2,-32632(gp)
    379c:	10800b17 	ldw	r2,44(r2)
    37a0:	10c0052e 	bgeu	r2,r3,37b8 <xTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    37a4:	00800044 	movi	r2,1
    37a8:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    37ac:	00800044 	movi	r2,1
    37b0:	d0a02915 	stw	r2,-32604(gp)
    37b4:	00000106 	br	37bc <xTaskRemoveFromUnorderedEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
    37b8:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    37bc:	e0bffc17 	ldw	r2,-16(fp)
}
    37c0:	e037883a 	mov	sp,fp
    37c4:	dfc00117 	ldw	ra,4(sp)
    37c8:	df000017 	ldw	fp,0(sp)
    37cc:	dec00204 	addi	sp,sp,8
    37d0:	f800283a 	ret

000037d4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    37d4:	defffe04 	addi	sp,sp,-8
    37d8:	df000115 	stw	fp,4(sp)
    37dc:	df000104 	addi	fp,sp,4
    37e0:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    37e4:	d0e02a17 	ldw	r3,-32600(gp)
    37e8:	e0bfff17 	ldw	r2,-4(fp)
    37ec:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    37f0:	d0e02517 	ldw	r3,-32620(gp)
    37f4:	e0bfff17 	ldw	r2,-4(fp)
    37f8:	10c00115 	stw	r3,4(r2)
}
    37fc:	e037883a 	mov	sp,fp
    3800:	df000017 	ldw	fp,0(sp)
    3804:	dec00104 	addi	sp,sp,4
    3808:	f800283a 	ret

0000380c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    380c:	defffa04 	addi	sp,sp,-24
    3810:	dfc00515 	stw	ra,20(sp)
    3814:	df000415 	stw	fp,16(sp)
    3818:	df000404 	addi	fp,sp,16
    381c:	e13ffe15 	stw	r4,-8(fp)
    3820:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    3824:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    3828:	d0a02517 	ldw	r2,-32620(gp)
    382c:	e0bffc15 	stw	r2,-16(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3830:	e0bffe17 	ldw	r2,-8(fp)
    3834:	10c00017 	ldw	r3,0(r2)
    3838:	d0a02a17 	ldw	r2,-32600(gp)
    383c:	18800726 	beq	r3,r2,385c <xTaskCheckForTimeOut+0x50>
    3840:	e0bffe17 	ldw	r2,-8(fp)
    3844:	10c00117 	ldw	r3,4(r2)
    3848:	e0bffc17 	ldw	r2,-16(fp)
    384c:	10c00336 	bltu	r2,r3,385c <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    3850:	00800044 	movi	r2,1
    3854:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3858:	00001606 	br	38b4 <xTaskCheckForTimeOut+0xa8>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    385c:	e0bffe17 	ldw	r2,-8(fp)
    3860:	10c00117 	ldw	r3,4(r2)
    3864:	e0bffc17 	ldw	r2,-16(fp)
    3868:	10c7c83a 	sub	r3,r2,r3
    386c:	e0bfff17 	ldw	r2,-4(fp)
    3870:	10800017 	ldw	r2,0(r2)
    3874:	18800d2e 	bgeu	r3,r2,38ac <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3878:	e0bfff17 	ldw	r2,-4(fp)
    387c:	11000017 	ldw	r4,0(r2)
    3880:	e0bffe17 	ldw	r2,-8(fp)
    3884:	10c00117 	ldw	r3,4(r2)
    3888:	e0bffc17 	ldw	r2,-16(fp)
    388c:	10c5c83a 	sub	r2,r2,r3
    3890:	2087c83a 	sub	r3,r4,r2
    3894:	e0bfff17 	ldw	r2,-4(fp)
    3898:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    389c:	e13ffe17 	ldw	r4,-8(fp)
    38a0:	00037d40 	call	37d4 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    38a4:	e03ffd15 	stw	zero,-12(fp)
    38a8:	00000206 	br	38b4 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    38ac:	00800044 	movi	r2,1
    38b0:	e0bffd15 	stw	r2,-12(fp)
		}
	}
	taskEXIT_CRITICAL();
    38b4:	00041680 	call	4168 <vTaskExitCritical>

	return xReturn;
    38b8:	e0bffd17 	ldw	r2,-12(fp)
}
    38bc:	e037883a 	mov	sp,fp
    38c0:	dfc00117 	ldw	ra,4(sp)
    38c4:	df000017 	ldw	fp,0(sp)
    38c8:	dec00204 	addi	sp,sp,8
    38cc:	f800283a 	ret

000038d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    38d0:	deffff04 	addi	sp,sp,-4
    38d4:	df000015 	stw	fp,0(sp)
    38d8:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    38dc:	00800044 	movi	r2,1
    38e0:	d0a02915 	stw	r2,-32604(gp)
}
    38e4:	e037883a 	mov	sp,fp
    38e8:	df000017 	ldw	fp,0(sp)
    38ec:	dec00104 	addi	sp,sp,4
    38f0:	f800283a 	ret

000038f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    38f4:	defffd04 	addi	sp,sp,-12
    38f8:	dfc00215 	stw	ra,8(sp)
    38fc:	df000115 	stw	fp,4(sp)
    3900:	df000104 	addi	fp,sp,4
    3904:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    3908:	0003af40 	call	3af4 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    390c:	003ffe06 	br	3908 <prvIdleTask+0x14>

00003910 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    3910:	defff804 	addi	sp,sp,-32
    3914:	dfc00715 	stw	ra,28(sp)
    3918:	df000615 	stw	fp,24(sp)
    391c:	df000604 	addi	fp,sp,24
    3920:	e13ffb15 	stw	r4,-20(fp)
    3924:	e17ffc15 	stw	r5,-16(fp)
    3928:	e1bffd15 	stw	r6,-12(fp)
    392c:	e1fffe15 	stw	r7,-8(fp)
    3930:	e0800217 	ldw	r2,8(fp)
    3934:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3938:	e03ffa15 	stw	zero,-24(fp)
    393c:	00001506 	br	3994 <prvInitialiseTCBVariables+0x84>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    3940:	e13ffa17 	ldw	r4,-24(fp)
    3944:	e0fffa17 	ldw	r3,-24(fp)
    3948:	e0bffc17 	ldw	r2,-16(fp)
    394c:	1885883a 	add	r2,r3,r2
    3950:	10c00003 	ldbu	r3,0(r2)
    3954:	e0bffb17 	ldw	r2,-20(fp)
    3958:	2085883a 	add	r2,r4,r2
    395c:	10800d04 	addi	r2,r2,52
    3960:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3964:	e0fffa17 	ldw	r3,-24(fp)
    3968:	e0bffc17 	ldw	r2,-16(fp)
    396c:	1885883a 	add	r2,r3,r2
    3970:	10800003 	ldbu	r2,0(r2)
    3974:	10803fcc 	andi	r2,r2,255
    3978:	1080201c 	xori	r2,r2,128
    397c:	10bfe004 	addi	r2,r2,-128
    3980:	1005003a 	cmpeq	r2,r2,zero
    3984:	1000061e 	bne	r2,zero,39a0 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3988:	e0bffa17 	ldw	r2,-24(fp)
    398c:	10800044 	addi	r2,r2,1
    3990:	e0bffa15 	stw	r2,-24(fp)
    3994:	e0bffa17 	ldw	r2,-24(fp)
    3998:	10800230 	cmpltui	r2,r2,8
    399c:	103fe81e 	bne	r2,zero,3940 <prvInitialiseTCBVariables+0x30>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    39a8:	e0bffd17 	ldw	r2,-12(fp)
    39ac:	10800330 	cmpltui	r2,r2,12
    39b0:	1000021e 	bne	r2,zero,39bc <prvInitialiseTCBVariables+0xac>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    39b4:	008002c4 	movi	r2,11
    39b8:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    39bc:	e0fffb17 	ldw	r3,-20(fp)
    39c0:	e0bffd17 	ldw	r2,-12(fp)
    39c4:	18800b15 	stw	r2,44(r3)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    39c8:	e0fffb17 	ldw	r3,-20(fp)
    39cc:	e0bffd17 	ldw	r2,-12(fp)
    39d0:	18801015 	stw	r2,64(r3)
		pxTCB->uxMutexesHeld = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	11000104 	addi	r4,r2,4
    39e4:	00014740 	call	1474 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    39e8:	e0bffb17 	ldw	r2,-20(fp)
    39ec:	11000604 	addi	r4,r2,24
    39f0:	00014740 	call	1474 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39f4:	e0fffb17 	ldw	r3,-20(fp)
    39f8:	e0bffb17 	ldw	r2,-20(fp)
    39fc:	18800415 	stw	r2,16(r3)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3a00:	00c00304 	movi	r3,12
    3a04:	e0bffd17 	ldw	r2,-12(fp)
    3a08:	1887c83a 	sub	r3,r3,r2
    3a0c:	e0bffb17 	ldw	r2,-20(fp)
    3a10:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    3a14:	e0fffb17 	ldw	r3,-20(fp)
    3a18:	e0bffb17 	ldw	r2,-20(fp)
    3a1c:	18800915 	stw	r2,36(r3)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3a20:	e0bffb17 	ldw	r2,-20(fp)
    3a24:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3a28:	e0bffb17 	ldw	r2,-20(fp)
    3a2c:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3a30:	e0bffb17 	ldw	r2,-20(fp)
    3a34:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3a38:	e037883a 	mov	sp,fp
    3a3c:	dfc00117 	ldw	ra,4(sp)
    3a40:	df000017 	ldw	fp,0(sp)
    3a44:	dec00204 	addi	sp,sp,8
    3a48:	f800283a 	ret

00003a4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    3a4c:	defffd04 	addi	sp,sp,-12
    3a50:	dfc00215 	stw	ra,8(sp)
    3a54:	df000115 	stw	fp,4(sp)
    3a58:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a5c:	e03fff15 	stw	zero,-4(fp)
    3a60:	00000a06 	br	3a8c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a64:	e0bfff17 	ldw	r2,-4(fp)
    3a68:	10800524 	muli	r2,r2,20
    3a6c:	1007883a 	mov	r3,r2
    3a70:	00820234 	movhi	r2,2056
    3a74:	10bd8304 	addi	r2,r2,-2548
    3a78:	1889883a 	add	r4,r3,r2
    3a7c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a80:	e0bfff17 	ldw	r2,-4(fp)
    3a84:	10800044 	addi	r2,r2,1
    3a88:	e0bfff15 	stw	r2,-4(fp)
    3a8c:	e0bfff17 	ldw	r2,-4(fp)
    3a90:	10800330 	cmpltui	r2,r2,12
    3a94:	103ff31e 	bne	r2,zero,3a64 <prvInitialiseTaskLists+0x18>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a98:	01020234 	movhi	r4,2056
    3a9c:	213dbf04 	addi	r4,r4,-2308
    3aa0:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3aa4:	01020234 	movhi	r4,2056
    3aa8:	213dc404 	addi	r4,r4,-2288
    3aac:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3ab0:	01020234 	movhi	r4,2056
    3ab4:	213dc904 	addi	r4,r4,-2268
    3ab8:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3abc:	01020234 	movhi	r4,2056
    3ac0:	213dce04 	addi	r4,r4,-2248
    3ac4:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3ac8:	00820234 	movhi	r2,2056
    3acc:	10bdbf04 	addi	r2,r2,-2308
    3ad0:	d0a02d15 	stw	r2,-32588(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3ad4:	00820234 	movhi	r2,2056
    3ad8:	10bdc404 	addi	r2,r2,-2288
    3adc:	d0a02e15 	stw	r2,-32584(gp)
}
    3ae0:	e037883a 	mov	sp,fp
    3ae4:	dfc00117 	ldw	ra,4(sp)
    3ae8:	df000017 	ldw	fp,0(sp)
    3aec:	dec00204 	addi	sp,sp,8
    3af0:	f800283a 	ret

00003af4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3af4:	defffc04 	addi	sp,sp,-16
    3af8:	dfc00315 	stw	ra,12(sp)
    3afc:	df000215 	stw	fp,8(sp)
    3b00:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b04:	00001c06 	br	3b78 <prvCheckTasksWaitingTermination+0x84>
		{
			vTaskSuspendAll();
    3b08:	0002ff00 	call	2ff0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3b0c:	00820234 	movhi	r2,2056
    3b10:	10bdce04 	addi	r2,r2,-2248
    3b14:	10800017 	ldw	r2,0(r2)
    3b18:	1005003a 	cmpeq	r2,r2,zero
    3b1c:	e0bfff15 	stw	r2,-4(fp)
			}
			( void ) xTaskResumeAll();
    3b20:	00030180 	call	3018 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3b24:	e0bfff17 	ldw	r2,-4(fp)
    3b28:	1004c03a 	cmpne	r2,r2,zero
    3b2c:	1000121e 	bne	r2,zero,3b78 <prvCheckTasksWaitingTermination+0x84>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3b30:	00041140 	call	4114 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3b34:	00820234 	movhi	r2,2056
    3b38:	10bdce04 	addi	r2,r2,-2248
    3b3c:	10800317 	ldw	r2,12(r2)
    3b40:	10800317 	ldw	r2,12(r2)
    3b44:	e0bffe15 	stw	r2,-8(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3b48:	e0bffe17 	ldw	r2,-8(fp)
    3b4c:	11000104 	addi	r4,r2,4
    3b50:	00015f80 	call	15f8 <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b54:	d0a02417 	ldw	r2,-32624(gp)
    3b58:	10bfffc4 	addi	r2,r2,-1
    3b5c:	d0a02415 	stw	r2,-32624(gp)
					--uxTasksDeleted;
    3b60:	d0a02317 	ldw	r2,-32628(gp)
    3b64:	10bfffc4 	addi	r2,r2,-1
    3b68:	d0a02315 	stw	r2,-32628(gp)
				}
				taskEXIT_CRITICAL();
    3b6c:	00041680 	call	4168 <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b70:	e13ffe17 	ldw	r4,-8(fp)
    3b74:	0003dc00 	call	3dc0 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b78:	d0a02317 	ldw	r2,-32628(gp)
    3b7c:	1004c03a 	cmpne	r2,r2,zero
    3b80:	103fe11e 	bne	r2,zero,3b08 <prvCheckTasksWaitingTermination+0x14>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b84:	e037883a 	mov	sp,fp
    3b88:	dfc00117 	ldw	ra,4(sp)
    3b8c:	df000017 	ldw	fp,0(sp)
    3b90:	dec00204 	addi	sp,sp,8
    3b94:	f800283a 	ret

00003b98 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b98:	defffd04 	addi	sp,sp,-12
    3b9c:	dfc00215 	stw	ra,8(sp)
    3ba0:	df000115 	stw	fp,4(sp)
    3ba4:	df000104 	addi	fp,sp,4
    3ba8:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3bac:	d0e02217 	ldw	r3,-32632(gp)
    3bb0:	e0bfff17 	ldw	r2,-4(fp)
    3bb4:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xTickCount )
    3bb8:	d0e02517 	ldw	r3,-32620(gp)
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	10c0052e 	bgeu	r2,r3,3bd8 <prvAddCurrentTaskToDelayedList+0x40>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bc4:	d1202e17 	ldw	r4,-32584(gp)
    3bc8:	d0a02217 	ldw	r2,-32632(gp)
    3bcc:	11400104 	addi	r5,r2,4
    3bd0:	00015240 	call	1524 <vListInsert>
    3bd4:	00000906 	br	3bfc <prvAddCurrentTaskToDelayedList+0x64>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bd8:	d1202d17 	ldw	r4,-32588(gp)
    3bdc:	d0a02217 	ldw	r2,-32632(gp)
    3be0:	11400104 	addi	r5,r2,4
    3be4:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3be8:	d0e00317 	ldw	r3,-32756(gp)
    3bec:	e0bfff17 	ldw	r2,-4(fp)
    3bf0:	10c0022e 	bgeu	r2,r3,3bfc <prvAddCurrentTaskToDelayedList+0x64>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bf4:	e0bfff17 	ldw	r2,-4(fp)
    3bf8:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bfc:	e037883a 	mov	sp,fp
    3c00:	dfc00117 	ldw	ra,4(sp)
    3c04:	df000017 	ldw	fp,0(sp)
    3c08:	dec00204 	addi	sp,sp,8
    3c0c:	f800283a 	ret

00003c10 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3c10:	defff904 	addi	sp,sp,-28
    3c14:	dfc00615 	stw	ra,24(sp)
    3c18:	df000515 	stw	fp,20(sp)
    3c1c:	df000504 	addi	fp,sp,20
    3c20:	e17ffe15 	stw	r5,-8(fp)
    3c24:	e13ffd0d 	sth	r4,-12(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3c28:	e0bffe17 	ldw	r2,-8(fp)
    3c2c:	1004c03a 	cmpne	r2,r2,zero
    3c30:	1000071e 	bne	r2,zero,3c50 <prvAllocateTCBAndStack+0x40>
    3c34:	e0bffd0b 	ldhu	r2,-12(fp)
    3c38:	1085883a 	add	r2,r2,r2
    3c3c:	1085883a 	add	r2,r2,r2
    3c40:	1009883a 	mov	r4,r2
    3c44:	0000fbc0 	call	fbc <pvPortMalloc>
    3c48:	e0bfff15 	stw	r2,-4(fp)
    3c4c:	00000206 	br	3c58 <prvAllocateTCBAndStack+0x48>
    3c50:	e0bffe17 	ldw	r2,-8(fp)
    3c54:	e0bfff15 	stw	r2,-4(fp)
    3c58:	e0bfff17 	ldw	r2,-4(fp)
    3c5c:	e0bffb15 	stw	r2,-20(fp)

		if( pxStack != NULL )
    3c60:	e0bffb17 	ldw	r2,-20(fp)
    3c64:	1005003a 	cmpeq	r2,r2,zero
    3c68:	10000d1e 	bne	r2,zero,3ca0 <prvAllocateTCBAndStack+0x90>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c6c:	01001404 	movi	r4,80
    3c70:	0000fbc0 	call	fbc <pvPortMalloc>
    3c74:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c78:	e0bffc17 	ldw	r2,-16(fp)
    3c7c:	1005003a 	cmpeq	r2,r2,zero
    3c80:	1000041e 	bne	r2,zero,3c94 <prvAllocateTCBAndStack+0x84>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c84:	e0fffc17 	ldw	r3,-16(fp)
    3c88:	e0bffb17 	ldw	r2,-20(fp)
    3c8c:	18800c15 	stw	r2,48(r3)
    3c90:	00000406 	br	3ca4 <prvAllocateTCBAndStack+0x94>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c94:	e13ffb17 	ldw	r4,-20(fp)
    3c98:	00011500 	call	1150 <vPortFree>
    3c9c:	00000106 	br	3ca4 <prvAllocateTCBAndStack+0x94>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3ca0:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3ca4:	e0bffc17 	ldw	r2,-16(fp)
    3ca8:	1005003a 	cmpeq	r2,r2,zero
    3cac:	1000081e 	bne	r2,zero,3cd0 <prvAllocateTCBAndStack+0xc0>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3cb0:	e0bffc17 	ldw	r2,-16(fp)
    3cb4:	11000c17 	ldw	r4,48(r2)
    3cb8:	e0bffd0b 	ldhu	r2,-12(fp)
    3cbc:	1085883a 	add	r2,r2,r2
    3cc0:	1085883a 	add	r2,r2,r2
    3cc4:	100d883a 	mov	r6,r2
    3cc8:	01402944 	movi	r5,165
    3ccc:	00053d80 	call	53d8 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3cd0:	e0bffc17 	ldw	r2,-16(fp)
}
    3cd4:	e037883a 	mov	sp,fp
    3cd8:	dfc00117 	ldw	ra,4(sp)
    3cdc:	df000017 	ldw	fp,0(sp)
    3ce0:	dec00204 	addi	sp,sp,8
    3ce4:	f800283a 	ret

00003ce8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ce8:	defffd04 	addi	sp,sp,-12
    3cec:	df000215 	stw	fp,8(sp)
    3cf0:	df000204 	addi	fp,sp,8
    3cf4:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cf8:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cfc:	00000606 	br	3d18 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3d00:	e0bfff17 	ldw	r2,-4(fp)
    3d04:	10800044 	addi	r2,r2,1
    3d08:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3d0c:	e0bffe17 	ldw	r2,-8(fp)
    3d10:	10800044 	addi	r2,r2,1
    3d14:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	10800003 	ldbu	r2,0(r2)
    3d20:	10803fcc 	andi	r2,r2,255
    3d24:	10802960 	cmpeqi	r2,r2,165
    3d28:	103ff51e 	bne	r2,zero,3d00 <prvTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3d2c:	e0bffe17 	ldw	r2,-8(fp)
    3d30:	1004d0ba 	srli	r2,r2,2
    3d34:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3d38:	e0bffe17 	ldw	r2,-8(fp)
    3d3c:	10bfffcc 	andi	r2,r2,65535
	}
    3d40:	e037883a 	mov	sp,fp
    3d44:	df000017 	ldw	fp,0(sp)
    3d48:	dec00104 	addi	sp,sp,4
    3d4c:	f800283a 	ret

00003d50 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d50:	defff904 	addi	sp,sp,-28
    3d54:	dfc00615 	stw	ra,24(sp)
    3d58:	df000515 	stw	fp,20(sp)
    3d5c:	df000504 	addi	fp,sp,20
    3d60:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d64:	e0bffe17 	ldw	r2,-8(fp)
    3d68:	1004c03a 	cmpne	r2,r2,zero
    3d6c:	1000031e 	bne	r2,zero,3d7c <uxTaskGetStackHighWaterMark+0x2c>
    3d70:	d0a02217 	ldw	r2,-32632(gp)
    3d74:	e0bfff15 	stw	r2,-4(fp)
    3d78:	00000206 	br	3d84 <uxTaskGetStackHighWaterMark+0x34>
    3d7c:	e0bffe17 	ldw	r2,-8(fp)
    3d80:	e0bfff15 	stw	r2,-4(fp)
    3d84:	e0bfff17 	ldw	r2,-4(fp)
    3d88:	e0bffd15 	stw	r2,-12(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d8c:	e0bffd17 	ldw	r2,-12(fp)
    3d90:	10800c17 	ldw	r2,48(r2)
    3d94:	e0bffc15 	stw	r2,-16(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d98:	e13ffc17 	ldw	r4,-16(fp)
    3d9c:	0003ce80 	call	3ce8 <prvTaskCheckFreeStackSpace>
    3da0:	10bfffcc 	andi	r2,r2,65535
    3da4:	e0bffb15 	stw	r2,-20(fp)

		return uxReturn;
    3da8:	e0bffb17 	ldw	r2,-20(fp)
	}
    3dac:	e037883a 	mov	sp,fp
    3db0:	dfc00117 	ldw	ra,4(sp)
    3db4:	df000017 	ldw	fp,0(sp)
    3db8:	dec00204 	addi	sp,sp,8
    3dbc:	f800283a 	ret

00003dc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3dc0:	defffd04 	addi	sp,sp,-12
    3dc4:	dfc00215 	stw	ra,8(sp)
    3dc8:	df000115 	stw	fp,4(sp)
    3dcc:	df000104 	addi	fp,sp,4
    3dd0:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3dd4:	e0bfff17 	ldw	r2,-4(fp)
    3dd8:	11000c17 	ldw	r4,48(r2)
    3ddc:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3de0:	e13fff17 	ldw	r4,-4(fp)
    3de4:	00011500 	call	1150 <vPortFree>
	}
    3de8:	e037883a 	mov	sp,fp
    3dec:	dfc00117 	ldw	ra,4(sp)
    3df0:	df000017 	ldw	fp,0(sp)
    3df4:	dec00204 	addi	sp,sp,8
    3df8:	f800283a 	ret

00003dfc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3dfc:	defffd04 	addi	sp,sp,-12
    3e00:	df000215 	stw	fp,8(sp)
    3e04:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3e08:	d0a02d17 	ldw	r2,-32588(gp)
    3e0c:	10800017 	ldw	r2,0(r2)
    3e10:	1004c03a 	cmpne	r2,r2,zero
    3e14:	1000031e 	bne	r2,zero,3e24 <prvResetNextTaskUnblockTime+0x28>
    3e18:	00800044 	movi	r2,1
    3e1c:	e0bfff05 	stb	r2,-4(fp)
    3e20:	00000106 	br	3e28 <prvResetNextTaskUnblockTime+0x2c>
    3e24:	e03fff05 	stb	zero,-4(fp)
    3e28:	e0bfff03 	ldbu	r2,-4(fp)
    3e2c:	1005003a 	cmpeq	r2,r2,zero
    3e30:	1000031e 	bne	r2,zero,3e40 <prvResetNextTaskUnblockTime+0x44>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3e34:	00bfffc4 	movi	r2,-1
    3e38:	d0a00315 	stw	r2,-32756(gp)
    3e3c:	00000706 	br	3e5c <prvResetNextTaskUnblockTime+0x60>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3e40:	d0a02d17 	ldw	r2,-32588(gp)
    3e44:	10800317 	ldw	r2,12(r2)
    3e48:	10800317 	ldw	r2,12(r2)
    3e4c:	e0bffe15 	stw	r2,-8(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3e50:	e0bffe17 	ldw	r2,-8(fp)
    3e54:	10800117 	ldw	r2,4(r2)
    3e58:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3e5c:	e037883a 	mov	sp,fp
    3e60:	df000017 	ldw	fp,0(sp)
    3e64:	dec00104 	addi	sp,sp,4
    3e68:	f800283a 	ret

00003e6c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e6c:	defffe04 	addi	sp,sp,-8
    3e70:	df000115 	stw	fp,4(sp)
    3e74:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e78:	d0a02217 	ldw	r2,-32632(gp)
    3e7c:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e80:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e84:	e037883a 	mov	sp,fp
    3e88:	df000017 	ldw	fp,0(sp)
    3e8c:	dec00104 	addi	sp,sp,4
    3e90:	f800283a 	ret

00003e94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e94:	defffe04 	addi	sp,sp,-8
    3e98:	df000115 	stw	fp,4(sp)
    3e9c:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3ea0:	d0a02717 	ldw	r2,-32612(gp)
    3ea4:	1004c03a 	cmpne	r2,r2,zero
    3ea8:	1000031e 	bne	r2,zero,3eb8 <xTaskGetSchedulerState+0x24>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3eac:	00800044 	movi	r2,1
    3eb0:	e0bfff15 	stw	r2,-4(fp)
    3eb4:	00000706 	br	3ed4 <xTaskGetSchedulerState+0x40>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3eb8:	d0a02c17 	ldw	r2,-32592(gp)
    3ebc:	1004c03a 	cmpne	r2,r2,zero
    3ec0:	1000031e 	bne	r2,zero,3ed0 <xTaskGetSchedulerState+0x3c>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3ec4:	00800084 	movi	r2,2
    3ec8:	e0bfff15 	stw	r2,-4(fp)
    3ecc:	00000106 	br	3ed4 <xTaskGetSchedulerState+0x40>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3ed0:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3ed4:	e0bfff17 	ldw	r2,-4(fp)
	}
    3ed8:	e037883a 	mov	sp,fp
    3edc:	df000017 	ldw	fp,0(sp)
    3ee0:	dec00104 	addi	sp,sp,4
    3ee4:	f800283a 	ret

00003ee8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3ee8:	defffb04 	addi	sp,sp,-20
    3eec:	dfc00415 	stw	ra,16(sp)
    3ef0:	df000315 	stw	fp,12(sp)
    3ef4:	df000304 	addi	fp,sp,12
    3ef8:	e13ffe15 	stw	r4,-8(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3efc:	e0bffe17 	ldw	r2,-8(fp)
    3f00:	e0bffd15 	stw	r2,-12(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3f04:	e0bffe17 	ldw	r2,-8(fp)
    3f08:	1005003a 	cmpeq	r2,r2,zero
    3f0c:	10003d1e 	bne	r2,zero,4004 <vTaskPriorityInherit+0x11c>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3f10:	e0bffd17 	ldw	r2,-12(fp)
    3f14:	10c00b17 	ldw	r3,44(r2)
    3f18:	d0a02217 	ldw	r2,-32632(gp)
    3f1c:	10800b17 	ldw	r2,44(r2)
    3f20:	1880382e 	bgeu	r3,r2,4004 <vTaskPriorityInherit+0x11c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3f24:	e0bffd17 	ldw	r2,-12(fp)
    3f28:	10800617 	ldw	r2,24(r2)
    3f2c:	1004803a 	cmplt	r2,r2,zero
    3f30:	1000061e 	bne	r2,zero,3f4c <vTaskPriorityInherit+0x64>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3f34:	d0a02217 	ldw	r2,-32632(gp)
    3f38:	10c00b17 	ldw	r3,44(r2)
    3f3c:	00800304 	movi	r2,12
    3f40:	10c7c83a 	sub	r3,r2,r3
    3f44:	e0bffd17 	ldw	r2,-12(fp)
    3f48:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3f4c:	e0bffd17 	ldw	r2,-12(fp)
    3f50:	11000517 	ldw	r4,20(r2)
    3f54:	e0bffd17 	ldw	r2,-12(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10800524 	muli	r2,r2,20
    3f60:	1007883a 	mov	r3,r2
    3f64:	00820234 	movhi	r2,2056
    3f68:	10bd8304 	addi	r2,r2,-2548
    3f6c:	1885883a 	add	r2,r3,r2
    3f70:	2080031e 	bne	r4,r2,3f80 <vTaskPriorityInherit+0x98>
    3f74:	00800044 	movi	r2,1
    3f78:	e0bfff05 	stb	r2,-4(fp)
    3f7c:	00000106 	br	3f84 <vTaskPriorityInherit+0x9c>
    3f80:	e03fff05 	stb	zero,-4(fp)
    3f84:	e0bfff03 	ldbu	r2,-4(fp)
    3f88:	1005003a 	cmpeq	r2,r2,zero
    3f8c:	1000191e 	bne	r2,zero,3ff4 <vTaskPriorityInherit+0x10c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f90:	e0bffd17 	ldw	r2,-12(fp)
    3f94:	11000104 	addi	r4,r2,4
    3f98:	00015f80 	call	15f8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f9c:	d0a02217 	ldw	r2,-32632(gp)
    3fa0:	10c00b17 	ldw	r3,44(r2)
    3fa4:	e0bffd17 	ldw	r2,-12(fp)
    3fa8:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3fac:	e0bffd17 	ldw	r2,-12(fp)
    3fb0:	10c00b17 	ldw	r3,44(r2)
    3fb4:	d0a02617 	ldw	r2,-32616(gp)
    3fb8:	10c0032e 	bgeu	r2,r3,3fc8 <vTaskPriorityInherit+0xe0>
    3fbc:	e0bffd17 	ldw	r2,-12(fp)
    3fc0:	10800b17 	ldw	r2,44(r2)
    3fc4:	d0a02615 	stw	r2,-32616(gp)
    3fc8:	e0bffd17 	ldw	r2,-12(fp)
    3fcc:	10800b17 	ldw	r2,44(r2)
    3fd0:	10800524 	muli	r2,r2,20
    3fd4:	1007883a 	mov	r3,r2
    3fd8:	00820234 	movhi	r2,2056
    3fdc:	10bd8304 	addi	r2,r2,-2548
    3fe0:	1889883a 	add	r4,r3,r2
    3fe4:	e0bffd17 	ldw	r2,-12(fp)
    3fe8:	11400104 	addi	r5,r2,4
    3fec:	000149c0 	call	149c <vListInsertEnd>
    3ff0:	00000406 	br	4004 <vTaskPriorityInherit+0x11c>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3ff4:	d0a02217 	ldw	r2,-32632(gp)
    3ff8:	10c00b17 	ldw	r3,44(r2)
    3ffc:	e0bffd17 	ldw	r2,-12(fp)
    4000:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4004:	e037883a 	mov	sp,fp
    4008:	dfc00117 	ldw	ra,4(sp)
    400c:	df000017 	ldw	fp,0(sp)
    4010:	dec00204 	addi	sp,sp,8
    4014:	f800283a 	ret

00004018 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    4018:	defffb04 	addi	sp,sp,-20
    401c:	dfc00415 	stw	ra,16(sp)
    4020:	df000315 	stw	fp,12(sp)
    4024:	df000304 	addi	fp,sp,12
    4028:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    402c:	e0bfff17 	ldw	r2,-4(fp)
    4030:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    4034:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    4038:	e0bfff17 	ldw	r2,-4(fp)
    403c:	1005003a 	cmpeq	r2,r2,zero
    4040:	10002e1e 	bne	r2,zero,40fc <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    4044:	e0bffe17 	ldw	r2,-8(fp)
    4048:	10801117 	ldw	r2,68(r2)
    404c:	10ffffc4 	addi	r3,r2,-1
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    4058:	e0bffe17 	ldw	r2,-8(fp)
    405c:	10c00b17 	ldw	r3,44(r2)
    4060:	e0bffe17 	ldw	r2,-8(fp)
    4064:	10801017 	ldw	r2,64(r2)
    4068:	18802426 	beq	r3,r2,40fc <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    406c:	e0bffe17 	ldw	r2,-8(fp)
    4070:	10801117 	ldw	r2,68(r2)
    4074:	1004c03a 	cmpne	r2,r2,zero
    4078:	1000201e 	bne	r2,zero,40fc <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    407c:	e0bffe17 	ldw	r2,-8(fp)
    4080:	11000104 	addi	r4,r2,4
    4084:	00015f80 	call	15f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4088:	e0bffe17 	ldw	r2,-8(fp)
    408c:	10c01017 	ldw	r3,64(r2)
    4090:	e0bffe17 	ldw	r2,-8(fp)
    4094:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4098:	e0bffe17 	ldw	r2,-8(fp)
    409c:	10c00b17 	ldw	r3,44(r2)
    40a0:	00800304 	movi	r2,12
    40a4:	10c7c83a 	sub	r3,r2,r3
    40a8:	e0bffe17 	ldw	r2,-8(fp)
    40ac:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    40b0:	e0bffe17 	ldw	r2,-8(fp)
    40b4:	10c00b17 	ldw	r3,44(r2)
    40b8:	d0a02617 	ldw	r2,-32616(gp)
    40bc:	10c0032e 	bgeu	r2,r3,40cc <xTaskPriorityDisinherit+0xb4>
    40c0:	e0bffe17 	ldw	r2,-8(fp)
    40c4:	10800b17 	ldw	r2,44(r2)
    40c8:	d0a02615 	stw	r2,-32616(gp)
    40cc:	e0bffe17 	ldw	r2,-8(fp)
    40d0:	10800b17 	ldw	r2,44(r2)
    40d4:	10800524 	muli	r2,r2,20
    40d8:	1007883a 	mov	r3,r2
    40dc:	00820234 	movhi	r2,2056
    40e0:	10bd8304 	addi	r2,r2,-2548
    40e4:	1889883a 	add	r4,r3,r2
    40e8:	e0bffe17 	ldw	r2,-8(fp)
    40ec:	11400104 	addi	r5,r2,4
    40f0:	000149c0 	call	149c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    40f4:	00800044 	movi	r2,1
    40f8:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    40fc:	e0bffd17 	ldw	r2,-12(fp)
	}
    4100:	e037883a 	mov	sp,fp
    4104:	dfc00117 	ldw	ra,4(sp)
    4108:	df000017 	ldw	fp,0(sp)
    410c:	dec00204 	addi	sp,sp,8
    4110:	f800283a 	ret

00004114 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    4114:	defffe04 	addi	sp,sp,-8
    4118:	df000115 	stw	fp,4(sp)
    411c:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4120:	0005303a 	rdctl	r2,status
    4124:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4128:	e0ffff17 	ldw	r3,-4(fp)
    412c:	00bfff84 	movi	r2,-2
    4130:	1884703a 	and	r2,r3,r2
    4134:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    4138:	d0a02717 	ldw	r2,-32612(gp)
    413c:	1005003a 	cmpeq	r2,r2,zero
    4140:	1000051e 	bne	r2,zero,4158 <vTaskEnterCritical+0x44>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    4144:	d0e02217 	ldw	r3,-32632(gp)
    4148:	18800f17 	ldw	r2,60(r3)
    414c:	10800044 	addi	r2,r2,1
    4150:	18800f15 	stw	r2,60(r3)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    4154:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4158:	e037883a 	mov	sp,fp
    415c:	df000017 	ldw	fp,0(sp)
    4160:	dec00104 	addi	sp,sp,4
    4164:	f800283a 	ret

00004168 <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    4168:	defffe04 	addi	sp,sp,-8
    416c:	df000115 	stw	fp,4(sp)
    4170:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4174:	d0a02717 	ldw	r2,-32612(gp)
    4178:	1005003a 	cmpeq	r2,r2,zero
    417c:	1000101e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4180:	d0a02217 	ldw	r2,-32632(gp)
    4184:	10800f17 	ldw	r2,60(r2)
    4188:	1005003a 	cmpeq	r2,r2,zero
    418c:	10000c1e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    4190:	d0e02217 	ldw	r3,-32632(gp)
    4194:	18800f17 	ldw	r2,60(r3)
    4198:	10bfffc4 	addi	r2,r2,-1
    419c:	18800f15 	stw	r2,60(r3)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    41a0:	d0a02217 	ldw	r2,-32632(gp)
    41a4:	10800f17 	ldw	r2,60(r2)
    41a8:	1004c03a 	cmpne	r2,r2,zero
    41ac:	1000041e 	bne	r2,zero,41c0 <vTaskExitCritical+0x58>
    41b0:	00800044 	movi	r2,1
    41b4:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    41b8:	e0bfff17 	ldw	r2,-4(fp)
    41bc:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    41c0:	e037883a 	mov	sp,fp
    41c4:	df000017 	ldw	fp,0(sp)
    41c8:	dec00104 	addi	sp,sp,4
    41cc:	f800283a 	ret

000041d0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    41d0:	defffe04 	addi	sp,sp,-8
    41d4:	df000115 	stw	fp,4(sp)
    41d8:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    41dc:	d0a02217 	ldw	r2,-32632(gp)
    41e0:	10800617 	ldw	r2,24(r2)
    41e4:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    41e8:	d1202217 	ldw	r4,-32632(gp)
    41ec:	d0a02217 	ldw	r2,-32632(gp)
    41f0:	10c00b17 	ldw	r3,44(r2)
    41f4:	00800304 	movi	r2,12
    41f8:	10c5c83a 	sub	r2,r2,r3
    41fc:	20800615 	stw	r2,24(r4)

	return uxReturn;
    4200:	e0bfff17 	ldw	r2,-4(fp)
}
    4204:	e037883a 	mov	sp,fp
    4208:	df000017 	ldw	fp,0(sp)
    420c:	dec00104 	addi	sp,sp,4
    4210:	f800283a 	ret

00004214 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    4214:	deffff04 	addi	sp,sp,-4
    4218:	df000015 	stw	fp,0(sp)
    421c:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    4220:	d0a02217 	ldw	r2,-32632(gp)
    4224:	1005003a 	cmpeq	r2,r2,zero
    4228:	1000041e 	bne	r2,zero,423c <pvTaskIncrementMutexHeldCount+0x28>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    422c:	d0a02217 	ldw	r2,-32632(gp)
    4230:	10c01117 	ldw	r3,68(r2)
    4234:	18c00044 	addi	r3,r3,1
    4238:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    423c:	d0a02217 	ldw	r2,-32632(gp)
	}
    4240:	e037883a 	mov	sp,fp
    4244:	df000017 	ldw	fp,0(sp)
    4248:	dec00104 	addi	sp,sp,4
    424c:	f800283a 	ret

00004250 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    4250:	defffa04 	addi	sp,sp,-24
    4254:	dfc00515 	stw	ra,20(sp)
    4258:	df000415 	stw	fp,16(sp)
    425c:	df000404 	addi	fp,sp,16
    4260:	e13ffe15 	stw	r4,-8(fp)
    4264:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    4268:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    426c:	d0a02217 	ldw	r2,-32632(gp)
    4270:	10801217 	ldw	r2,72(r2)
    4274:	1004c03a 	cmpne	r2,r2,zero
    4278:	1000101e 	bne	r2,zero,42bc <ulTaskNotifyTake+0x6c>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    427c:	d0e02217 	ldw	r3,-32632(gp)
    4280:	00800044 	movi	r2,1
    4284:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4288:	e0bfff17 	ldw	r2,-4(fp)
    428c:	1005003a 	cmpeq	r2,r2,zero
    4290:	10000a1e 	bne	r2,zero,42bc <ulTaskNotifyTake+0x6c>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4294:	d0a02217 	ldw	r2,-32632(gp)
    4298:	11000104 	addi	r4,r2,4
    429c:	00015f80 	call	15f8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    42a0:	d0e02517 	ldw	r3,-32620(gp)
    42a4:	e0bfff17 	ldw	r2,-4(fp)
    42a8:	1885883a 	add	r2,r3,r2
    42ac:	e0bffd15 	stw	r2,-12(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    42b0:	e13ffd17 	ldw	r4,-12(fp)
    42b4:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    42b8:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    42bc:	00041680 	call	4168 <vTaskExitCritical>

		taskENTER_CRITICAL();
    42c0:	00041140 	call	4114 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    42c4:	d0a02217 	ldw	r2,-32632(gp)
    42c8:	10801217 	ldw	r2,72(r2)
    42cc:	e0bffc15 	stw	r2,-16(fp)

			if( ulReturn != 0UL )
    42d0:	e0bffc17 	ldw	r2,-16(fp)
    42d4:	1005003a 	cmpeq	r2,r2,zero
    42d8:	10000a1e 	bne	r2,zero,4304 <ulTaskNotifyTake+0xb4>
			{
				if( xClearCountOnExit != pdFALSE )
    42dc:	e0bffe17 	ldw	r2,-8(fp)
    42e0:	1005003a 	cmpeq	r2,r2,zero
    42e4:	1000031e 	bne	r2,zero,42f4 <ulTaskNotifyTake+0xa4>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    42e8:	d0a02217 	ldw	r2,-32632(gp)
    42ec:	10001215 	stw	zero,72(r2)
    42f0:	00000406 	br	4304 <ulTaskNotifyTake+0xb4>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    42f4:	d0a02217 	ldw	r2,-32632(gp)
    42f8:	10c01217 	ldw	r3,72(r2)
    42fc:	18ffffc4 	addi	r3,r3,-1
    4300:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    430c:	00041680 	call	4168 <vTaskExitCritical>

		return ulReturn;
    4310:	e0bffc17 	ldw	r2,-16(fp)
	}
    4314:	e037883a 	mov	sp,fp
    4318:	dfc00117 	ldw	ra,4(sp)
    431c:	df000017 	ldw	fp,0(sp)
    4320:	dec00204 	addi	sp,sp,8
    4324:	f800283a 	ret

00004328 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    4328:	defff804 	addi	sp,sp,-32
    432c:	dfc00715 	stw	ra,28(sp)
    4330:	df000615 	stw	fp,24(sp)
    4334:	df000604 	addi	fp,sp,24
    4338:	e13ffc15 	stw	r4,-16(fp)
    433c:	e17ffd15 	stw	r5,-12(fp)
    4340:	e1bffe15 	stw	r6,-8(fp)
    4344:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    4348:	00041140 	call	4114 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    434c:	d0a02217 	ldw	r2,-32632(gp)
    4350:	10801317 	ldw	r2,76(r2)
    4354:	108000a0 	cmpeqi	r2,r2,2
    4358:	1000161e 	bne	r2,zero,43b4 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    435c:	d0e02217 	ldw	r3,-32632(gp)
    4360:	19001217 	ldw	r4,72(r3)
    4364:	e0bffc17 	ldw	r2,-16(fp)
    4368:	0084303a 	nor	r2,zero,r2
    436c:	2084703a 	and	r2,r4,r2
    4370:	18801215 	stw	r2,72(r3)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4374:	d0e02217 	ldw	r3,-32632(gp)
    4378:	00800044 	movi	r2,1
    437c:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4380:	e0bfff17 	ldw	r2,-4(fp)
    4384:	1005003a 	cmpeq	r2,r2,zero
    4388:	10000a1e 	bne	r2,zero,43b4 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    438c:	d0a02217 	ldw	r2,-32632(gp)
    4390:	11000104 	addi	r4,r2,4
    4394:	00015f80 	call	15f8 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4398:	d0e02517 	ldw	r3,-32620(gp)
    439c:	e0bfff17 	ldw	r2,-4(fp)
    43a0:	1885883a 	add	r2,r3,r2
    43a4:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    43a8:	e13ffb17 	ldw	r4,-20(fp)
    43ac:	0003b980 	call	3b98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    43b0:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    43b4:	00041680 	call	4168 <vTaskExitCritical>

		taskENTER_CRITICAL();
    43b8:	00041140 	call	4114 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    43bc:	e0bffe17 	ldw	r2,-8(fp)
    43c0:	1005003a 	cmpeq	r2,r2,zero
    43c4:	1000041e 	bne	r2,zero,43d8 <xTaskNotifyWait+0xb0>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    43c8:	d0a02217 	ldw	r2,-32632(gp)
    43cc:	10c01217 	ldw	r3,72(r2)
    43d0:	e0bffe17 	ldw	r2,-8(fp)
    43d4:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    43d8:	d0a02217 	ldw	r2,-32632(gp)
    43dc:	10801317 	ldw	r2,76(r2)
    43e0:	10800058 	cmpnei	r2,r2,1
    43e4:	1000021e 	bne	r2,zero,43f0 <xTaskNotifyWait+0xc8>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    43e8:	e03ffa15 	stw	zero,-24(fp)
    43ec:	00000806 	br	4410 <xTaskNotifyWait+0xe8>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    43f0:	d0e02217 	ldw	r3,-32632(gp)
    43f4:	19001217 	ldw	r4,72(r3)
    43f8:	e0bffd17 	ldw	r2,-12(fp)
    43fc:	0084303a 	nor	r2,zero,r2
    4400:	2084703a 	and	r2,r4,r2
    4404:	18801215 	stw	r2,72(r3)
				xReturn = pdTRUE;
    4408:	00800044 	movi	r2,1
    440c:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4410:	d0a02217 	ldw	r2,-32632(gp)
    4414:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4418:	00041680 	call	4168 <vTaskExitCritical>

		return xReturn;
    441c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4420:	e037883a 	mov	sp,fp
    4424:	dfc00117 	ldw	ra,4(sp)
    4428:	df000017 	ldw	fp,0(sp)
    442c:	dec00204 	addi	sp,sp,8
    4430:	f800283a 	ret

00004434 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    4434:	defff704 	addi	sp,sp,-36
    4438:	dfc00815 	stw	ra,32(sp)
    443c:	df000715 	stw	fp,28(sp)
    4440:	df000704 	addi	fp,sp,28
    4444:	e13ffc15 	stw	r4,-16(fp)
    4448:	e17ffd15 	stw	r5,-12(fp)
    444c:	e1bffe15 	stw	r6,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4450:	00800044 	movi	r2,1
    4454:	e0bff915 	stw	r2,-28(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    4458:	e0bffc17 	ldw	r2,-16(fp)
    445c:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    4460:	00041140 	call	4114 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	10801317 	ldw	r2,76(r2)
    446c:	e0bffa15 	stw	r2,-24(fp)

			pxTCB->eNotifyState = eNotified;
    4470:	e0fffb17 	ldw	r3,-20(fp)
    4474:	00800084 	movi	r2,2
    4478:	18801315 	stw	r2,76(r3)

			switch( eAction )
    447c:	e0bffe17 	ldw	r2,-8(fp)
    4480:	e0bfff15 	stw	r2,-4(fp)
    4484:	e0ffff17 	ldw	r3,-4(fp)
    4488:	188000a0 	cmpeqi	r2,r3,2
    448c:	1000151e 	bne	r2,zero,44e4 <xTaskNotify+0xb0>
    4490:	e0ffff17 	ldw	r3,-4(fp)
    4494:	188000e8 	cmpgeui	r2,r3,3
    4498:	1000041e 	bne	r2,zero,44ac <xTaskNotify+0x78>
    449c:	e0ffff17 	ldw	r3,-4(fp)
    44a0:	18800060 	cmpeqi	r2,r3,1
    44a4:	1000081e 	bne	r2,zero,44c8 <xTaskNotify+0x94>
    44a8:	00002006 	br	452c <xTaskNotify+0xf8>
    44ac:	e0ffff17 	ldw	r3,-4(fp)
    44b0:	188000e0 	cmpeqi	r2,r3,3
    44b4:	1000111e 	bne	r2,zero,44fc <xTaskNotify+0xc8>
    44b8:	e0ffff17 	ldw	r3,-4(fp)
    44bc:	18800120 	cmpeqi	r2,r3,4
    44c0:	1000121e 	bne	r2,zero,450c <xTaskNotify+0xd8>
    44c4:	00001906 	br	452c <xTaskNotify+0xf8>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10c01217 	ldw	r3,72(r2)
    44d0:	e0bffd17 	ldw	r2,-12(fp)
    44d4:	1886b03a 	or	r3,r3,r2
    44d8:	e0bffb17 	ldw	r2,-20(fp)
    44dc:	10c01215 	stw	r3,72(r2)
					break;
    44e0:	00001206 	br	452c <xTaskNotify+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    44e4:	e0bffb17 	ldw	r2,-20(fp)
    44e8:	10801217 	ldw	r2,72(r2)
    44ec:	10c00044 	addi	r3,r2,1
    44f0:	e0bffb17 	ldw	r2,-20(fp)
    44f4:	10c01215 	stw	r3,72(r2)
					break;
    44f8:	00000c06 	br	452c <xTaskNotify+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    44fc:	e0fffb17 	ldw	r3,-20(fp)
    4500:	e0bffd17 	ldw	r2,-12(fp)
    4504:	18801215 	stw	r2,72(r3)
					break;
    4508:	00000806 	br	452c <xTaskNotify+0xf8>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    450c:	e0bffa17 	ldw	r2,-24(fp)
    4510:	108000a0 	cmpeqi	r2,r2,2
    4514:	1000041e 	bne	r2,zero,4528 <xTaskNotify+0xf4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4518:	e0fffb17 	ldw	r3,-20(fp)
    451c:	e0bffd17 	ldw	r2,-12(fp)
    4520:	18801215 	stw	r2,72(r3)
    4524:	00000106 	br	452c <xTaskNotify+0xf8>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4528:	e03ff915 	stw	zero,-28(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    452c:	e0bffa17 	ldw	r2,-24(fp)
    4530:	10800058 	cmpnei	r2,r2,1
    4534:	10001a1e 	bne	r2,zero,45a0 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4538:	e0bffb17 	ldw	r2,-20(fp)
    453c:	11000104 	addi	r4,r2,4
    4540:	00015f80 	call	15f8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    4544:	e0bffb17 	ldw	r2,-20(fp)
    4548:	10c00b17 	ldw	r3,44(r2)
    454c:	d0a02617 	ldw	r2,-32616(gp)
    4550:	10c0032e 	bgeu	r2,r3,4560 <xTaskNotify+0x12c>
    4554:	e0bffb17 	ldw	r2,-20(fp)
    4558:	10800b17 	ldw	r2,44(r2)
    455c:	d0a02615 	stw	r2,-32616(gp)
    4560:	e0bffb17 	ldw	r2,-20(fp)
    4564:	10800b17 	ldw	r2,44(r2)
    4568:	10800524 	muli	r2,r2,20
    456c:	1007883a 	mov	r3,r2
    4570:	00820234 	movhi	r2,2056
    4574:	10bd8304 	addi	r2,r2,-2548
    4578:	1889883a 	add	r4,r3,r2
    457c:	e0bffb17 	ldw	r2,-20(fp)
    4580:	11400104 	addi	r5,r2,4
    4584:	000149c0 	call	149c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4588:	e0bffb17 	ldw	r2,-20(fp)
    458c:	10c00b17 	ldw	r3,44(r2)
    4590:	d0a02217 	ldw	r2,-32632(gp)
    4594:	10800b17 	ldw	r2,44(r2)
    4598:	10c0012e 	bgeu	r2,r3,45a0 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    459c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    45a0:	00041680 	call	4168 <vTaskExitCritical>

		return xReturn;
    45a4:	e0bff917 	ldw	r2,-28(fp)
	}
    45a8:	e037883a 	mov	sp,fp
    45ac:	dfc00117 	ldw	ra,4(sp)
    45b0:	df000017 	ldw	fp,0(sp)
    45b4:	dec00204 	addi	sp,sp,8
    45b8:	f800283a 	ret

000045bc <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    45bc:	defff504 	addi	sp,sp,-44
    45c0:	dfc00a15 	stw	ra,40(sp)
    45c4:	df000915 	stw	fp,36(sp)
    45c8:	df000904 	addi	fp,sp,36
    45cc:	e13ffb15 	stw	r4,-20(fp)
    45d0:	e17ffc15 	stw	r5,-16(fp)
    45d4:	e1bffd15 	stw	r6,-12(fp)
    45d8:	e1fffe15 	stw	r7,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    45dc:	00800044 	movi	r2,1
    45e0:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    45e4:	e0bffb17 	ldw	r2,-20(fp)
    45e8:	e0bffa15 	stw	r2,-24(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    45ec:	e03ff715 	stw	zero,-36(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    45f0:	e0bffa17 	ldw	r2,-24(fp)
    45f4:	10801317 	ldw	r2,76(r2)
    45f8:	e0bff915 	stw	r2,-28(fp)

			pxTCB->eNotifyState = eNotified;
    45fc:	e0fffa17 	ldw	r3,-24(fp)
    4600:	00800084 	movi	r2,2
    4604:	18801315 	stw	r2,76(r3)

			switch( eAction )
    4608:	e0bffd17 	ldw	r2,-12(fp)
    460c:	e0bfff15 	stw	r2,-4(fp)
    4610:	e0ffff17 	ldw	r3,-4(fp)
    4614:	188000a0 	cmpeqi	r2,r3,2
    4618:	1000151e 	bne	r2,zero,4670 <xTaskNotifyFromISR+0xb4>
    461c:	e0ffff17 	ldw	r3,-4(fp)
    4620:	188000e8 	cmpgeui	r2,r3,3
    4624:	1000041e 	bne	r2,zero,4638 <xTaskNotifyFromISR+0x7c>
    4628:	e0ffff17 	ldw	r3,-4(fp)
    462c:	18800060 	cmpeqi	r2,r3,1
    4630:	1000081e 	bne	r2,zero,4654 <xTaskNotifyFromISR+0x98>
    4634:	00002006 	br	46b8 <xTaskNotifyFromISR+0xfc>
    4638:	e0ffff17 	ldw	r3,-4(fp)
    463c:	188000e0 	cmpeqi	r2,r3,3
    4640:	1000111e 	bne	r2,zero,4688 <xTaskNotifyFromISR+0xcc>
    4644:	e0ffff17 	ldw	r3,-4(fp)
    4648:	18800120 	cmpeqi	r2,r3,4
    464c:	1000121e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0xdc>
    4650:	00001906 	br	46b8 <xTaskNotifyFromISR+0xfc>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4654:	e0bffa17 	ldw	r2,-24(fp)
    4658:	10c01217 	ldw	r3,72(r2)
    465c:	e0bffc17 	ldw	r2,-16(fp)
    4660:	1886b03a 	or	r3,r3,r2
    4664:	e0bffa17 	ldw	r2,-24(fp)
    4668:	10c01215 	stw	r3,72(r2)
					break;
    466c:	00001206 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    4670:	e0bffa17 	ldw	r2,-24(fp)
    4674:	10801217 	ldw	r2,72(r2)
    4678:	10c00044 	addi	r3,r2,1
    467c:	e0bffa17 	ldw	r2,-24(fp)
    4680:	10c01215 	stw	r3,72(r2)
					break;
    4684:	00000c06 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4688:	e0fffa17 	ldw	r3,-24(fp)
    468c:	e0bffc17 	ldw	r2,-16(fp)
    4690:	18801215 	stw	r2,72(r3)
					break;
    4694:	00000806 	br	46b8 <xTaskNotifyFromISR+0xfc>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	108000a0 	cmpeqi	r2,r2,2
    46a0:	1000041e 	bne	r2,zero,46b4 <xTaskNotifyFromISR+0xf8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    46a4:	e0fffa17 	ldw	r3,-24(fp)
    46a8:	e0bffc17 	ldw	r2,-16(fp)
    46ac:	18801215 	stw	r2,72(r3)
    46b0:	00000106 	br	46b8 <xTaskNotifyFromISR+0xfc>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    46b4:	e03ff815 	stw	zero,-32(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    46b8:	e0bff917 	ldw	r2,-28(fp)
    46bc:	10800058 	cmpnei	r2,r2,1
    46c0:	1000281e 	bne	r2,zero,4764 <xTaskNotifyFromISR+0x1a8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    46c4:	d0a02c17 	ldw	r2,-32592(gp)
    46c8:	1004c03a 	cmpne	r2,r2,zero
    46cc:	1000151e 	bne	r2,zero,4724 <xTaskNotifyFromISR+0x168>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    46d0:	e0bffa17 	ldw	r2,-24(fp)
    46d4:	11000104 	addi	r4,r2,4
    46d8:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    46dc:	e0bffa17 	ldw	r2,-24(fp)
    46e0:	10c00b17 	ldw	r3,44(r2)
    46e4:	d0a02617 	ldw	r2,-32616(gp)
    46e8:	10c0032e 	bgeu	r2,r3,46f8 <xTaskNotifyFromISR+0x13c>
    46ec:	e0bffa17 	ldw	r2,-24(fp)
    46f0:	10800b17 	ldw	r2,44(r2)
    46f4:	d0a02615 	stw	r2,-32616(gp)
    46f8:	e0bffa17 	ldw	r2,-24(fp)
    46fc:	10800b17 	ldw	r2,44(r2)
    4700:	10800524 	muli	r2,r2,20
    4704:	1007883a 	mov	r3,r2
    4708:	00820234 	movhi	r2,2056
    470c:	10bd8304 	addi	r2,r2,-2548
    4710:	1889883a 	add	r4,r3,r2
    4714:	e0bffa17 	ldw	r2,-24(fp)
    4718:	11400104 	addi	r5,r2,4
    471c:	000149c0 	call	149c <vListInsertEnd>
    4720:	00000506 	br	4738 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4724:	e0bffa17 	ldw	r2,-24(fp)
    4728:	11400604 	addi	r5,r2,24
    472c:	01020234 	movhi	r4,2056
    4730:	213dc904 	addi	r4,r4,-2268
    4734:	000149c0 	call	149c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4738:	e0bffa17 	ldw	r2,-24(fp)
    473c:	10c00b17 	ldw	r3,44(r2)
    4740:	d0a02217 	ldw	r2,-32632(gp)
    4744:	10800b17 	ldw	r2,44(r2)
    4748:	10c0062e 	bgeu	r2,r3,4764 <xTaskNotifyFromISR+0x1a8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    474c:	e0bffe17 	ldw	r2,-8(fp)
    4750:	1005003a 	cmpeq	r2,r2,zero
    4754:	1000031e 	bne	r2,zero,4764 <xTaskNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    4758:	e0fffe17 	ldw	r3,-8(fp)
    475c:	00800044 	movi	r2,1
    4760:	18800015 	stw	r2,0(r3)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    4764:	e0bff817 	ldw	r2,-32(fp)
	}
    4768:	e037883a 	mov	sp,fp
    476c:	dfc00117 	ldw	ra,4(sp)
    4770:	df000017 	ldw	fp,0(sp)
    4774:	dec00204 	addi	sp,sp,8
    4778:	f800283a 	ret

0000477c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    477c:	defff904 	addi	sp,sp,-28
    4780:	dfc00615 	stw	ra,24(sp)
    4784:	df000515 	stw	fp,20(sp)
    4788:	df000504 	addi	fp,sp,20
    478c:	e13ffe15 	stw	r4,-8(fp)
    4790:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4794:	e0bffe17 	ldw	r2,-8(fp)
    4798:	e0bffd15 	stw	r2,-12(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    479c:	e03ffb15 	stw	zero,-20(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    47a0:	e0bffd17 	ldw	r2,-12(fp)
    47a4:	10801317 	ldw	r2,76(r2)
    47a8:	e0bffc15 	stw	r2,-16(fp)
			pxTCB->eNotifyState = eNotified;
    47ac:	e0fffd17 	ldw	r3,-12(fp)
    47b0:	00800084 	movi	r2,2
    47b4:	18801315 	stw	r2,76(r3)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    47b8:	e0bffd17 	ldw	r2,-12(fp)
    47bc:	10801217 	ldw	r2,72(r2)
    47c0:	10c00044 	addi	r3,r2,1
    47c4:	e0bffd17 	ldw	r2,-12(fp)
    47c8:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    47cc:	e0bffc17 	ldw	r2,-16(fp)
    47d0:	10800058 	cmpnei	r2,r2,1
    47d4:	1000281e 	bne	r2,zero,4878 <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    47d8:	d0a02c17 	ldw	r2,-32592(gp)
    47dc:	1004c03a 	cmpne	r2,r2,zero
    47e0:	1000151e 	bne	r2,zero,4838 <vTaskNotifyGiveFromISR+0xbc>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    47e4:	e0bffd17 	ldw	r2,-12(fp)
    47e8:	11000104 	addi	r4,r2,4
    47ec:	00015f80 	call	15f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    47f0:	e0bffd17 	ldw	r2,-12(fp)
    47f4:	10c00b17 	ldw	r3,44(r2)
    47f8:	d0a02617 	ldw	r2,-32616(gp)
    47fc:	10c0032e 	bgeu	r2,r3,480c <vTaskNotifyGiveFromISR+0x90>
    4800:	e0bffd17 	ldw	r2,-12(fp)
    4804:	10800b17 	ldw	r2,44(r2)
    4808:	d0a02615 	stw	r2,-32616(gp)
    480c:	e0bffd17 	ldw	r2,-12(fp)
    4810:	10800b17 	ldw	r2,44(r2)
    4814:	10800524 	muli	r2,r2,20
    4818:	1007883a 	mov	r3,r2
    481c:	00820234 	movhi	r2,2056
    4820:	10bd8304 	addi	r2,r2,-2548
    4824:	1889883a 	add	r4,r3,r2
    4828:	e0bffd17 	ldw	r2,-12(fp)
    482c:	11400104 	addi	r5,r2,4
    4830:	000149c0 	call	149c <vListInsertEnd>
    4834:	00000506 	br	484c <vTaskNotifyGiveFromISR+0xd0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4838:	e0bffd17 	ldw	r2,-12(fp)
    483c:	11400604 	addi	r5,r2,24
    4840:	01020234 	movhi	r4,2056
    4844:	213dc904 	addi	r4,r4,-2268
    4848:	000149c0 	call	149c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    484c:	e0bffd17 	ldw	r2,-12(fp)
    4850:	10c00b17 	ldw	r3,44(r2)
    4854:	d0a02217 	ldw	r2,-32632(gp)
    4858:	10800b17 	ldw	r2,44(r2)
    485c:	10c0062e 	bgeu	r2,r3,4878 <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    4860:	e0bfff17 	ldw	r2,-4(fp)
    4864:	1005003a 	cmpeq	r2,r2,zero
    4868:	1000031e 	bne	r2,zero,4878 <vTaskNotifyGiveFromISR+0xfc>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    486c:	e0ffff17 	ldw	r3,-4(fp)
    4870:	00800044 	movi	r2,1
    4874:	18800015 	stw	r2,0(r3)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    4878:	e037883a 	mov	sp,fp
    487c:	dfc00117 	ldw	ra,4(sp)
    4880:	df000017 	ldw	fp,0(sp)
    4884:	dec00204 	addi	sp,sp,8
    4888:	f800283a 	ret

0000488c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    488c:	defff904 	addi	sp,sp,-28
    4890:	dfc00615 	stw	ra,24(sp)
    4894:	df000515 	stw	fp,20(sp)
    4898:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    489c:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    48a0:	00050440 	call	5044 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    48a4:	d0a02f17 	ldw	r2,-32580(gp)
    48a8:	1005003a 	cmpeq	r2,r2,zero
    48ac:	10000d1e 	bne	r2,zero,48e4 <xTimerCreateTimerTask+0x58>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    48b0:	008000c4 	movi	r2,3
    48b4:	d8800015 	stw	r2,0(sp)
    48b8:	d8000115 	stw	zero,4(sp)
    48bc:	d8000215 	stw	zero,8(sp)
    48c0:	d8000315 	stw	zero,12(sp)
    48c4:	01000034 	movhi	r4,0
    48c8:	2112d404 	addi	r4,r4,19280
    48cc:	01420034 	movhi	r5,2048
    48d0:	29401404 	addi	r5,r5,80
    48d4:	01820004 	movi	r6,2048
    48d8:	000f883a 	mov	r7,zero
    48dc:	0002bf80 	call	2bf8 <xTaskGenericCreate>
    48e0:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    48e4:	e0bfff17 	ldw	r2,-4(fp)
}
    48e8:	e037883a 	mov	sp,fp
    48ec:	dfc00117 	ldw	ra,4(sp)
    48f0:	df000017 	ldw	fp,0(sp)
    48f4:	dec00204 	addi	sp,sp,8
    48f8:	f800283a 	ret

000048fc <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    48fc:	defff904 	addi	sp,sp,-28
    4900:	dfc00615 	stw	ra,24(sp)
    4904:	df000515 	stw	fp,20(sp)
    4908:	df000504 	addi	fp,sp,20
    490c:	e13ffc15 	stw	r4,-16(fp)
    4910:	e17ffd15 	stw	r5,-12(fp)
    4914:	e1bffe15 	stw	r6,-8(fp)
    4918:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    491c:	e0bffd17 	ldw	r2,-12(fp)
    4920:	1004c03a 	cmpne	r2,r2,zero
    4924:	1000021e 	bne	r2,zero,4930 <xTimerCreate+0x34>
	{
		pxNewTimer = NULL;
    4928:	e03ffb15 	stw	zero,-20(fp)
    492c:	00001906 	br	4994 <xTimerCreate+0x98>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4930:	01000a04 	movi	r4,40
    4934:	0000fbc0 	call	fbc <pvPortMalloc>
    4938:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    493c:	e0bffb17 	ldw	r2,-20(fp)
    4940:	1005003a 	cmpeq	r2,r2,zero
    4944:	1000131e 	bne	r2,zero,4994 <xTimerCreate+0x98>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    4948:	00050440 	call	5044 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    494c:	e0fffb17 	ldw	r3,-20(fp)
    4950:	e0bffc17 	ldw	r2,-16(fp)
    4954:	18800015 	stw	r2,0(r3)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    4958:	e0fffb17 	ldw	r3,-20(fp)
    495c:	e0bffd17 	ldw	r2,-12(fp)
    4960:	18800615 	stw	r2,24(r3)
			pxNewTimer->uxAutoReload = uxAutoReload;
    4964:	e0fffb17 	ldw	r3,-20(fp)
    4968:	e0bffe17 	ldw	r2,-8(fp)
    496c:	18800715 	stw	r2,28(r3)
			pxNewTimer->pvTimerID = pvTimerID;
    4970:	e0fffb17 	ldw	r3,-20(fp)
    4974:	e0bfff17 	ldw	r2,-4(fp)
    4978:	18800815 	stw	r2,32(r3)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    497c:	e0fffb17 	ldw	r3,-20(fp)
    4980:	e0800217 	ldw	r2,8(fp)
    4984:	18800915 	stw	r2,36(r3)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    4988:	e0bffb17 	ldw	r2,-20(fp)
    498c:	11000104 	addi	r4,r2,4
    4990:	00014740 	call	1474 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4994:	e0bffb17 	ldw	r2,-20(fp)
}
    4998:	e037883a 	mov	sp,fp
    499c:	dfc00117 	ldw	ra,4(sp)
    49a0:	df000017 	ldw	fp,0(sp)
    49a4:	dec00204 	addi	sp,sp,8
    49a8:	f800283a 	ret

000049ac <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    49ac:	defff604 	addi	sp,sp,-40
    49b0:	dfc00915 	stw	ra,36(sp)
    49b4:	df000815 	stw	fp,32(sp)
    49b8:	df000804 	addi	fp,sp,32
    49bc:	e13ffc15 	stw	r4,-16(fp)
    49c0:	e17ffd15 	stw	r5,-12(fp)
    49c4:	e1bffe15 	stw	r6,-8(fp)
    49c8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    49cc:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    49d0:	d0a02f17 	ldw	r2,-32580(gp)
    49d4:	1005003a 	cmpeq	r2,r2,zero
    49d8:	1000201e 	bne	r2,zero,4a5c <xTimerGenericCommand+0xb0>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    49dc:	e0bffd17 	ldw	r2,-12(fp)
    49e0:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    49e4:	e0bffe17 	ldw	r2,-8(fp)
    49e8:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    49ec:	e0bffc17 	ldw	r2,-16(fp)
    49f0:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    49f4:	e0bffd17 	ldw	r2,-12(fp)
    49f8:	10800188 	cmpgei	r2,r2,6
    49fc:	1000111e 	bne	r2,zero,4a44 <xTimerGenericCommand+0x98>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4a00:	0003e940 	call	3e94 <xTaskGetSchedulerState>
    4a04:	10800098 	cmpnei	r2,r2,2
    4a08:	1000071e 	bne	r2,zero,4a28 <xTimerGenericCommand+0x7c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    4a0c:	d1202f17 	ldw	r4,-32580(gp)
    4a10:	e17ff904 	addi	r5,fp,-28
    4a14:	e1800217 	ldw	r6,8(fp)
    4a18:	000f883a 	mov	r7,zero
    4a1c:	0001f100 	call	1f10 <xQueueGenericSend>
    4a20:	e0bff815 	stw	r2,-32(fp)
    4a24:	00000d06 	br	4a5c <xTimerGenericCommand+0xb0>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4a28:	d1202f17 	ldw	r4,-32580(gp)
    4a2c:	e17ff904 	addi	r5,fp,-28
    4a30:	000d883a 	mov	r6,zero
    4a34:	000f883a 	mov	r7,zero
    4a38:	0001f100 	call	1f10 <xQueueGenericSend>
    4a3c:	e0bff815 	stw	r2,-32(fp)
    4a40:	00000606 	br	4a5c <xTimerGenericCommand+0xb0>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4a44:	d1202f17 	ldw	r4,-32580(gp)
    4a48:	e17ff904 	addi	r5,fp,-28
    4a4c:	e1bfff17 	ldw	r6,-4(fp)
    4a50:	000f883a 	mov	r7,zero
    4a54:	00020c00 	call	20c0 <xQueueGenericSendFromISR>
    4a58:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    4a5c:	e0bff817 	ldw	r2,-32(fp)
}
    4a60:	e037883a 	mov	sp,fp
    4a64:	dfc00117 	ldw	ra,4(sp)
    4a68:	df000017 	ldw	fp,0(sp)
    4a6c:	dec00204 	addi	sp,sp,8
    4a70:	f800283a 	ret

00004a74 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4a74:	defffd04 	addi	sp,sp,-12
    4a78:	df000215 	stw	fp,8(sp)
    4a7c:	df000204 	addi	fp,sp,8
    4a80:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a84:	e0bfff17 	ldw	r2,-4(fp)
    4a88:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a8c:	e0bffe17 	ldw	r2,-8(fp)
    4a90:	10800017 	ldw	r2,0(r2)
}
    4a94:	e037883a 	mov	sp,fp
    4a98:	df000017 	ldw	fp,0(sp)
    4a9c:	dec00104 	addi	sp,sp,4
    4aa0:	f800283a 	ret

00004aa4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4aa4:	defff904 	addi	sp,sp,-28
    4aa8:	dfc00615 	stw	ra,24(sp)
    4aac:	df000515 	stw	fp,20(sp)
    4ab0:	df000504 	addi	fp,sp,20
    4ab4:	e13ffe15 	stw	r4,-8(fp)
    4ab8:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4abc:	d0a03117 	ldw	r2,-32572(gp)
    4ac0:	10800317 	ldw	r2,12(r2)
    4ac4:	10800317 	ldw	r2,12(r2)
    4ac8:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4acc:	e0bffc17 	ldw	r2,-16(fp)
    4ad0:	11000104 	addi	r4,r2,4
    4ad4:	00015f80 	call	15f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4ad8:	e0bffc17 	ldw	r2,-16(fp)
    4adc:	10800717 	ldw	r2,28(r2)
    4ae0:	10800058 	cmpnei	r2,r2,1
    4ae4:	1000111e 	bne	r2,zero,4b2c <prvProcessExpiredTimer+0x88>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4ae8:	e0bffc17 	ldw	r2,-16(fp)
    4aec:	10c00617 	ldw	r3,24(r2)
    4af0:	e0bffe17 	ldw	r2,-8(fp)
    4af4:	188b883a 	add	r5,r3,r2
    4af8:	e13ffc17 	ldw	r4,-16(fp)
    4afc:	e1bfff17 	ldw	r6,-4(fp)
    4b00:	e1fffe17 	ldw	r7,-8(fp)
    4b04:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
    4b08:	10800058 	cmpnei	r2,r2,1
    4b0c:	1000071e 	bne	r2,zero,4b2c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4b10:	d8000015 	stw	zero,0(sp)
    4b14:	e13ffc17 	ldw	r4,-16(fp)
    4b18:	000b883a 	mov	r5,zero
    4b1c:	e1bffe17 	ldw	r6,-8(fp)
    4b20:	000f883a 	mov	r7,zero
    4b24:	00049ac0 	call	49ac <xTimerGenericCommand>
    4b28:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4b2c:	e0bffc17 	ldw	r2,-16(fp)
    4b30:	10800917 	ldw	r2,36(r2)
    4b34:	e13ffc17 	ldw	r4,-16(fp)
    4b38:	103ee83a 	callr	r2
}
    4b3c:	e037883a 	mov	sp,fp
    4b40:	dfc00117 	ldw	ra,4(sp)
    4b44:	df000017 	ldw	fp,0(sp)
    4b48:	dec00204 	addi	sp,sp,8
    4b4c:	f800283a 	ret

00004b50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4b50:	defffb04 	addi	sp,sp,-20
    4b54:	dfc00415 	stw	ra,16(sp)
    4b58:	df000315 	stw	fp,12(sp)
    4b5c:	df000304 	addi	fp,sp,12
    4b60:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4b64:	e13ffe04 	addi	r4,fp,-8
    4b68:	0004c240 	call	4c24 <prvGetNextExpireTime>
    4b6c:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b70:	e17ffe17 	ldw	r5,-8(fp)
    4b74:	e13ffd17 	ldw	r4,-12(fp)
    4b78:	0004b840 	call	4b84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b7c:	0004db40 	call	4db4 <prvProcessReceivedCommands>
	}
    4b80:	003ff806 	br	4b64 <prvTimerTask+0x14>

00004b84 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b84:	defffa04 	addi	sp,sp,-24
    4b88:	dfc00515 	stw	ra,20(sp)
    4b8c:	df000415 	stw	fp,16(sp)
    4b90:	df000404 	addi	fp,sp,16
    4b94:	e13ffe15 	stw	r4,-8(fp)
    4b98:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b9c:	0002ff00 	call	2ff0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4ba0:	e13ffd04 	addi	r4,fp,-12
    4ba4:	0004c840 	call	4c84 <prvSampleTimeNow>
    4ba8:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4bac:	e0bffd17 	ldw	r2,-12(fp)
    4bb0:	1004c03a 	cmpne	r2,r2,zero
    4bb4:	1000151e 	bne	r2,zero,4c0c <prvProcessTimerOrBlockTask+0x88>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4bb8:	e0bfff17 	ldw	r2,-4(fp)
    4bbc:	1004c03a 	cmpne	r2,r2,zero
    4bc0:	1000081e 	bne	r2,zero,4be4 <prvProcessTimerOrBlockTask+0x60>
    4bc4:	e0fffe17 	ldw	r3,-8(fp)
    4bc8:	e0bffc17 	ldw	r2,-16(fp)
    4bcc:	10c00536 	bltu	r2,r3,4be4 <prvProcessTimerOrBlockTask+0x60>
			{
				( void ) xTaskResumeAll();
    4bd0:	00030180 	call	3018 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4bd4:	e13ffe17 	ldw	r4,-8(fp)
    4bd8:	e17ffc17 	ldw	r5,-16(fp)
    4bdc:	0004aa40 	call	4aa4 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4be0:	00000b06 	br	4c10 <prvProcessTimerOrBlockTask+0x8c>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4be4:	d1202f17 	ldw	r4,-32580(gp)
    4be8:	e0fffe17 	ldw	r3,-8(fp)
    4bec:	e0bffc17 	ldw	r2,-16(fp)
    4bf0:	188bc83a 	sub	r5,r3,r2
    4bf4:	0002b640 	call	2b64 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4bf8:	00030180 	call	3018 <xTaskResumeAll>
    4bfc:	1004c03a 	cmpne	r2,r2,zero
    4c00:	1000031e 	bne	r2,zero,4c10 <prvProcessTimerOrBlockTask+0x8c>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4c04:	003b683a 	trap	0
    4c08:	00000106 	br	4c10 <prvProcessTimerOrBlockTask+0x8c>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4c0c:	00030180 	call	3018 <xTaskResumeAll>
		}
	}
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	dfc00117 	ldw	ra,4(sp)
    4c18:	df000017 	ldw	fp,0(sp)
    4c1c:	dec00204 	addi	sp,sp,8
    4c20:	f800283a 	ret

00004c24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4c24:	defffd04 	addi	sp,sp,-12
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4c34:	d0a03117 	ldw	r2,-32572(gp)
    4c38:	10800017 	ldw	r2,0(r2)
    4c3c:	1007003a 	cmpeq	r3,r2,zero
    4c40:	e0bfff17 	ldw	r2,-4(fp)
    4c44:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4c48:	e0bfff17 	ldw	r2,-4(fp)
    4c4c:	10800017 	ldw	r2,0(r2)
    4c50:	1004c03a 	cmpne	r2,r2,zero
    4c54:	1000051e 	bne	r2,zero,4c6c <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4c58:	d0a03117 	ldw	r2,-32572(gp)
    4c5c:	10800317 	ldw	r2,12(r2)
    4c60:	10800017 	ldw	r2,0(r2)
    4c64:	e0bffe15 	stw	r2,-8(fp)
    4c68:	00000106 	br	4c70 <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c6c:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c70:	e0bffe17 	ldw	r2,-8(fp)
}
    4c74:	e037883a 	mov	sp,fp
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00104 	addi	sp,sp,4
    4c80:	f800283a 	ret

00004c84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c84:	defffc04 	addi	sp,sp,-16
    4c88:	dfc00315 	stw	ra,12(sp)
    4c8c:	df000215 	stw	fp,8(sp)
    4c90:	df000204 	addi	fp,sp,8
    4c94:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c98:	00031680 	call	3168 <xTaskGetTickCount>
    4c9c:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4ca0:	d0e03017 	ldw	r3,-32576(gp)
    4ca4:	e0bffe17 	ldw	r2,-8(fp)
    4ca8:	10c0052e 	bgeu	r2,r3,4cc0 <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4cac:	0004f400 	call	4f40 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4cb0:	e0ffff17 	ldw	r3,-4(fp)
    4cb4:	00800044 	movi	r2,1
    4cb8:	18800015 	stw	r2,0(r3)
    4cbc:	00000206 	br	4cc8 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4cc0:	e0bfff17 	ldw	r2,-4(fp)
    4cc4:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4cc8:	e0bffe17 	ldw	r2,-8(fp)
    4ccc:	d0a03015 	stw	r2,-32576(gp)

	return xTimeNow;
    4cd0:	e0bffe17 	ldw	r2,-8(fp)
}
    4cd4:	e037883a 	mov	sp,fp
    4cd8:	dfc00117 	ldw	ra,4(sp)
    4cdc:	df000017 	ldw	fp,0(sp)
    4ce0:	dec00204 	addi	sp,sp,8
    4ce4:	f800283a 	ret

00004ce8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4ce8:	defff904 	addi	sp,sp,-28
    4cec:	dfc00615 	stw	ra,24(sp)
    4cf0:	df000515 	stw	fp,20(sp)
    4cf4:	df000504 	addi	fp,sp,20
    4cf8:	e13ffc15 	stw	r4,-16(fp)
    4cfc:	e17ffd15 	stw	r5,-12(fp)
    4d00:	e1bffe15 	stw	r6,-8(fp)
    4d04:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4d08:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4d0c:	e0fffc17 	ldw	r3,-16(fp)
    4d10:	e0bffd17 	ldw	r2,-12(fp)
    4d14:	18800115 	stw	r2,4(r3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4d18:	e0fffc17 	ldw	r3,-16(fp)
    4d1c:	e0bffc17 	ldw	r2,-16(fp)
    4d20:	18800415 	stw	r2,16(r3)

	if( xNextExpiryTime <= xTimeNow )
    4d24:	e0fffd17 	ldw	r3,-12(fp)
    4d28:	e0bffe17 	ldw	r2,-8(fp)
    4d2c:	10c00e36 	bltu	r2,r3,4d68 <prvInsertTimerInActiveList+0x80>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4d30:	e0fffe17 	ldw	r3,-8(fp)
    4d34:	e0bfff17 	ldw	r2,-4(fp)
    4d38:	1887c83a 	sub	r3,r3,r2
    4d3c:	e0bffc17 	ldw	r2,-16(fp)
    4d40:	10800617 	ldw	r2,24(r2)
    4d44:	18800336 	bltu	r3,r2,4d54 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4d48:	00800044 	movi	r2,1
    4d4c:	e0bffb15 	stw	r2,-20(fp)
    4d50:	00001206 	br	4d9c <prvInsertTimerInActiveList+0xb4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4d54:	d1203217 	ldw	r4,-32568(gp)
    4d58:	e0bffc17 	ldw	r2,-16(fp)
    4d5c:	11400104 	addi	r5,r2,4
    4d60:	00015240 	call	1524 <vListInsert>
    4d64:	00000d06 	br	4d9c <prvInsertTimerInActiveList+0xb4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d68:	e0fffe17 	ldw	r3,-8(fp)
    4d6c:	e0bfff17 	ldw	r2,-4(fp)
    4d70:	1880062e 	bgeu	r3,r2,4d8c <prvInsertTimerInActiveList+0xa4>
    4d74:	e0fffd17 	ldw	r3,-12(fp)
    4d78:	e0bfff17 	ldw	r2,-4(fp)
    4d7c:	18800336 	bltu	r3,r2,4d8c <prvInsertTimerInActiveList+0xa4>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d80:	00800044 	movi	r2,1
    4d84:	e0bffb15 	stw	r2,-20(fp)
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d88:	00000406 	br	4d9c <prvInsertTimerInActiveList+0xb4>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d8c:	d1203117 	ldw	r4,-32572(gp)
    4d90:	e0bffc17 	ldw	r2,-16(fp)
    4d94:	11400104 	addi	r5,r2,4
    4d98:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d9c:	e0bffb17 	ldw	r2,-20(fp)
}
    4da0:	e037883a 	mov	sp,fp
    4da4:	dfc00117 	ldw	ra,4(sp)
    4da8:	df000017 	ldw	fp,0(sp)
    4dac:	dec00204 	addi	sp,sp,8
    4db0:	f800283a 	ret

00004db4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4db4:	defff504 	addi	sp,sp,-44
    4db8:	dfc00a15 	stw	ra,40(sp)
    4dbc:	df000915 	stw	fp,36(sp)
    4dc0:	df000904 	addi	fp,sp,36
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4dc4:	00005206 	br	4f10 <prvProcessReceivedCommands+0x15c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4dc8:	e0bffb17 	ldw	r2,-20(fp)
    4dcc:	1004803a 	cmplt	r2,r2,zero
    4dd0:	10004f1e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4dd4:	e0bffd17 	ldw	r2,-12(fp)
    4dd8:	e0bffa15 	stw	r2,-24(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4ddc:	e0bffa17 	ldw	r2,-24(fp)
    4de0:	10800517 	ldw	r2,20(r2)
    4de4:	1005003a 	cmpeq	r2,r2,zero
    4de8:	1000031e 	bne	r2,zero,4df8 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4dec:	e0bffa17 	ldw	r2,-24(fp)
    4df0:	11000104 	addi	r4,r2,4
    4df4:	00015f80 	call	15f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4df8:	e13ffe04 	addi	r4,fp,-8
    4dfc:	0004c840 	call	4c84 <prvSampleTimeNow>
    4e00:	e0bff815 	stw	r2,-32(fp)

			switch( xMessage.xMessageID )
    4e04:	e0bffb17 	ldw	r2,-20(fp)
    4e08:	e0bfff15 	stw	r2,-4(fp)
    4e0c:	e0ffff17 	ldw	r3,-4(fp)
    4e10:	188002a8 	cmpgeui	r2,r3,10
    4e14:	10003e1e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
    4e18:	e13fff17 	ldw	r4,-4(fp)
    4e1c:	e13fff17 	ldw	r4,-4(fp)
    4e20:	2105883a 	add	r2,r4,r4
    4e24:	1087883a 	add	r3,r2,r2
    4e28:	00800034 	movhi	r2,0
    4e2c:	10938f04 	addi	r2,r2,20028
    4e30:	1885883a 	add	r2,r3,r2
    4e34:	10800017 	ldw	r2,0(r2)
    4e38:	1000683a 	jmp	r2
    4e3c:	00004e64 	muli	zero,zero,313
    4e40:	00004e64 	muli	zero,zero,313
    4e44:	00004e64 	muli	zero,zero,313
    4e48:	00004f10 	cmplti	zero,zero,316
    4e4c:	00004ed8 	cmpnei	zero,zero,315
    4e50:	00004f08 	cmpgei	zero,zero,316
    4e54:	00004e64 	muli	zero,zero,313
    4e58:	00004e64 	muli	zero,zero,313
    4e5c:	00004f10 	cmplti	zero,zero,316
    4e60:	00004ed8 	cmpnei	zero,zero,315
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4e64:	e0fffc17 	ldw	r3,-16(fp)
    4e68:	e0bffa17 	ldw	r2,-24(fp)
    4e6c:	10800617 	ldw	r2,24(r2)
    4e70:	188b883a 	add	r5,r3,r2
    4e74:	e1fffc17 	ldw	r7,-16(fp)
    4e78:	e13ffa17 	ldw	r4,-24(fp)
    4e7c:	e1bff817 	ldw	r6,-32(fp)
    4e80:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
    4e84:	10800058 	cmpnei	r2,r2,1
    4e88:	1000211e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e8c:	e0bffa17 	ldw	r2,-24(fp)
    4e90:	10800917 	ldw	r2,36(r2)
    4e94:	e13ffa17 	ldw	r4,-24(fp)
    4e98:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e9c:	e0bffa17 	ldw	r2,-24(fp)
    4ea0:	10800717 	ldw	r2,28(r2)
    4ea4:	10800058 	cmpnei	r2,r2,1
    4ea8:	1000191e 	bne	r2,zero,4f10 <prvProcessReceivedCommands+0x15c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4eac:	e0fffc17 	ldw	r3,-16(fp)
    4eb0:	e0bffa17 	ldw	r2,-24(fp)
    4eb4:	10800617 	ldw	r2,24(r2)
    4eb8:	188d883a 	add	r6,r3,r2
    4ebc:	d8000015 	stw	zero,0(sp)
    4ec0:	e13ffa17 	ldw	r4,-24(fp)
    4ec4:	000b883a 	mov	r5,zero
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	00049ac0 	call	49ac <xTimerGenericCommand>
    4ed0:	e0bff915 	stw	r2,-28(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4ed4:	00000e06 	br	4f10 <prvProcessReceivedCommands+0x15c>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4ed8:	e0fffc17 	ldw	r3,-16(fp)
    4edc:	e0bffa17 	ldw	r2,-24(fp)
    4ee0:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4ee4:	e0bffa17 	ldw	r2,-24(fp)
    4ee8:	10c00617 	ldw	r3,24(r2)
    4eec:	e0bff817 	ldw	r2,-32(fp)
    4ef0:	188b883a 	add	r5,r3,r2
    4ef4:	e13ffa17 	ldw	r4,-24(fp)
    4ef8:	e1bff817 	ldw	r6,-32(fp)
    4efc:	e1fff817 	ldw	r7,-32(fp)
    4f00:	0004ce80 	call	4ce8 <prvInsertTimerInActiveList>
					break;
    4f04:	00000206 	br	4f10 <prvProcessReceivedCommands+0x15c>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4f08:	e13ffa17 	ldw	r4,-24(fp)
    4f0c:	00011500 	call	1150 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4f10:	d1202f17 	ldw	r4,-32580(gp)
    4f14:	e17ffb04 	addi	r5,fp,-20
    4f18:	000d883a 	mov	r6,zero
    4f1c:	000f883a 	mov	r7,zero
    4f20:	00022800 	call	2280 <xQueueGenericReceive>
    4f24:	1004c03a 	cmpne	r2,r2,zero
    4f28:	103fa71e 	bne	r2,zero,4dc8 <prvProcessReceivedCommands+0x14>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4f2c:	e037883a 	mov	sp,fp
    4f30:	dfc00117 	ldw	ra,4(sp)
    4f34:	df000017 	ldw	fp,0(sp)
    4f38:	dec00204 	addi	sp,sp,8
    4f3c:	f800283a 	ret

00004f40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4f40:	defff804 	addi	sp,sp,-32
    4f44:	dfc00715 	stw	ra,28(sp)
    4f48:	df000615 	stw	fp,24(sp)
    4f4c:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f50:	00002d06 	br	5008 <prvSwitchTimerLists+0xc8>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f54:	d0a03117 	ldw	r2,-32572(gp)
    4f58:	10800317 	ldw	r2,12(r2)
    4f5c:	10800017 	ldw	r2,0(r2)
    4f60:	e0bfff15 	stw	r2,-4(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f64:	d0a03117 	ldw	r2,-32572(gp)
    4f68:	10800317 	ldw	r2,12(r2)
    4f6c:	10800317 	ldw	r2,12(r2)
    4f70:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f74:	e0bffc17 	ldw	r2,-16(fp)
    4f78:	11000104 	addi	r4,r2,4
    4f7c:	00015f80 	call	15f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f80:	e0bffc17 	ldw	r2,-16(fp)
    4f84:	10800917 	ldw	r2,36(r2)
    4f88:	e13ffc17 	ldw	r4,-16(fp)
    4f8c:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f90:	e0bffc17 	ldw	r2,-16(fp)
    4f94:	10800717 	ldw	r2,28(r2)
    4f98:	10800058 	cmpnei	r2,r2,1
    4f9c:	10001a1e 	bne	r2,zero,5008 <prvSwitchTimerLists+0xc8>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4fa0:	e0bffc17 	ldw	r2,-16(fp)
    4fa4:	10c00617 	ldw	r3,24(r2)
    4fa8:	e0bfff17 	ldw	r2,-4(fp)
    4fac:	1885883a 	add	r2,r3,r2
    4fb0:	e0bffe15 	stw	r2,-8(fp)
			if( xReloadTime > xNextExpireTime )
    4fb4:	e0fffe17 	ldw	r3,-8(fp)
    4fb8:	e0bfff17 	ldw	r2,-4(fp)
    4fbc:	10c00b2e 	bgeu	r2,r3,4fec <prvSwitchTimerLists+0xac>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4fc0:	e0fffc17 	ldw	r3,-16(fp)
    4fc4:	e0bffe17 	ldw	r2,-8(fp)
    4fc8:	18800115 	stw	r2,4(r3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4fcc:	e0fffc17 	ldw	r3,-16(fp)
    4fd0:	e0bffc17 	ldw	r2,-16(fp)
    4fd4:	18800415 	stw	r2,16(r3)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4fd8:	d1203117 	ldw	r4,-32572(gp)
    4fdc:	e0bffc17 	ldw	r2,-16(fp)
    4fe0:	11400104 	addi	r5,r2,4
    4fe4:	00015240 	call	1524 <vListInsert>
    4fe8:	00000706 	br	5008 <prvSwitchTimerLists+0xc8>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fec:	d8000015 	stw	zero,0(sp)
    4ff0:	e13ffc17 	ldw	r4,-16(fp)
    4ff4:	000b883a 	mov	r5,zero
    4ff8:	e1bfff17 	ldw	r6,-4(fp)
    4ffc:	000f883a 	mov	r7,zero
    5000:	00049ac0 	call	49ac <xTimerGenericCommand>
    5004:	e0bffb15 	stw	r2,-20(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    5008:	d0a03117 	ldw	r2,-32572(gp)
    500c:	10800017 	ldw	r2,0(r2)
    5010:	1004c03a 	cmpne	r2,r2,zero
    5014:	103fcf1e 	bne	r2,zero,4f54 <prvSwitchTimerLists+0x14>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    5018:	d0a03117 	ldw	r2,-32572(gp)
    501c:	e0bffd15 	stw	r2,-12(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    5020:	d0a03217 	ldw	r2,-32568(gp)
    5024:	d0a03115 	stw	r2,-32572(gp)
	pxOverflowTimerList = pxTemp;
    5028:	e0bffd17 	ldw	r2,-12(fp)
    502c:	d0a03215 	stw	r2,-32568(gp)
}
    5030:	e037883a 	mov	sp,fp
    5034:	dfc00117 	ldw	ra,4(sp)
    5038:	df000017 	ldw	fp,0(sp)
    503c:	dec00204 	addi	sp,sp,8
    5040:	f800283a 	ret

00005044 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5044:	defffe04 	addi	sp,sp,-8
    5048:	dfc00115 	stw	ra,4(sp)
    504c:	df000015 	stw	fp,0(sp)
    5050:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5054:	00041140 	call	4114 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    5058:	d0a02f17 	ldw	r2,-32580(gp)
    505c:	1004c03a 	cmpne	r2,r2,zero
    5060:	1000111e 	bne	r2,zero,50a8 <prvCheckForValidListAndQueue+0x64>
		{
			vListInitialise( &xActiveTimerList1 );
    5064:	01020234 	movhi	r4,2056
    5068:	213dd304 	addi	r4,r4,-2228
    506c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5070:	01020234 	movhi	r4,2056
    5074:	213dd804 	addi	r4,r4,-2208
    5078:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    507c:	00820234 	movhi	r2,2056
    5080:	10bdd304 	addi	r2,r2,-2228
    5084:	d0a03115 	stw	r2,-32572(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5088:	00820234 	movhi	r2,2056
    508c:	10bdd804 	addi	r2,r2,-2208
    5090:	d0a03215 	stw	r2,-32568(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5094:	01000284 	movi	r4,10
    5098:	01400304 	movi	r5,12
    509c:	000d883a 	mov	r6,zero
    50a0:	0001bd80 	call	1bd8 <xQueueGenericCreate>
    50a4:	d0a02f15 	stw	r2,-32580(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    50a8:	00041680 	call	4168 <vTaskExitCritical>
}
    50ac:	e037883a 	mov	sp,fp
    50b0:	dfc00117 	ldw	ra,4(sp)
    50b4:	df000017 	ldw	fp,0(sp)
    50b8:	dec00204 	addi	sp,sp,8
    50bc:	f800283a 	ret

000050c0 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    50c0:	defffb04 	addi	sp,sp,-20
    50c4:	dfc00415 	stw	ra,16(sp)
    50c8:	df000315 	stw	fp,12(sp)
    50cc:	df000304 	addi	fp,sp,12
    50d0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    50d4:	e0bfff17 	ldw	r2,-4(fp)
    50d8:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50dc:	00041140 	call	4114 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50e0:	e0bffd17 	ldw	r2,-12(fp)
    50e4:	10800517 	ldw	r2,20(r2)
    50e8:	1004c03a 	cmpne	r2,r2,zero
    50ec:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50f0:	00041680 	call	4168 <vTaskExitCritical>

	return xTimerIsInActiveList;
    50f4:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50f8:	e037883a 	mov	sp,fp
    50fc:	dfc00117 	ldw	ra,4(sp)
    5100:	df000017 	ldw	fp,0(sp)
    5104:	dec00204 	addi	sp,sp,8
    5108:	f800283a 	ret

0000510c <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    510c:	defffd04 	addi	sp,sp,-12
    5110:	df000215 	stw	fp,8(sp)
    5114:	df000204 	addi	fp,sp,8
    5118:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    511c:	e0bfff17 	ldw	r2,-4(fp)
    5120:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    5124:	e0bffe17 	ldw	r2,-8(fp)
    5128:	10800817 	ldw	r2,32(r2)
}
    512c:	e037883a 	mov	sp,fp
    5130:	df000017 	ldw	fp,0(sp)
    5134:	dec00104 	addi	sp,sp,4
    5138:	f800283a 	ret

0000513c <button_interrupts_function>:
#define mainREG_TEST_PRIORITY       ( tskIDLE_PRIORITY + 1)
static void prvFirstRegTestTask(void *pvParameters);
static void prvSecondRegTestTask(void *pvParameters);

void button_interrupts_function(void* context, alt_u32 id)
{
    513c:	defffb04 	addi	sp,sp,-20
    5140:	dfc00415 	stw	ra,16(sp)
    5144:	df000315 	stw	fp,12(sp)
    5148:	df000304 	addi	fp,sp,12
    514c:	e13ffe15 	stw	r4,-8(fp)
    5150:	e17fff15 	stw	r5,-4(fp)
	int* temp = (int*) context;
    5154:	e0bffe17 	ldw	r2,-8(fp)
    5158:	e0bffd15 	stw	r2,-12(fp)
	(*temp) = IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE);
    515c:	00800134 	movhi	r2,4
    5160:	108c3304 	addi	r2,r2,12492
    5164:	10c00037 	ldwio	r3,0(r2)
    5168:	e0bffd17 	ldw	r2,-12(fp)
    516c:	10c00015 	stw	r3,0(r2)
	printf("Hello");
    5170:	01020034 	movhi	r4,2048
    5174:	21001604 	addi	r4,r4,88
    5178:	00054700 	call	5470 <printf>
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    517c:	00c00134 	movhi	r3,4
    5180:	18cc3304 	addi	r3,r3,12492
    5184:	008001c4 	movi	r2,7
    5188:	18800035 	stwio	r2,0(r3)
}
    518c:	e037883a 	mov	sp,fp
    5190:	dfc00117 	ldw	ra,4(sp)
    5194:	df000017 	ldw	fp,0(sp)
    5198:	dec00204 	addi	sp,sp,8
    519c:	f800283a 	ret

000051a0 <main>:

int main(void)
{
    51a0:	defff904 	addi	sp,sp,-28
    51a4:	dfc00615 	stw	ra,24(sp)
    51a8:	df000515 	stw	fp,20(sp)
    51ac:	df000504 	addi	fp,sp,20
	int buttonValue = 0;
    51b0:	e03fff15 	stw	zero,-4(fp)
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    51b4:	00c00134 	movhi	r3,4
    51b8:	18cc3304 	addi	r3,r3,12492
    51bc:	008001c4 	movi	r2,7
    51c0:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7);
    51c4:	00c00134 	movhi	r3,4
    51c8:	18cc3204 	addi	r3,r3,12488
    51cc:	008001c4 	movi	r2,7
    51d0:	18800035 	stwio	r2,0(r3)
	alt_irq_register(PUSH_BUTTON_IRQ,(void*)&buttonValue, button_interrupts_function);
    51d4:	01000044 	movi	r4,1
    51d8:	e17fff04 	addi	r5,fp,-4
    51dc:	01800034 	movhi	r6,0
    51e0:	31944f04 	addi	r6,r6,20796
    51e4:	00019140 	call	1914 <alt_irq_register>
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, (void*)&buttonValue, button_interrupts_function);
    51e8:	010001c4 	movi	r4,7
    51ec:	e17fff04 	addi	r5,fp,-4
    51f0:	01800034 	movhi	r6,0
    51f4:	31944f04 	addi	r6,r6,20796
    51f8:	00019140 	call	1914 <alt_irq_register>

	/* The RegTest tasks as described at the top of this file. */
	xTaskCreate( prvFirstRegTestTask, "Rreg1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, mainREG_TEST_PRIORITY, NULL);
    51fc:	00800044 	movi	r2,1
    5200:	d8800015 	stw	r2,0(sp)
    5204:	d8000115 	stw	zero,4(sp)
    5208:	d8000215 	stw	zero,8(sp)
    520c:	d8000315 	stw	zero,12(sp)
    5210:	01000034 	movhi	r4,0
    5214:	21149b04 	addi	r4,r4,21100
    5218:	01420034 	movhi	r5,2048
    521c:	29401804 	addi	r5,r5,96
    5220:	01840004 	movi	r6,4096
    5224:	01c48d34 	movhi	r7,4660
    5228:	39d59e04 	addi	r7,r7,22136
    522c:	0002bf80 	call	2bf8 <xTaskGenericCreate>
	xTaskCreate( prvSecondRegTestTask, "Rreg2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, mainREG_TEST_PRIORITY, NULL);
    5230:	00800044 	movi	r2,1
    5234:	d8800015 	stw	r2,0(sp)
    5238:	d8000115 	stw	zero,4(sp)
    523c:	d8000215 	stw	zero,8(sp)
    5240:	d8000315 	stw	zero,12(sp)
    5244:	01000034 	movhi	r4,0
    5248:	2114a604 	addi	r4,r4,21144
    524c:	01420034 	movhi	r5,2048
    5250:	29401a04 	addi	r5,r5,104
    5254:	01840004 	movi	r6,4096
    5258:	01e1d974 	movhi	r7,34661
    525c:	39d0c844 	addi	r7,r7,17185
    5260:	0002bf80 	call	2bf8 <xTaskGenericCreate>

	/* Finally start the scheduler. */
	vTaskStartScheduler();
    5264:	0002f100 	call	2f10 <vTaskStartScheduler>

	/* Will only reach here if there is insufficient heap available to start
	 the scheduler. */
	for (;;);
    5268:	003fff06 	br	5268 <main+0xc8>

0000526c <prvFirstRegTestTask>:
}
static void prvFirstRegTestTask(void *pvParameters)
{
    526c:	defffd04 	addi	sp,sp,-12
    5270:	dfc00215 	stw	ra,8(sp)
    5274:	df000115 	stw	fp,4(sp)
    5278:	df000104 	addi	fp,sp,4
    527c:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		printf("Task 1\n");
    5280:	01020034 	movhi	r4,2048
    5284:	21001c04 	addi	r4,r4,112
    5288:	00055880 	call	5588 <puts>
		vTaskDelay(1000);
    528c:	0100fa04 	movi	r4,1000
    5290:	0002e980 	call	2e98 <vTaskDelay>
	}
    5294:	003ffa06 	br	5280 <prvFirstRegTestTask+0x14>

00005298 <prvSecondRegTestTask>:
}

static void prvSecondRegTestTask(void *pvParameters)
{
    5298:	defffd04 	addi	sp,sp,-12
    529c:	dfc00215 	stw	ra,8(sp)
    52a0:	df000115 	stw	fp,4(sp)
    52a4:	df000104 	addi	fp,sp,4
    52a8:	e13fff15 	stw	r4,-4(fp)
	while (1)
	{
		printf("Task 2\n");
    52ac:	01020034 	movhi	r4,2048
    52b0:	21001e04 	addi	r4,r4,120
    52b4:	00055880 	call	5588 <puts>
		vTaskDelay(1000);
    52b8:	0100fa04 	movi	r4,1000
    52bc:	0002e980 	call	2e98 <vTaskDelay>
	}
    52c0:	003ffa06 	br	52ac <prvSecondRegTestTask+0x14>

000052c4 <memcmp>:
    52c4:	00c000c4 	movi	r3,3
    52c8:	1980032e 	bgeu	r3,r6,52d8 <memcmp+0x14>
    52cc:	2144b03a 	or	r2,r4,r5
    52d0:	10c4703a 	and	r2,r2,r3
    52d4:	10000f26 	beq	r2,zero,5314 <memcmp+0x50>
    52d8:	31ffffc4 	addi	r7,r6,-1
    52dc:	3000061e 	bne	r6,zero,52f8 <memcmp+0x34>
    52e0:	00000a06 	br	530c <memcmp+0x48>
    52e4:	39ffffc4 	addi	r7,r7,-1
    52e8:	00bfffc4 	movi	r2,-1
    52ec:	21000044 	addi	r4,r4,1
    52f0:	29400044 	addi	r5,r5,1
    52f4:	38800526 	beq	r7,r2,530c <memcmp+0x48>
    52f8:	20c00003 	ldbu	r3,0(r4)
    52fc:	28800003 	ldbu	r2,0(r5)
    5300:	18bff826 	beq	r3,r2,52e4 <memcmp+0x20>
    5304:	1885c83a 	sub	r2,r3,r2
    5308:	f800283a 	ret
    530c:	0005883a 	mov	r2,zero
    5310:	f800283a 	ret
    5314:	180f883a 	mov	r7,r3
    5318:	20c00017 	ldw	r3,0(r4)
    531c:	28800017 	ldw	r2,0(r5)
    5320:	18bfed1e 	bne	r3,r2,52d8 <memcmp+0x14>
    5324:	31bfff04 	addi	r6,r6,-4
    5328:	21000104 	addi	r4,r4,4
    532c:	29400104 	addi	r5,r5,4
    5330:	39bff936 	bltu	r7,r6,5318 <memcmp+0x54>
    5334:	003fe806 	br	52d8 <memcmp+0x14>

00005338 <memcpy>:
    5338:	01c003c4 	movi	r7,15
    533c:	2007883a 	mov	r3,r4
    5340:	3980032e 	bgeu	r7,r6,5350 <memcpy+0x18>
    5344:	2904b03a 	or	r2,r5,r4
    5348:	108000cc 	andi	r2,r2,3
    534c:	10000926 	beq	r2,zero,5374 <memcpy+0x3c>
    5350:	30000626 	beq	r6,zero,536c <memcpy+0x34>
    5354:	30cd883a 	add	r6,r6,r3
    5358:	28800003 	ldbu	r2,0(r5)
    535c:	29400044 	addi	r5,r5,1
    5360:	18800005 	stb	r2,0(r3)
    5364:	18c00044 	addi	r3,r3,1
    5368:	30fffb1e 	bne	r6,r3,5358 <memcpy+0x20>
    536c:	2005883a 	mov	r2,r4
    5370:	f800283a 	ret
    5374:	3811883a 	mov	r8,r7
    5378:	200f883a 	mov	r7,r4
    537c:	28c00017 	ldw	r3,0(r5)
    5380:	31bffc04 	addi	r6,r6,-16
    5384:	38c00015 	stw	r3,0(r7)
    5388:	28800117 	ldw	r2,4(r5)
    538c:	38800115 	stw	r2,4(r7)
    5390:	28c00217 	ldw	r3,8(r5)
    5394:	38c00215 	stw	r3,8(r7)
    5398:	28800317 	ldw	r2,12(r5)
    539c:	29400404 	addi	r5,r5,16
    53a0:	38800315 	stw	r2,12(r7)
    53a4:	39c00404 	addi	r7,r7,16
    53a8:	41bff436 	bltu	r8,r6,537c <memcpy+0x44>
    53ac:	008000c4 	movi	r2,3
    53b0:	1180072e 	bgeu	r2,r6,53d0 <memcpy+0x98>
    53b4:	1007883a 	mov	r3,r2
    53b8:	28800017 	ldw	r2,0(r5)
    53bc:	31bfff04 	addi	r6,r6,-4
    53c0:	29400104 	addi	r5,r5,4
    53c4:	38800015 	stw	r2,0(r7)
    53c8:	39c00104 	addi	r7,r7,4
    53cc:	19bffa36 	bltu	r3,r6,53b8 <memcpy+0x80>
    53d0:	3807883a 	mov	r3,r7
    53d4:	003fde06 	br	5350 <memcpy+0x18>

000053d8 <memset>:
    53d8:	008000c4 	movi	r2,3
    53dc:	29403fcc 	andi	r5,r5,255
    53e0:	2007883a 	mov	r3,r4
    53e4:	1180022e 	bgeu	r2,r6,53f0 <memset+0x18>
    53e8:	2084703a 	and	r2,r4,r2
    53ec:	10000826 	beq	r2,zero,5410 <memset+0x38>
    53f0:	30000526 	beq	r6,zero,5408 <memset+0x30>
    53f4:	2805883a 	mov	r2,r5
    53f8:	30cd883a 	add	r6,r6,r3
    53fc:	18800005 	stb	r2,0(r3)
    5400:	18c00044 	addi	r3,r3,1
    5404:	19bffd1e 	bne	r3,r6,53fc <memset+0x24>
    5408:	2005883a 	mov	r2,r4
    540c:	f800283a 	ret
    5410:	2804923a 	slli	r2,r5,8
    5414:	020003c4 	movi	r8,15
    5418:	200f883a 	mov	r7,r4
    541c:	2884b03a 	or	r2,r5,r2
    5420:	1006943a 	slli	r3,r2,16
    5424:	10c6b03a 	or	r3,r2,r3
    5428:	41800a2e 	bgeu	r8,r6,5454 <memset+0x7c>
    542c:	4005883a 	mov	r2,r8
    5430:	31bffc04 	addi	r6,r6,-16
    5434:	38c00015 	stw	r3,0(r7)
    5438:	38c00115 	stw	r3,4(r7)
    543c:	38c00215 	stw	r3,8(r7)
    5440:	38c00315 	stw	r3,12(r7)
    5444:	39c00404 	addi	r7,r7,16
    5448:	11bff936 	bltu	r2,r6,5430 <memset+0x58>
    544c:	008000c4 	movi	r2,3
    5450:	1180052e 	bgeu	r2,r6,5468 <memset+0x90>
    5454:	31bfff04 	addi	r6,r6,-4
    5458:	008000c4 	movi	r2,3
    545c:	38c00015 	stw	r3,0(r7)
    5460:	39c00104 	addi	r7,r7,4
    5464:	11bffb36 	bltu	r2,r6,5454 <memset+0x7c>
    5468:	3807883a 	mov	r3,r7
    546c:	003fe006 	br	53f0 <memset+0x18>

00005470 <printf>:
    5470:	defffb04 	addi	sp,sp,-20
    5474:	dfc00115 	stw	ra,4(sp)
    5478:	d9400215 	stw	r5,8(sp)
    547c:	d9800315 	stw	r6,12(sp)
    5480:	d9c00415 	stw	r7,16(sp)
    5484:	00820034 	movhi	r2,2048
    5488:	10892e04 	addi	r2,r2,9400
    548c:	10c00017 	ldw	r3,0(r2)
    5490:	200b883a 	mov	r5,r4
    5494:	d8800204 	addi	r2,sp,8
    5498:	19000217 	ldw	r4,8(r3)
    549c:	100d883a 	mov	r6,r2
    54a0:	d8800015 	stw	r2,0(sp)
    54a4:	00075140 	call	7514 <__vfprintf_internal>
    54a8:	dfc00117 	ldw	ra,4(sp)
    54ac:	dec00504 	addi	sp,sp,20
    54b0:	f800283a 	ret

000054b4 <_printf_r>:
    54b4:	defffc04 	addi	sp,sp,-16
    54b8:	dfc00115 	stw	ra,4(sp)
    54bc:	d9800215 	stw	r6,8(sp)
    54c0:	d9c00315 	stw	r7,12(sp)
    54c4:	280d883a 	mov	r6,r5
    54c8:	21400217 	ldw	r5,8(r4)
    54cc:	d8c00204 	addi	r3,sp,8
    54d0:	180f883a 	mov	r7,r3
    54d4:	d8c00015 	stw	r3,0(sp)
    54d8:	00056680 	call	5668 <___vfprintf_internal_r>
    54dc:	dfc00117 	ldw	ra,4(sp)
    54e0:	dec00404 	addi	sp,sp,16
    54e4:	f800283a 	ret

000054e8 <_puts_r>:
    54e8:	defff604 	addi	sp,sp,-40
    54ec:	dc400715 	stw	r17,28(sp)
    54f0:	2023883a 	mov	r17,r4
    54f4:	2809883a 	mov	r4,r5
    54f8:	dfc00915 	stw	ra,36(sp)
    54fc:	dcc00815 	stw	r19,32(sp)
    5500:	2827883a 	mov	r19,r5
    5504:	000559c0 	call	559c <strlen>
    5508:	89400217 	ldw	r5,8(r17)
    550c:	00c20034 	movhi	r3,2048
    5510:	18c02004 	addi	r3,r3,128
    5514:	01c00044 	movi	r7,1
    5518:	12000044 	addi	r8,r2,1
    551c:	d8c00515 	stw	r3,20(sp)
    5520:	d9c00615 	stw	r7,24(sp)
    5524:	d8c00304 	addi	r3,sp,12
    5528:	01c00084 	movi	r7,2
    552c:	8809883a 	mov	r4,r17
    5530:	d80d883a 	mov	r6,sp
    5534:	d8c00015 	stw	r3,0(sp)
    5538:	dcc00315 	stw	r19,12(sp)
    553c:	da000215 	stw	r8,8(sp)
    5540:	d9c00115 	stw	r7,4(sp)
    5544:	d8800415 	stw	r2,16(sp)
    5548:	00097700 	call	9770 <__sfvwrite_r>
    554c:	00ffffc4 	movi	r3,-1
    5550:	10000626 	beq	r2,zero,556c <_puts_r+0x84>
    5554:	1805883a 	mov	r2,r3
    5558:	dfc00917 	ldw	ra,36(sp)
    555c:	dcc00817 	ldw	r19,32(sp)
    5560:	dc400717 	ldw	r17,28(sp)
    5564:	dec00a04 	addi	sp,sp,40
    5568:	f800283a 	ret
    556c:	00c00284 	movi	r3,10
    5570:	1805883a 	mov	r2,r3
    5574:	dfc00917 	ldw	ra,36(sp)
    5578:	dcc00817 	ldw	r19,32(sp)
    557c:	dc400717 	ldw	r17,28(sp)
    5580:	dec00a04 	addi	sp,sp,40
    5584:	f800283a 	ret

00005588 <puts>:
    5588:	00820034 	movhi	r2,2048
    558c:	10892e04 	addi	r2,r2,9400
    5590:	200b883a 	mov	r5,r4
    5594:	11000017 	ldw	r4,0(r2)
    5598:	00054e81 	jmpi	54e8 <_puts_r>

0000559c <strlen>:
    559c:	208000cc 	andi	r2,r4,3
    55a0:	2011883a 	mov	r8,r4
    55a4:	1000161e 	bne	r2,zero,5600 <strlen+0x64>
    55a8:	20c00017 	ldw	r3,0(r4)
    55ac:	017fbff4 	movhi	r5,65279
    55b0:	297fbfc4 	addi	r5,r5,-257
    55b4:	01e02074 	movhi	r7,32897
    55b8:	39e02004 	addi	r7,r7,-32640
    55bc:	1945883a 	add	r2,r3,r5
    55c0:	11c4703a 	and	r2,r2,r7
    55c4:	00c6303a 	nor	r3,zero,r3
    55c8:	1886703a 	and	r3,r3,r2
    55cc:	18000c1e 	bne	r3,zero,5600 <strlen+0x64>
    55d0:	280d883a 	mov	r6,r5
    55d4:	380b883a 	mov	r5,r7
    55d8:	21000104 	addi	r4,r4,4
    55dc:	20800017 	ldw	r2,0(r4)
    55e0:	1187883a 	add	r3,r2,r6
    55e4:	1946703a 	and	r3,r3,r5
    55e8:	0084303a 	nor	r2,zero,r2
    55ec:	10c4703a 	and	r2,r2,r3
    55f0:	103ff926 	beq	r2,zero,55d8 <strlen+0x3c>
    55f4:	20800007 	ldb	r2,0(r4)
    55f8:	10000326 	beq	r2,zero,5608 <strlen+0x6c>
    55fc:	21000044 	addi	r4,r4,1
    5600:	20800007 	ldb	r2,0(r4)
    5604:	103ffd1e 	bne	r2,zero,55fc <strlen+0x60>
    5608:	2205c83a 	sub	r2,r4,r8
    560c:	f800283a 	ret

00005610 <__sprint_r>:
    5610:	30800217 	ldw	r2,8(r6)
    5614:	defffe04 	addi	sp,sp,-8
    5618:	dc000015 	stw	r16,0(sp)
    561c:	dfc00115 	stw	ra,4(sp)
    5620:	3021883a 	mov	r16,r6
    5624:	0007883a 	mov	r3,zero
    5628:	1000061e 	bne	r2,zero,5644 <__sprint_r+0x34>
    562c:	1805883a 	mov	r2,r3
    5630:	30000115 	stw	zero,4(r6)
    5634:	dfc00117 	ldw	ra,4(sp)
    5638:	dc000017 	ldw	r16,0(sp)
    563c:	dec00204 	addi	sp,sp,8
    5640:	f800283a 	ret
    5644:	00097700 	call	9770 <__sfvwrite_r>
    5648:	1007883a 	mov	r3,r2
    564c:	1805883a 	mov	r2,r3
    5650:	80000115 	stw	zero,4(r16)
    5654:	80000215 	stw	zero,8(r16)
    5658:	dfc00117 	ldw	ra,4(sp)
    565c:	dc000017 	ldw	r16,0(sp)
    5660:	dec00204 	addi	sp,sp,8
    5664:	f800283a 	ret

00005668 <___vfprintf_internal_r>:
    5668:	defea304 	addi	sp,sp,-1396
    566c:	dd815915 	stw	r22,1380(sp)
    5670:	dc015315 	stw	r16,1356(sp)
    5674:	d9c15215 	stw	r7,1352(sp)
    5678:	dfc15c15 	stw	ra,1392(sp)
    567c:	df015b15 	stw	fp,1388(sp)
    5680:	ddc15a15 	stw	r23,1384(sp)
    5684:	dd415815 	stw	r21,1376(sp)
    5688:	dd015715 	stw	r20,1372(sp)
    568c:	dcc15615 	stw	r19,1368(sp)
    5690:	dc815515 	stw	r18,1364(sp)
    5694:	dc415415 	stw	r17,1360(sp)
    5698:	282d883a 	mov	r22,r5
    569c:	3021883a 	mov	r16,r6
    56a0:	d9015015 	stw	r4,1344(sp)
    56a4:	0009d940 	call	9d94 <_localeconv_r>
    56a8:	10800017 	ldw	r2,0(r2)
    56ac:	d9c15217 	ldw	r7,1352(sp)
    56b0:	d8814a15 	stw	r2,1320(sp)
    56b4:	d8815017 	ldw	r2,1344(sp)
    56b8:	10000226 	beq	r2,zero,56c4 <___vfprintf_internal_r+0x5c>
    56bc:	10800e17 	ldw	r2,56(r2)
    56c0:	10020d26 	beq	r2,zero,5ef8 <___vfprintf_internal_r+0x890>
    56c4:	b080030b 	ldhu	r2,12(r22)
    56c8:	1080020c 	andi	r2,r2,8
    56cc:	10020e26 	beq	r2,zero,5f08 <___vfprintf_internal_r+0x8a0>
    56d0:	b0800417 	ldw	r2,16(r22)
    56d4:	10020c26 	beq	r2,zero,5f08 <___vfprintf_internal_r+0x8a0>
    56d8:	b200030b 	ldhu	r8,12(r22)
    56dc:	00800284 	movi	r2,10
    56e0:	40c0068c 	andi	r3,r8,26
    56e4:	18802f1e 	bne	r3,r2,57a4 <___vfprintf_internal_r+0x13c>
    56e8:	b080038f 	ldh	r2,14(r22)
    56ec:	10002d16 	blt	r2,zero,57a4 <___vfprintf_internal_r+0x13c>
    56f0:	b240038b 	ldhu	r9,14(r22)
    56f4:	b2800717 	ldw	r10,28(r22)
    56f8:	b2c00917 	ldw	r11,36(r22)
    56fc:	d9015017 	ldw	r4,1344(sp)
    5700:	dc402a04 	addi	r17,sp,168
    5704:	d8804104 	addi	r2,sp,260
    5708:	00c10004 	movi	r3,1024
    570c:	423fff4c 	andi	r8,r8,65533
    5710:	800d883a 	mov	r6,r16
    5714:	880b883a 	mov	r5,r17
    5718:	da002d0d 	sth	r8,180(sp)
    571c:	da402d8d 	sth	r9,182(sp)
    5720:	da803115 	stw	r10,196(sp)
    5724:	dac03315 	stw	r11,204(sp)
    5728:	d8802e15 	stw	r2,184(sp)
    572c:	d8c02f15 	stw	r3,188(sp)
    5730:	d8802a15 	stw	r2,168(sp)
    5734:	d8c02c15 	stw	r3,176(sp)
    5738:	d8003015 	stw	zero,192(sp)
    573c:	00056680 	call	5668 <___vfprintf_internal_r>
    5740:	d8814c15 	stw	r2,1328(sp)
    5744:	10000416 	blt	r2,zero,5758 <___vfprintf_internal_r+0xf0>
    5748:	d9015017 	ldw	r4,1344(sp)
    574c:	880b883a 	mov	r5,r17
    5750:	0008e400 	call	8e40 <_fflush_r>
    5754:	1002321e 	bne	r2,zero,6020 <___vfprintf_internal_r+0x9b8>
    5758:	d8802d0b 	ldhu	r2,180(sp)
    575c:	1080100c 	andi	r2,r2,64
    5760:	10000326 	beq	r2,zero,5770 <___vfprintf_internal_r+0x108>
    5764:	b080030b 	ldhu	r2,12(r22)
    5768:	10801014 	ori	r2,r2,64
    576c:	b080030d 	sth	r2,12(r22)
    5770:	d8814c17 	ldw	r2,1328(sp)
    5774:	dfc15c17 	ldw	ra,1392(sp)
    5778:	df015b17 	ldw	fp,1388(sp)
    577c:	ddc15a17 	ldw	r23,1384(sp)
    5780:	dd815917 	ldw	r22,1380(sp)
    5784:	dd415817 	ldw	r21,1376(sp)
    5788:	dd015717 	ldw	r20,1372(sp)
    578c:	dcc15617 	ldw	r19,1368(sp)
    5790:	dc815517 	ldw	r18,1364(sp)
    5794:	dc415417 	ldw	r17,1360(sp)
    5798:	dc015317 	ldw	r16,1356(sp)
    579c:	dec15d04 	addi	sp,sp,1396
    57a0:	f800283a 	ret
    57a4:	0005883a 	mov	r2,zero
    57a8:	0007883a 	mov	r3,zero
    57ac:	dd401a04 	addi	r21,sp,104
    57b0:	d8814315 	stw	r2,1292(sp)
    57b4:	802f883a 	mov	r23,r16
    57b8:	d8c14415 	stw	r3,1296(sp)
    57bc:	d8014c15 	stw	zero,1328(sp)
    57c0:	d8014915 	stw	zero,1316(sp)
    57c4:	d8014515 	stw	zero,1300(sp)
    57c8:	d8014815 	stw	zero,1312(sp)
    57cc:	dd400d15 	stw	r21,52(sp)
    57d0:	d8000f15 	stw	zero,60(sp)
    57d4:	d8000e15 	stw	zero,56(sp)
    57d8:	b8800007 	ldb	r2,0(r23)
    57dc:	10001926 	beq	r2,zero,5844 <___vfprintf_internal_r+0x1dc>
    57e0:	00c00944 	movi	r3,37
    57e4:	10c01726 	beq	r2,r3,5844 <___vfprintf_internal_r+0x1dc>
    57e8:	b821883a 	mov	r16,r23
    57ec:	00000106 	br	57f4 <___vfprintf_internal_r+0x18c>
    57f0:	10c00326 	beq	r2,r3,5800 <___vfprintf_internal_r+0x198>
    57f4:	84000044 	addi	r16,r16,1
    57f8:	80800007 	ldb	r2,0(r16)
    57fc:	103ffc1e 	bne	r2,zero,57f0 <___vfprintf_internal_r+0x188>
    5800:	85e7c83a 	sub	r19,r16,r23
    5804:	98000e26 	beq	r19,zero,5840 <___vfprintf_internal_r+0x1d8>
    5808:	dc800f17 	ldw	r18,60(sp)
    580c:	dc400e17 	ldw	r17,56(sp)
    5810:	008001c4 	movi	r2,7
    5814:	94e5883a 	add	r18,r18,r19
    5818:	8c400044 	addi	r17,r17,1
    581c:	adc00015 	stw	r23,0(r21)
    5820:	dc800f15 	stw	r18,60(sp)
    5824:	acc00115 	stw	r19,4(r21)
    5828:	dc400e15 	stw	r17,56(sp)
    582c:	14428b16 	blt	r2,r17,625c <___vfprintf_internal_r+0xbf4>
    5830:	ad400204 	addi	r21,r21,8
    5834:	d9014c17 	ldw	r4,1328(sp)
    5838:	24c9883a 	add	r4,r4,r19
    583c:	d9014c15 	stw	r4,1328(sp)
    5840:	802f883a 	mov	r23,r16
    5844:	b8800007 	ldb	r2,0(r23)
    5848:	10013c26 	beq	r2,zero,5d3c <___vfprintf_internal_r+0x6d4>
    584c:	bdc00044 	addi	r23,r23,1
    5850:	d8000405 	stb	zero,16(sp)
    5854:	b8c00007 	ldb	r3,0(r23)
    5858:	04ffffc4 	movi	r19,-1
    585c:	d8014d15 	stw	zero,1332(sp)
    5860:	d8014b15 	stw	zero,1324(sp)
    5864:	d8c14e15 	stw	r3,1336(sp)
    5868:	bdc00044 	addi	r23,r23,1
    586c:	d9414e17 	ldw	r5,1336(sp)
    5870:	00801604 	movi	r2,88
    5874:	28fff804 	addi	r3,r5,-32
    5878:	10c06036 	bltu	r2,r3,59fc <___vfprintf_internal_r+0x394>
    587c:	18c5883a 	add	r2,r3,r3
    5880:	1085883a 	add	r2,r2,r2
    5884:	00c00034 	movhi	r3,0
    5888:	18d62604 	addi	r3,r3,22680
    588c:	10c5883a 	add	r2,r2,r3
    5890:	11000017 	ldw	r4,0(r2)
    5894:	2000683a 	jmp	r4
    5898:	0000680c 	andi	zero,zero,416
    589c:	000059fc 	xorhi	zero,zero,359
    58a0:	000059fc 	xorhi	zero,zero,359
    58a4:	000067f8 	rdprs	zero,zero,415
    58a8:	000059fc 	xorhi	zero,zero,359
    58ac:	000059fc 	xorhi	zero,zero,359
    58b0:	000059fc 	xorhi	zero,zero,359
    58b4:	000059fc 	xorhi	zero,zero,359
    58b8:	000059fc 	xorhi	zero,zero,359
    58bc:	000059fc 	xorhi	zero,zero,359
    58c0:	000065d8 	cmpnei	zero,zero,407
    58c4:	000067e8 	cmpgeui	zero,zero,415
    58c8:	000059fc 	xorhi	zero,zero,359
    58cc:	000065f0 	cmpltui	zero,zero,407
    58d0:	00006884 	movi	zero,418
    58d4:	000059fc 	xorhi	zero,zero,359
    58d8:	00006870 	cmpltui	zero,zero,417
    58dc:	00006838 	rdprs	zero,zero,416
    58e0:	00006838 	rdprs	zero,zero,416
    58e4:	00006838 	rdprs	zero,zero,416
    58e8:	00006838 	rdprs	zero,zero,416
    58ec:	00006838 	rdprs	zero,zero,416
    58f0:	00006838 	rdprs	zero,zero,416
    58f4:	00006838 	rdprs	zero,zero,416
    58f8:	00006838 	rdprs	zero,zero,416
    58fc:	00006838 	rdprs	zero,zero,416
    5900:	000059fc 	xorhi	zero,zero,359
    5904:	000059fc 	xorhi	zero,zero,359
    5908:	000059fc 	xorhi	zero,zero,359
    590c:	000059fc 	xorhi	zero,zero,359
    5910:	000059fc 	xorhi	zero,zero,359
    5914:	000059fc 	xorhi	zero,zero,359
    5918:	000059fc 	xorhi	zero,zero,359
    591c:	000059fc 	xorhi	zero,zero,359
    5920:	000059fc 	xorhi	zero,zero,359
    5924:	000059fc 	xorhi	zero,zero,359
    5928:	00006054 	movui	zero,385
    592c:	000066c0 	call	66c <prvCheckDelayedList+0x128>
    5930:	000059fc 	xorhi	zero,zero,359
    5934:	000066c0 	call	66c <prvCheckDelayedList+0x128>
    5938:	000059fc 	xorhi	zero,zero,359
    593c:	000059fc 	xorhi	zero,zero,359
    5940:	000059fc 	xorhi	zero,zero,359
    5944:	000059fc 	xorhi	zero,zero,359
    5948:	00006824 	muli	zero,zero,416
    594c:	000059fc 	xorhi	zero,zero,359
    5950:	000059fc 	xorhi	zero,zero,359
    5954:	00006108 	cmpgei	zero,zero,388
    5958:	000059fc 	xorhi	zero,zero,359
    595c:	000059fc 	xorhi	zero,zero,359
    5960:	000059fc 	xorhi	zero,zero,359
    5964:	000059fc 	xorhi	zero,zero,359
    5968:	000059fc 	xorhi	zero,zero,359
    596c:	00006154 	movui	zero,389
    5970:	000059fc 	xorhi	zero,zero,359
    5974:	000059fc 	xorhi	zero,zero,359
    5978:	00006774 	movhi	zero,413
    597c:	000059fc 	xorhi	zero,zero,359
    5980:	000059fc 	xorhi	zero,zero,359
    5984:	000059fc 	xorhi	zero,zero,359
    5988:	000059fc 	xorhi	zero,zero,359
    598c:	000059fc 	xorhi	zero,zero,359
    5990:	000059fc 	xorhi	zero,zero,359
    5994:	000059fc 	xorhi	zero,zero,359
    5998:	000059fc 	xorhi	zero,zero,359
    599c:	000059fc 	xorhi	zero,zero,359
    59a0:	000059fc 	xorhi	zero,zero,359
    59a4:	00006748 	cmpgei	zero,zero,413
    59a8:	00006060 	cmpeqi	zero,zero,385
    59ac:	000066c0 	call	66c <prvCheckDelayedList+0x128>
    59b0:	000066c0 	call	66c <prvCheckDelayedList+0x128>
    59b4:	000066c0 	call	66c <prvCheckDelayedList+0x128>
    59b8:	000066ac 	andhi	zero,zero,410
    59bc:	00006060 	cmpeqi	zero,zero,385
    59c0:	000059fc 	xorhi	zero,zero,359
    59c4:	000059fc 	xorhi	zero,zero,359
    59c8:	00006634 	movhi	zero,408
    59cc:	000059fc 	xorhi	zero,zero,359
    59d0:	00006604 	movi	zero,408
    59d4:	00006114 	movui	zero,388
    59d8:	00006664 	muli	zero,zero,409
    59dc:	00006650 	cmplti	zero,zero,409
    59e0:	000059fc 	xorhi	zero,zero,359
    59e4:	000068e0 	cmpeqi	zero,zero,419
    59e8:	000059fc 	xorhi	zero,zero,359
    59ec:	00006160 	cmpeqi	zero,zero,389
    59f0:	000059fc 	xorhi	zero,zero,359
    59f4:	000059fc 	xorhi	zero,zero,359
    59f8:	000067d8 	cmpnei	zero,zero,415
    59fc:	d9014e17 	ldw	r4,1336(sp)
    5a00:	2000ce26 	beq	r4,zero,5d3c <___vfprintf_internal_r+0x6d4>
    5a04:	01400044 	movi	r5,1
    5a08:	d9801004 	addi	r6,sp,64
    5a0c:	d9c14115 	stw	r7,1284(sp)
    5a10:	d9414615 	stw	r5,1304(sp)
    5a14:	d9814215 	stw	r6,1288(sp)
    5a18:	280f883a 	mov	r7,r5
    5a1c:	d9001005 	stb	r4,64(sp)
    5a20:	d8000405 	stb	zero,16(sp)
    5a24:	d8014715 	stw	zero,1308(sp)
    5a28:	d8c14d17 	ldw	r3,1332(sp)
    5a2c:	1880008c 	andi	r2,r3,2
    5a30:	1005003a 	cmpeq	r2,r2,zero
    5a34:	d8815115 	stw	r2,1348(sp)
    5a38:	1000031e 	bne	r2,zero,5a48 <___vfprintf_internal_r+0x3e0>
    5a3c:	d9014617 	ldw	r4,1304(sp)
    5a40:	21000084 	addi	r4,r4,2
    5a44:	d9014615 	stw	r4,1304(sp)
    5a48:	d9414d17 	ldw	r5,1332(sp)
    5a4c:	2940210c 	andi	r5,r5,132
    5a50:	d9414f15 	stw	r5,1340(sp)
    5a54:	28002d1e 	bne	r5,zero,5b0c <___vfprintf_internal_r+0x4a4>
    5a58:	d9814b17 	ldw	r6,1324(sp)
    5a5c:	d8814617 	ldw	r2,1304(sp)
    5a60:	30a1c83a 	sub	r16,r6,r2
    5a64:	0400290e 	bge	zero,r16,5b0c <___vfprintf_internal_r+0x4a4>
    5a68:	00800404 	movi	r2,16
    5a6c:	1404580e 	bge	r2,r16,6bd0 <___vfprintf_internal_r+0x1568>
    5a70:	dc800f17 	ldw	r18,60(sp)
    5a74:	dc400e17 	ldw	r17,56(sp)
    5a78:	1027883a 	mov	r19,r2
    5a7c:	07020034 	movhi	fp,2048
    5a80:	e7003d04 	addi	fp,fp,244
    5a84:	050001c4 	movi	r20,7
    5a88:	00000306 	br	5a98 <___vfprintf_internal_r+0x430>
    5a8c:	843ffc04 	addi	r16,r16,-16
    5a90:	ad400204 	addi	r21,r21,8
    5a94:	9c00130e 	bge	r19,r16,5ae4 <___vfprintf_internal_r+0x47c>
    5a98:	94800404 	addi	r18,r18,16
    5a9c:	8c400044 	addi	r17,r17,1
    5aa0:	af000015 	stw	fp,0(r21)
    5aa4:	acc00115 	stw	r19,4(r21)
    5aa8:	dc800f15 	stw	r18,60(sp)
    5aac:	dc400e15 	stw	r17,56(sp)
    5ab0:	a47ff60e 	bge	r20,r17,5a8c <___vfprintf_internal_r+0x424>
    5ab4:	d9015017 	ldw	r4,1344(sp)
    5ab8:	b00b883a 	mov	r5,r22
    5abc:	d9800d04 	addi	r6,sp,52
    5ac0:	d9c15215 	stw	r7,1352(sp)
    5ac4:	00056100 	call	5610 <__sprint_r>
    5ac8:	d9c15217 	ldw	r7,1352(sp)
    5acc:	10009e1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    5ad0:	843ffc04 	addi	r16,r16,-16
    5ad4:	dc800f17 	ldw	r18,60(sp)
    5ad8:	dc400e17 	ldw	r17,56(sp)
    5adc:	dd401a04 	addi	r21,sp,104
    5ae0:	9c3fed16 	blt	r19,r16,5a98 <___vfprintf_internal_r+0x430>
    5ae4:	9425883a 	add	r18,r18,r16
    5ae8:	8c400044 	addi	r17,r17,1
    5aec:	008001c4 	movi	r2,7
    5af0:	af000015 	stw	fp,0(r21)
    5af4:	ac000115 	stw	r16,4(r21)
    5af8:	dc800f15 	stw	r18,60(sp)
    5afc:	dc400e15 	stw	r17,56(sp)
    5b00:	1441f516 	blt	r2,r17,62d8 <___vfprintf_internal_r+0xc70>
    5b04:	ad400204 	addi	r21,r21,8
    5b08:	00000206 	br	5b14 <___vfprintf_internal_r+0x4ac>
    5b0c:	dc800f17 	ldw	r18,60(sp)
    5b10:	dc400e17 	ldw	r17,56(sp)
    5b14:	d8800407 	ldb	r2,16(sp)
    5b18:	10000b26 	beq	r2,zero,5b48 <___vfprintf_internal_r+0x4e0>
    5b1c:	00800044 	movi	r2,1
    5b20:	94800044 	addi	r18,r18,1
    5b24:	8c400044 	addi	r17,r17,1
    5b28:	a8800115 	stw	r2,4(r21)
    5b2c:	d8c00404 	addi	r3,sp,16
    5b30:	008001c4 	movi	r2,7
    5b34:	a8c00015 	stw	r3,0(r21)
    5b38:	dc800f15 	stw	r18,60(sp)
    5b3c:	dc400e15 	stw	r17,56(sp)
    5b40:	1441da16 	blt	r2,r17,62ac <___vfprintf_internal_r+0xc44>
    5b44:	ad400204 	addi	r21,r21,8
    5b48:	d9015117 	ldw	r4,1348(sp)
    5b4c:	20000b1e 	bne	r4,zero,5b7c <___vfprintf_internal_r+0x514>
    5b50:	d8800504 	addi	r2,sp,20
    5b54:	94800084 	addi	r18,r18,2
    5b58:	8c400044 	addi	r17,r17,1
    5b5c:	a8800015 	stw	r2,0(r21)
    5b60:	00c00084 	movi	r3,2
    5b64:	008001c4 	movi	r2,7
    5b68:	a8c00115 	stw	r3,4(r21)
    5b6c:	dc800f15 	stw	r18,60(sp)
    5b70:	dc400e15 	stw	r17,56(sp)
    5b74:	1441c216 	blt	r2,r17,6280 <___vfprintf_internal_r+0xc18>
    5b78:	ad400204 	addi	r21,r21,8
    5b7c:	d9414f17 	ldw	r5,1340(sp)
    5b80:	00802004 	movi	r2,128
    5b84:	2880b126 	beq	r5,r2,5e4c <___vfprintf_internal_r+0x7e4>
    5b88:	d8c14717 	ldw	r3,1308(sp)
    5b8c:	19e1c83a 	sub	r16,r3,r7
    5b90:	0400260e 	bge	zero,r16,5c2c <___vfprintf_internal_r+0x5c4>
    5b94:	00800404 	movi	r2,16
    5b98:	1403c90e 	bge	r2,r16,6ac0 <___vfprintf_internal_r+0x1458>
    5b9c:	1027883a 	mov	r19,r2
    5ba0:	07020034 	movhi	fp,2048
    5ba4:	e7003904 	addi	fp,fp,228
    5ba8:	050001c4 	movi	r20,7
    5bac:	00000306 	br	5bbc <___vfprintf_internal_r+0x554>
    5bb0:	843ffc04 	addi	r16,r16,-16
    5bb4:	ad400204 	addi	r21,r21,8
    5bb8:	9c00130e 	bge	r19,r16,5c08 <___vfprintf_internal_r+0x5a0>
    5bbc:	94800404 	addi	r18,r18,16
    5bc0:	8c400044 	addi	r17,r17,1
    5bc4:	af000015 	stw	fp,0(r21)
    5bc8:	acc00115 	stw	r19,4(r21)
    5bcc:	dc800f15 	stw	r18,60(sp)
    5bd0:	dc400e15 	stw	r17,56(sp)
    5bd4:	a47ff60e 	bge	r20,r17,5bb0 <___vfprintf_internal_r+0x548>
    5bd8:	d9015017 	ldw	r4,1344(sp)
    5bdc:	b00b883a 	mov	r5,r22
    5be0:	d9800d04 	addi	r6,sp,52
    5be4:	d9c15215 	stw	r7,1352(sp)
    5be8:	00056100 	call	5610 <__sprint_r>
    5bec:	d9c15217 	ldw	r7,1352(sp)
    5bf0:	1000551e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    5bf4:	843ffc04 	addi	r16,r16,-16
    5bf8:	dc800f17 	ldw	r18,60(sp)
    5bfc:	dc400e17 	ldw	r17,56(sp)
    5c00:	dd401a04 	addi	r21,sp,104
    5c04:	9c3fed16 	blt	r19,r16,5bbc <___vfprintf_internal_r+0x554>
    5c08:	9425883a 	add	r18,r18,r16
    5c0c:	8c400044 	addi	r17,r17,1
    5c10:	008001c4 	movi	r2,7
    5c14:	af000015 	stw	fp,0(r21)
    5c18:	ac000115 	stw	r16,4(r21)
    5c1c:	dc800f15 	stw	r18,60(sp)
    5c20:	dc400e15 	stw	r17,56(sp)
    5c24:	14418216 	blt	r2,r17,6230 <___vfprintf_internal_r+0xbc8>
    5c28:	ad400204 	addi	r21,r21,8
    5c2c:	d9014d17 	ldw	r4,1332(sp)
    5c30:	2080400c 	andi	r2,r4,256
    5c34:	10004a1e 	bne	r2,zero,5d60 <___vfprintf_internal_r+0x6f8>
    5c38:	d9414217 	ldw	r5,1288(sp)
    5c3c:	91e5883a 	add	r18,r18,r7
    5c40:	8c400044 	addi	r17,r17,1
    5c44:	008001c4 	movi	r2,7
    5c48:	a9400015 	stw	r5,0(r21)
    5c4c:	a9c00115 	stw	r7,4(r21)
    5c50:	dc800f15 	stw	r18,60(sp)
    5c54:	dc400e15 	stw	r17,56(sp)
    5c58:	14416716 	blt	r2,r17,61f8 <___vfprintf_internal_r+0xb90>
    5c5c:	a8c00204 	addi	r3,r21,8
    5c60:	d9814d17 	ldw	r6,1332(sp)
    5c64:	3080010c 	andi	r2,r6,4
    5c68:	10002826 	beq	r2,zero,5d0c <___vfprintf_internal_r+0x6a4>
    5c6c:	d8814b17 	ldw	r2,1324(sp)
    5c70:	d9014617 	ldw	r4,1304(sp)
    5c74:	1121c83a 	sub	r16,r2,r4
    5c78:	0400240e 	bge	zero,r16,5d0c <___vfprintf_internal_r+0x6a4>
    5c7c:	00800404 	movi	r2,16
    5c80:	14044f0e 	bge	r2,r16,6dc0 <___vfprintf_internal_r+0x1758>
    5c84:	dc400e17 	ldw	r17,56(sp)
    5c88:	1027883a 	mov	r19,r2
    5c8c:	07020034 	movhi	fp,2048
    5c90:	e7003d04 	addi	fp,fp,244
    5c94:	050001c4 	movi	r20,7
    5c98:	00000306 	br	5ca8 <___vfprintf_internal_r+0x640>
    5c9c:	843ffc04 	addi	r16,r16,-16
    5ca0:	18c00204 	addi	r3,r3,8
    5ca4:	9c00110e 	bge	r19,r16,5cec <___vfprintf_internal_r+0x684>
    5ca8:	94800404 	addi	r18,r18,16
    5cac:	8c400044 	addi	r17,r17,1
    5cb0:	1f000015 	stw	fp,0(r3)
    5cb4:	1cc00115 	stw	r19,4(r3)
    5cb8:	dc800f15 	stw	r18,60(sp)
    5cbc:	dc400e15 	stw	r17,56(sp)
    5cc0:	a47ff60e 	bge	r20,r17,5c9c <___vfprintf_internal_r+0x634>
    5cc4:	d9015017 	ldw	r4,1344(sp)
    5cc8:	b00b883a 	mov	r5,r22
    5ccc:	d9800d04 	addi	r6,sp,52
    5cd0:	00056100 	call	5610 <__sprint_r>
    5cd4:	10001c1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    5cd8:	843ffc04 	addi	r16,r16,-16
    5cdc:	dc800f17 	ldw	r18,60(sp)
    5ce0:	dc400e17 	ldw	r17,56(sp)
    5ce4:	d8c01a04 	addi	r3,sp,104
    5ce8:	9c3fef16 	blt	r19,r16,5ca8 <___vfprintf_internal_r+0x640>
    5cec:	9425883a 	add	r18,r18,r16
    5cf0:	8c400044 	addi	r17,r17,1
    5cf4:	008001c4 	movi	r2,7
    5cf8:	1f000015 	stw	fp,0(r3)
    5cfc:	1c000115 	stw	r16,4(r3)
    5d00:	dc800f15 	stw	r18,60(sp)
    5d04:	dc400e15 	stw	r17,56(sp)
    5d08:	1440cb16 	blt	r2,r17,6038 <___vfprintf_internal_r+0x9d0>
    5d0c:	d8814b17 	ldw	r2,1324(sp)
    5d10:	d9414617 	ldw	r5,1304(sp)
    5d14:	1140010e 	bge	r2,r5,5d1c <___vfprintf_internal_r+0x6b4>
    5d18:	2805883a 	mov	r2,r5
    5d1c:	d9814c17 	ldw	r6,1328(sp)
    5d20:	308d883a 	add	r6,r6,r2
    5d24:	d9814c15 	stw	r6,1328(sp)
    5d28:	90013b1e 	bne	r18,zero,6218 <___vfprintf_internal_r+0xbb0>
    5d2c:	d9c14117 	ldw	r7,1284(sp)
    5d30:	dd401a04 	addi	r21,sp,104
    5d34:	d8000e15 	stw	zero,56(sp)
    5d38:	003ea706 	br	57d8 <___vfprintf_internal_r+0x170>
    5d3c:	d8800f17 	ldw	r2,60(sp)
    5d40:	10053f1e 	bne	r2,zero,7240 <___vfprintf_internal_r+0x1bd8>
    5d44:	d8000e15 	stw	zero,56(sp)
    5d48:	b080030b 	ldhu	r2,12(r22)
    5d4c:	1080100c 	andi	r2,r2,64
    5d50:	103e8726 	beq	r2,zero,5770 <___vfprintf_internal_r+0x108>
    5d54:	00bfffc4 	movi	r2,-1
    5d58:	d8814c15 	stw	r2,1328(sp)
    5d5c:	003e8406 	br	5770 <___vfprintf_internal_r+0x108>
    5d60:	d9814e17 	ldw	r6,1336(sp)
    5d64:	00801944 	movi	r2,101
    5d68:	11806e16 	blt	r2,r6,5f24 <___vfprintf_internal_r+0x8bc>
    5d6c:	d9414817 	ldw	r5,1312(sp)
    5d70:	00c00044 	movi	r3,1
    5d74:	1943430e 	bge	r3,r5,6a84 <___vfprintf_internal_r+0x141c>
    5d78:	d8814217 	ldw	r2,1288(sp)
    5d7c:	94800044 	addi	r18,r18,1
    5d80:	8c400044 	addi	r17,r17,1
    5d84:	a8800015 	stw	r2,0(r21)
    5d88:	008001c4 	movi	r2,7
    5d8c:	a8c00115 	stw	r3,4(r21)
    5d90:	dc800f15 	stw	r18,60(sp)
    5d94:	dc400e15 	stw	r17,56(sp)
    5d98:	1441ca16 	blt	r2,r17,64c4 <___vfprintf_internal_r+0xe5c>
    5d9c:	a8c00204 	addi	r3,r21,8
    5da0:	d9014a17 	ldw	r4,1320(sp)
    5da4:	00800044 	movi	r2,1
    5da8:	94800044 	addi	r18,r18,1
    5dac:	8c400044 	addi	r17,r17,1
    5db0:	18800115 	stw	r2,4(r3)
    5db4:	008001c4 	movi	r2,7
    5db8:	19000015 	stw	r4,0(r3)
    5dbc:	dc800f15 	stw	r18,60(sp)
    5dc0:	dc400e15 	stw	r17,56(sp)
    5dc4:	1441b616 	blt	r2,r17,64a0 <___vfprintf_internal_r+0xe38>
    5dc8:	1cc00204 	addi	r19,r3,8
    5dcc:	d9014317 	ldw	r4,1292(sp)
    5dd0:	d9414417 	ldw	r5,1296(sp)
    5dd4:	000d883a 	mov	r6,zero
    5dd8:	000f883a 	mov	r7,zero
    5ddc:	000dd800 	call	dd80 <__nedf2>
    5de0:	10017426 	beq	r2,zero,63b4 <___vfprintf_internal_r+0xd4c>
    5de4:	d9414817 	ldw	r5,1312(sp)
    5de8:	d9814217 	ldw	r6,1288(sp)
    5dec:	8c400044 	addi	r17,r17,1
    5df0:	2c85883a 	add	r2,r5,r18
    5df4:	14bfffc4 	addi	r18,r2,-1
    5df8:	28bfffc4 	addi	r2,r5,-1
    5dfc:	30c00044 	addi	r3,r6,1
    5e00:	98800115 	stw	r2,4(r19)
    5e04:	008001c4 	movi	r2,7
    5e08:	98c00015 	stw	r3,0(r19)
    5e0c:	dc800f15 	stw	r18,60(sp)
    5e10:	dc400e15 	stw	r17,56(sp)
    5e14:	14418e16 	blt	r2,r17,6450 <___vfprintf_internal_r+0xde8>
    5e18:	9cc00204 	addi	r19,r19,8
    5e1c:	d9414917 	ldw	r5,1316(sp)
    5e20:	d8800904 	addi	r2,sp,36
    5e24:	8c400044 	addi	r17,r17,1
    5e28:	9165883a 	add	r18,r18,r5
    5e2c:	98800015 	stw	r2,0(r19)
    5e30:	008001c4 	movi	r2,7
    5e34:	99400115 	stw	r5,4(r19)
    5e38:	dc800f15 	stw	r18,60(sp)
    5e3c:	dc400e15 	stw	r17,56(sp)
    5e40:	1440ed16 	blt	r2,r17,61f8 <___vfprintf_internal_r+0xb90>
    5e44:	98c00204 	addi	r3,r19,8
    5e48:	003f8506 	br	5c60 <___vfprintf_internal_r+0x5f8>
    5e4c:	d9814b17 	ldw	r6,1324(sp)
    5e50:	d8814617 	ldw	r2,1304(sp)
    5e54:	30a1c83a 	sub	r16,r6,r2
    5e58:	043f4b0e 	bge	zero,r16,5b88 <___vfprintf_internal_r+0x520>
    5e5c:	00800404 	movi	r2,16
    5e60:	1404340e 	bge	r2,r16,6f34 <___vfprintf_internal_r+0x18cc>
    5e64:	1027883a 	mov	r19,r2
    5e68:	07020034 	movhi	fp,2048
    5e6c:	e7003904 	addi	fp,fp,228
    5e70:	050001c4 	movi	r20,7
    5e74:	00000306 	br	5e84 <___vfprintf_internal_r+0x81c>
    5e78:	843ffc04 	addi	r16,r16,-16
    5e7c:	ad400204 	addi	r21,r21,8
    5e80:	9c00130e 	bge	r19,r16,5ed0 <___vfprintf_internal_r+0x868>
    5e84:	94800404 	addi	r18,r18,16
    5e88:	8c400044 	addi	r17,r17,1
    5e8c:	af000015 	stw	fp,0(r21)
    5e90:	acc00115 	stw	r19,4(r21)
    5e94:	dc800f15 	stw	r18,60(sp)
    5e98:	dc400e15 	stw	r17,56(sp)
    5e9c:	a47ff60e 	bge	r20,r17,5e78 <___vfprintf_internal_r+0x810>
    5ea0:	d9015017 	ldw	r4,1344(sp)
    5ea4:	b00b883a 	mov	r5,r22
    5ea8:	d9800d04 	addi	r6,sp,52
    5eac:	d9c15215 	stw	r7,1352(sp)
    5eb0:	00056100 	call	5610 <__sprint_r>
    5eb4:	d9c15217 	ldw	r7,1352(sp)
    5eb8:	103fa31e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    5ebc:	843ffc04 	addi	r16,r16,-16
    5ec0:	dc800f17 	ldw	r18,60(sp)
    5ec4:	dc400e17 	ldw	r17,56(sp)
    5ec8:	dd401a04 	addi	r21,sp,104
    5ecc:	9c3fed16 	blt	r19,r16,5e84 <___vfprintf_internal_r+0x81c>
    5ed0:	9425883a 	add	r18,r18,r16
    5ed4:	8c400044 	addi	r17,r17,1
    5ed8:	008001c4 	movi	r2,7
    5edc:	af000015 	stw	fp,0(r21)
    5ee0:	ac000115 	stw	r16,4(r21)
    5ee4:	dc800f15 	stw	r18,60(sp)
    5ee8:	dc400e15 	stw	r17,56(sp)
    5eec:	14416116 	blt	r2,r17,6474 <___vfprintf_internal_r+0xe0c>
    5ef0:	ad400204 	addi	r21,r21,8
    5ef4:	003f2406 	br	5b88 <___vfprintf_internal_r+0x520>
    5ef8:	d9015017 	ldw	r4,1344(sp)
    5efc:	00090d80 	call	90d8 <__sinit>
    5f00:	d9c15217 	ldw	r7,1352(sp)
    5f04:	003def06 	br	56c4 <___vfprintf_internal_r+0x5c>
    5f08:	d9015017 	ldw	r4,1344(sp)
    5f0c:	b00b883a 	mov	r5,r22
    5f10:	d9c15215 	stw	r7,1352(sp)
    5f14:	00075380 	call	7538 <__swsetup_r>
    5f18:	d9c15217 	ldw	r7,1352(sp)
    5f1c:	103dee26 	beq	r2,zero,56d8 <___vfprintf_internal_r+0x70>
    5f20:	003f8c06 	br	5d54 <___vfprintf_internal_r+0x6ec>
    5f24:	d9014317 	ldw	r4,1292(sp)
    5f28:	d9414417 	ldw	r5,1296(sp)
    5f2c:	000d883a 	mov	r6,zero
    5f30:	000f883a 	mov	r7,zero
    5f34:	000dcf80 	call	dcf8 <__eqdf2>
    5f38:	1000f21e 	bne	r2,zero,6304 <___vfprintf_internal_r+0xc9c>
    5f3c:	00820034 	movhi	r2,2048
    5f40:	10803804 	addi	r2,r2,224
    5f44:	94800044 	addi	r18,r18,1
    5f48:	8c400044 	addi	r17,r17,1
    5f4c:	a8800015 	stw	r2,0(r21)
    5f50:	00c00044 	movi	r3,1
    5f54:	008001c4 	movi	r2,7
    5f58:	a8c00115 	stw	r3,4(r21)
    5f5c:	dc800f15 	stw	r18,60(sp)
    5f60:	dc400e15 	stw	r17,56(sp)
    5f64:	1442fa16 	blt	r2,r17,6b50 <___vfprintf_internal_r+0x14e8>
    5f68:	a8c00204 	addi	r3,r21,8
    5f6c:	d8800617 	ldw	r2,24(sp)
    5f70:	d9014817 	ldw	r4,1312(sp)
    5f74:	11015c0e 	bge	r2,r4,64e8 <___vfprintf_internal_r+0xe80>
    5f78:	dc400e17 	ldw	r17,56(sp)
    5f7c:	d9814a17 	ldw	r6,1320(sp)
    5f80:	00800044 	movi	r2,1
    5f84:	94800044 	addi	r18,r18,1
    5f88:	8c400044 	addi	r17,r17,1
    5f8c:	18800115 	stw	r2,4(r3)
    5f90:	008001c4 	movi	r2,7
    5f94:	19800015 	stw	r6,0(r3)
    5f98:	dc800f15 	stw	r18,60(sp)
    5f9c:	dc400e15 	stw	r17,56(sp)
    5fa0:	14431016 	blt	r2,r17,6be4 <___vfprintf_internal_r+0x157c>
    5fa4:	18c00204 	addi	r3,r3,8
    5fa8:	d8814817 	ldw	r2,1312(sp)
    5fac:	143fffc4 	addi	r16,r2,-1
    5fb0:	043f2b0e 	bge	zero,r16,5c60 <___vfprintf_internal_r+0x5f8>
    5fb4:	00800404 	movi	r2,16
    5fb8:	1402a20e 	bge	r2,r16,6a44 <___vfprintf_internal_r+0x13dc>
    5fbc:	dc400e17 	ldw	r17,56(sp)
    5fc0:	1027883a 	mov	r19,r2
    5fc4:	07020034 	movhi	fp,2048
    5fc8:	e7003904 	addi	fp,fp,228
    5fcc:	050001c4 	movi	r20,7
    5fd0:	00000306 	br	5fe0 <___vfprintf_internal_r+0x978>
    5fd4:	18c00204 	addi	r3,r3,8
    5fd8:	843ffc04 	addi	r16,r16,-16
    5fdc:	9c029c0e 	bge	r19,r16,6a50 <___vfprintf_internal_r+0x13e8>
    5fe0:	94800404 	addi	r18,r18,16
    5fe4:	8c400044 	addi	r17,r17,1
    5fe8:	1f000015 	stw	fp,0(r3)
    5fec:	1cc00115 	stw	r19,4(r3)
    5ff0:	dc800f15 	stw	r18,60(sp)
    5ff4:	dc400e15 	stw	r17,56(sp)
    5ff8:	a47ff60e 	bge	r20,r17,5fd4 <___vfprintf_internal_r+0x96c>
    5ffc:	d9015017 	ldw	r4,1344(sp)
    6000:	b00b883a 	mov	r5,r22
    6004:	d9800d04 	addi	r6,sp,52
    6008:	00056100 	call	5610 <__sprint_r>
    600c:	103f4e1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6010:	dc800f17 	ldw	r18,60(sp)
    6014:	dc400e17 	ldw	r17,56(sp)
    6018:	d8c01a04 	addi	r3,sp,104
    601c:	003fee06 	br	5fd8 <___vfprintf_internal_r+0x970>
    6020:	d8802d0b 	ldhu	r2,180(sp)
    6024:	00ffffc4 	movi	r3,-1
    6028:	d8c14c15 	stw	r3,1328(sp)
    602c:	1080100c 	andi	r2,r2,64
    6030:	103dcc1e 	bne	r2,zero,5764 <___vfprintf_internal_r+0xfc>
    6034:	003dce06 	br	5770 <___vfprintf_internal_r+0x108>
    6038:	d9015017 	ldw	r4,1344(sp)
    603c:	b00b883a 	mov	r5,r22
    6040:	d9800d04 	addi	r6,sp,52
    6044:	00056100 	call	5610 <__sprint_r>
    6048:	103f3f1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    604c:	dc800f17 	ldw	r18,60(sp)
    6050:	003f2e06 	br	5d0c <___vfprintf_internal_r+0x6a4>
    6054:	d9414d17 	ldw	r5,1332(sp)
    6058:	29400414 	ori	r5,r5,16
    605c:	d9414d15 	stw	r5,1332(sp)
    6060:	d9814d17 	ldw	r6,1332(sp)
    6064:	3080080c 	andi	r2,r6,32
    6068:	10014f1e 	bne	r2,zero,65a8 <___vfprintf_internal_r+0xf40>
    606c:	d8c14d17 	ldw	r3,1332(sp)
    6070:	1880040c 	andi	r2,r3,16
    6074:	1002ea1e 	bne	r2,zero,6c20 <___vfprintf_internal_r+0x15b8>
    6078:	d9014d17 	ldw	r4,1332(sp)
    607c:	2080100c 	andi	r2,r4,64
    6080:	1002e726 	beq	r2,zero,6c20 <___vfprintf_internal_r+0x15b8>
    6084:	3880000f 	ldh	r2,0(r7)
    6088:	39c00104 	addi	r7,r7,4
    608c:	d9c14115 	stw	r7,1284(sp)
    6090:	1023d7fa 	srai	r17,r2,31
    6094:	1021883a 	mov	r16,r2
    6098:	88037216 	blt	r17,zero,6e64 <___vfprintf_internal_r+0x17fc>
    609c:	01000044 	movi	r4,1
    60a0:	98000416 	blt	r19,zero,60b4 <___vfprintf_internal_r+0xa4c>
    60a4:	d8c14d17 	ldw	r3,1332(sp)
    60a8:	00bfdfc4 	movi	r2,-129
    60ac:	1886703a 	and	r3,r3,r2
    60b0:	d8c14d15 	stw	r3,1332(sp)
    60b4:	8444b03a 	or	r2,r16,r17
    60b8:	1002261e 	bne	r2,zero,6954 <___vfprintf_internal_r+0x12ec>
    60bc:	9802251e 	bne	r19,zero,6954 <___vfprintf_internal_r+0x12ec>
    60c0:	20803fcc 	andi	r2,r4,255
    60c4:	10029b26 	beq	r2,zero,6b34 <___vfprintf_internal_r+0x14cc>
    60c8:	d8c01a04 	addi	r3,sp,104
    60cc:	dd001004 	addi	r20,sp,64
    60d0:	d8c14215 	stw	r3,1288(sp)
    60d4:	d8c14217 	ldw	r3,1288(sp)
    60d8:	dcc14615 	stw	r19,1304(sp)
    60dc:	a0c5c83a 	sub	r2,r20,r3
    60e0:	11c00a04 	addi	r7,r2,40
    60e4:	99c0010e 	bge	r19,r7,60ec <___vfprintf_internal_r+0xa84>
    60e8:	d9c14615 	stw	r7,1304(sp)
    60ec:	dcc14715 	stw	r19,1308(sp)
    60f0:	d8800407 	ldb	r2,16(sp)
    60f4:	103e4c26 	beq	r2,zero,5a28 <___vfprintf_internal_r+0x3c0>
    60f8:	d8814617 	ldw	r2,1304(sp)
    60fc:	10800044 	addi	r2,r2,1
    6100:	d8814615 	stw	r2,1304(sp)
    6104:	003e4806 	br	5a28 <___vfprintf_internal_r+0x3c0>
    6108:	d9814d17 	ldw	r6,1332(sp)
    610c:	31800414 	ori	r6,r6,16
    6110:	d9814d15 	stw	r6,1332(sp)
    6114:	d8c14d17 	ldw	r3,1332(sp)
    6118:	1880080c 	andi	r2,r3,32
    611c:	1001271e 	bne	r2,zero,65bc <___vfprintf_internal_r+0xf54>
    6120:	d9414d17 	ldw	r5,1332(sp)
    6124:	2880040c 	andi	r2,r5,16
    6128:	1002b61e 	bne	r2,zero,6c04 <___vfprintf_internal_r+0x159c>
    612c:	d9814d17 	ldw	r6,1332(sp)
    6130:	3080100c 	andi	r2,r6,64
    6134:	1002b326 	beq	r2,zero,6c04 <___vfprintf_internal_r+0x159c>
    6138:	3c00000b 	ldhu	r16,0(r7)
    613c:	0009883a 	mov	r4,zero
    6140:	39c00104 	addi	r7,r7,4
    6144:	0023883a 	mov	r17,zero
    6148:	d9c14115 	stw	r7,1284(sp)
    614c:	d8000405 	stb	zero,16(sp)
    6150:	003fd306 	br	60a0 <___vfprintf_internal_r+0xa38>
    6154:	d9014d17 	ldw	r4,1332(sp)
    6158:	21000414 	ori	r4,r4,16
    615c:	d9014d15 	stw	r4,1332(sp)
    6160:	d9414d17 	ldw	r5,1332(sp)
    6164:	2880080c 	andi	r2,r5,32
    6168:	1001081e 	bne	r2,zero,658c <___vfprintf_internal_r+0xf24>
    616c:	d8c14d17 	ldw	r3,1332(sp)
    6170:	1880040c 	andi	r2,r3,16
    6174:	1002b01e 	bne	r2,zero,6c38 <___vfprintf_internal_r+0x15d0>
    6178:	d9014d17 	ldw	r4,1332(sp)
    617c:	2080100c 	andi	r2,r4,64
    6180:	1002ad26 	beq	r2,zero,6c38 <___vfprintf_internal_r+0x15d0>
    6184:	3c00000b 	ldhu	r16,0(r7)
    6188:	01000044 	movi	r4,1
    618c:	39c00104 	addi	r7,r7,4
    6190:	0023883a 	mov	r17,zero
    6194:	d9c14115 	stw	r7,1284(sp)
    6198:	d8000405 	stb	zero,16(sp)
    619c:	003fc006 	br	60a0 <___vfprintf_internal_r+0xa38>
    61a0:	d9015017 	ldw	r4,1344(sp)
    61a4:	b00b883a 	mov	r5,r22
    61a8:	d9800d04 	addi	r6,sp,52
    61ac:	00056100 	call	5610 <__sprint_r>
    61b0:	103ee51e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    61b4:	dc800f17 	ldw	r18,60(sp)
    61b8:	d8c01a04 	addi	r3,sp,104
    61bc:	d9814d17 	ldw	r6,1332(sp)
    61c0:	3080004c 	andi	r2,r6,1
    61c4:	1005003a 	cmpeq	r2,r2,zero
    61c8:	103ea51e 	bne	r2,zero,5c60 <___vfprintf_internal_r+0x5f8>
    61cc:	00800044 	movi	r2,1
    61d0:	dc400e17 	ldw	r17,56(sp)
    61d4:	18800115 	stw	r2,4(r3)
    61d8:	d8814a17 	ldw	r2,1320(sp)
    61dc:	94800044 	addi	r18,r18,1
    61e0:	8c400044 	addi	r17,r17,1
    61e4:	18800015 	stw	r2,0(r3)
    61e8:	008001c4 	movi	r2,7
    61ec:	dc800f15 	stw	r18,60(sp)
    61f0:	dc400e15 	stw	r17,56(sp)
    61f4:	14421e0e 	bge	r2,r17,6a70 <___vfprintf_internal_r+0x1408>
    61f8:	d9015017 	ldw	r4,1344(sp)
    61fc:	b00b883a 	mov	r5,r22
    6200:	d9800d04 	addi	r6,sp,52
    6204:	00056100 	call	5610 <__sprint_r>
    6208:	103ecf1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    620c:	dc800f17 	ldw	r18,60(sp)
    6210:	d8c01a04 	addi	r3,sp,104
    6214:	003e9206 	br	5c60 <___vfprintf_internal_r+0x5f8>
    6218:	d9015017 	ldw	r4,1344(sp)
    621c:	b00b883a 	mov	r5,r22
    6220:	d9800d04 	addi	r6,sp,52
    6224:	00056100 	call	5610 <__sprint_r>
    6228:	103ec026 	beq	r2,zero,5d2c <___vfprintf_internal_r+0x6c4>
    622c:	003ec606 	br	5d48 <___vfprintf_internal_r+0x6e0>
    6230:	d9015017 	ldw	r4,1344(sp)
    6234:	b00b883a 	mov	r5,r22
    6238:	d9800d04 	addi	r6,sp,52
    623c:	d9c15215 	stw	r7,1352(sp)
    6240:	00056100 	call	5610 <__sprint_r>
    6244:	d9c15217 	ldw	r7,1352(sp)
    6248:	103ebf1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    624c:	dc800f17 	ldw	r18,60(sp)
    6250:	dc400e17 	ldw	r17,56(sp)
    6254:	dd401a04 	addi	r21,sp,104
    6258:	003e7406 	br	5c2c <___vfprintf_internal_r+0x5c4>
    625c:	d9015017 	ldw	r4,1344(sp)
    6260:	b00b883a 	mov	r5,r22
    6264:	d9800d04 	addi	r6,sp,52
    6268:	d9c15215 	stw	r7,1352(sp)
    626c:	00056100 	call	5610 <__sprint_r>
    6270:	d9c15217 	ldw	r7,1352(sp)
    6274:	103eb41e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6278:	dd401a04 	addi	r21,sp,104
    627c:	003d6d06 	br	5834 <___vfprintf_internal_r+0x1cc>
    6280:	d9015017 	ldw	r4,1344(sp)
    6284:	b00b883a 	mov	r5,r22
    6288:	d9800d04 	addi	r6,sp,52
    628c:	d9c15215 	stw	r7,1352(sp)
    6290:	00056100 	call	5610 <__sprint_r>
    6294:	d9c15217 	ldw	r7,1352(sp)
    6298:	103eab1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    629c:	dc800f17 	ldw	r18,60(sp)
    62a0:	dc400e17 	ldw	r17,56(sp)
    62a4:	dd401a04 	addi	r21,sp,104
    62a8:	003e3406 	br	5b7c <___vfprintf_internal_r+0x514>
    62ac:	d9015017 	ldw	r4,1344(sp)
    62b0:	b00b883a 	mov	r5,r22
    62b4:	d9800d04 	addi	r6,sp,52
    62b8:	d9c15215 	stw	r7,1352(sp)
    62bc:	00056100 	call	5610 <__sprint_r>
    62c0:	d9c15217 	ldw	r7,1352(sp)
    62c4:	103ea01e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    62c8:	dc800f17 	ldw	r18,60(sp)
    62cc:	dc400e17 	ldw	r17,56(sp)
    62d0:	dd401a04 	addi	r21,sp,104
    62d4:	003e1c06 	br	5b48 <___vfprintf_internal_r+0x4e0>
    62d8:	d9015017 	ldw	r4,1344(sp)
    62dc:	b00b883a 	mov	r5,r22
    62e0:	d9800d04 	addi	r6,sp,52
    62e4:	d9c15215 	stw	r7,1352(sp)
    62e8:	00056100 	call	5610 <__sprint_r>
    62ec:	d9c15217 	ldw	r7,1352(sp)
    62f0:	103e951e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    62f4:	dc800f17 	ldw	r18,60(sp)
    62f8:	dc400e17 	ldw	r17,56(sp)
    62fc:	dd401a04 	addi	r21,sp,104
    6300:	003e0406 	br	5b14 <___vfprintf_internal_r+0x4ac>
    6304:	d9000617 	ldw	r4,24(sp)
    6308:	0102520e 	bge	zero,r4,6c54 <___vfprintf_internal_r+0x15ec>
    630c:	d9814817 	ldw	r6,1312(sp)
    6310:	21807a16 	blt	r4,r6,64fc <___vfprintf_internal_r+0xe94>
    6314:	d8814217 	ldw	r2,1288(sp)
    6318:	91a5883a 	add	r18,r18,r6
    631c:	8c400044 	addi	r17,r17,1
    6320:	a8800015 	stw	r2,0(r21)
    6324:	008001c4 	movi	r2,7
    6328:	a9800115 	stw	r6,4(r21)
    632c:	dc800f15 	stw	r18,60(sp)
    6330:	dc400e15 	stw	r17,56(sp)
    6334:	1442f616 	blt	r2,r17,6f10 <___vfprintf_internal_r+0x18a8>
    6338:	a8c00204 	addi	r3,r21,8
    633c:	d9414817 	ldw	r5,1312(sp)
    6340:	2161c83a 	sub	r16,r4,r5
    6344:	043f9d0e 	bge	zero,r16,61bc <___vfprintf_internal_r+0xb54>
    6348:	00800404 	movi	r2,16
    634c:	1402130e 	bge	r2,r16,6b9c <___vfprintf_internal_r+0x1534>
    6350:	dc400e17 	ldw	r17,56(sp)
    6354:	1027883a 	mov	r19,r2
    6358:	07020034 	movhi	fp,2048
    635c:	e7003904 	addi	fp,fp,228
    6360:	050001c4 	movi	r20,7
    6364:	00000306 	br	6374 <___vfprintf_internal_r+0xd0c>
    6368:	18c00204 	addi	r3,r3,8
    636c:	843ffc04 	addi	r16,r16,-16
    6370:	9c020d0e 	bge	r19,r16,6ba8 <___vfprintf_internal_r+0x1540>
    6374:	94800404 	addi	r18,r18,16
    6378:	8c400044 	addi	r17,r17,1
    637c:	1f000015 	stw	fp,0(r3)
    6380:	1cc00115 	stw	r19,4(r3)
    6384:	dc800f15 	stw	r18,60(sp)
    6388:	dc400e15 	stw	r17,56(sp)
    638c:	a47ff60e 	bge	r20,r17,6368 <___vfprintf_internal_r+0xd00>
    6390:	d9015017 	ldw	r4,1344(sp)
    6394:	b00b883a 	mov	r5,r22
    6398:	d9800d04 	addi	r6,sp,52
    639c:	00056100 	call	5610 <__sprint_r>
    63a0:	103e691e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    63a4:	dc800f17 	ldw	r18,60(sp)
    63a8:	dc400e17 	ldw	r17,56(sp)
    63ac:	d8c01a04 	addi	r3,sp,104
    63b0:	003fee06 	br	636c <___vfprintf_internal_r+0xd04>
    63b4:	d8814817 	ldw	r2,1312(sp)
    63b8:	143fffc4 	addi	r16,r2,-1
    63bc:	043e970e 	bge	zero,r16,5e1c <___vfprintf_internal_r+0x7b4>
    63c0:	00800404 	movi	r2,16
    63c4:	1400180e 	bge	r2,r16,6428 <___vfprintf_internal_r+0xdc0>
    63c8:	1029883a 	mov	r20,r2
    63cc:	07020034 	movhi	fp,2048
    63d0:	e7003904 	addi	fp,fp,228
    63d4:	054001c4 	movi	r21,7
    63d8:	00000306 	br	63e8 <___vfprintf_internal_r+0xd80>
    63dc:	9cc00204 	addi	r19,r19,8
    63e0:	843ffc04 	addi	r16,r16,-16
    63e4:	a400120e 	bge	r20,r16,6430 <___vfprintf_internal_r+0xdc8>
    63e8:	94800404 	addi	r18,r18,16
    63ec:	8c400044 	addi	r17,r17,1
    63f0:	9f000015 	stw	fp,0(r19)
    63f4:	9d000115 	stw	r20,4(r19)
    63f8:	dc800f15 	stw	r18,60(sp)
    63fc:	dc400e15 	stw	r17,56(sp)
    6400:	ac7ff60e 	bge	r21,r17,63dc <___vfprintf_internal_r+0xd74>
    6404:	d9015017 	ldw	r4,1344(sp)
    6408:	b00b883a 	mov	r5,r22
    640c:	d9800d04 	addi	r6,sp,52
    6410:	00056100 	call	5610 <__sprint_r>
    6414:	103e4c1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6418:	dc800f17 	ldw	r18,60(sp)
    641c:	dc400e17 	ldw	r17,56(sp)
    6420:	dcc01a04 	addi	r19,sp,104
    6424:	003fee06 	br	63e0 <___vfprintf_internal_r+0xd78>
    6428:	07020034 	movhi	fp,2048
    642c:	e7003904 	addi	fp,fp,228
    6430:	9425883a 	add	r18,r18,r16
    6434:	8c400044 	addi	r17,r17,1
    6438:	008001c4 	movi	r2,7
    643c:	9f000015 	stw	fp,0(r19)
    6440:	9c000115 	stw	r16,4(r19)
    6444:	dc800f15 	stw	r18,60(sp)
    6448:	dc400e15 	stw	r17,56(sp)
    644c:	147e720e 	bge	r2,r17,5e18 <___vfprintf_internal_r+0x7b0>
    6450:	d9015017 	ldw	r4,1344(sp)
    6454:	b00b883a 	mov	r5,r22
    6458:	d9800d04 	addi	r6,sp,52
    645c:	00056100 	call	5610 <__sprint_r>
    6460:	103e391e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6464:	dc800f17 	ldw	r18,60(sp)
    6468:	dc400e17 	ldw	r17,56(sp)
    646c:	dcc01a04 	addi	r19,sp,104
    6470:	003e6a06 	br	5e1c <___vfprintf_internal_r+0x7b4>
    6474:	d9015017 	ldw	r4,1344(sp)
    6478:	b00b883a 	mov	r5,r22
    647c:	d9800d04 	addi	r6,sp,52
    6480:	d9c15215 	stw	r7,1352(sp)
    6484:	00056100 	call	5610 <__sprint_r>
    6488:	d9c15217 	ldw	r7,1352(sp)
    648c:	103e2e1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6490:	dc800f17 	ldw	r18,60(sp)
    6494:	dc400e17 	ldw	r17,56(sp)
    6498:	dd401a04 	addi	r21,sp,104
    649c:	003dba06 	br	5b88 <___vfprintf_internal_r+0x520>
    64a0:	d9015017 	ldw	r4,1344(sp)
    64a4:	b00b883a 	mov	r5,r22
    64a8:	d9800d04 	addi	r6,sp,52
    64ac:	00056100 	call	5610 <__sprint_r>
    64b0:	103e251e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    64b4:	dc800f17 	ldw	r18,60(sp)
    64b8:	dc400e17 	ldw	r17,56(sp)
    64bc:	dcc01a04 	addi	r19,sp,104
    64c0:	003e4206 	br	5dcc <___vfprintf_internal_r+0x764>
    64c4:	d9015017 	ldw	r4,1344(sp)
    64c8:	b00b883a 	mov	r5,r22
    64cc:	d9800d04 	addi	r6,sp,52
    64d0:	00056100 	call	5610 <__sprint_r>
    64d4:	103e1c1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    64d8:	dc800f17 	ldw	r18,60(sp)
    64dc:	dc400e17 	ldw	r17,56(sp)
    64e0:	d8c01a04 	addi	r3,sp,104
    64e4:	003e2e06 	br	5da0 <___vfprintf_internal_r+0x738>
    64e8:	d9414d17 	ldw	r5,1332(sp)
    64ec:	2880004c 	andi	r2,r5,1
    64f0:	1005003a 	cmpeq	r2,r2,zero
    64f4:	103dda1e 	bne	r2,zero,5c60 <___vfprintf_internal_r+0x5f8>
    64f8:	003e9f06 	br	5f78 <___vfprintf_internal_r+0x910>
    64fc:	d8c14217 	ldw	r3,1288(sp)
    6500:	9125883a 	add	r18,r18,r4
    6504:	8c400044 	addi	r17,r17,1
    6508:	008001c4 	movi	r2,7
    650c:	a8c00015 	stw	r3,0(r21)
    6510:	a9000115 	stw	r4,4(r21)
    6514:	dc800f15 	stw	r18,60(sp)
    6518:	dc400e15 	stw	r17,56(sp)
    651c:	14426616 	blt	r2,r17,6eb8 <___vfprintf_internal_r+0x1850>
    6520:	a8c00204 	addi	r3,r21,8
    6524:	d9414a17 	ldw	r5,1320(sp)
    6528:	00800044 	movi	r2,1
    652c:	94800044 	addi	r18,r18,1
    6530:	8c400044 	addi	r17,r17,1
    6534:	18800115 	stw	r2,4(r3)
    6538:	008001c4 	movi	r2,7
    653c:	19400015 	stw	r5,0(r3)
    6540:	dc800f15 	stw	r18,60(sp)
    6544:	dc400e15 	stw	r17,56(sp)
    6548:	2021883a 	mov	r16,r4
    654c:	14425016 	blt	r2,r17,6e90 <___vfprintf_internal_r+0x1828>
    6550:	19400204 	addi	r5,r3,8
    6554:	d9814817 	ldw	r6,1312(sp)
    6558:	8c400044 	addi	r17,r17,1
    655c:	dc400e15 	stw	r17,56(sp)
    6560:	3107c83a 	sub	r3,r6,r4
    6564:	d9014217 	ldw	r4,1288(sp)
    6568:	90e5883a 	add	r18,r18,r3
    656c:	28c00115 	stw	r3,4(r5)
    6570:	8105883a 	add	r2,r16,r4
    6574:	28800015 	stw	r2,0(r5)
    6578:	008001c4 	movi	r2,7
    657c:	dc800f15 	stw	r18,60(sp)
    6580:	147f1d16 	blt	r2,r17,61f8 <___vfprintf_internal_r+0xb90>
    6584:	28c00204 	addi	r3,r5,8
    6588:	003db506 	br	5c60 <___vfprintf_internal_r+0x5f8>
    658c:	3c000017 	ldw	r16,0(r7)
    6590:	3c400117 	ldw	r17,4(r7)
    6594:	39800204 	addi	r6,r7,8
    6598:	01000044 	movi	r4,1
    659c:	d9814115 	stw	r6,1284(sp)
    65a0:	d8000405 	stb	zero,16(sp)
    65a4:	003ebe06 	br	60a0 <___vfprintf_internal_r+0xa38>
    65a8:	3c000017 	ldw	r16,0(r7)
    65ac:	3c400117 	ldw	r17,4(r7)
    65b0:	38800204 	addi	r2,r7,8
    65b4:	d8814115 	stw	r2,1284(sp)
    65b8:	003eb706 	br	6098 <___vfprintf_internal_r+0xa30>
    65bc:	3c000017 	ldw	r16,0(r7)
    65c0:	3c400117 	ldw	r17,4(r7)
    65c4:	39000204 	addi	r4,r7,8
    65c8:	d9014115 	stw	r4,1284(sp)
    65cc:	0009883a 	mov	r4,zero
    65d0:	d8000405 	stb	zero,16(sp)
    65d4:	003eb206 	br	60a0 <___vfprintf_internal_r+0xa38>
    65d8:	38c00017 	ldw	r3,0(r7)
    65dc:	39c00104 	addi	r7,r7,4
    65e0:	d8c14b15 	stw	r3,1324(sp)
    65e4:	1800d10e 	bge	r3,zero,692c <___vfprintf_internal_r+0x12c4>
    65e8:	00c7c83a 	sub	r3,zero,r3
    65ec:	d8c14b15 	stw	r3,1324(sp)
    65f0:	d9014d17 	ldw	r4,1332(sp)
    65f4:	b8c00007 	ldb	r3,0(r23)
    65f8:	21000114 	ori	r4,r4,4
    65fc:	d9014d15 	stw	r4,1332(sp)
    6600:	003c9806 	br	5864 <___vfprintf_internal_r+0x1fc>
    6604:	d9814d17 	ldw	r6,1332(sp)
    6608:	3080080c 	andi	r2,r6,32
    660c:	1001f026 	beq	r2,zero,6dd0 <___vfprintf_internal_r+0x1768>
    6610:	d9014c17 	ldw	r4,1328(sp)
    6614:	38800017 	ldw	r2,0(r7)
    6618:	39c00104 	addi	r7,r7,4
    661c:	d9c14115 	stw	r7,1284(sp)
    6620:	2007d7fa 	srai	r3,r4,31
    6624:	d9c14117 	ldw	r7,1284(sp)
    6628:	11000015 	stw	r4,0(r2)
    662c:	10c00115 	stw	r3,4(r2)
    6630:	003c6906 	br	57d8 <___vfprintf_internal_r+0x170>
    6634:	b8c00007 	ldb	r3,0(r23)
    6638:	00801b04 	movi	r2,108
    663c:	18824f26 	beq	r3,r2,6f7c <___vfprintf_internal_r+0x1914>
    6640:	d9414d17 	ldw	r5,1332(sp)
    6644:	29400414 	ori	r5,r5,16
    6648:	d9414d15 	stw	r5,1332(sp)
    664c:	003c8506 	br	5864 <___vfprintf_internal_r+0x1fc>
    6650:	d9814d17 	ldw	r6,1332(sp)
    6654:	b8c00007 	ldb	r3,0(r23)
    6658:	31800814 	ori	r6,r6,32
    665c:	d9814d15 	stw	r6,1332(sp)
    6660:	003c8006 	br	5864 <___vfprintf_internal_r+0x1fc>
    6664:	d8814d17 	ldw	r2,1332(sp)
    6668:	3c000017 	ldw	r16,0(r7)
    666c:	00c01e04 	movi	r3,120
    6670:	10800094 	ori	r2,r2,2
    6674:	d8814d15 	stw	r2,1332(sp)
    6678:	39c00104 	addi	r7,r7,4
    667c:	01420034 	movhi	r5,2048
    6680:	29402104 	addi	r5,r5,132
    6684:	00800c04 	movi	r2,48
    6688:	0023883a 	mov	r17,zero
    668c:	01000084 	movi	r4,2
    6690:	d9c14115 	stw	r7,1284(sp)
    6694:	d8c14e15 	stw	r3,1336(sp)
    6698:	d9414515 	stw	r5,1300(sp)
    669c:	d8800505 	stb	r2,20(sp)
    66a0:	d8c00545 	stb	r3,21(sp)
    66a4:	d8000405 	stb	zero,16(sp)
    66a8:	003e7d06 	br	60a0 <___vfprintf_internal_r+0xa38>
    66ac:	d8814d17 	ldw	r2,1332(sp)
    66b0:	b8c00007 	ldb	r3,0(r23)
    66b4:	10801014 	ori	r2,r2,64
    66b8:	d8814d15 	stw	r2,1332(sp)
    66bc:	003c6906 	br	5864 <___vfprintf_internal_r+0x1fc>
    66c0:	d9414d17 	ldw	r5,1332(sp)
    66c4:	2880020c 	andi	r2,r5,8
    66c8:	1001df26 	beq	r2,zero,6e48 <___vfprintf_internal_r+0x17e0>
    66cc:	39800017 	ldw	r6,0(r7)
    66d0:	38800204 	addi	r2,r7,8
    66d4:	d8814115 	stw	r2,1284(sp)
    66d8:	d9814315 	stw	r6,1292(sp)
    66dc:	39c00117 	ldw	r7,4(r7)
    66e0:	d9c14415 	stw	r7,1296(sp)
    66e4:	d9014317 	ldw	r4,1292(sp)
    66e8:	d9414417 	ldw	r5,1296(sp)
    66ec:	000bed00 	call	bed0 <__isinfd>
    66f0:	10021726 	beq	r2,zero,6f50 <___vfprintf_internal_r+0x18e8>
    66f4:	d9014317 	ldw	r4,1292(sp)
    66f8:	d9414417 	ldw	r5,1296(sp)
    66fc:	000d883a 	mov	r6,zero
    6700:	000f883a 	mov	r7,zero
    6704:	000df180 	call	df18 <__ltdf2>
    6708:	1002ca16 	blt	r2,zero,7234 <___vfprintf_internal_r+0x1bcc>
    670c:	d9414e17 	ldw	r5,1336(sp)
    6710:	008011c4 	movi	r2,71
    6714:	11420a16 	blt	r2,r5,6f40 <___vfprintf_internal_r+0x18d8>
    6718:	01820034 	movhi	r6,2048
    671c:	31802604 	addi	r6,r6,152
    6720:	d9814215 	stw	r6,1288(sp)
    6724:	d9014d17 	ldw	r4,1332(sp)
    6728:	00c000c4 	movi	r3,3
    672c:	00bfdfc4 	movi	r2,-129
    6730:	2088703a 	and	r4,r4,r2
    6734:	180f883a 	mov	r7,r3
    6738:	d8c14615 	stw	r3,1304(sp)
    673c:	d9014d15 	stw	r4,1332(sp)
    6740:	d8014715 	stw	zero,1308(sp)
    6744:	003e6a06 	br	60f0 <___vfprintf_internal_r+0xa88>
    6748:	38800017 	ldw	r2,0(r7)
    674c:	00c00044 	movi	r3,1
    6750:	39c00104 	addi	r7,r7,4
    6754:	d9c14115 	stw	r7,1284(sp)
    6758:	d9001004 	addi	r4,sp,64
    675c:	180f883a 	mov	r7,r3
    6760:	d8c14615 	stw	r3,1304(sp)
    6764:	d9014215 	stw	r4,1288(sp)
    6768:	d8801005 	stb	r2,64(sp)
    676c:	d8000405 	stb	zero,16(sp)
    6770:	003cac06 	br	5a24 <___vfprintf_internal_r+0x3bc>
    6774:	01420034 	movhi	r5,2048
    6778:	29402c04 	addi	r5,r5,176
    677c:	d9414515 	stw	r5,1300(sp)
    6780:	d9814d17 	ldw	r6,1332(sp)
    6784:	3080080c 	andi	r2,r6,32
    6788:	1000f926 	beq	r2,zero,6b70 <___vfprintf_internal_r+0x1508>
    678c:	3c000017 	ldw	r16,0(r7)
    6790:	3c400117 	ldw	r17,4(r7)
    6794:	38800204 	addi	r2,r7,8
    6798:	d8814115 	stw	r2,1284(sp)
    679c:	d9414d17 	ldw	r5,1332(sp)
    67a0:	2880004c 	andi	r2,r5,1
    67a4:	1005003a 	cmpeq	r2,r2,zero
    67a8:	1000b31e 	bne	r2,zero,6a78 <___vfprintf_internal_r+0x1410>
    67ac:	8444b03a 	or	r2,r16,r17
    67b0:	1000b126 	beq	r2,zero,6a78 <___vfprintf_internal_r+0x1410>
    67b4:	d9814e17 	ldw	r6,1336(sp)
    67b8:	29400094 	ori	r5,r5,2
    67bc:	00800c04 	movi	r2,48
    67c0:	01000084 	movi	r4,2
    67c4:	d9414d15 	stw	r5,1332(sp)
    67c8:	d8800505 	stb	r2,20(sp)
    67cc:	d9800545 	stb	r6,21(sp)
    67d0:	d8000405 	stb	zero,16(sp)
    67d4:	003e3206 	br	60a0 <___vfprintf_internal_r+0xa38>
    67d8:	01820034 	movhi	r6,2048
    67dc:	31802104 	addi	r6,r6,132
    67e0:	d9814515 	stw	r6,1300(sp)
    67e4:	003fe606 	br	6780 <___vfprintf_internal_r+0x1118>
    67e8:	00800ac4 	movi	r2,43
    67ec:	d8800405 	stb	r2,16(sp)
    67f0:	b8c00007 	ldb	r3,0(r23)
    67f4:	003c1b06 	br	5864 <___vfprintf_internal_r+0x1fc>
    67f8:	d8814d17 	ldw	r2,1332(sp)
    67fc:	b8c00007 	ldb	r3,0(r23)
    6800:	10800054 	ori	r2,r2,1
    6804:	d8814d15 	stw	r2,1332(sp)
    6808:	003c1606 	br	5864 <___vfprintf_internal_r+0x1fc>
    680c:	d8800407 	ldb	r2,16(sp)
    6810:	1000461e 	bne	r2,zero,692c <___vfprintf_internal_r+0x12c4>
    6814:	00800804 	movi	r2,32
    6818:	d8800405 	stb	r2,16(sp)
    681c:	b8c00007 	ldb	r3,0(r23)
    6820:	003c1006 	br	5864 <___vfprintf_internal_r+0x1fc>
    6824:	d9814d17 	ldw	r6,1332(sp)
    6828:	b8c00007 	ldb	r3,0(r23)
    682c:	31800214 	ori	r6,r6,8
    6830:	d9814d15 	stw	r6,1332(sp)
    6834:	003c0b06 	br	5864 <___vfprintf_internal_r+0x1fc>
    6838:	0007883a 	mov	r3,zero
    683c:	01000244 	movi	r4,9
    6840:	188002a4 	muli	r2,r3,10
    6844:	b8c00007 	ldb	r3,0(r23)
    6848:	d9814e17 	ldw	r6,1336(sp)
    684c:	bdc00044 	addi	r23,r23,1
    6850:	d8c14e15 	stw	r3,1336(sp)
    6854:	d9414e17 	ldw	r5,1336(sp)
    6858:	3085883a 	add	r2,r6,r2
    685c:	10fff404 	addi	r3,r2,-48
    6860:	28bff404 	addi	r2,r5,-48
    6864:	20bff62e 	bgeu	r4,r2,6840 <___vfprintf_internal_r+0x11d8>
    6868:	d8c14b15 	stw	r3,1324(sp)
    686c:	003bff06 	br	586c <___vfprintf_internal_r+0x204>
    6870:	d9414d17 	ldw	r5,1332(sp)
    6874:	b8c00007 	ldb	r3,0(r23)
    6878:	29402014 	ori	r5,r5,128
    687c:	d9414d15 	stw	r5,1332(sp)
    6880:	003bf806 	br	5864 <___vfprintf_internal_r+0x1fc>
    6884:	b8c00007 	ldb	r3,0(r23)
    6888:	00800a84 	movi	r2,42
    688c:	bdc00044 	addi	r23,r23,1
    6890:	18831526 	beq	r3,r2,74e8 <___vfprintf_internal_r+0x1e80>
    6894:	d8c14e15 	stw	r3,1336(sp)
    6898:	18bff404 	addi	r2,r3,-48
    689c:	00c00244 	movi	r3,9
    68a0:	18827836 	bltu	r3,r2,7284 <___vfprintf_internal_r+0x1c1c>
    68a4:	000d883a 	mov	r6,zero
    68a8:	308002a4 	muli	r2,r6,10
    68ac:	b9800007 	ldb	r6,0(r23)
    68b0:	d9414e17 	ldw	r5,1336(sp)
    68b4:	bdc00044 	addi	r23,r23,1
    68b8:	d9814e15 	stw	r6,1336(sp)
    68bc:	d9014e17 	ldw	r4,1336(sp)
    68c0:	1145883a 	add	r2,r2,r5
    68c4:	11bff404 	addi	r6,r2,-48
    68c8:	20bff404 	addi	r2,r4,-48
    68cc:	18bff62e 	bgeu	r3,r2,68a8 <___vfprintf_internal_r+0x1240>
    68d0:	3027883a 	mov	r19,r6
    68d4:	303be50e 	bge	r6,zero,586c <___vfprintf_internal_r+0x204>
    68d8:	04ffffc4 	movi	r19,-1
    68dc:	003be306 	br	586c <___vfprintf_internal_r+0x204>
    68e0:	d8000405 	stb	zero,16(sp)
    68e4:	39800017 	ldw	r6,0(r7)
    68e8:	39c00104 	addi	r7,r7,4
    68ec:	d9c14115 	stw	r7,1284(sp)
    68f0:	d9814215 	stw	r6,1288(sp)
    68f4:	3001c926 	beq	r6,zero,701c <___vfprintf_internal_r+0x19b4>
    68f8:	98000e16 	blt	r19,zero,6934 <___vfprintf_internal_r+0x12cc>
    68fc:	d9014217 	ldw	r4,1288(sp)
    6900:	000b883a 	mov	r5,zero
    6904:	980d883a 	mov	r6,r19
    6908:	000a7240 	call	a724 <memchr>
    690c:	10025926 	beq	r2,zero,7274 <___vfprintf_internal_r+0x1c0c>
    6910:	d8c14217 	ldw	r3,1288(sp)
    6914:	10cfc83a 	sub	r7,r2,r3
    6918:	99c19e16 	blt	r19,r7,6f94 <___vfprintf_internal_r+0x192c>
    691c:	d9c14615 	stw	r7,1304(sp)
    6920:	38000916 	blt	r7,zero,6948 <___vfprintf_internal_r+0x12e0>
    6924:	d8014715 	stw	zero,1308(sp)
    6928:	003df106 	br	60f0 <___vfprintf_internal_r+0xa88>
    692c:	b8c00007 	ldb	r3,0(r23)
    6930:	003bcc06 	br	5864 <___vfprintf_internal_r+0x1fc>
    6934:	d9014217 	ldw	r4,1288(sp)
    6938:	000559c0 	call	559c <strlen>
    693c:	d8814615 	stw	r2,1304(sp)
    6940:	100f883a 	mov	r7,r2
    6944:	103ff70e 	bge	r2,zero,6924 <___vfprintf_internal_r+0x12bc>
    6948:	d8014615 	stw	zero,1304(sp)
    694c:	d8014715 	stw	zero,1308(sp)
    6950:	003de706 	br	60f0 <___vfprintf_internal_r+0xa88>
    6954:	20c03fcc 	andi	r3,r4,255
    6958:	00800044 	movi	r2,1
    695c:	18802d26 	beq	r3,r2,6a14 <___vfprintf_internal_r+0x13ac>
    6960:	18800e36 	bltu	r3,r2,699c <___vfprintf_internal_r+0x1334>
    6964:	00800084 	movi	r2,2
    6968:	1880fa26 	beq	r3,r2,6d54 <___vfprintf_internal_r+0x16ec>
    696c:	01020034 	movhi	r4,2048
    6970:	21003104 	addi	r4,r4,196
    6974:	000559c0 	call	559c <strlen>
    6978:	100f883a 	mov	r7,r2
    697c:	dcc14615 	stw	r19,1304(sp)
    6980:	9880010e 	bge	r19,r2,6988 <___vfprintf_internal_r+0x1320>
    6984:	d8814615 	stw	r2,1304(sp)
    6988:	00820034 	movhi	r2,2048
    698c:	10803104 	addi	r2,r2,196
    6990:	dcc14715 	stw	r19,1308(sp)
    6994:	d8814215 	stw	r2,1288(sp)
    6998:	003dd506 	br	60f0 <___vfprintf_internal_r+0xa88>
    699c:	d9401a04 	addi	r5,sp,104
    69a0:	dd001004 	addi	r20,sp,64
    69a4:	d9414215 	stw	r5,1288(sp)
    69a8:	880a977a 	slli	r5,r17,29
    69ac:	d9814217 	ldw	r6,1288(sp)
    69b0:	8004d0fa 	srli	r2,r16,3
    69b4:	8806d0fa 	srli	r3,r17,3
    69b8:	810001cc 	andi	r4,r16,7
    69bc:	2884b03a 	or	r2,r5,r2
    69c0:	31bfffc4 	addi	r6,r6,-1
    69c4:	21000c04 	addi	r4,r4,48
    69c8:	d9814215 	stw	r6,1288(sp)
    69cc:	10cab03a 	or	r5,r2,r3
    69d0:	31000005 	stb	r4,0(r6)
    69d4:	1021883a 	mov	r16,r2
    69d8:	1823883a 	mov	r17,r3
    69dc:	283ff21e 	bne	r5,zero,69a8 <___vfprintf_internal_r+0x1340>
    69e0:	d8c14d17 	ldw	r3,1332(sp)
    69e4:	1880004c 	andi	r2,r3,1
    69e8:	1005003a 	cmpeq	r2,r2,zero
    69ec:	103db91e 	bne	r2,zero,60d4 <___vfprintf_internal_r+0xa6c>
    69f0:	20803fcc 	andi	r2,r4,255
    69f4:	1080201c 	xori	r2,r2,128
    69f8:	10bfe004 	addi	r2,r2,-128
    69fc:	00c00c04 	movi	r3,48
    6a00:	10fdb426 	beq	r2,r3,60d4 <___vfprintf_internal_r+0xa6c>
    6a04:	31bfffc4 	addi	r6,r6,-1
    6a08:	d9814215 	stw	r6,1288(sp)
    6a0c:	30c00005 	stb	r3,0(r6)
    6a10:	003db006 	br	60d4 <___vfprintf_internal_r+0xa6c>
    6a14:	88800068 	cmpgeui	r2,r17,1
    6a18:	10002c1e 	bne	r2,zero,6acc <___vfprintf_internal_r+0x1464>
    6a1c:	8800021e 	bne	r17,zero,6a28 <___vfprintf_internal_r+0x13c0>
    6a20:	00800244 	movi	r2,9
    6a24:	14002936 	bltu	r2,r16,6acc <___vfprintf_internal_r+0x1464>
    6a28:	d90019c4 	addi	r4,sp,103
    6a2c:	dd001004 	addi	r20,sp,64
    6a30:	d9014215 	stw	r4,1288(sp)
    6a34:	d9014217 	ldw	r4,1288(sp)
    6a38:	80800c04 	addi	r2,r16,48
    6a3c:	20800005 	stb	r2,0(r4)
    6a40:	003da406 	br	60d4 <___vfprintf_internal_r+0xa6c>
    6a44:	dc400e17 	ldw	r17,56(sp)
    6a48:	07020034 	movhi	fp,2048
    6a4c:	e7003904 	addi	fp,fp,228
    6a50:	9425883a 	add	r18,r18,r16
    6a54:	8c400044 	addi	r17,r17,1
    6a58:	008001c4 	movi	r2,7
    6a5c:	1f000015 	stw	fp,0(r3)
    6a60:	1c000115 	stw	r16,4(r3)
    6a64:	dc800f15 	stw	r18,60(sp)
    6a68:	dc400e15 	stw	r17,56(sp)
    6a6c:	147de216 	blt	r2,r17,61f8 <___vfprintf_internal_r+0xb90>
    6a70:	18c00204 	addi	r3,r3,8
    6a74:	003c7a06 	br	5c60 <___vfprintf_internal_r+0x5f8>
    6a78:	01000084 	movi	r4,2
    6a7c:	d8000405 	stb	zero,16(sp)
    6a80:	003d8706 	br	60a0 <___vfprintf_internal_r+0xa38>
    6a84:	d9814d17 	ldw	r6,1332(sp)
    6a88:	30c4703a 	and	r2,r6,r3
    6a8c:	1005003a 	cmpeq	r2,r2,zero
    6a90:	103cb926 	beq	r2,zero,5d78 <___vfprintf_internal_r+0x710>
    6a94:	d9014217 	ldw	r4,1288(sp)
    6a98:	94800044 	addi	r18,r18,1
    6a9c:	8c400044 	addi	r17,r17,1
    6aa0:	008001c4 	movi	r2,7
    6aa4:	a9000015 	stw	r4,0(r21)
    6aa8:	a8c00115 	stw	r3,4(r21)
    6aac:	dc800f15 	stw	r18,60(sp)
    6ab0:	dc400e15 	stw	r17,56(sp)
    6ab4:	147e6616 	blt	r2,r17,6450 <___vfprintf_internal_r+0xde8>
    6ab8:	acc00204 	addi	r19,r21,8
    6abc:	003cd706 	br	5e1c <___vfprintf_internal_r+0x7b4>
    6ac0:	07020034 	movhi	fp,2048
    6ac4:	e7003904 	addi	fp,fp,228
    6ac8:	003c4f06 	br	5c08 <___vfprintf_internal_r+0x5a0>
    6acc:	dd001004 	addi	r20,sp,64
    6ad0:	dc801a04 	addi	r18,sp,104
    6ad4:	8009883a 	mov	r4,r16
    6ad8:	880b883a 	mov	r5,r17
    6adc:	01800284 	movi	r6,10
    6ae0:	000f883a 	mov	r7,zero
    6ae4:	000cc280 	call	cc28 <__umoddi3>
    6ae8:	12000c04 	addi	r8,r2,48
    6aec:	94bfffc4 	addi	r18,r18,-1
    6af0:	8009883a 	mov	r4,r16
    6af4:	880b883a 	mov	r5,r17
    6af8:	01800284 	movi	r6,10
    6afc:	000f883a 	mov	r7,zero
    6b00:	92000005 	stb	r8,0(r18)
    6b04:	000c64c0 	call	c64c <__udivdi3>
    6b08:	1009883a 	mov	r4,r2
    6b0c:	1021883a 	mov	r16,r2
    6b10:	18800068 	cmpgeui	r2,r3,1
    6b14:	1823883a 	mov	r17,r3
    6b18:	103fee1e 	bne	r2,zero,6ad4 <___vfprintf_internal_r+0x146c>
    6b1c:	1800021e 	bne	r3,zero,6b28 <___vfprintf_internal_r+0x14c0>
    6b20:	00800244 	movi	r2,9
    6b24:	113feb36 	bltu	r2,r4,6ad4 <___vfprintf_internal_r+0x146c>
    6b28:	94bfffc4 	addi	r18,r18,-1
    6b2c:	dc814215 	stw	r18,1288(sp)
    6b30:	003fc006 	br	6a34 <___vfprintf_internal_r+0x13cc>
    6b34:	d9014d17 	ldw	r4,1332(sp)
    6b38:	2080004c 	andi	r2,r4,1
    6b3c:	10009a1e 	bne	r2,zero,6da8 <___vfprintf_internal_r+0x1740>
    6b40:	d9401a04 	addi	r5,sp,104
    6b44:	dd001004 	addi	r20,sp,64
    6b48:	d9414215 	stw	r5,1288(sp)
    6b4c:	003d6106 	br	60d4 <___vfprintf_internal_r+0xa6c>
    6b50:	d9015017 	ldw	r4,1344(sp)
    6b54:	b00b883a 	mov	r5,r22
    6b58:	d9800d04 	addi	r6,sp,52
    6b5c:	00056100 	call	5610 <__sprint_r>
    6b60:	103c791e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6b64:	dc800f17 	ldw	r18,60(sp)
    6b68:	d8c01a04 	addi	r3,sp,104
    6b6c:	003cff06 	br	5f6c <___vfprintf_internal_r+0x904>
    6b70:	d8c14d17 	ldw	r3,1332(sp)
    6b74:	1880040c 	andi	r2,r3,16
    6b78:	1000711e 	bne	r2,zero,6d40 <___vfprintf_internal_r+0x16d8>
    6b7c:	d9014d17 	ldw	r4,1332(sp)
    6b80:	2080100c 	andi	r2,r4,64
    6b84:	10006e26 	beq	r2,zero,6d40 <___vfprintf_internal_r+0x16d8>
    6b88:	3c00000b 	ldhu	r16,0(r7)
    6b8c:	0023883a 	mov	r17,zero
    6b90:	39c00104 	addi	r7,r7,4
    6b94:	d9c14115 	stw	r7,1284(sp)
    6b98:	003f0006 	br	679c <___vfprintf_internal_r+0x1134>
    6b9c:	dc400e17 	ldw	r17,56(sp)
    6ba0:	07020034 	movhi	fp,2048
    6ba4:	e7003904 	addi	fp,fp,228
    6ba8:	9425883a 	add	r18,r18,r16
    6bac:	8c400044 	addi	r17,r17,1
    6bb0:	008001c4 	movi	r2,7
    6bb4:	1f000015 	stw	fp,0(r3)
    6bb8:	1c000115 	stw	r16,4(r3)
    6bbc:	dc800f15 	stw	r18,60(sp)
    6bc0:	dc400e15 	stw	r17,56(sp)
    6bc4:	147d7616 	blt	r2,r17,61a0 <___vfprintf_internal_r+0xb38>
    6bc8:	18c00204 	addi	r3,r3,8
    6bcc:	003d7b06 	br	61bc <___vfprintf_internal_r+0xb54>
    6bd0:	dc800f17 	ldw	r18,60(sp)
    6bd4:	dc400e17 	ldw	r17,56(sp)
    6bd8:	07020034 	movhi	fp,2048
    6bdc:	e7003d04 	addi	fp,fp,244
    6be0:	003bc006 	br	5ae4 <___vfprintf_internal_r+0x47c>
    6be4:	d9015017 	ldw	r4,1344(sp)
    6be8:	b00b883a 	mov	r5,r22
    6bec:	d9800d04 	addi	r6,sp,52
    6bf0:	00056100 	call	5610 <__sprint_r>
    6bf4:	103c541e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6bf8:	dc800f17 	ldw	r18,60(sp)
    6bfc:	d8c01a04 	addi	r3,sp,104
    6c00:	003ce906 	br	5fa8 <___vfprintf_internal_r+0x940>
    6c04:	3c000017 	ldw	r16,0(r7)
    6c08:	0009883a 	mov	r4,zero
    6c0c:	39c00104 	addi	r7,r7,4
    6c10:	0023883a 	mov	r17,zero
    6c14:	d9c14115 	stw	r7,1284(sp)
    6c18:	d8000405 	stb	zero,16(sp)
    6c1c:	003d2006 	br	60a0 <___vfprintf_internal_r+0xa38>
    6c20:	38800017 	ldw	r2,0(r7)
    6c24:	39c00104 	addi	r7,r7,4
    6c28:	d9c14115 	stw	r7,1284(sp)
    6c2c:	1023d7fa 	srai	r17,r2,31
    6c30:	1021883a 	mov	r16,r2
    6c34:	003d1806 	br	6098 <___vfprintf_internal_r+0xa30>
    6c38:	3c000017 	ldw	r16,0(r7)
    6c3c:	01000044 	movi	r4,1
    6c40:	39c00104 	addi	r7,r7,4
    6c44:	0023883a 	mov	r17,zero
    6c48:	d9c14115 	stw	r7,1284(sp)
    6c4c:	d8000405 	stb	zero,16(sp)
    6c50:	003d1306 	br	60a0 <___vfprintf_internal_r+0xa38>
    6c54:	00820034 	movhi	r2,2048
    6c58:	10803804 	addi	r2,r2,224
    6c5c:	94800044 	addi	r18,r18,1
    6c60:	8c400044 	addi	r17,r17,1
    6c64:	a8800015 	stw	r2,0(r21)
    6c68:	00c00044 	movi	r3,1
    6c6c:	008001c4 	movi	r2,7
    6c70:	a8c00115 	stw	r3,4(r21)
    6c74:	dc800f15 	stw	r18,60(sp)
    6c78:	dc400e15 	stw	r17,56(sp)
    6c7c:	1440ca16 	blt	r2,r17,6fa8 <___vfprintf_internal_r+0x1940>
    6c80:	a8c00204 	addi	r3,r21,8
    6c84:	2000061e 	bne	r4,zero,6ca0 <___vfprintf_internal_r+0x1638>
    6c88:	d9414817 	ldw	r5,1312(sp)
    6c8c:	2800041e 	bne	r5,zero,6ca0 <___vfprintf_internal_r+0x1638>
    6c90:	d9814d17 	ldw	r6,1332(sp)
    6c94:	3080004c 	andi	r2,r6,1
    6c98:	1005003a 	cmpeq	r2,r2,zero
    6c9c:	103bf01e 	bne	r2,zero,5c60 <___vfprintf_internal_r+0x5f8>
    6ca0:	00800044 	movi	r2,1
    6ca4:	dc400e17 	ldw	r17,56(sp)
    6ca8:	18800115 	stw	r2,4(r3)
    6cac:	d8814a17 	ldw	r2,1320(sp)
    6cb0:	94800044 	addi	r18,r18,1
    6cb4:	8c400044 	addi	r17,r17,1
    6cb8:	18800015 	stw	r2,0(r3)
    6cbc:	008001c4 	movi	r2,7
    6cc0:	dc800f15 	stw	r18,60(sp)
    6cc4:	dc400e15 	stw	r17,56(sp)
    6cc8:	1440ca16 	blt	r2,r17,6ff4 <___vfprintf_internal_r+0x198c>
    6ccc:	18c00204 	addi	r3,r3,8
    6cd0:	0121c83a 	sub	r16,zero,r4
    6cd4:	0400500e 	bge	zero,r16,6e18 <___vfprintf_internal_r+0x17b0>
    6cd8:	00800404 	movi	r2,16
    6cdc:	1400800e 	bge	r2,r16,6ee0 <___vfprintf_internal_r+0x1878>
    6ce0:	1027883a 	mov	r19,r2
    6ce4:	07020034 	movhi	fp,2048
    6ce8:	e7003904 	addi	fp,fp,228
    6cec:	050001c4 	movi	r20,7
    6cf0:	00000306 	br	6d00 <___vfprintf_internal_r+0x1698>
    6cf4:	18c00204 	addi	r3,r3,8
    6cf8:	843ffc04 	addi	r16,r16,-16
    6cfc:	9c007a0e 	bge	r19,r16,6ee8 <___vfprintf_internal_r+0x1880>
    6d00:	94800404 	addi	r18,r18,16
    6d04:	8c400044 	addi	r17,r17,1
    6d08:	1f000015 	stw	fp,0(r3)
    6d0c:	1cc00115 	stw	r19,4(r3)
    6d10:	dc800f15 	stw	r18,60(sp)
    6d14:	dc400e15 	stw	r17,56(sp)
    6d18:	a47ff60e 	bge	r20,r17,6cf4 <___vfprintf_internal_r+0x168c>
    6d1c:	d9015017 	ldw	r4,1344(sp)
    6d20:	b00b883a 	mov	r5,r22
    6d24:	d9800d04 	addi	r6,sp,52
    6d28:	00056100 	call	5610 <__sprint_r>
    6d2c:	103c061e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6d30:	dc800f17 	ldw	r18,60(sp)
    6d34:	dc400e17 	ldw	r17,56(sp)
    6d38:	d8c01a04 	addi	r3,sp,104
    6d3c:	003fee06 	br	6cf8 <___vfprintf_internal_r+0x1690>
    6d40:	3c000017 	ldw	r16,0(r7)
    6d44:	0023883a 	mov	r17,zero
    6d48:	39c00104 	addi	r7,r7,4
    6d4c:	d9c14115 	stw	r7,1284(sp)
    6d50:	003e9206 	br	679c <___vfprintf_internal_r+0x1134>
    6d54:	d9401a04 	addi	r5,sp,104
    6d58:	dd001004 	addi	r20,sp,64
    6d5c:	d9414215 	stw	r5,1288(sp)
    6d60:	d9814517 	ldw	r6,1300(sp)
    6d64:	880a973a 	slli	r5,r17,28
    6d68:	8004d13a 	srli	r2,r16,4
    6d6c:	810003cc 	andi	r4,r16,15
    6d70:	3109883a 	add	r4,r6,r4
    6d74:	2884b03a 	or	r2,r5,r2
    6d78:	21400003 	ldbu	r5,0(r4)
    6d7c:	d9014217 	ldw	r4,1288(sp)
    6d80:	8806d13a 	srli	r3,r17,4
    6d84:	1021883a 	mov	r16,r2
    6d88:	213fffc4 	addi	r4,r4,-1
    6d8c:	d9014215 	stw	r4,1288(sp)
    6d90:	d9814217 	ldw	r6,1288(sp)
    6d94:	10c8b03a 	or	r4,r2,r3
    6d98:	1823883a 	mov	r17,r3
    6d9c:	31400005 	stb	r5,0(r6)
    6da0:	203fef1e 	bne	r4,zero,6d60 <___vfprintf_internal_r+0x16f8>
    6da4:	003ccb06 	br	60d4 <___vfprintf_internal_r+0xa6c>
    6da8:	00800c04 	movi	r2,48
    6dac:	d98019c4 	addi	r6,sp,103
    6db0:	dd001004 	addi	r20,sp,64
    6db4:	d88019c5 	stb	r2,103(sp)
    6db8:	d9814215 	stw	r6,1288(sp)
    6dbc:	003cc506 	br	60d4 <___vfprintf_internal_r+0xa6c>
    6dc0:	dc400e17 	ldw	r17,56(sp)
    6dc4:	07020034 	movhi	fp,2048
    6dc8:	e7003d04 	addi	fp,fp,244
    6dcc:	003bc706 	br	5cec <___vfprintf_internal_r+0x684>
    6dd0:	d9414d17 	ldw	r5,1332(sp)
    6dd4:	2880040c 	andi	r2,r5,16
    6dd8:	10007c26 	beq	r2,zero,6fcc <___vfprintf_internal_r+0x1964>
    6ddc:	38800017 	ldw	r2,0(r7)
    6de0:	39c00104 	addi	r7,r7,4
    6de4:	d9c14115 	stw	r7,1284(sp)
    6de8:	d9814c17 	ldw	r6,1328(sp)
    6dec:	d9c14117 	ldw	r7,1284(sp)
    6df0:	11800015 	stw	r6,0(r2)
    6df4:	003a7806 	br	57d8 <___vfprintf_internal_r+0x170>
    6df8:	d9015017 	ldw	r4,1344(sp)
    6dfc:	b00b883a 	mov	r5,r22
    6e00:	d9800d04 	addi	r6,sp,52
    6e04:	00056100 	call	5610 <__sprint_r>
    6e08:	103bcf1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6e0c:	dc800f17 	ldw	r18,60(sp)
    6e10:	dc400e17 	ldw	r17,56(sp)
    6e14:	d8c01a04 	addi	r3,sp,104
    6e18:	d9014817 	ldw	r4,1312(sp)
    6e1c:	d9414217 	ldw	r5,1288(sp)
    6e20:	8c400044 	addi	r17,r17,1
    6e24:	9125883a 	add	r18,r18,r4
    6e28:	008001c4 	movi	r2,7
    6e2c:	19400015 	stw	r5,0(r3)
    6e30:	19000115 	stw	r4,4(r3)
    6e34:	dc800f15 	stw	r18,60(sp)
    6e38:	dc400e15 	stw	r17,56(sp)
    6e3c:	147cee16 	blt	r2,r17,61f8 <___vfprintf_internal_r+0xb90>
    6e40:	18c00204 	addi	r3,r3,8
    6e44:	003b8606 	br	5c60 <___vfprintf_internal_r+0x5f8>
    6e48:	38c00017 	ldw	r3,0(r7)
    6e4c:	39000204 	addi	r4,r7,8
    6e50:	d9014115 	stw	r4,1284(sp)
    6e54:	d8c14315 	stw	r3,1292(sp)
    6e58:	39c00117 	ldw	r7,4(r7)
    6e5c:	d9c14415 	stw	r7,1296(sp)
    6e60:	003e2006 	br	66e4 <___vfprintf_internal_r+0x107c>
    6e64:	0005883a 	mov	r2,zero
    6e68:	1409c83a 	sub	r4,r2,r16
    6e6c:	1105803a 	cmpltu	r2,r2,r4
    6e70:	044bc83a 	sub	r5,zero,r17
    6e74:	2885c83a 	sub	r2,r5,r2
    6e78:	2021883a 	mov	r16,r4
    6e7c:	1023883a 	mov	r17,r2
    6e80:	01000044 	movi	r4,1
    6e84:	00800b44 	movi	r2,45
    6e88:	d8800405 	stb	r2,16(sp)
    6e8c:	003c8406 	br	60a0 <___vfprintf_internal_r+0xa38>
    6e90:	d9015017 	ldw	r4,1344(sp)
    6e94:	b00b883a 	mov	r5,r22
    6e98:	d9800d04 	addi	r6,sp,52
    6e9c:	00056100 	call	5610 <__sprint_r>
    6ea0:	103ba91e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6ea4:	dc800f17 	ldw	r18,60(sp)
    6ea8:	dc400e17 	ldw	r17,56(sp)
    6eac:	d9000617 	ldw	r4,24(sp)
    6eb0:	d9401a04 	addi	r5,sp,104
    6eb4:	003da706 	br	6554 <___vfprintf_internal_r+0xeec>
    6eb8:	d9015017 	ldw	r4,1344(sp)
    6ebc:	b00b883a 	mov	r5,r22
    6ec0:	d9800d04 	addi	r6,sp,52
    6ec4:	00056100 	call	5610 <__sprint_r>
    6ec8:	103b9f1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6ecc:	dc800f17 	ldw	r18,60(sp)
    6ed0:	dc400e17 	ldw	r17,56(sp)
    6ed4:	d9000617 	ldw	r4,24(sp)
    6ed8:	d8c01a04 	addi	r3,sp,104
    6edc:	003d9106 	br	6524 <___vfprintf_internal_r+0xebc>
    6ee0:	07020034 	movhi	fp,2048
    6ee4:	e7003904 	addi	fp,fp,228
    6ee8:	9425883a 	add	r18,r18,r16
    6eec:	8c400044 	addi	r17,r17,1
    6ef0:	008001c4 	movi	r2,7
    6ef4:	1f000015 	stw	fp,0(r3)
    6ef8:	1c000115 	stw	r16,4(r3)
    6efc:	dc800f15 	stw	r18,60(sp)
    6f00:	dc400e15 	stw	r17,56(sp)
    6f04:	147fbc16 	blt	r2,r17,6df8 <___vfprintf_internal_r+0x1790>
    6f08:	18c00204 	addi	r3,r3,8
    6f0c:	003fc206 	br	6e18 <___vfprintf_internal_r+0x17b0>
    6f10:	d9015017 	ldw	r4,1344(sp)
    6f14:	b00b883a 	mov	r5,r22
    6f18:	d9800d04 	addi	r6,sp,52
    6f1c:	00056100 	call	5610 <__sprint_r>
    6f20:	103b891e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6f24:	dc800f17 	ldw	r18,60(sp)
    6f28:	d9000617 	ldw	r4,24(sp)
    6f2c:	d8c01a04 	addi	r3,sp,104
    6f30:	003d0206 	br	633c <___vfprintf_internal_r+0xcd4>
    6f34:	07020034 	movhi	fp,2048
    6f38:	e7003904 	addi	fp,fp,228
    6f3c:	003be406 	br	5ed0 <___vfprintf_internal_r+0x868>
    6f40:	00820034 	movhi	r2,2048
    6f44:	10802704 	addi	r2,r2,156
    6f48:	d8814215 	stw	r2,1288(sp)
    6f4c:	003df506 	br	6724 <___vfprintf_internal_r+0x10bc>
    6f50:	d9014317 	ldw	r4,1292(sp)
    6f54:	d9414417 	ldw	r5,1296(sp)
    6f58:	000bf100 	call	bf10 <__isnand>
    6f5c:	10003926 	beq	r2,zero,7044 <___vfprintf_internal_r+0x19dc>
    6f60:	d9414e17 	ldw	r5,1336(sp)
    6f64:	008011c4 	movi	r2,71
    6f68:	1140ce16 	blt	r2,r5,72a4 <___vfprintf_internal_r+0x1c3c>
    6f6c:	01820034 	movhi	r6,2048
    6f70:	31802804 	addi	r6,r6,160
    6f74:	d9814215 	stw	r6,1288(sp)
    6f78:	003dea06 	br	6724 <___vfprintf_internal_r+0x10bc>
    6f7c:	d9014d17 	ldw	r4,1332(sp)
    6f80:	bdc00044 	addi	r23,r23,1
    6f84:	b8c00007 	ldb	r3,0(r23)
    6f88:	21000814 	ori	r4,r4,32
    6f8c:	d9014d15 	stw	r4,1332(sp)
    6f90:	003a3406 	br	5864 <___vfprintf_internal_r+0x1fc>
    6f94:	dcc14615 	stw	r19,1304(sp)
    6f98:	98011016 	blt	r19,zero,73dc <___vfprintf_internal_r+0x1d74>
    6f9c:	980f883a 	mov	r7,r19
    6fa0:	d8014715 	stw	zero,1308(sp)
    6fa4:	003c5206 	br	60f0 <___vfprintf_internal_r+0xa88>
    6fa8:	d9015017 	ldw	r4,1344(sp)
    6fac:	b00b883a 	mov	r5,r22
    6fb0:	d9800d04 	addi	r6,sp,52
    6fb4:	00056100 	call	5610 <__sprint_r>
    6fb8:	103b631e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    6fbc:	dc800f17 	ldw	r18,60(sp)
    6fc0:	d9000617 	ldw	r4,24(sp)
    6fc4:	d8c01a04 	addi	r3,sp,104
    6fc8:	003f2e06 	br	6c84 <___vfprintf_internal_r+0x161c>
    6fcc:	d8c14d17 	ldw	r3,1332(sp)
    6fd0:	1880100c 	andi	r2,r3,64
    6fd4:	1000a026 	beq	r2,zero,7258 <___vfprintf_internal_r+0x1bf0>
    6fd8:	38800017 	ldw	r2,0(r7)
    6fdc:	39c00104 	addi	r7,r7,4
    6fe0:	d9c14115 	stw	r7,1284(sp)
    6fe4:	d9014c17 	ldw	r4,1328(sp)
    6fe8:	d9c14117 	ldw	r7,1284(sp)
    6fec:	1100000d 	sth	r4,0(r2)
    6ff0:	0039f906 	br	57d8 <___vfprintf_internal_r+0x170>
    6ff4:	d9015017 	ldw	r4,1344(sp)
    6ff8:	b00b883a 	mov	r5,r22
    6ffc:	d9800d04 	addi	r6,sp,52
    7000:	00056100 	call	5610 <__sprint_r>
    7004:	103b501e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    7008:	dc800f17 	ldw	r18,60(sp)
    700c:	dc400e17 	ldw	r17,56(sp)
    7010:	d9000617 	ldw	r4,24(sp)
    7014:	d8c01a04 	addi	r3,sp,104
    7018:	003f2d06 	br	6cd0 <___vfprintf_internal_r+0x1668>
    701c:	00800184 	movi	r2,6
    7020:	14c09a36 	bltu	r2,r19,728c <___vfprintf_internal_r+0x1c24>
    7024:	dcc14615 	stw	r19,1304(sp)
    7028:	9800010e 	bge	r19,zero,7030 <___vfprintf_internal_r+0x19c8>
    702c:	d8014615 	stw	zero,1304(sp)
    7030:	00820034 	movhi	r2,2048
    7034:	10802a04 	addi	r2,r2,168
    7038:	980f883a 	mov	r7,r19
    703c:	d8814215 	stw	r2,1288(sp)
    7040:	003a7806 	br	5a24 <___vfprintf_internal_r+0x3bc>
    7044:	00bfffc4 	movi	r2,-1
    7048:	9880e226 	beq	r19,r2,73d4 <___vfprintf_internal_r+0x1d6c>
    704c:	d9414e17 	ldw	r5,1336(sp)
    7050:	008019c4 	movi	r2,103
    7054:	2880dc26 	beq	r5,r2,73c8 <___vfprintf_internal_r+0x1d60>
    7058:	008011c4 	movi	r2,71
    705c:	2880da26 	beq	r5,r2,73c8 <___vfprintf_internal_r+0x1d60>
    7060:	d9414d17 	ldw	r5,1332(sp)
    7064:	d9014417 	ldw	r4,1296(sp)
    7068:	d9814317 	ldw	r6,1292(sp)
    706c:	29404014 	ori	r5,r5,256
    7070:	d9414d15 	stw	r5,1332(sp)
    7074:	2000cc16 	blt	r4,zero,73a8 <___vfprintf_internal_r+0x1d40>
    7078:	3021883a 	mov	r16,r6
    707c:	2023883a 	mov	r17,r4
    7080:	0039883a 	mov	fp,zero
    7084:	d9414e17 	ldw	r5,1336(sp)
    7088:	00801984 	movi	r2,102
    708c:	2880b726 	beq	r5,r2,736c <___vfprintf_internal_r+0x1d04>
    7090:	00801184 	movi	r2,70
    7094:	2880b526 	beq	r5,r2,736c <___vfprintf_internal_r+0x1d04>
    7098:	00801944 	movi	r2,101
    709c:	2880c826 	beq	r5,r2,73c0 <___vfprintf_internal_r+0x1d58>
    70a0:	00801144 	movi	r2,69
    70a4:	2880c626 	beq	r5,r2,73c0 <___vfprintf_internal_r+0x1d58>
    70a8:	9829883a 	mov	r20,r19
    70ac:	d9015017 	ldw	r4,1344(sp)
    70b0:	d8800604 	addi	r2,sp,24
    70b4:	880d883a 	mov	r6,r17
    70b8:	d8800115 	stw	r2,4(sp)
    70bc:	d8c00704 	addi	r3,sp,28
    70c0:	d8800804 	addi	r2,sp,32
    70c4:	800b883a 	mov	r5,r16
    70c8:	01c00084 	movi	r7,2
    70cc:	d8c00215 	stw	r3,8(sp)
    70d0:	d8800315 	stw	r2,12(sp)
    70d4:	dd000015 	stw	r20,0(sp)
    70d8:	000788c0 	call	788c <_dtoa_r>
    70dc:	d9814e17 	ldw	r6,1336(sp)
    70e0:	d8814215 	stw	r2,1288(sp)
    70e4:	008019c4 	movi	r2,103
    70e8:	30809526 	beq	r6,r2,7340 <___vfprintf_internal_r+0x1cd8>
    70ec:	d8c14e17 	ldw	r3,1336(sp)
    70f0:	008011c4 	movi	r2,71
    70f4:	18809226 	beq	r3,r2,7340 <___vfprintf_internal_r+0x1cd8>
    70f8:	d9414217 	ldw	r5,1288(sp)
    70fc:	d9814e17 	ldw	r6,1336(sp)
    7100:	00801984 	movi	r2,102
    7104:	2d25883a 	add	r18,r5,r20
    7108:	30808626 	beq	r6,r2,7324 <___vfprintf_internal_r+0x1cbc>
    710c:	00801184 	movi	r2,70
    7110:	30808426 	beq	r6,r2,7324 <___vfprintf_internal_r+0x1cbc>
    7114:	000d883a 	mov	r6,zero
    7118:	000f883a 	mov	r7,zero
    711c:	880b883a 	mov	r5,r17
    7120:	8009883a 	mov	r4,r16
    7124:	000dcf80 	call	dcf8 <__eqdf2>
    7128:	1000751e 	bne	r2,zero,7300 <___vfprintf_internal_r+0x1c98>
    712c:	9005883a 	mov	r2,r18
    7130:	dc800815 	stw	r18,32(sp)
    7134:	d9014217 	ldw	r4,1288(sp)
    7138:	d9414e17 	ldw	r5,1336(sp)
    713c:	00c019c4 	movi	r3,103
    7140:	1125c83a 	sub	r18,r2,r4
    7144:	28c06826 	beq	r5,r3,72e8 <___vfprintf_internal_r+0x1c80>
    7148:	008011c4 	movi	r2,71
    714c:	28806626 	beq	r5,r2,72e8 <___vfprintf_internal_r+0x1c80>
    7150:	d9000617 	ldw	r4,24(sp)
    7154:	d8c14e17 	ldw	r3,1336(sp)
    7158:	00801944 	movi	r2,101
    715c:	10c05516 	blt	r2,r3,72b4 <___vfprintf_internal_r+0x1c4c>
    7160:	213fffc4 	addi	r4,r4,-1
    7164:	d9000615 	stw	r4,24(sp)
    7168:	d8c00905 	stb	r3,36(sp)
    716c:	2021883a 	mov	r16,r4
    7170:	2000c116 	blt	r4,zero,7478 <___vfprintf_internal_r+0x1e10>
    7174:	00800ac4 	movi	r2,43
    7178:	d8800945 	stb	r2,37(sp)
    717c:	00800244 	movi	r2,9
    7180:	1400af0e 	bge	r2,r16,7440 <___vfprintf_internal_r+0x1dd8>
    7184:	1027883a 	mov	r19,r2
    7188:	dc400cc4 	addi	r17,sp,51
    718c:	8009883a 	mov	r4,r16
    7190:	01400284 	movi	r5,10
    7194:	000e3e00 	call	e3e0 <__modsi3>
    7198:	10800c04 	addi	r2,r2,48
    719c:	8c7fffc4 	addi	r17,r17,-1
    71a0:	8009883a 	mov	r4,r16
    71a4:	01400284 	movi	r5,10
    71a8:	88800005 	stb	r2,0(r17)
    71ac:	000e3800 	call	e380 <__divsi3>
    71b0:	1021883a 	mov	r16,r2
    71b4:	98bff516 	blt	r19,r2,718c <___vfprintf_internal_r+0x1b24>
    71b8:	10c00c04 	addi	r3,r2,48
    71bc:	d8800b04 	addi	r2,sp,44
    71c0:	108001c4 	addi	r2,r2,7
    71c4:	897fffc4 	addi	r5,r17,-1
    71c8:	88ffffc5 	stb	r3,-1(r17)
    71cc:	2880a72e 	bgeu	r5,r2,746c <___vfprintf_internal_r+0x1e04>
    71d0:	1009883a 	mov	r4,r2
    71d4:	d9800904 	addi	r6,sp,36
    71d8:	d8c00984 	addi	r3,sp,38
    71dc:	28800003 	ldbu	r2,0(r5)
    71e0:	29400044 	addi	r5,r5,1
    71e4:	18800005 	stb	r2,0(r3)
    71e8:	18c00044 	addi	r3,r3,1
    71ec:	293ffb36 	bltu	r5,r4,71dc <___vfprintf_internal_r+0x1b74>
    71f0:	1987c83a 	sub	r3,r3,r6
    71f4:	00800044 	movi	r2,1
    71f8:	d8c14915 	stw	r3,1316(sp)
    71fc:	90cf883a 	add	r7,r18,r3
    7200:	1480960e 	bge	r2,r18,745c <___vfprintf_internal_r+0x1df4>
    7204:	39c00044 	addi	r7,r7,1
    7208:	d9c14615 	stw	r7,1304(sp)
    720c:	38003416 	blt	r7,zero,72e0 <___vfprintf_internal_r+0x1c78>
    7210:	e0803fcc 	andi	r2,fp,255
    7214:	1080201c 	xori	r2,r2,128
    7218:	10bfe004 	addi	r2,r2,-128
    721c:	10004e26 	beq	r2,zero,7358 <___vfprintf_internal_r+0x1cf0>
    7220:	00800b44 	movi	r2,45
    7224:	dc814815 	stw	r18,1312(sp)
    7228:	d8014715 	stw	zero,1308(sp)
    722c:	d8800405 	stb	r2,16(sp)
    7230:	003bb106 	br	60f8 <___vfprintf_internal_r+0xa90>
    7234:	00800b44 	movi	r2,45
    7238:	d8800405 	stb	r2,16(sp)
    723c:	003d3306 	br	670c <___vfprintf_internal_r+0x10a4>
    7240:	d9015017 	ldw	r4,1344(sp)
    7244:	b00b883a 	mov	r5,r22
    7248:	d9800d04 	addi	r6,sp,52
    724c:	00056100 	call	5610 <__sprint_r>
    7250:	103abd1e 	bne	r2,zero,5d48 <___vfprintf_internal_r+0x6e0>
    7254:	003abb06 	br	5d44 <___vfprintf_internal_r+0x6dc>
    7258:	38800017 	ldw	r2,0(r7)
    725c:	39c00104 	addi	r7,r7,4
    7260:	d9c14115 	stw	r7,1284(sp)
    7264:	d9414c17 	ldw	r5,1328(sp)
    7268:	d9c14117 	ldw	r7,1284(sp)
    726c:	11400015 	stw	r5,0(r2)
    7270:	00395906 	br	57d8 <___vfprintf_internal_r+0x170>
    7274:	980f883a 	mov	r7,r19
    7278:	dcc14615 	stw	r19,1304(sp)
    727c:	d8014715 	stw	zero,1308(sp)
    7280:	003b9b06 	br	60f0 <___vfprintf_internal_r+0xa88>
    7284:	0027883a 	mov	r19,zero
    7288:	00397806 	br	586c <___vfprintf_internal_r+0x204>
    728c:	00c20034 	movhi	r3,2048
    7290:	18c02a04 	addi	r3,r3,168
    7294:	100f883a 	mov	r7,r2
    7298:	d8814615 	stw	r2,1304(sp)
    729c:	d8c14215 	stw	r3,1288(sp)
    72a0:	0039e006 	br	5a24 <___vfprintf_internal_r+0x3bc>
    72a4:	00820034 	movhi	r2,2048
    72a8:	10802904 	addi	r2,r2,164
    72ac:	d8814215 	stw	r2,1288(sp)
    72b0:	003d1c06 	br	6724 <___vfprintf_internal_r+0x10bc>
    72b4:	d9414e17 	ldw	r5,1336(sp)
    72b8:	00801984 	movi	r2,102
    72bc:	28804926 	beq	r5,r2,73e4 <___vfprintf_internal_r+0x1d7c>
    72c0:	200f883a 	mov	r7,r4
    72c4:	24805716 	blt	r4,r18,7424 <___vfprintf_internal_r+0x1dbc>
    72c8:	d9414d17 	ldw	r5,1332(sp)
    72cc:	2880004c 	andi	r2,r5,1
    72d0:	10000126 	beq	r2,zero,72d8 <___vfprintf_internal_r+0x1c70>
    72d4:	21c00044 	addi	r7,r4,1
    72d8:	d9c14615 	stw	r7,1304(sp)
    72dc:	383fcc0e 	bge	r7,zero,7210 <___vfprintf_internal_r+0x1ba8>
    72e0:	d8014615 	stw	zero,1304(sp)
    72e4:	003fca06 	br	7210 <___vfprintf_internal_r+0x1ba8>
    72e8:	d9000617 	ldw	r4,24(sp)
    72ec:	00bfff04 	movi	r2,-4
    72f0:	1100480e 	bge	r2,r4,7414 <___vfprintf_internal_r+0x1dac>
    72f4:	99004716 	blt	r19,r4,7414 <___vfprintf_internal_r+0x1dac>
    72f8:	d8c14e15 	stw	r3,1336(sp)
    72fc:	003ff006 	br	72c0 <___vfprintf_internal_r+0x1c58>
    7300:	d8800817 	ldw	r2,32(sp)
    7304:	14bf8b2e 	bgeu	r2,r18,7134 <___vfprintf_internal_r+0x1acc>
    7308:	9007883a 	mov	r3,r18
    730c:	01000c04 	movi	r4,48
    7310:	11000005 	stb	r4,0(r2)
    7314:	10800044 	addi	r2,r2,1
    7318:	d8800815 	stw	r2,32(sp)
    731c:	18bffc1e 	bne	r3,r2,7310 <___vfprintf_internal_r+0x1ca8>
    7320:	003f8406 	br	7134 <___vfprintf_internal_r+0x1acc>
    7324:	d8814217 	ldw	r2,1288(sp)
    7328:	10c00007 	ldb	r3,0(r2)
    732c:	00800c04 	movi	r2,48
    7330:	18805b26 	beq	r3,r2,74a0 <___vfprintf_internal_r+0x1e38>
    7334:	d9000617 	ldw	r4,24(sp)
    7338:	9125883a 	add	r18,r18,r4
    733c:	003f7506 	br	7114 <___vfprintf_internal_r+0x1aac>
    7340:	d9014d17 	ldw	r4,1332(sp)
    7344:	2080004c 	andi	r2,r4,1
    7348:	1005003a 	cmpeq	r2,r2,zero
    734c:	103f6a26 	beq	r2,zero,70f8 <___vfprintf_internal_r+0x1a90>
    7350:	d8800817 	ldw	r2,32(sp)
    7354:	003f7706 	br	7134 <___vfprintf_internal_r+0x1acc>
    7358:	d9c14615 	stw	r7,1304(sp)
    735c:	38004d16 	blt	r7,zero,7494 <___vfprintf_internal_r+0x1e2c>
    7360:	dc814815 	stw	r18,1312(sp)
    7364:	d8014715 	stw	zero,1308(sp)
    7368:	003b6106 	br	60f0 <___vfprintf_internal_r+0xa88>
    736c:	d9015017 	ldw	r4,1344(sp)
    7370:	d8800604 	addi	r2,sp,24
    7374:	d8800115 	stw	r2,4(sp)
    7378:	d8c00704 	addi	r3,sp,28
    737c:	d8800804 	addi	r2,sp,32
    7380:	800b883a 	mov	r5,r16
    7384:	880d883a 	mov	r6,r17
    7388:	01c000c4 	movi	r7,3
    738c:	d8c00215 	stw	r3,8(sp)
    7390:	d8800315 	stw	r2,12(sp)
    7394:	dcc00015 	stw	r19,0(sp)
    7398:	9829883a 	mov	r20,r19
    739c:	000788c0 	call	788c <_dtoa_r>
    73a0:	d8814215 	stw	r2,1288(sp)
    73a4:	003f5106 	br	70ec <___vfprintf_internal_r+0x1a84>
    73a8:	d8c14317 	ldw	r3,1292(sp)
    73ac:	d9014417 	ldw	r4,1296(sp)
    73b0:	07000b44 	movi	fp,45
    73b4:	1821883a 	mov	r16,r3
    73b8:	2460003c 	xorhi	r17,r4,32768
    73bc:	003f3106 	br	7084 <___vfprintf_internal_r+0x1a1c>
    73c0:	9d000044 	addi	r20,r19,1
    73c4:	003f3906 	br	70ac <___vfprintf_internal_r+0x1a44>
    73c8:	983f251e 	bne	r19,zero,7060 <___vfprintf_internal_r+0x19f8>
    73cc:	04c00044 	movi	r19,1
    73d0:	003f2306 	br	7060 <___vfprintf_internal_r+0x19f8>
    73d4:	04c00184 	movi	r19,6
    73d8:	003f2106 	br	7060 <___vfprintf_internal_r+0x19f8>
    73dc:	d8014615 	stw	zero,1304(sp)
    73e0:	003eee06 	br	6f9c <___vfprintf_internal_r+0x1934>
    73e4:	200f883a 	mov	r7,r4
    73e8:	0100370e 	bge	zero,r4,74c8 <___vfprintf_internal_r+0x1e60>
    73ec:	9800031e 	bne	r19,zero,73fc <___vfprintf_internal_r+0x1d94>
    73f0:	d9814d17 	ldw	r6,1332(sp)
    73f4:	3080004c 	andi	r2,r6,1
    73f8:	103fb726 	beq	r2,zero,72d8 <___vfprintf_internal_r+0x1c70>
    73fc:	20800044 	addi	r2,r4,1
    7400:	98a7883a 	add	r19,r19,r2
    7404:	dcc14615 	stw	r19,1304(sp)
    7408:	980f883a 	mov	r7,r19
    740c:	983f800e 	bge	r19,zero,7210 <___vfprintf_internal_r+0x1ba8>
    7410:	003fb306 	br	72e0 <___vfprintf_internal_r+0x1c78>
    7414:	d9814e17 	ldw	r6,1336(sp)
    7418:	31bfff84 	addi	r6,r6,-2
    741c:	d9814e15 	stw	r6,1336(sp)
    7420:	003f4c06 	br	7154 <___vfprintf_internal_r+0x1aec>
    7424:	0100180e 	bge	zero,r4,7488 <___vfprintf_internal_r+0x1e20>
    7428:	00800044 	movi	r2,1
    742c:	1485883a 	add	r2,r2,r18
    7430:	d8814615 	stw	r2,1304(sp)
    7434:	100f883a 	mov	r7,r2
    7438:	103f750e 	bge	r2,zero,7210 <___vfprintf_internal_r+0x1ba8>
    743c:	003fa806 	br	72e0 <___vfprintf_internal_r+0x1c78>
    7440:	80c00c04 	addi	r3,r16,48
    7444:	00800c04 	movi	r2,48
    7448:	d8c009c5 	stb	r3,39(sp)
    744c:	d9800904 	addi	r6,sp,36
    7450:	d8c00a04 	addi	r3,sp,40
    7454:	d8800985 	stb	r2,38(sp)
    7458:	003f6506 	br	71f0 <___vfprintf_internal_r+0x1b88>
    745c:	d9014d17 	ldw	r4,1332(sp)
    7460:	2084703a 	and	r2,r4,r2
    7464:	103f9c26 	beq	r2,zero,72d8 <___vfprintf_internal_r+0x1c70>
    7468:	003f6606 	br	7204 <___vfprintf_internal_r+0x1b9c>
    746c:	d9800904 	addi	r6,sp,36
    7470:	d8c00984 	addi	r3,sp,38
    7474:	003f5e06 	br	71f0 <___vfprintf_internal_r+0x1b88>
    7478:	00800b44 	movi	r2,45
    747c:	0121c83a 	sub	r16,zero,r4
    7480:	d8800945 	stb	r2,37(sp)
    7484:	003f3d06 	br	717c <___vfprintf_internal_r+0x1b14>
    7488:	00800084 	movi	r2,2
    748c:	1105c83a 	sub	r2,r2,r4
    7490:	003fe606 	br	742c <___vfprintf_internal_r+0x1dc4>
    7494:	d8014615 	stw	zero,1304(sp)
    7498:	dc814815 	stw	r18,1312(sp)
    749c:	003fb106 	br	7364 <___vfprintf_internal_r+0x1cfc>
    74a0:	000d883a 	mov	r6,zero
    74a4:	000f883a 	mov	r7,zero
    74a8:	8009883a 	mov	r4,r16
    74ac:	880b883a 	mov	r5,r17
    74b0:	000dd800 	call	dd80 <__nedf2>
    74b4:	103f9f26 	beq	r2,zero,7334 <___vfprintf_internal_r+0x1ccc>
    74b8:	00800044 	movi	r2,1
    74bc:	1509c83a 	sub	r4,r2,r20
    74c0:	d9000615 	stw	r4,24(sp)
    74c4:	003f9b06 	br	7334 <___vfprintf_internal_r+0x1ccc>
    74c8:	98000d1e 	bne	r19,zero,7500 <___vfprintf_internal_r+0x1e98>
    74cc:	d8c14d17 	ldw	r3,1332(sp)
    74d0:	1880004c 	andi	r2,r3,1
    74d4:	10000a1e 	bne	r2,zero,7500 <___vfprintf_internal_r+0x1e98>
    74d8:	01000044 	movi	r4,1
    74dc:	200f883a 	mov	r7,r4
    74e0:	d9014615 	stw	r4,1304(sp)
    74e4:	003f4a06 	br	7210 <___vfprintf_internal_r+0x1ba8>
    74e8:	3cc00017 	ldw	r19,0(r7)
    74ec:	39c00104 	addi	r7,r7,4
    74f0:	983d0e0e 	bge	r19,zero,692c <___vfprintf_internal_r+0x12c4>
    74f4:	b8c00007 	ldb	r3,0(r23)
    74f8:	04ffffc4 	movi	r19,-1
    74fc:	0038d906 	br	5864 <___vfprintf_internal_r+0x1fc>
    7500:	9cc00084 	addi	r19,r19,2
    7504:	dcc14615 	stw	r19,1304(sp)
    7508:	980f883a 	mov	r7,r19
    750c:	983f400e 	bge	r19,zero,7210 <___vfprintf_internal_r+0x1ba8>
    7510:	003f7306 	br	72e0 <___vfprintf_internal_r+0x1c78>

00007514 <__vfprintf_internal>:
    7514:	00820034 	movhi	r2,2048
    7518:	10892e04 	addi	r2,r2,9400
    751c:	2013883a 	mov	r9,r4
    7520:	11000017 	ldw	r4,0(r2)
    7524:	2805883a 	mov	r2,r5
    7528:	300f883a 	mov	r7,r6
    752c:	480b883a 	mov	r5,r9
    7530:	100d883a 	mov	r6,r2
    7534:	00056681 	jmpi	5668 <___vfprintf_internal_r>

00007538 <__swsetup_r>:
    7538:	00820034 	movhi	r2,2048
    753c:	10892e04 	addi	r2,r2,9400
    7540:	10c00017 	ldw	r3,0(r2)
    7544:	defffd04 	addi	sp,sp,-12
    7548:	dc400115 	stw	r17,4(sp)
    754c:	dc000015 	stw	r16,0(sp)
    7550:	dfc00215 	stw	ra,8(sp)
    7554:	2023883a 	mov	r17,r4
    7558:	2821883a 	mov	r16,r5
    755c:	18000226 	beq	r3,zero,7568 <__swsetup_r+0x30>
    7560:	18800e17 	ldw	r2,56(r3)
    7564:	10001f26 	beq	r2,zero,75e4 <__swsetup_r+0xac>
    7568:	8100030b 	ldhu	r4,12(r16)
    756c:	2080020c 	andi	r2,r4,8
    7570:	10002826 	beq	r2,zero,7614 <__swsetup_r+0xdc>
    7574:	81400417 	ldw	r5,16(r16)
    7578:	28001d26 	beq	r5,zero,75f0 <__swsetup_r+0xb8>
    757c:	2080004c 	andi	r2,r4,1
    7580:	1005003a 	cmpeq	r2,r2,zero
    7584:	10000b26 	beq	r2,zero,75b4 <__swsetup_r+0x7c>
    7588:	2080008c 	andi	r2,r4,2
    758c:	10001226 	beq	r2,zero,75d8 <__swsetup_r+0xa0>
    7590:	0005883a 	mov	r2,zero
    7594:	80800215 	stw	r2,8(r16)
    7598:	28000b26 	beq	r5,zero,75c8 <__swsetup_r+0x90>
    759c:	0005883a 	mov	r2,zero
    75a0:	dfc00217 	ldw	ra,8(sp)
    75a4:	dc400117 	ldw	r17,4(sp)
    75a8:	dc000017 	ldw	r16,0(sp)
    75ac:	dec00304 	addi	sp,sp,12
    75b0:	f800283a 	ret
    75b4:	80800517 	ldw	r2,20(r16)
    75b8:	80000215 	stw	zero,8(r16)
    75bc:	0085c83a 	sub	r2,zero,r2
    75c0:	80800615 	stw	r2,24(r16)
    75c4:	283ff51e 	bne	r5,zero,759c <__swsetup_r+0x64>
    75c8:	2080200c 	andi	r2,r4,128
    75cc:	103ff326 	beq	r2,zero,759c <__swsetup_r+0x64>
    75d0:	00bfffc4 	movi	r2,-1
    75d4:	003ff206 	br	75a0 <__swsetup_r+0x68>
    75d8:	80800517 	ldw	r2,20(r16)
    75dc:	80800215 	stw	r2,8(r16)
    75e0:	003fed06 	br	7598 <__swsetup_r+0x60>
    75e4:	1809883a 	mov	r4,r3
    75e8:	00090d80 	call	90d8 <__sinit>
    75ec:	003fde06 	br	7568 <__swsetup_r+0x30>
    75f0:	20c0a00c 	andi	r3,r4,640
    75f4:	00808004 	movi	r2,512
    75f8:	18bfe026 	beq	r3,r2,757c <__swsetup_r+0x44>
    75fc:	8809883a 	mov	r4,r17
    7600:	800b883a 	mov	r5,r16
    7604:	0009e500 	call	9e50 <__smakebuf_r>
    7608:	8100030b 	ldhu	r4,12(r16)
    760c:	81400417 	ldw	r5,16(r16)
    7610:	003fda06 	br	757c <__swsetup_r+0x44>
    7614:	2080040c 	andi	r2,r4,16
    7618:	103fed26 	beq	r2,zero,75d0 <__swsetup_r+0x98>
    761c:	2080010c 	andi	r2,r4,4
    7620:	10001226 	beq	r2,zero,766c <__swsetup_r+0x134>
    7624:	81400c17 	ldw	r5,48(r16)
    7628:	28000526 	beq	r5,zero,7640 <__swsetup_r+0x108>
    762c:	80801004 	addi	r2,r16,64
    7630:	28800226 	beq	r5,r2,763c <__swsetup_r+0x104>
    7634:	8809883a 	mov	r4,r17
    7638:	000945c0 	call	945c <_free_r>
    763c:	80000c15 	stw	zero,48(r16)
    7640:	8080030b 	ldhu	r2,12(r16)
    7644:	81400417 	ldw	r5,16(r16)
    7648:	80000115 	stw	zero,4(r16)
    764c:	10bff6cc 	andi	r2,r2,65499
    7650:	8080030d 	sth	r2,12(r16)
    7654:	81400015 	stw	r5,0(r16)
    7658:	8080030b 	ldhu	r2,12(r16)
    765c:	10800214 	ori	r2,r2,8
    7660:	113fffcc 	andi	r4,r2,65535
    7664:	8080030d 	sth	r2,12(r16)
    7668:	003fc306 	br	7578 <__swsetup_r+0x40>
    766c:	81400417 	ldw	r5,16(r16)
    7670:	003ff906 	br	7658 <__swsetup_r+0x120>

00007674 <quorem>:
    7674:	28c00417 	ldw	r3,16(r5)
    7678:	20800417 	ldw	r2,16(r4)
    767c:	defff604 	addi	sp,sp,-40
    7680:	ddc00715 	stw	r23,28(sp)
    7684:	dd400515 	stw	r21,20(sp)
    7688:	dfc00915 	stw	ra,36(sp)
    768c:	df000815 	stw	fp,32(sp)
    7690:	dd800615 	stw	r22,24(sp)
    7694:	dd000415 	stw	r20,16(sp)
    7698:	dcc00315 	stw	r19,12(sp)
    769c:	dc800215 	stw	r18,8(sp)
    76a0:	dc400115 	stw	r17,4(sp)
    76a4:	dc000015 	stw	r16,0(sp)
    76a8:	202f883a 	mov	r23,r4
    76ac:	282b883a 	mov	r21,r5
    76b0:	10c07416 	blt	r2,r3,7884 <quorem+0x210>
    76b4:	1c7fffc4 	addi	r17,r3,-1
    76b8:	8c45883a 	add	r2,r17,r17
    76bc:	1085883a 	add	r2,r2,r2
    76c0:	2c000504 	addi	r16,r5,20
    76c4:	24c00504 	addi	r19,r4,20
    76c8:	14ed883a 	add	r22,r2,r19
    76cc:	80a5883a 	add	r18,r16,r2
    76d0:	b7000017 	ldw	fp,0(r22)
    76d4:	91400017 	ldw	r5,0(r18)
    76d8:	e009883a 	mov	r4,fp
    76dc:	29400044 	addi	r5,r5,1
    76e0:	000e4400 	call	e440 <__udivsi3>
    76e4:	1029883a 	mov	r20,r2
    76e8:	10003c1e 	bne	r2,zero,77dc <quorem+0x168>
    76ec:	a80b883a 	mov	r5,r21
    76f0:	b809883a 	mov	r4,r23
    76f4:	000aa440 	call	aa44 <__mcmp>
    76f8:	10002b16 	blt	r2,zero,77a8 <quorem+0x134>
    76fc:	a5000044 	addi	r20,r20,1
    7700:	980f883a 	mov	r7,r19
    7704:	0011883a 	mov	r8,zero
    7708:	0009883a 	mov	r4,zero
    770c:	81400017 	ldw	r5,0(r16)
    7710:	38c00017 	ldw	r3,0(r7)
    7714:	84000104 	addi	r16,r16,4
    7718:	28bfffcc 	andi	r2,r5,65535
    771c:	2085883a 	add	r2,r4,r2
    7720:	11bfffcc 	andi	r6,r2,65535
    7724:	193fffcc 	andi	r4,r3,65535
    7728:	1004d43a 	srli	r2,r2,16
    772c:	280ad43a 	srli	r5,r5,16
    7730:	2189c83a 	sub	r4,r4,r6
    7734:	2209883a 	add	r4,r4,r8
    7738:	1806d43a 	srli	r3,r3,16
    773c:	288b883a 	add	r5,r5,r2
    7740:	200dd43a 	srai	r6,r4,16
    7744:	28bfffcc 	andi	r2,r5,65535
    7748:	1887c83a 	sub	r3,r3,r2
    774c:	1987883a 	add	r3,r3,r6
    7750:	3900000d 	sth	r4,0(r7)
    7754:	38c0008d 	sth	r3,2(r7)
    7758:	2808d43a 	srli	r4,r5,16
    775c:	39c00104 	addi	r7,r7,4
    7760:	1811d43a 	srai	r8,r3,16
    7764:	943fe92e 	bgeu	r18,r16,770c <quorem+0x98>
    7768:	8c45883a 	add	r2,r17,r17
    776c:	1085883a 	add	r2,r2,r2
    7770:	9885883a 	add	r2,r19,r2
    7774:	10c00017 	ldw	r3,0(r2)
    7778:	18000b1e 	bne	r3,zero,77a8 <quorem+0x134>
    777c:	113fff04 	addi	r4,r2,-4
    7780:	9900082e 	bgeu	r19,r4,77a4 <quorem+0x130>
    7784:	10bfff17 	ldw	r2,-4(r2)
    7788:	10000326 	beq	r2,zero,7798 <quorem+0x124>
    778c:	00000506 	br	77a4 <quorem+0x130>
    7790:	20800017 	ldw	r2,0(r4)
    7794:	1000031e 	bne	r2,zero,77a4 <quorem+0x130>
    7798:	213fff04 	addi	r4,r4,-4
    779c:	8c7fffc4 	addi	r17,r17,-1
    77a0:	993ffb36 	bltu	r19,r4,7790 <quorem+0x11c>
    77a4:	bc400415 	stw	r17,16(r23)
    77a8:	a005883a 	mov	r2,r20
    77ac:	dfc00917 	ldw	ra,36(sp)
    77b0:	df000817 	ldw	fp,32(sp)
    77b4:	ddc00717 	ldw	r23,28(sp)
    77b8:	dd800617 	ldw	r22,24(sp)
    77bc:	dd400517 	ldw	r21,20(sp)
    77c0:	dd000417 	ldw	r20,16(sp)
    77c4:	dcc00317 	ldw	r19,12(sp)
    77c8:	dc800217 	ldw	r18,8(sp)
    77cc:	dc400117 	ldw	r17,4(sp)
    77d0:	dc000017 	ldw	r16,0(sp)
    77d4:	dec00a04 	addi	sp,sp,40
    77d8:	f800283a 	ret
    77dc:	980f883a 	mov	r7,r19
    77e0:	8011883a 	mov	r8,r16
    77e4:	0013883a 	mov	r9,zero
    77e8:	000d883a 	mov	r6,zero
    77ec:	40c00017 	ldw	r3,0(r8)
    77f0:	39000017 	ldw	r4,0(r7)
    77f4:	42000104 	addi	r8,r8,4
    77f8:	18bfffcc 	andi	r2,r3,65535
    77fc:	a085383a 	mul	r2,r20,r2
    7800:	1806d43a 	srli	r3,r3,16
    7804:	217fffcc 	andi	r5,r4,65535
    7808:	3085883a 	add	r2,r6,r2
    780c:	11bfffcc 	andi	r6,r2,65535
    7810:	a0c7383a 	mul	r3,r20,r3
    7814:	1004d43a 	srli	r2,r2,16
    7818:	298bc83a 	sub	r5,r5,r6
    781c:	2a4b883a 	add	r5,r5,r9
    7820:	2008d43a 	srli	r4,r4,16
    7824:	1887883a 	add	r3,r3,r2
    7828:	280dd43a 	srai	r6,r5,16
    782c:	18bfffcc 	andi	r2,r3,65535
    7830:	2089c83a 	sub	r4,r4,r2
    7834:	2189883a 	add	r4,r4,r6
    7838:	3900008d 	sth	r4,2(r7)
    783c:	3940000d 	sth	r5,0(r7)
    7840:	180cd43a 	srli	r6,r3,16
    7844:	39c00104 	addi	r7,r7,4
    7848:	2013d43a 	srai	r9,r4,16
    784c:	923fe72e 	bgeu	r18,r8,77ec <quorem+0x178>
    7850:	e03fa61e 	bne	fp,zero,76ec <quorem+0x78>
    7854:	b0ffff04 	addi	r3,r22,-4
    7858:	98c0082e 	bgeu	r19,r3,787c <quorem+0x208>
    785c:	b0bfff17 	ldw	r2,-4(r22)
    7860:	10000326 	beq	r2,zero,7870 <quorem+0x1fc>
    7864:	00000506 	br	787c <quorem+0x208>
    7868:	18800017 	ldw	r2,0(r3)
    786c:	1000031e 	bne	r2,zero,787c <quorem+0x208>
    7870:	18ffff04 	addi	r3,r3,-4
    7874:	8c7fffc4 	addi	r17,r17,-1
    7878:	98fffb36 	bltu	r19,r3,7868 <quorem+0x1f4>
    787c:	bc400415 	stw	r17,16(r23)
    7880:	003f9a06 	br	76ec <quorem+0x78>
    7884:	0005883a 	mov	r2,zero
    7888:	003fc806 	br	77ac <quorem+0x138>

0000788c <_dtoa_r>:
    788c:	22001017 	ldw	r8,64(r4)
    7890:	deffda04 	addi	sp,sp,-152
    7894:	dd402115 	stw	r21,132(sp)
    7898:	dd002015 	stw	r20,128(sp)
    789c:	dc801e15 	stw	r18,120(sp)
    78a0:	dc401d15 	stw	r17,116(sp)
    78a4:	dfc02515 	stw	ra,148(sp)
    78a8:	df002415 	stw	fp,144(sp)
    78ac:	ddc02315 	stw	r23,140(sp)
    78b0:	dd802215 	stw	r22,136(sp)
    78b4:	dcc01f15 	stw	r19,124(sp)
    78b8:	dc001c15 	stw	r16,112(sp)
    78bc:	d9001615 	stw	r4,88(sp)
    78c0:	3023883a 	mov	r17,r6
    78c4:	2829883a 	mov	r20,r5
    78c8:	d9c01715 	stw	r7,92(sp)
    78cc:	dc802817 	ldw	r18,160(sp)
    78d0:	302b883a 	mov	r21,r6
    78d4:	40000a26 	beq	r8,zero,7900 <_dtoa_r+0x74>
    78d8:	20801117 	ldw	r2,68(r4)
    78dc:	400b883a 	mov	r5,r8
    78e0:	40800115 	stw	r2,4(r8)
    78e4:	20c01117 	ldw	r3,68(r4)
    78e8:	00800044 	movi	r2,1
    78ec:	10c4983a 	sll	r2,r2,r3
    78f0:	40800215 	stw	r2,8(r8)
    78f4:	000a8e80 	call	a8e8 <_Bfree>
    78f8:	d8c01617 	ldw	r3,88(sp)
    78fc:	18001015 	stw	zero,64(r3)
    7900:	8800a316 	blt	r17,zero,7b90 <_dtoa_r+0x304>
    7904:	90000015 	stw	zero,0(r18)
    7908:	a8dffc2c 	andhi	r3,r21,32752
    790c:	009ffc34 	movhi	r2,32752
    7910:	18809126 	beq	r3,r2,7b58 <_dtoa_r+0x2cc>
    7914:	000d883a 	mov	r6,zero
    7918:	000f883a 	mov	r7,zero
    791c:	a009883a 	mov	r4,r20
    7920:	a80b883a 	mov	r5,r21
    7924:	dd001215 	stw	r20,72(sp)
    7928:	dd401315 	stw	r21,76(sp)
    792c:	000dd800 	call	dd80 <__nedf2>
    7930:	1000171e 	bne	r2,zero,7990 <_dtoa_r+0x104>
    7934:	d9802717 	ldw	r6,156(sp)
    7938:	00800044 	movi	r2,1
    793c:	30800015 	stw	r2,0(r6)
    7940:	d8802917 	ldw	r2,164(sp)
    7944:	10029b26 	beq	r2,zero,83b4 <_dtoa_r+0xb28>
    7948:	d9002917 	ldw	r4,164(sp)
    794c:	00820034 	movhi	r2,2048
    7950:	10803844 	addi	r2,r2,225
    7954:	10ffffc4 	addi	r3,r2,-1
    7958:	20800015 	stw	r2,0(r4)
    795c:	1805883a 	mov	r2,r3
    7960:	dfc02517 	ldw	ra,148(sp)
    7964:	df002417 	ldw	fp,144(sp)
    7968:	ddc02317 	ldw	r23,140(sp)
    796c:	dd802217 	ldw	r22,136(sp)
    7970:	dd402117 	ldw	r21,132(sp)
    7974:	dd002017 	ldw	r20,128(sp)
    7978:	dcc01f17 	ldw	r19,124(sp)
    797c:	dc801e17 	ldw	r18,120(sp)
    7980:	dc401d17 	ldw	r17,116(sp)
    7984:	dc001c17 	ldw	r16,112(sp)
    7988:	dec02604 	addi	sp,sp,152
    798c:	f800283a 	ret
    7990:	d9001617 	ldw	r4,88(sp)
    7994:	d9401217 	ldw	r5,72(sp)
    7998:	d8800104 	addi	r2,sp,4
    799c:	a80d883a 	mov	r6,r21
    79a0:	d9c00204 	addi	r7,sp,8
    79a4:	d8800015 	stw	r2,0(sp)
    79a8:	000af240 	call	af24 <__d2b>
    79ac:	d8800715 	stw	r2,28(sp)
    79b0:	a804d53a 	srli	r2,r21,20
    79b4:	1101ffcc 	andi	r4,r2,2047
    79b8:	20008626 	beq	r4,zero,7bd4 <_dtoa_r+0x348>
    79bc:	d8c01217 	ldw	r3,72(sp)
    79c0:	00800434 	movhi	r2,16
    79c4:	10bfffc4 	addi	r2,r2,-1
    79c8:	ddc00117 	ldw	r23,4(sp)
    79cc:	a884703a 	and	r2,r21,r2
    79d0:	1811883a 	mov	r8,r3
    79d4:	124ffc34 	orhi	r9,r2,16368
    79d8:	25bf0044 	addi	r22,r4,-1023
    79dc:	d8000815 	stw	zero,32(sp)
    79e0:	0005883a 	mov	r2,zero
    79e4:	00cffe34 	movhi	r3,16376
    79e8:	480b883a 	mov	r5,r9
    79ec:	4009883a 	mov	r4,r8
    79f0:	180f883a 	mov	r7,r3
    79f4:	100d883a 	mov	r6,r2
    79f8:	000d5e80 	call	d5e8 <__subdf3>
    79fc:	0218dbf4 	movhi	r8,25455
    7a00:	4210d844 	addi	r8,r8,17249
    7a04:	024ff4f4 	movhi	r9,16339
    7a08:	4a61e9c4 	addi	r9,r9,-30809
    7a0c:	480f883a 	mov	r7,r9
    7a10:	400d883a 	mov	r6,r8
    7a14:	180b883a 	mov	r5,r3
    7a18:	1009883a 	mov	r4,r2
    7a1c:	000d6dc0 	call	d6dc <__muldf3>
    7a20:	0222d874 	movhi	r8,35681
    7a24:	42322cc4 	addi	r8,r8,-14157
    7a28:	024ff1f4 	movhi	r9,16327
    7a2c:	4a628a04 	addi	r9,r9,-30168
    7a30:	480f883a 	mov	r7,r9
    7a34:	400d883a 	mov	r6,r8
    7a38:	180b883a 	mov	r5,r3
    7a3c:	1009883a 	mov	r4,r2
    7a40:	000d6680 	call	d668 <__adddf3>
    7a44:	b009883a 	mov	r4,r22
    7a48:	1021883a 	mov	r16,r2
    7a4c:	1823883a 	mov	r17,r3
    7a50:	000dfa00 	call	dfa0 <__floatsidf>
    7a54:	021427f4 	movhi	r8,20639
    7a58:	421e7ec4 	addi	r8,r8,31227
    7a5c:	024ff4f4 	movhi	r9,16339
    7a60:	4a5104c4 	addi	r9,r9,17427
    7a64:	480f883a 	mov	r7,r9
    7a68:	400d883a 	mov	r6,r8
    7a6c:	180b883a 	mov	r5,r3
    7a70:	1009883a 	mov	r4,r2
    7a74:	000d6dc0 	call	d6dc <__muldf3>
    7a78:	180f883a 	mov	r7,r3
    7a7c:	880b883a 	mov	r5,r17
    7a80:	100d883a 	mov	r6,r2
    7a84:	8009883a 	mov	r4,r16
    7a88:	000d6680 	call	d668 <__adddf3>
    7a8c:	1009883a 	mov	r4,r2
    7a90:	180b883a 	mov	r5,r3
    7a94:	1021883a 	mov	r16,r2
    7a98:	1823883a 	mov	r17,r3
    7a9c:	000e0980 	call	e098 <__fixdfsi>
    7aa0:	000d883a 	mov	r6,zero
    7aa4:	000f883a 	mov	r7,zero
    7aa8:	8009883a 	mov	r4,r16
    7aac:	880b883a 	mov	r5,r17
    7ab0:	d8800d15 	stw	r2,52(sp)
    7ab4:	000df180 	call	df18 <__ltdf2>
    7ab8:	10031716 	blt	r2,zero,8718 <_dtoa_r+0xe8c>
    7abc:	d8c00d17 	ldw	r3,52(sp)
    7ac0:	00800584 	movi	r2,22
    7ac4:	10c1482e 	bgeu	r2,r3,7fe8 <_dtoa_r+0x75c>
    7ac8:	01000044 	movi	r4,1
    7acc:	d9000c15 	stw	r4,48(sp)
    7ad0:	bd85c83a 	sub	r2,r23,r22
    7ad4:	11bfffc4 	addi	r6,r2,-1
    7ad8:	30030b16 	blt	r6,zero,8708 <_dtoa_r+0xe7c>
    7adc:	d9800a15 	stw	r6,40(sp)
    7ae0:	d8001115 	stw	zero,68(sp)
    7ae4:	d8c00d17 	ldw	r3,52(sp)
    7ae8:	1802ff16 	blt	r3,zero,86e8 <_dtoa_r+0xe5c>
    7aec:	d9000a17 	ldw	r4,40(sp)
    7af0:	d8c00915 	stw	r3,36(sp)
    7af4:	d8001015 	stw	zero,64(sp)
    7af8:	20c9883a 	add	r4,r4,r3
    7afc:	d9000a15 	stw	r4,40(sp)
    7b00:	d9001717 	ldw	r4,92(sp)
    7b04:	00800244 	movi	r2,9
    7b08:	11004636 	bltu	r2,r4,7c24 <_dtoa_r+0x398>
    7b0c:	00800144 	movi	r2,5
    7b10:	11020416 	blt	r2,r4,8324 <_dtoa_r+0xa98>
    7b14:	04400044 	movi	r17,1
    7b18:	d8c01717 	ldw	r3,92(sp)
    7b1c:	00800144 	movi	r2,5
    7b20:	10c1ed36 	bltu	r2,r3,82d8 <_dtoa_r+0xa4c>
    7b24:	18c5883a 	add	r2,r3,r3
    7b28:	1085883a 	add	r2,r2,r2
    7b2c:	00c00034 	movhi	r3,0
    7b30:	18ded004 	addi	r3,r3,31552
    7b34:	10c5883a 	add	r2,r2,r3
    7b38:	11000017 	ldw	r4,0(r2)
    7b3c:	2000683a 	jmp	r4
    7b40:	00007c2c 	andhi	zero,zero,496
    7b44:	00007c2c 	andhi	zero,zero,496
    7b48:	0000862c 	andhi	zero,zero,536
    7b4c:	00008604 	movi	zero,536
    7b50:	00008648 	cmpgei	zero,zero,537
    7b54:	00008654 	movui	zero,537
    7b58:	d9002717 	ldw	r4,156(sp)
    7b5c:	0089c3c4 	movi	r2,9999
    7b60:	20800015 	stw	r2,0(r4)
    7b64:	a0001026 	beq	r20,zero,7ba8 <_dtoa_r+0x31c>
    7b68:	00c20034 	movhi	r3,2048
    7b6c:	18c04404 	addi	r3,r3,272
    7b70:	d9802917 	ldw	r6,164(sp)
    7b74:	303f7926 	beq	r6,zero,795c <_dtoa_r+0xd0>
    7b78:	188000c7 	ldb	r2,3(r3)
    7b7c:	190000c4 	addi	r4,r3,3
    7b80:	1000101e 	bne	r2,zero,7bc4 <_dtoa_r+0x338>
    7b84:	d8802917 	ldw	r2,164(sp)
    7b88:	11000015 	stw	r4,0(r2)
    7b8c:	003f7306 	br	795c <_dtoa_r+0xd0>
    7b90:	00a00034 	movhi	r2,32768
    7b94:	10bfffc4 	addi	r2,r2,-1
    7b98:	00c00044 	movi	r3,1
    7b9c:	88aa703a 	and	r21,r17,r2
    7ba0:	90c00015 	stw	r3,0(r18)
    7ba4:	003f5806 	br	7908 <_dtoa_r+0x7c>
    7ba8:	00800434 	movhi	r2,16
    7bac:	10bfffc4 	addi	r2,r2,-1
    7bb0:	a884703a 	and	r2,r21,r2
    7bb4:	103fec1e 	bne	r2,zero,7b68 <_dtoa_r+0x2dc>
    7bb8:	00c20034 	movhi	r3,2048
    7bbc:	18c04104 	addi	r3,r3,260
    7bc0:	003feb06 	br	7b70 <_dtoa_r+0x2e4>
    7bc4:	d8802917 	ldw	r2,164(sp)
    7bc8:	19000204 	addi	r4,r3,8
    7bcc:	11000015 	stw	r4,0(r2)
    7bd0:	003f6206 	br	795c <_dtoa_r+0xd0>
    7bd4:	ddc00117 	ldw	r23,4(sp)
    7bd8:	d8800217 	ldw	r2,8(sp)
    7bdc:	01000804 	movi	r4,32
    7be0:	b8c10c84 	addi	r3,r23,1074
    7be4:	18a3883a 	add	r17,r3,r2
    7be8:	2441b80e 	bge	r4,r17,82cc <_dtoa_r+0xa40>
    7bec:	00c01004 	movi	r3,64
    7bf0:	1c47c83a 	sub	r3,r3,r17
    7bf4:	88bff804 	addi	r2,r17,-32
    7bf8:	a8c6983a 	sll	r3,r21,r3
    7bfc:	a084d83a 	srl	r2,r20,r2
    7c00:	1888b03a 	or	r4,r3,r2
    7c04:	000e1700 	call	e170 <__floatunsidf>
    7c08:	1011883a 	mov	r8,r2
    7c0c:	00bf8434 	movhi	r2,65040
    7c10:	01000044 	movi	r4,1
    7c14:	10d3883a 	add	r9,r2,r3
    7c18:	8dbef344 	addi	r22,r17,-1075
    7c1c:	d9000815 	stw	r4,32(sp)
    7c20:	003f6f06 	br	79e0 <_dtoa_r+0x154>
    7c24:	d8001715 	stw	zero,92(sp)
    7c28:	04400044 	movi	r17,1
    7c2c:	00bfffc4 	movi	r2,-1
    7c30:	00c00044 	movi	r3,1
    7c34:	d8800e15 	stw	r2,56(sp)
    7c38:	d8002615 	stw	zero,152(sp)
    7c3c:	d8800f15 	stw	r2,60(sp)
    7c40:	d8c00b15 	stw	r3,44(sp)
    7c44:	1021883a 	mov	r16,r2
    7c48:	d8801617 	ldw	r2,88(sp)
    7c4c:	10001115 	stw	zero,68(r2)
    7c50:	d8801617 	ldw	r2,88(sp)
    7c54:	11401117 	ldw	r5,68(r2)
    7c58:	1009883a 	mov	r4,r2
    7c5c:	000ae680 	call	ae68 <_Balloc>
    7c60:	d8c01617 	ldw	r3,88(sp)
    7c64:	d8800515 	stw	r2,20(sp)
    7c68:	18801015 	stw	r2,64(r3)
    7c6c:	00800384 	movi	r2,14
    7c70:	14006836 	bltu	r2,r16,7e14 <_dtoa_r+0x588>
    7c74:	8805003a 	cmpeq	r2,r17,zero
    7c78:	1000661e 	bne	r2,zero,7e14 <_dtoa_r+0x588>
    7c7c:	d9000d17 	ldw	r4,52(sp)
    7c80:	0102300e 	bge	zero,r4,8544 <_dtoa_r+0xcb8>
    7c84:	208003cc 	andi	r2,r4,15
    7c88:	100490fa 	slli	r2,r2,3
    7c8c:	2025d13a 	srai	r18,r4,4
    7c90:	00c20034 	movhi	r3,2048
    7c94:	18c05604 	addi	r3,r3,344
    7c98:	10c5883a 	add	r2,r2,r3
    7c9c:	90c0040c 	andi	r3,r18,16
    7ca0:	14000017 	ldw	r16,0(r2)
    7ca4:	14400117 	ldw	r17,4(r2)
    7ca8:	18036a1e 	bne	r3,zero,8a54 <_dtoa_r+0x11c8>
    7cac:	05800084 	movi	r22,2
    7cb0:	90001026 	beq	r18,zero,7cf4 <_dtoa_r+0x468>
    7cb4:	04c20034 	movhi	r19,2048
    7cb8:	9cc08804 	addi	r19,r19,544
    7cbc:	9080004c 	andi	r2,r18,1
    7cc0:	1005003a 	cmpeq	r2,r2,zero
    7cc4:	1000081e 	bne	r2,zero,7ce8 <_dtoa_r+0x45c>
    7cc8:	99800017 	ldw	r6,0(r19)
    7ccc:	99c00117 	ldw	r7,4(r19)
    7cd0:	880b883a 	mov	r5,r17
    7cd4:	8009883a 	mov	r4,r16
    7cd8:	000d6dc0 	call	d6dc <__muldf3>
    7cdc:	1021883a 	mov	r16,r2
    7ce0:	b5800044 	addi	r22,r22,1
    7ce4:	1823883a 	mov	r17,r3
    7ce8:	9025d07a 	srai	r18,r18,1
    7cec:	9cc00204 	addi	r19,r19,8
    7cf0:	903ff21e 	bne	r18,zero,7cbc <_dtoa_r+0x430>
    7cf4:	a80b883a 	mov	r5,r21
    7cf8:	a009883a 	mov	r4,r20
    7cfc:	880f883a 	mov	r7,r17
    7d00:	800d883a 	mov	r6,r16
    7d04:	000daa00 	call	daa0 <__divdf3>
    7d08:	1029883a 	mov	r20,r2
    7d0c:	182b883a 	mov	r21,r3
    7d10:	d8c00c17 	ldw	r3,48(sp)
    7d14:	1805003a 	cmpeq	r2,r3,zero
    7d18:	1000081e 	bne	r2,zero,7d3c <_dtoa_r+0x4b0>
    7d1c:	0005883a 	mov	r2,zero
    7d20:	00cffc34 	movhi	r3,16368
    7d24:	180f883a 	mov	r7,r3
    7d28:	a009883a 	mov	r4,r20
    7d2c:	a80b883a 	mov	r5,r21
    7d30:	100d883a 	mov	r6,r2
    7d34:	000df180 	call	df18 <__ltdf2>
    7d38:	1003fe16 	blt	r2,zero,8d34 <_dtoa_r+0x14a8>
    7d3c:	b009883a 	mov	r4,r22
    7d40:	000dfa00 	call	dfa0 <__floatsidf>
    7d44:	180b883a 	mov	r5,r3
    7d48:	1009883a 	mov	r4,r2
    7d4c:	a00d883a 	mov	r6,r20
    7d50:	a80f883a 	mov	r7,r21
    7d54:	000d6dc0 	call	d6dc <__muldf3>
    7d58:	0011883a 	mov	r8,zero
    7d5c:	02500734 	movhi	r9,16412
    7d60:	1009883a 	mov	r4,r2
    7d64:	180b883a 	mov	r5,r3
    7d68:	480f883a 	mov	r7,r9
    7d6c:	400d883a 	mov	r6,r8
    7d70:	000d6680 	call	d668 <__adddf3>
    7d74:	d9000f17 	ldw	r4,60(sp)
    7d78:	102d883a 	mov	r22,r2
    7d7c:	00bf3034 	movhi	r2,64704
    7d80:	18b9883a 	add	fp,r3,r2
    7d84:	e02f883a 	mov	r23,fp
    7d88:	20028f1e 	bne	r4,zero,87c8 <_dtoa_r+0xf3c>
    7d8c:	0005883a 	mov	r2,zero
    7d90:	00d00534 	movhi	r3,16404
    7d94:	a009883a 	mov	r4,r20
    7d98:	a80b883a 	mov	r5,r21
    7d9c:	180f883a 	mov	r7,r3
    7da0:	100d883a 	mov	r6,r2
    7da4:	000d5e80 	call	d5e8 <__subdf3>
    7da8:	1009883a 	mov	r4,r2
    7dac:	e00f883a 	mov	r7,fp
    7db0:	180b883a 	mov	r5,r3
    7db4:	b00d883a 	mov	r6,r22
    7db8:	1025883a 	mov	r18,r2
    7dbc:	1827883a 	mov	r19,r3
    7dc0:	000de080 	call	de08 <__gtdf2>
    7dc4:	00834f16 	blt	zero,r2,8b04 <_dtoa_r+0x1278>
    7dc8:	e0e0003c 	xorhi	r3,fp,32768
    7dcc:	9009883a 	mov	r4,r18
    7dd0:	980b883a 	mov	r5,r19
    7dd4:	180f883a 	mov	r7,r3
    7dd8:	b00d883a 	mov	r6,r22
    7ddc:	000df180 	call	df18 <__ltdf2>
    7de0:	1000080e 	bge	r2,zero,7e04 <_dtoa_r+0x578>
    7de4:	0027883a 	mov	r19,zero
    7de8:	0025883a 	mov	r18,zero
    7dec:	d8802617 	ldw	r2,152(sp)
    7df0:	df000517 	ldw	fp,20(sp)
    7df4:	d8000615 	stw	zero,24(sp)
    7df8:	0084303a 	nor	r2,zero,r2
    7dfc:	d8800d15 	stw	r2,52(sp)
    7e00:	00019b06 	br	8470 <_dtoa_r+0xbe4>
    7e04:	d9801217 	ldw	r6,72(sp)
    7e08:	d8801317 	ldw	r2,76(sp)
    7e0c:	3029883a 	mov	r20,r6
    7e10:	102b883a 	mov	r21,r2
    7e14:	d8c00217 	ldw	r3,8(sp)
    7e18:	18008516 	blt	r3,zero,8030 <_dtoa_r+0x7a4>
    7e1c:	d9000d17 	ldw	r4,52(sp)
    7e20:	00800384 	movi	r2,14
    7e24:	11008216 	blt	r2,r4,8030 <_dtoa_r+0x7a4>
    7e28:	200490fa 	slli	r2,r4,3
    7e2c:	d9802617 	ldw	r6,152(sp)
    7e30:	00c20034 	movhi	r3,2048
    7e34:	18c05604 	addi	r3,r3,344
    7e38:	10c5883a 	add	r2,r2,r3
    7e3c:	14800017 	ldw	r18,0(r2)
    7e40:	14c00117 	ldw	r19,4(r2)
    7e44:	30031e16 	blt	r6,zero,8ac0 <_dtoa_r+0x1234>
    7e48:	d9000517 	ldw	r4,20(sp)
    7e4c:	d8c00f17 	ldw	r3,60(sp)
    7e50:	a823883a 	mov	r17,r21
    7e54:	a021883a 	mov	r16,r20
    7e58:	192b883a 	add	r21,r3,r4
    7e5c:	2039883a 	mov	fp,r4
    7e60:	00000f06 	br	7ea0 <_dtoa_r+0x614>
    7e64:	0005883a 	mov	r2,zero
    7e68:	00d00934 	movhi	r3,16420
    7e6c:	5009883a 	mov	r4,r10
    7e70:	580b883a 	mov	r5,r11
    7e74:	180f883a 	mov	r7,r3
    7e78:	100d883a 	mov	r6,r2
    7e7c:	000d6dc0 	call	d6dc <__muldf3>
    7e80:	180b883a 	mov	r5,r3
    7e84:	000d883a 	mov	r6,zero
    7e88:	000f883a 	mov	r7,zero
    7e8c:	1009883a 	mov	r4,r2
    7e90:	1021883a 	mov	r16,r2
    7e94:	1823883a 	mov	r17,r3
    7e98:	000dd800 	call	dd80 <__nedf2>
    7e9c:	10004526 	beq	r2,zero,7fb4 <_dtoa_r+0x728>
    7ea0:	900d883a 	mov	r6,r18
    7ea4:	980f883a 	mov	r7,r19
    7ea8:	8009883a 	mov	r4,r16
    7eac:	880b883a 	mov	r5,r17
    7eb0:	000daa00 	call	daa0 <__divdf3>
    7eb4:	180b883a 	mov	r5,r3
    7eb8:	1009883a 	mov	r4,r2
    7ebc:	000e0980 	call	e098 <__fixdfsi>
    7ec0:	1009883a 	mov	r4,r2
    7ec4:	1029883a 	mov	r20,r2
    7ec8:	000dfa00 	call	dfa0 <__floatsidf>
    7ecc:	180f883a 	mov	r7,r3
    7ed0:	9009883a 	mov	r4,r18
    7ed4:	980b883a 	mov	r5,r19
    7ed8:	100d883a 	mov	r6,r2
    7edc:	000d6dc0 	call	d6dc <__muldf3>
    7ee0:	180f883a 	mov	r7,r3
    7ee4:	880b883a 	mov	r5,r17
    7ee8:	8009883a 	mov	r4,r16
    7eec:	100d883a 	mov	r6,r2
    7ef0:	000d5e80 	call	d5e8 <__subdf3>
    7ef4:	1015883a 	mov	r10,r2
    7ef8:	a0800c04 	addi	r2,r20,48
    7efc:	e0800005 	stb	r2,0(fp)
    7f00:	e7000044 	addi	fp,fp,1
    7f04:	1817883a 	mov	r11,r3
    7f08:	e57fd61e 	bne	fp,r21,7e64 <_dtoa_r+0x5d8>
    7f0c:	500d883a 	mov	r6,r10
    7f10:	180f883a 	mov	r7,r3
    7f14:	5009883a 	mov	r4,r10
    7f18:	180b883a 	mov	r5,r3
    7f1c:	000d6680 	call	d668 <__adddf3>
    7f20:	100d883a 	mov	r6,r2
    7f24:	9009883a 	mov	r4,r18
    7f28:	980b883a 	mov	r5,r19
    7f2c:	180f883a 	mov	r7,r3
    7f30:	1021883a 	mov	r16,r2
    7f34:	1823883a 	mov	r17,r3
    7f38:	000df180 	call	df18 <__ltdf2>
    7f3c:	10000816 	blt	r2,zero,7f60 <_dtoa_r+0x6d4>
    7f40:	980b883a 	mov	r5,r19
    7f44:	800d883a 	mov	r6,r16
    7f48:	880f883a 	mov	r7,r17
    7f4c:	9009883a 	mov	r4,r18
    7f50:	000dcf80 	call	dcf8 <__eqdf2>
    7f54:	1000171e 	bne	r2,zero,7fb4 <_dtoa_r+0x728>
    7f58:	a080004c 	andi	r2,r20,1
    7f5c:	10001526 	beq	r2,zero,7fb4 <_dtoa_r+0x728>
    7f60:	d8800d17 	ldw	r2,52(sp)
    7f64:	d8800415 	stw	r2,16(sp)
    7f68:	e009883a 	mov	r4,fp
    7f6c:	213fffc4 	addi	r4,r4,-1
    7f70:	20c00007 	ldb	r3,0(r4)
    7f74:	00800e44 	movi	r2,57
    7f78:	1880081e 	bne	r3,r2,7f9c <_dtoa_r+0x710>
    7f7c:	d8800517 	ldw	r2,20(sp)
    7f80:	113ffa1e 	bne	r2,r4,7f6c <_dtoa_r+0x6e0>
    7f84:	d8c00417 	ldw	r3,16(sp)
    7f88:	d9800517 	ldw	r6,20(sp)
    7f8c:	00800c04 	movi	r2,48
    7f90:	18c00044 	addi	r3,r3,1
    7f94:	d8c00415 	stw	r3,16(sp)
    7f98:	30800005 	stb	r2,0(r6)
    7f9c:	20800003 	ldbu	r2,0(r4)
    7fa0:	d8c00417 	ldw	r3,16(sp)
    7fa4:	27000044 	addi	fp,r4,1
    7fa8:	10800044 	addi	r2,r2,1
    7fac:	d8c00d15 	stw	r3,52(sp)
    7fb0:	20800005 	stb	r2,0(r4)
    7fb4:	d9001617 	ldw	r4,88(sp)
    7fb8:	d9400717 	ldw	r5,28(sp)
    7fbc:	000a8e80 	call	a8e8 <_Bfree>
    7fc0:	e0000005 	stb	zero,0(fp)
    7fc4:	d9800d17 	ldw	r6,52(sp)
    7fc8:	d8c02717 	ldw	r3,156(sp)
    7fcc:	d9002917 	ldw	r4,164(sp)
    7fd0:	30800044 	addi	r2,r6,1
    7fd4:	18800015 	stw	r2,0(r3)
    7fd8:	20029c26 	beq	r4,zero,8a4c <_dtoa_r+0x11c0>
    7fdc:	d8c00517 	ldw	r3,20(sp)
    7fe0:	27000015 	stw	fp,0(r4)
    7fe4:	003e5d06 	br	795c <_dtoa_r+0xd0>
    7fe8:	d9800d17 	ldw	r6,52(sp)
    7fec:	00c20034 	movhi	r3,2048
    7ff0:	18c05604 	addi	r3,r3,344
    7ff4:	d9001217 	ldw	r4,72(sp)
    7ff8:	300490fa 	slli	r2,r6,3
    7ffc:	d9401317 	ldw	r5,76(sp)
    8000:	10c5883a 	add	r2,r2,r3
    8004:	12000017 	ldw	r8,0(r2)
    8008:	12400117 	ldw	r9,4(r2)
    800c:	400d883a 	mov	r6,r8
    8010:	480f883a 	mov	r7,r9
    8014:	000df180 	call	df18 <__ltdf2>
    8018:	1000030e 	bge	r2,zero,8028 <_dtoa_r+0x79c>
    801c:	d8800d17 	ldw	r2,52(sp)
    8020:	10bfffc4 	addi	r2,r2,-1
    8024:	d8800d15 	stw	r2,52(sp)
    8028:	d8000c15 	stw	zero,48(sp)
    802c:	003ea806 	br	7ad0 <_dtoa_r+0x244>
    8030:	d9000b17 	ldw	r4,44(sp)
    8034:	202cc03a 	cmpne	r22,r4,zero
    8038:	b000c71e 	bne	r22,zero,8358 <_dtoa_r+0xacc>
    803c:	dc001117 	ldw	r16,68(sp)
    8040:	dc801017 	ldw	r18,64(sp)
    8044:	0027883a 	mov	r19,zero
    8048:	04000b0e 	bge	zero,r16,8078 <_dtoa_r+0x7ec>
    804c:	d8c00a17 	ldw	r3,40(sp)
    8050:	00c0090e 	bge	zero,r3,8078 <_dtoa_r+0x7ec>
    8054:	8005883a 	mov	r2,r16
    8058:	1c011316 	blt	r3,r16,84a8 <_dtoa_r+0xc1c>
    805c:	d9000a17 	ldw	r4,40(sp)
    8060:	d9801117 	ldw	r6,68(sp)
    8064:	80a1c83a 	sub	r16,r16,r2
    8068:	2089c83a 	sub	r4,r4,r2
    806c:	308dc83a 	sub	r6,r6,r2
    8070:	d9000a15 	stw	r4,40(sp)
    8074:	d9801115 	stw	r6,68(sp)
    8078:	d8801017 	ldw	r2,64(sp)
    807c:	0080150e 	bge	zero,r2,80d4 <_dtoa_r+0x848>
    8080:	d8c00b17 	ldw	r3,44(sp)
    8084:	1805003a 	cmpeq	r2,r3,zero
    8088:	1001c91e 	bne	r2,zero,87b0 <_dtoa_r+0xf24>
    808c:	04800e0e 	bge	zero,r18,80c8 <_dtoa_r+0x83c>
    8090:	d9001617 	ldw	r4,88(sp)
    8094:	980b883a 	mov	r5,r19
    8098:	900d883a 	mov	r6,r18
    809c:	000b69c0 	call	b69c <__pow5mult>
    80a0:	d9001617 	ldw	r4,88(sp)
    80a4:	d9800717 	ldw	r6,28(sp)
    80a8:	100b883a 	mov	r5,r2
    80ac:	1027883a 	mov	r19,r2
    80b0:	000b3780 	call	b378 <__multiply>
    80b4:	d9001617 	ldw	r4,88(sp)
    80b8:	d9400717 	ldw	r5,28(sp)
    80bc:	1023883a 	mov	r17,r2
    80c0:	000a8e80 	call	a8e8 <_Bfree>
    80c4:	dc400715 	stw	r17,28(sp)
    80c8:	d9001017 	ldw	r4,64(sp)
    80cc:	248dc83a 	sub	r6,r4,r18
    80d0:	30010e1e 	bne	r6,zero,850c <_dtoa_r+0xc80>
    80d4:	d9001617 	ldw	r4,88(sp)
    80d8:	04400044 	movi	r17,1
    80dc:	880b883a 	mov	r5,r17
    80e0:	000b5600 	call	b560 <__i2b>
    80e4:	d9800917 	ldw	r6,36(sp)
    80e8:	1025883a 	mov	r18,r2
    80ec:	0180040e 	bge	zero,r6,8100 <_dtoa_r+0x874>
    80f0:	d9001617 	ldw	r4,88(sp)
    80f4:	100b883a 	mov	r5,r2
    80f8:	000b69c0 	call	b69c <__pow5mult>
    80fc:	1025883a 	mov	r18,r2
    8100:	d8801717 	ldw	r2,92(sp)
    8104:	8880f30e 	bge	r17,r2,84d4 <_dtoa_r+0xc48>
    8108:	0023883a 	mov	r17,zero
    810c:	d9800917 	ldw	r6,36(sp)
    8110:	30019e1e 	bne	r6,zero,878c <_dtoa_r+0xf00>
    8114:	00c00044 	movi	r3,1
    8118:	d9000a17 	ldw	r4,40(sp)
    811c:	20c5883a 	add	r2,r4,r3
    8120:	10c007cc 	andi	r3,r2,31
    8124:	1800841e 	bne	r3,zero,8338 <_dtoa_r+0xaac>
    8128:	00800704 	movi	r2,28
    812c:	d9000a17 	ldw	r4,40(sp)
    8130:	d9801117 	ldw	r6,68(sp)
    8134:	80a1883a 	add	r16,r16,r2
    8138:	2089883a 	add	r4,r4,r2
    813c:	308d883a 	add	r6,r6,r2
    8140:	d9000a15 	stw	r4,40(sp)
    8144:	d9801115 	stw	r6,68(sp)
    8148:	d8801117 	ldw	r2,68(sp)
    814c:	0080050e 	bge	zero,r2,8164 <_dtoa_r+0x8d8>
    8150:	d9400717 	ldw	r5,28(sp)
    8154:	d9001617 	ldw	r4,88(sp)
    8158:	100d883a 	mov	r6,r2
    815c:	000b22c0 	call	b22c <__lshift>
    8160:	d8800715 	stw	r2,28(sp)
    8164:	d8c00a17 	ldw	r3,40(sp)
    8168:	00c0050e 	bge	zero,r3,8180 <_dtoa_r+0x8f4>
    816c:	d9001617 	ldw	r4,88(sp)
    8170:	900b883a 	mov	r5,r18
    8174:	180d883a 	mov	r6,r3
    8178:	000b22c0 	call	b22c <__lshift>
    817c:	1025883a 	mov	r18,r2
    8180:	d9000c17 	ldw	r4,48(sp)
    8184:	2005003a 	cmpeq	r2,r4,zero
    8188:	10016f26 	beq	r2,zero,8748 <_dtoa_r+0xebc>
    818c:	d9000f17 	ldw	r4,60(sp)
    8190:	0102170e 	bge	zero,r4,89f0 <_dtoa_r+0x1164>
    8194:	d9800b17 	ldw	r6,44(sp)
    8198:	3005003a 	cmpeq	r2,r6,zero
    819c:	1000881e 	bne	r2,zero,83c0 <_dtoa_r+0xb34>
    81a0:	0400050e 	bge	zero,r16,81b8 <_dtoa_r+0x92c>
    81a4:	d9001617 	ldw	r4,88(sp)
    81a8:	980b883a 	mov	r5,r19
    81ac:	800d883a 	mov	r6,r16
    81b0:	000b22c0 	call	b22c <__lshift>
    81b4:	1027883a 	mov	r19,r2
    81b8:	8804c03a 	cmpne	r2,r17,zero
    81bc:	1002541e 	bne	r2,zero,8b10 <_dtoa_r+0x1284>
    81c0:	980b883a 	mov	r5,r19
    81c4:	dd800517 	ldw	r22,20(sp)
    81c8:	dcc00615 	stw	r19,24(sp)
    81cc:	a700004c 	andi	fp,r20,1
    81d0:	2827883a 	mov	r19,r5
    81d4:	d9000717 	ldw	r4,28(sp)
    81d8:	900b883a 	mov	r5,r18
    81dc:	00076740 	call	7674 <quorem>
    81e0:	d9000717 	ldw	r4,28(sp)
    81e4:	d9400617 	ldw	r5,24(sp)
    81e8:	1023883a 	mov	r17,r2
    81ec:	8dc00c04 	addi	r23,r17,48
    81f0:	000aa440 	call	aa44 <__mcmp>
    81f4:	d9001617 	ldw	r4,88(sp)
    81f8:	900b883a 	mov	r5,r18
    81fc:	980d883a 	mov	r6,r19
    8200:	1029883a 	mov	r20,r2
    8204:	000b0a00 	call	b0a0 <__mdiff>
    8208:	102b883a 	mov	r21,r2
    820c:	10800317 	ldw	r2,12(r2)
    8210:	1001281e 	bne	r2,zero,86b4 <_dtoa_r+0xe28>
    8214:	d9000717 	ldw	r4,28(sp)
    8218:	a80b883a 	mov	r5,r21
    821c:	000aa440 	call	aa44 <__mcmp>
    8220:	d9001617 	ldw	r4,88(sp)
    8224:	1021883a 	mov	r16,r2
    8228:	a80b883a 	mov	r5,r21
    822c:	000a8e80 	call	a8e8 <_Bfree>
    8230:	8000041e 	bne	r16,zero,8244 <_dtoa_r+0x9b8>
    8234:	d8801717 	ldw	r2,92(sp)
    8238:	1000021e 	bne	r2,zero,8244 <_dtoa_r+0x9b8>
    823c:	e004c03a 	cmpne	r2,fp,zero
    8240:	10011726 	beq	r2,zero,86a0 <_dtoa_r+0xe14>
    8244:	a0010616 	blt	r20,zero,8660 <_dtoa_r+0xdd4>
    8248:	a000041e 	bne	r20,zero,825c <_dtoa_r+0x9d0>
    824c:	d8c01717 	ldw	r3,92(sp)
    8250:	1800021e 	bne	r3,zero,825c <_dtoa_r+0x9d0>
    8254:	e004c03a 	cmpne	r2,fp,zero
    8258:	10010126 	beq	r2,zero,8660 <_dtoa_r+0xdd4>
    825c:	04023d16 	blt	zero,r16,8b54 <_dtoa_r+0x12c8>
    8260:	b5c00005 	stb	r23,0(r22)
    8264:	d9800517 	ldw	r6,20(sp)
    8268:	d9000f17 	ldw	r4,60(sp)
    826c:	b5800044 	addi	r22,r22,1
    8270:	3105883a 	add	r2,r6,r4
    8274:	b0806526 	beq	r22,r2,840c <_dtoa_r+0xb80>
    8278:	d9400717 	ldw	r5,28(sp)
    827c:	d9001617 	ldw	r4,88(sp)
    8280:	01800284 	movi	r6,10
    8284:	000f883a 	mov	r7,zero
    8288:	000b59c0 	call	b59c <__multadd>
    828c:	d8800715 	stw	r2,28(sp)
    8290:	d8800617 	ldw	r2,24(sp)
    8294:	14c10c26 	beq	r2,r19,86c8 <_dtoa_r+0xe3c>
    8298:	d9400617 	ldw	r5,24(sp)
    829c:	d9001617 	ldw	r4,88(sp)
    82a0:	01800284 	movi	r6,10
    82a4:	000f883a 	mov	r7,zero
    82a8:	000b59c0 	call	b59c <__multadd>
    82ac:	d9001617 	ldw	r4,88(sp)
    82b0:	980b883a 	mov	r5,r19
    82b4:	01800284 	movi	r6,10
    82b8:	000f883a 	mov	r7,zero
    82bc:	d8800615 	stw	r2,24(sp)
    82c0:	000b59c0 	call	b59c <__multadd>
    82c4:	1027883a 	mov	r19,r2
    82c8:	003fc206 	br	81d4 <_dtoa_r+0x948>
    82cc:	2445c83a 	sub	r2,r4,r17
    82d0:	a088983a 	sll	r4,r20,r2
    82d4:	003e4b06 	br	7c04 <_dtoa_r+0x378>
    82d8:	01bfffc4 	movi	r6,-1
    82dc:	00800044 	movi	r2,1
    82e0:	d9800e15 	stw	r6,56(sp)
    82e4:	d9800f15 	stw	r6,60(sp)
    82e8:	d8800b15 	stw	r2,44(sp)
    82ec:	d8c01617 	ldw	r3,88(sp)
    82f0:	008005c4 	movi	r2,23
    82f4:	18001115 	stw	zero,68(r3)
    82f8:	1580082e 	bgeu	r2,r22,831c <_dtoa_r+0xa90>
    82fc:	00c00104 	movi	r3,4
    8300:	0009883a 	mov	r4,zero
    8304:	18c7883a 	add	r3,r3,r3
    8308:	18800504 	addi	r2,r3,20
    830c:	21000044 	addi	r4,r4,1
    8310:	b0bffc2e 	bgeu	r22,r2,8304 <_dtoa_r+0xa78>
    8314:	d9801617 	ldw	r6,88(sp)
    8318:	31001115 	stw	r4,68(r6)
    831c:	dc000f17 	ldw	r16,60(sp)
    8320:	003e4b06 	br	7c50 <_dtoa_r+0x3c4>
    8324:	d9801717 	ldw	r6,92(sp)
    8328:	0023883a 	mov	r17,zero
    832c:	31bfff04 	addi	r6,r6,-4
    8330:	d9801715 	stw	r6,92(sp)
    8334:	003df806 	br	7b18 <_dtoa_r+0x28c>
    8338:	00800804 	movi	r2,32
    833c:	10c9c83a 	sub	r4,r2,r3
    8340:	00c00104 	movi	r3,4
    8344:	19005a16 	blt	r3,r4,84b0 <_dtoa_r+0xc24>
    8348:	008000c4 	movi	r2,3
    834c:	113f7e16 	blt	r2,r4,8148 <_dtoa_r+0x8bc>
    8350:	20800704 	addi	r2,r4,28
    8354:	003f7506 	br	812c <_dtoa_r+0x8a0>
    8358:	d9801717 	ldw	r6,92(sp)
    835c:	00800044 	movi	r2,1
    8360:	1180a10e 	bge	r2,r6,85e8 <_dtoa_r+0xd5c>
    8364:	d9800f17 	ldw	r6,60(sp)
    8368:	d8c01017 	ldw	r3,64(sp)
    836c:	30bfffc4 	addi	r2,r6,-1
    8370:	1881c616 	blt	r3,r2,8a8c <_dtoa_r+0x1200>
    8374:	18a5c83a 	sub	r18,r3,r2
    8378:	d8800f17 	ldw	r2,60(sp)
    837c:	10026216 	blt	r2,zero,8d08 <_dtoa_r+0x147c>
    8380:	dc001117 	ldw	r16,68(sp)
    8384:	1007883a 	mov	r3,r2
    8388:	d9800a17 	ldw	r6,40(sp)
    838c:	d8801117 	ldw	r2,68(sp)
    8390:	d9001617 	ldw	r4,88(sp)
    8394:	30cd883a 	add	r6,r6,r3
    8398:	10c5883a 	add	r2,r2,r3
    839c:	01400044 	movi	r5,1
    83a0:	d9800a15 	stw	r6,40(sp)
    83a4:	d8801115 	stw	r2,68(sp)
    83a8:	000b5600 	call	b560 <__i2b>
    83ac:	1027883a 	mov	r19,r2
    83b0:	003f2506 	br	8048 <_dtoa_r+0x7bc>
    83b4:	00c20034 	movhi	r3,2048
    83b8:	18c03804 	addi	r3,r3,224
    83bc:	003d6706 	br	795c <_dtoa_r+0xd0>
    83c0:	dd800517 	ldw	r22,20(sp)
    83c4:	04000044 	movi	r16,1
    83c8:	00000706 	br	83e8 <_dtoa_r+0xb5c>
    83cc:	d9400717 	ldw	r5,28(sp)
    83d0:	d9001617 	ldw	r4,88(sp)
    83d4:	01800284 	movi	r6,10
    83d8:	000f883a 	mov	r7,zero
    83dc:	000b59c0 	call	b59c <__multadd>
    83e0:	d8800715 	stw	r2,28(sp)
    83e4:	84000044 	addi	r16,r16,1
    83e8:	d9000717 	ldw	r4,28(sp)
    83ec:	900b883a 	mov	r5,r18
    83f0:	00076740 	call	7674 <quorem>
    83f4:	15c00c04 	addi	r23,r2,48
    83f8:	b5c00005 	stb	r23,0(r22)
    83fc:	d8c00f17 	ldw	r3,60(sp)
    8400:	b5800044 	addi	r22,r22,1
    8404:	80fff116 	blt	r16,r3,83cc <_dtoa_r+0xb40>
    8408:	d8000615 	stw	zero,24(sp)
    840c:	d9400717 	ldw	r5,28(sp)
    8410:	d9001617 	ldw	r4,88(sp)
    8414:	01800044 	movi	r6,1
    8418:	000b22c0 	call	b22c <__lshift>
    841c:	1009883a 	mov	r4,r2
    8420:	900b883a 	mov	r5,r18
    8424:	d8800715 	stw	r2,28(sp)
    8428:	000aa440 	call	aa44 <__mcmp>
    842c:	00803c0e 	bge	zero,r2,8520 <_dtoa_r+0xc94>
    8430:	b009883a 	mov	r4,r22
    8434:	213fffc4 	addi	r4,r4,-1
    8438:	21400003 	ldbu	r5,0(r4)
    843c:	00800e44 	movi	r2,57
    8440:	28c03fcc 	andi	r3,r5,255
    8444:	18c0201c 	xori	r3,r3,128
    8448:	18ffe004 	addi	r3,r3,-128
    844c:	1881981e 	bne	r3,r2,8ab0 <_dtoa_r+0x1224>
    8450:	d9800517 	ldw	r6,20(sp)
    8454:	21bff71e 	bne	r4,r6,8434 <_dtoa_r+0xba8>
    8458:	d8800d17 	ldw	r2,52(sp)
    845c:	37000044 	addi	fp,r6,1
    8460:	10800044 	addi	r2,r2,1
    8464:	d8800d15 	stw	r2,52(sp)
    8468:	00800c44 	movi	r2,49
    846c:	30800005 	stb	r2,0(r6)
    8470:	d9001617 	ldw	r4,88(sp)
    8474:	900b883a 	mov	r5,r18
    8478:	000a8e80 	call	a8e8 <_Bfree>
    847c:	983ecd26 	beq	r19,zero,7fb4 <_dtoa_r+0x728>
    8480:	d8c00617 	ldw	r3,24(sp)
    8484:	18000426 	beq	r3,zero,8498 <_dtoa_r+0xc0c>
    8488:	1cc00326 	beq	r3,r19,8498 <_dtoa_r+0xc0c>
    848c:	d9001617 	ldw	r4,88(sp)
    8490:	180b883a 	mov	r5,r3
    8494:	000a8e80 	call	a8e8 <_Bfree>
    8498:	d9001617 	ldw	r4,88(sp)
    849c:	980b883a 	mov	r5,r19
    84a0:	000a8e80 	call	a8e8 <_Bfree>
    84a4:	003ec306 	br	7fb4 <_dtoa_r+0x728>
    84a8:	1805883a 	mov	r2,r3
    84ac:	003eeb06 	br	805c <_dtoa_r+0x7d0>
    84b0:	d9800a17 	ldw	r6,40(sp)
    84b4:	d8c01117 	ldw	r3,68(sp)
    84b8:	20bfff04 	addi	r2,r4,-4
    84bc:	308d883a 	add	r6,r6,r2
    84c0:	1887883a 	add	r3,r3,r2
    84c4:	80a1883a 	add	r16,r16,r2
    84c8:	d9800a15 	stw	r6,40(sp)
    84cc:	d8c01115 	stw	r3,68(sp)
    84d0:	003f1d06 	br	8148 <_dtoa_r+0x8bc>
    84d4:	a03f0c1e 	bne	r20,zero,8108 <_dtoa_r+0x87c>
    84d8:	00800434 	movhi	r2,16
    84dc:	10bfffc4 	addi	r2,r2,-1
    84e0:	a884703a 	and	r2,r21,r2
    84e4:	103f081e 	bne	r2,zero,8108 <_dtoa_r+0x87c>
    84e8:	a89ffc2c 	andhi	r2,r21,32752
    84ec:	103f0626 	beq	r2,zero,8108 <_dtoa_r+0x87c>
    84f0:	d8c01117 	ldw	r3,68(sp)
    84f4:	d9000a17 	ldw	r4,40(sp)
    84f8:	18c00044 	addi	r3,r3,1
    84fc:	21000044 	addi	r4,r4,1
    8500:	d8c01115 	stw	r3,68(sp)
    8504:	d9000a15 	stw	r4,40(sp)
    8508:	003f0006 	br	810c <_dtoa_r+0x880>
    850c:	d9400717 	ldw	r5,28(sp)
    8510:	d9001617 	ldw	r4,88(sp)
    8514:	000b69c0 	call	b69c <__pow5mult>
    8518:	d8800715 	stw	r2,28(sp)
    851c:	003eed06 	br	80d4 <_dtoa_r+0x848>
    8520:	1000021e 	bne	r2,zero,852c <_dtoa_r+0xca0>
    8524:	b880004c 	andi	r2,r23,1
    8528:	103fc11e 	bne	r2,zero,8430 <_dtoa_r+0xba4>
    852c:	b5bfffc4 	addi	r22,r22,-1
    8530:	b0c00007 	ldb	r3,0(r22)
    8534:	00800c04 	movi	r2,48
    8538:	18bffc26 	beq	r3,r2,852c <_dtoa_r+0xca0>
    853c:	b7000044 	addi	fp,r22,1
    8540:	003fcb06 	br	8470 <_dtoa_r+0xbe4>
    8544:	d9800d17 	ldw	r6,52(sp)
    8548:	018fc83a 	sub	r7,zero,r6
    854c:	3801f726 	beq	r7,zero,8d2c <_dtoa_r+0x14a0>
    8550:	398003cc 	andi	r6,r7,15
    8554:	300c90fa 	slli	r6,r6,3
    8558:	01420034 	movhi	r5,2048
    855c:	29405604 	addi	r5,r5,344
    8560:	d9001217 	ldw	r4,72(sp)
    8564:	314d883a 	add	r6,r6,r5
    8568:	30c00117 	ldw	r3,4(r6)
    856c:	30800017 	ldw	r2,0(r6)
    8570:	d9401317 	ldw	r5,76(sp)
    8574:	3821d13a 	srai	r16,r7,4
    8578:	100d883a 	mov	r6,r2
    857c:	180f883a 	mov	r7,r3
    8580:	000d6dc0 	call	d6dc <__muldf3>
    8584:	1011883a 	mov	r8,r2
    8588:	1813883a 	mov	r9,r3
    858c:	1029883a 	mov	r20,r2
    8590:	182b883a 	mov	r21,r3
    8594:	8001e526 	beq	r16,zero,8d2c <_dtoa_r+0x14a0>
    8598:	05800084 	movi	r22,2
    859c:	04420034 	movhi	r17,2048
    85a0:	8c408804 	addi	r17,r17,544
    85a4:	8080004c 	andi	r2,r16,1
    85a8:	1005003a 	cmpeq	r2,r2,zero
    85ac:	1000081e 	bne	r2,zero,85d0 <_dtoa_r+0xd44>
    85b0:	89800017 	ldw	r6,0(r17)
    85b4:	89c00117 	ldw	r7,4(r17)
    85b8:	480b883a 	mov	r5,r9
    85bc:	4009883a 	mov	r4,r8
    85c0:	000d6dc0 	call	d6dc <__muldf3>
    85c4:	1011883a 	mov	r8,r2
    85c8:	b5800044 	addi	r22,r22,1
    85cc:	1813883a 	mov	r9,r3
    85d0:	8021d07a 	srai	r16,r16,1
    85d4:	8c400204 	addi	r17,r17,8
    85d8:	803ff21e 	bne	r16,zero,85a4 <_dtoa_r+0xd18>
    85dc:	4029883a 	mov	r20,r8
    85e0:	482b883a 	mov	r21,r9
    85e4:	003dca06 	br	7d10 <_dtoa_r+0x484>
    85e8:	d9000817 	ldw	r4,32(sp)
    85ec:	2005003a 	cmpeq	r2,r4,zero
    85f0:	1001f61e 	bne	r2,zero,8dcc <_dtoa_r+0x1540>
    85f4:	dc001117 	ldw	r16,68(sp)
    85f8:	dc801017 	ldw	r18,64(sp)
    85fc:	18c10cc4 	addi	r3,r3,1075
    8600:	003f6106 	br	8388 <_dtoa_r+0xafc>
    8604:	d8000b15 	stw	zero,44(sp)
    8608:	d9802617 	ldw	r6,152(sp)
    860c:	d8c00d17 	ldw	r3,52(sp)
    8610:	30800044 	addi	r2,r6,1
    8614:	18ad883a 	add	r22,r3,r2
    8618:	b13fffc4 	addi	r4,r22,-1
    861c:	d9000e15 	stw	r4,56(sp)
    8620:	0581f60e 	bge	zero,r22,8dfc <_dtoa_r+0x1570>
    8624:	dd800f15 	stw	r22,60(sp)
    8628:	003f3006 	br	82ec <_dtoa_r+0xa60>
    862c:	d8000b15 	stw	zero,44(sp)
    8630:	d9002617 	ldw	r4,152(sp)
    8634:	0101eb0e 	bge	zero,r4,8de4 <_dtoa_r+0x1558>
    8638:	202d883a 	mov	r22,r4
    863c:	d9000e15 	stw	r4,56(sp)
    8640:	d9000f15 	stw	r4,60(sp)
    8644:	003f2906 	br	82ec <_dtoa_r+0xa60>
    8648:	01800044 	movi	r6,1
    864c:	d9800b15 	stw	r6,44(sp)
    8650:	003ff706 	br	8630 <_dtoa_r+0xda4>
    8654:	01000044 	movi	r4,1
    8658:	d9000b15 	stw	r4,44(sp)
    865c:	003fea06 	br	8608 <_dtoa_r+0xd7c>
    8660:	04000c0e 	bge	zero,r16,8694 <_dtoa_r+0xe08>
    8664:	d9400717 	ldw	r5,28(sp)
    8668:	d9001617 	ldw	r4,88(sp)
    866c:	01800044 	movi	r6,1
    8670:	000b22c0 	call	b22c <__lshift>
    8674:	1009883a 	mov	r4,r2
    8678:	900b883a 	mov	r5,r18
    867c:	d8800715 	stw	r2,28(sp)
    8680:	000aa440 	call	aa44 <__mcmp>
    8684:	0081e00e 	bge	zero,r2,8e08 <_dtoa_r+0x157c>
    8688:	bdc00044 	addi	r23,r23,1
    868c:	00800e84 	movi	r2,58
    8690:	b881a226 	beq	r23,r2,8d1c <_dtoa_r+0x1490>
    8694:	b7000044 	addi	fp,r22,1
    8698:	b5c00005 	stb	r23,0(r22)
    869c:	003f7406 	br	8470 <_dtoa_r+0xbe4>
    86a0:	00800e44 	movi	r2,57
    86a4:	b8819d26 	beq	r23,r2,8d1c <_dtoa_r+0x1490>
    86a8:	053ffa0e 	bge	zero,r20,8694 <_dtoa_r+0xe08>
    86ac:	8dc00c44 	addi	r23,r17,49
    86b0:	003ff806 	br	8694 <_dtoa_r+0xe08>
    86b4:	d9001617 	ldw	r4,88(sp)
    86b8:	a80b883a 	mov	r5,r21
    86bc:	04000044 	movi	r16,1
    86c0:	000a8e80 	call	a8e8 <_Bfree>
    86c4:	003edf06 	br	8244 <_dtoa_r+0x9b8>
    86c8:	d9001617 	ldw	r4,88(sp)
    86cc:	980b883a 	mov	r5,r19
    86d0:	01800284 	movi	r6,10
    86d4:	000f883a 	mov	r7,zero
    86d8:	000b59c0 	call	b59c <__multadd>
    86dc:	1027883a 	mov	r19,r2
    86e0:	d8800615 	stw	r2,24(sp)
    86e4:	003ebb06 	br	81d4 <_dtoa_r+0x948>
    86e8:	d9801117 	ldw	r6,68(sp)
    86ec:	d8800d17 	ldw	r2,52(sp)
    86f0:	d8000915 	stw	zero,36(sp)
    86f4:	308dc83a 	sub	r6,r6,r2
    86f8:	0087c83a 	sub	r3,zero,r2
    86fc:	d9801115 	stw	r6,68(sp)
    8700:	d8c01015 	stw	r3,64(sp)
    8704:	003cfe06 	br	7b00 <_dtoa_r+0x274>
    8708:	018dc83a 	sub	r6,zero,r6
    870c:	d9801115 	stw	r6,68(sp)
    8710:	d8000a15 	stw	zero,40(sp)
    8714:	003cf306 	br	7ae4 <_dtoa_r+0x258>
    8718:	d9000d17 	ldw	r4,52(sp)
    871c:	000dfa00 	call	dfa0 <__floatsidf>
    8720:	880b883a 	mov	r5,r17
    8724:	8009883a 	mov	r4,r16
    8728:	180f883a 	mov	r7,r3
    872c:	100d883a 	mov	r6,r2
    8730:	000dd800 	call	dd80 <__nedf2>
    8734:	103ce126 	beq	r2,zero,7abc <_dtoa_r+0x230>
    8738:	d9800d17 	ldw	r6,52(sp)
    873c:	31bfffc4 	addi	r6,r6,-1
    8740:	d9800d15 	stw	r6,52(sp)
    8744:	003cdd06 	br	7abc <_dtoa_r+0x230>
    8748:	d9000717 	ldw	r4,28(sp)
    874c:	900b883a 	mov	r5,r18
    8750:	000aa440 	call	aa44 <__mcmp>
    8754:	103e8d0e 	bge	r2,zero,818c <_dtoa_r+0x900>
    8758:	d9400717 	ldw	r5,28(sp)
    875c:	d9001617 	ldw	r4,88(sp)
    8760:	01800284 	movi	r6,10
    8764:	000f883a 	mov	r7,zero
    8768:	000b59c0 	call	b59c <__multadd>
    876c:	d9800d17 	ldw	r6,52(sp)
    8770:	d8800715 	stw	r2,28(sp)
    8774:	31bfffc4 	addi	r6,r6,-1
    8778:	d9800d15 	stw	r6,52(sp)
    877c:	b001a71e 	bne	r22,zero,8e1c <_dtoa_r+0x1590>
    8780:	d8800e17 	ldw	r2,56(sp)
    8784:	d8800f15 	stw	r2,60(sp)
    8788:	003e8006 	br	818c <_dtoa_r+0x900>
    878c:	90800417 	ldw	r2,16(r18)
    8790:	1085883a 	add	r2,r2,r2
    8794:	1085883a 	add	r2,r2,r2
    8798:	1485883a 	add	r2,r2,r18
    879c:	11000417 	ldw	r4,16(r2)
    87a0:	000a9100 	call	a910 <__hi0bits>
    87a4:	00c00804 	movi	r3,32
    87a8:	1887c83a 	sub	r3,r3,r2
    87ac:	003e5a06 	br	8118 <_dtoa_r+0x88c>
    87b0:	d9400717 	ldw	r5,28(sp)
    87b4:	d9801017 	ldw	r6,64(sp)
    87b8:	d9001617 	ldw	r4,88(sp)
    87bc:	000b69c0 	call	b69c <__pow5mult>
    87c0:	d8800715 	stw	r2,28(sp)
    87c4:	003e4306 	br	80d4 <_dtoa_r+0x848>
    87c8:	d9800f17 	ldw	r6,60(sp)
    87cc:	d8800d17 	ldw	r2,52(sp)
    87d0:	d9800315 	stw	r6,12(sp)
    87d4:	d8800415 	stw	r2,16(sp)
    87d8:	d8c00b17 	ldw	r3,44(sp)
    87dc:	1805003a 	cmpeq	r2,r3,zero
    87e0:	1000e21e 	bne	r2,zero,8b6c <_dtoa_r+0x12e0>
    87e4:	d9000317 	ldw	r4,12(sp)
    87e8:	0005883a 	mov	r2,zero
    87ec:	00cff834 	movhi	r3,16352
    87f0:	200c90fa 	slli	r6,r4,3
    87f4:	01020034 	movhi	r4,2048
    87f8:	21005604 	addi	r4,r4,344
    87fc:	180b883a 	mov	r5,r3
    8800:	310d883a 	add	r6,r6,r4
    8804:	327fff17 	ldw	r9,-4(r6)
    8808:	323ffe17 	ldw	r8,-8(r6)
    880c:	1009883a 	mov	r4,r2
    8810:	480f883a 	mov	r7,r9
    8814:	400d883a 	mov	r6,r8
    8818:	000daa00 	call	daa0 <__divdf3>
    881c:	180b883a 	mov	r5,r3
    8820:	b00d883a 	mov	r6,r22
    8824:	b80f883a 	mov	r7,r23
    8828:	1009883a 	mov	r4,r2
    882c:	000d5e80 	call	d5e8 <__subdf3>
    8830:	a80b883a 	mov	r5,r21
    8834:	a009883a 	mov	r4,r20
    8838:	d8c01915 	stw	r3,100(sp)
    883c:	d8801815 	stw	r2,96(sp)
    8840:	000e0980 	call	e098 <__fixdfsi>
    8844:	1009883a 	mov	r4,r2
    8848:	1027883a 	mov	r19,r2
    884c:	000dfa00 	call	dfa0 <__floatsidf>
    8850:	a80b883a 	mov	r5,r21
    8854:	a009883a 	mov	r4,r20
    8858:	180f883a 	mov	r7,r3
    885c:	100d883a 	mov	r6,r2
    8860:	000d5e80 	call	d5e8 <__subdf3>
    8864:	d9801817 	ldw	r6,96(sp)
    8868:	1823883a 	mov	r17,r3
    886c:	d8801415 	stw	r2,80(sp)
    8870:	302d883a 	mov	r22,r6
    8874:	d9800517 	ldw	r6,20(sp)
    8878:	9cc00c04 	addi	r19,r19,48
    887c:	dc401515 	stw	r17,84(sp)
    8880:	d8c01917 	ldw	r3,100(sp)
    8884:	34c00005 	stb	r19,0(r6)
    8888:	d8800517 	ldw	r2,20(sp)
    888c:	d9401917 	ldw	r5,100(sp)
    8890:	d9801417 	ldw	r6,80(sp)
    8894:	b009883a 	mov	r4,r22
    8898:	880f883a 	mov	r7,r17
    889c:	182f883a 	mov	r23,r3
    88a0:	17000044 	addi	fp,r2,1
    88a4:	000de080 	call	de08 <__gtdf2>
    88a8:	00804e16 	blt	zero,r2,89e4 <_dtoa_r+0x1158>
    88ac:	d9801417 	ldw	r6,80(sp)
    88b0:	0005883a 	mov	r2,zero
    88b4:	00cffc34 	movhi	r3,16368
    88b8:	180b883a 	mov	r5,r3
    88bc:	880f883a 	mov	r7,r17
    88c0:	1009883a 	mov	r4,r2
    88c4:	000d5e80 	call	d5e8 <__subdf3>
    88c8:	d9401917 	ldw	r5,100(sp)
    88cc:	180f883a 	mov	r7,r3
    88d0:	b009883a 	mov	r4,r22
    88d4:	100d883a 	mov	r6,r2
    88d8:	000de080 	call	de08 <__gtdf2>
    88dc:	00bda216 	blt	zero,r2,7f68 <_dtoa_r+0x6dc>
    88e0:	d8c00317 	ldw	r3,12(sp)
    88e4:	00800044 	movi	r2,1
    88e8:	10c01216 	blt	r2,r3,8934 <_dtoa_r+0x10a8>
    88ec:	003d4506 	br	7e04 <_dtoa_r+0x578>
    88f0:	d9801417 	ldw	r6,80(sp)
    88f4:	0005883a 	mov	r2,zero
    88f8:	00cffc34 	movhi	r3,16368
    88fc:	180b883a 	mov	r5,r3
    8900:	880f883a 	mov	r7,r17
    8904:	1009883a 	mov	r4,r2
    8908:	000d5e80 	call	d5e8 <__subdf3>
    890c:	d9c01b17 	ldw	r7,108(sp)
    8910:	180b883a 	mov	r5,r3
    8914:	1009883a 	mov	r4,r2
    8918:	b00d883a 	mov	r6,r22
    891c:	000df180 	call	df18 <__ltdf2>
    8920:	103d9116 	blt	r2,zero,7f68 <_dtoa_r+0x6dc>
    8924:	d9800517 	ldw	r6,20(sp)
    8928:	d9000317 	ldw	r4,12(sp)
    892c:	3105883a 	add	r2,r6,r4
    8930:	e0bd3426 	beq	fp,r2,7e04 <_dtoa_r+0x578>
    8934:	04500934 	movhi	r17,16420
    8938:	0021883a 	mov	r16,zero
    893c:	b80b883a 	mov	r5,r23
    8940:	b009883a 	mov	r4,r22
    8944:	800d883a 	mov	r6,r16
    8948:	880f883a 	mov	r7,r17
    894c:	000d6dc0 	call	d6dc <__muldf3>
    8950:	d9401517 	ldw	r5,84(sp)
    8954:	d9001417 	ldw	r4,80(sp)
    8958:	880f883a 	mov	r7,r17
    895c:	000d883a 	mov	r6,zero
    8960:	d8801a15 	stw	r2,104(sp)
    8964:	d8c01b15 	stw	r3,108(sp)
    8968:	000d6dc0 	call	d6dc <__muldf3>
    896c:	180b883a 	mov	r5,r3
    8970:	1009883a 	mov	r4,r2
    8974:	1823883a 	mov	r17,r3
    8978:	1021883a 	mov	r16,r2
    897c:	000e0980 	call	e098 <__fixdfsi>
    8980:	1009883a 	mov	r4,r2
    8984:	102b883a 	mov	r21,r2
    8988:	000dfa00 	call	dfa0 <__floatsidf>
    898c:	880b883a 	mov	r5,r17
    8990:	8009883a 	mov	r4,r16
    8994:	180f883a 	mov	r7,r3
    8998:	100d883a 	mov	r6,r2
    899c:	000d5e80 	call	d5e8 <__subdf3>
    89a0:	1021883a 	mov	r16,r2
    89a4:	d9001b17 	ldw	r4,108(sp)
    89a8:	1823883a 	mov	r17,r3
    89ac:	dc001415 	stw	r16,80(sp)
    89b0:	ad400c04 	addi	r21,r21,48
    89b4:	dc401515 	stw	r17,84(sp)
    89b8:	d8801a17 	ldw	r2,104(sp)
    89bc:	e5400005 	stb	r21,0(fp)
    89c0:	202f883a 	mov	r23,r4
    89c4:	d9c01b17 	ldw	r7,108(sp)
    89c8:	d9001417 	ldw	r4,80(sp)
    89cc:	880b883a 	mov	r5,r17
    89d0:	100d883a 	mov	r6,r2
    89d4:	102d883a 	mov	r22,r2
    89d8:	e7000044 	addi	fp,fp,1
    89dc:	000df180 	call	df18 <__ltdf2>
    89e0:	103fc30e 	bge	r2,zero,88f0 <_dtoa_r+0x1064>
    89e4:	d9000417 	ldw	r4,16(sp)
    89e8:	d9000d15 	stw	r4,52(sp)
    89ec:	003d7106 	br	7fb4 <_dtoa_r+0x728>
    89f0:	d9801717 	ldw	r6,92(sp)
    89f4:	00800084 	movi	r2,2
    89f8:	11bde60e 	bge	r2,r6,8194 <_dtoa_r+0x908>
    89fc:	203cfb1e 	bne	r4,zero,7dec <_dtoa_r+0x560>
    8a00:	d9001617 	ldw	r4,88(sp)
    8a04:	900b883a 	mov	r5,r18
    8a08:	01800144 	movi	r6,5
    8a0c:	000f883a 	mov	r7,zero
    8a10:	000b59c0 	call	b59c <__multadd>
    8a14:	d9000717 	ldw	r4,28(sp)
    8a18:	100b883a 	mov	r5,r2
    8a1c:	1025883a 	mov	r18,r2
    8a20:	000aa440 	call	aa44 <__mcmp>
    8a24:	00bcf10e 	bge	zero,r2,7dec <_dtoa_r+0x560>
    8a28:	d8c00d17 	ldw	r3,52(sp)
    8a2c:	d9000517 	ldw	r4,20(sp)
    8a30:	d8000615 	stw	zero,24(sp)
    8a34:	18c00044 	addi	r3,r3,1
    8a38:	d8c00d15 	stw	r3,52(sp)
    8a3c:	00800c44 	movi	r2,49
    8a40:	27000044 	addi	fp,r4,1
    8a44:	20800005 	stb	r2,0(r4)
    8a48:	003e8906 	br	8470 <_dtoa_r+0xbe4>
    8a4c:	d8c00517 	ldw	r3,20(sp)
    8a50:	003bc206 	br	795c <_dtoa_r+0xd0>
    8a54:	01820034 	movhi	r6,2048
    8a58:	31808804 	addi	r6,r6,544
    8a5c:	30c00917 	ldw	r3,36(r6)
    8a60:	30800817 	ldw	r2,32(r6)
    8a64:	d9001217 	ldw	r4,72(sp)
    8a68:	d9401317 	ldw	r5,76(sp)
    8a6c:	180f883a 	mov	r7,r3
    8a70:	100d883a 	mov	r6,r2
    8a74:	000daa00 	call	daa0 <__divdf3>
    8a78:	948003cc 	andi	r18,r18,15
    8a7c:	058000c4 	movi	r22,3
    8a80:	1029883a 	mov	r20,r2
    8a84:	182b883a 	mov	r21,r3
    8a88:	003c8906 	br	7cb0 <_dtoa_r+0x424>
    8a8c:	d9001017 	ldw	r4,64(sp)
    8a90:	d9800917 	ldw	r6,36(sp)
    8a94:	0025883a 	mov	r18,zero
    8a98:	1105c83a 	sub	r2,r2,r4
    8a9c:	2089883a 	add	r4,r4,r2
    8aa0:	308d883a 	add	r6,r6,r2
    8aa4:	d9001015 	stw	r4,64(sp)
    8aa8:	d9800915 	stw	r6,36(sp)
    8aac:	003e3206 	br	8378 <_dtoa_r+0xaec>
    8ab0:	28800044 	addi	r2,r5,1
    8ab4:	27000044 	addi	fp,r4,1
    8ab8:	20800005 	stb	r2,0(r4)
    8abc:	003e6c06 	br	8470 <_dtoa_r+0xbe4>
    8ac0:	d8800f17 	ldw	r2,60(sp)
    8ac4:	00bce016 	blt	zero,r2,7e48 <_dtoa_r+0x5bc>
    8ac8:	d9800f17 	ldw	r6,60(sp)
    8acc:	303cc51e 	bne	r6,zero,7de4 <_dtoa_r+0x558>
    8ad0:	0005883a 	mov	r2,zero
    8ad4:	00d00534 	movhi	r3,16404
    8ad8:	980b883a 	mov	r5,r19
    8adc:	180f883a 	mov	r7,r3
    8ae0:	9009883a 	mov	r4,r18
    8ae4:	100d883a 	mov	r6,r2
    8ae8:	000d6dc0 	call	d6dc <__muldf3>
    8aec:	180b883a 	mov	r5,r3
    8af0:	a80f883a 	mov	r7,r21
    8af4:	1009883a 	mov	r4,r2
    8af8:	a00d883a 	mov	r6,r20
    8afc:	000de900 	call	de90 <__gedf2>
    8b00:	103cb80e 	bge	r2,zero,7de4 <_dtoa_r+0x558>
    8b04:	0027883a 	mov	r19,zero
    8b08:	0025883a 	mov	r18,zero
    8b0c:	003fc606 	br	8a28 <_dtoa_r+0x119c>
    8b10:	99400117 	ldw	r5,4(r19)
    8b14:	d9001617 	ldw	r4,88(sp)
    8b18:	000ae680 	call	ae68 <_Balloc>
    8b1c:	99800417 	ldw	r6,16(r19)
    8b20:	11000304 	addi	r4,r2,12
    8b24:	99400304 	addi	r5,r19,12
    8b28:	318d883a 	add	r6,r6,r6
    8b2c:	318d883a 	add	r6,r6,r6
    8b30:	31800204 	addi	r6,r6,8
    8b34:	1023883a 	mov	r17,r2
    8b38:	00053380 	call	5338 <memcpy>
    8b3c:	d9001617 	ldw	r4,88(sp)
    8b40:	880b883a 	mov	r5,r17
    8b44:	01800044 	movi	r6,1
    8b48:	000b22c0 	call	b22c <__lshift>
    8b4c:	100b883a 	mov	r5,r2
    8b50:	003d9c06 	br	81c4 <_dtoa_r+0x938>
    8b54:	00800e44 	movi	r2,57
    8b58:	b8807026 	beq	r23,r2,8d1c <_dtoa_r+0x1490>
    8b5c:	b8800044 	addi	r2,r23,1
    8b60:	b7000044 	addi	fp,r22,1
    8b64:	b0800005 	stb	r2,0(r22)
    8b68:	003e4106 	br	8470 <_dtoa_r+0xbe4>
    8b6c:	d8800317 	ldw	r2,12(sp)
    8b70:	01820034 	movhi	r6,2048
    8b74:	31805604 	addi	r6,r6,344
    8b78:	b009883a 	mov	r4,r22
    8b7c:	100e90fa 	slli	r7,r2,3
    8b80:	b80b883a 	mov	r5,r23
    8b84:	398f883a 	add	r7,r7,r6
    8b88:	38bffe17 	ldw	r2,-8(r7)
    8b8c:	d9800517 	ldw	r6,20(sp)
    8b90:	38ffff17 	ldw	r3,-4(r7)
    8b94:	37000044 	addi	fp,r6,1
    8b98:	180f883a 	mov	r7,r3
    8b9c:	100d883a 	mov	r6,r2
    8ba0:	000d6dc0 	call	d6dc <__muldf3>
    8ba4:	a80b883a 	mov	r5,r21
    8ba8:	a009883a 	mov	r4,r20
    8bac:	182f883a 	mov	r23,r3
    8bb0:	102d883a 	mov	r22,r2
    8bb4:	000e0980 	call	e098 <__fixdfsi>
    8bb8:	1009883a 	mov	r4,r2
    8bbc:	1027883a 	mov	r19,r2
    8bc0:	000dfa00 	call	dfa0 <__floatsidf>
    8bc4:	a80b883a 	mov	r5,r21
    8bc8:	a009883a 	mov	r4,r20
    8bcc:	180f883a 	mov	r7,r3
    8bd0:	100d883a 	mov	r6,r2
    8bd4:	000d5e80 	call	d5e8 <__subdf3>
    8bd8:	180b883a 	mov	r5,r3
    8bdc:	d8c00517 	ldw	r3,20(sp)
    8be0:	9cc00c04 	addi	r19,r19,48
    8be4:	1009883a 	mov	r4,r2
    8be8:	1cc00005 	stb	r19,0(r3)
    8bec:	2021883a 	mov	r16,r4
    8bf0:	d9000317 	ldw	r4,12(sp)
    8bf4:	00800044 	movi	r2,1
    8bf8:	2823883a 	mov	r17,r5
    8bfc:	20802226 	beq	r4,r2,8c88 <_dtoa_r+0x13fc>
    8c00:	1029883a 	mov	r20,r2
    8c04:	0005883a 	mov	r2,zero
    8c08:	00d00934 	movhi	r3,16420
    8c0c:	180f883a 	mov	r7,r3
    8c10:	100d883a 	mov	r6,r2
    8c14:	880b883a 	mov	r5,r17
    8c18:	8009883a 	mov	r4,r16
    8c1c:	000d6dc0 	call	d6dc <__muldf3>
    8c20:	180b883a 	mov	r5,r3
    8c24:	1009883a 	mov	r4,r2
    8c28:	1823883a 	mov	r17,r3
    8c2c:	1021883a 	mov	r16,r2
    8c30:	000e0980 	call	e098 <__fixdfsi>
    8c34:	1009883a 	mov	r4,r2
    8c38:	102b883a 	mov	r21,r2
    8c3c:	000dfa00 	call	dfa0 <__floatsidf>
    8c40:	880b883a 	mov	r5,r17
    8c44:	8009883a 	mov	r4,r16
    8c48:	180f883a 	mov	r7,r3
    8c4c:	100d883a 	mov	r6,r2
    8c50:	000d5e80 	call	d5e8 <__subdf3>
    8c54:	180b883a 	mov	r5,r3
    8c58:	d8c00517 	ldw	r3,20(sp)
    8c5c:	1009883a 	mov	r4,r2
    8c60:	ad400c04 	addi	r21,r21,48
    8c64:	1d05883a 	add	r2,r3,r20
    8c68:	15400005 	stb	r21,0(r2)
    8c6c:	2021883a 	mov	r16,r4
    8c70:	d9000317 	ldw	r4,12(sp)
    8c74:	a5000044 	addi	r20,r20,1
    8c78:	2823883a 	mov	r17,r5
    8c7c:	a13fe11e 	bne	r20,r4,8c04 <_dtoa_r+0x1378>
    8c80:	e505883a 	add	r2,fp,r20
    8c84:	173fffc4 	addi	fp,r2,-1
    8c88:	0025883a 	mov	r18,zero
    8c8c:	04cff834 	movhi	r19,16352
    8c90:	b009883a 	mov	r4,r22
    8c94:	b80b883a 	mov	r5,r23
    8c98:	900d883a 	mov	r6,r18
    8c9c:	980f883a 	mov	r7,r19
    8ca0:	000d6680 	call	d668 <__adddf3>
    8ca4:	180b883a 	mov	r5,r3
    8ca8:	1009883a 	mov	r4,r2
    8cac:	800d883a 	mov	r6,r16
    8cb0:	880f883a 	mov	r7,r17
    8cb4:	000df180 	call	df18 <__ltdf2>
    8cb8:	103cab16 	blt	r2,zero,7f68 <_dtoa_r+0x6dc>
    8cbc:	0009883a 	mov	r4,zero
    8cc0:	980b883a 	mov	r5,r19
    8cc4:	b80f883a 	mov	r7,r23
    8cc8:	b00d883a 	mov	r6,r22
    8ccc:	000d5e80 	call	d5e8 <__subdf3>
    8cd0:	180b883a 	mov	r5,r3
    8cd4:	880f883a 	mov	r7,r17
    8cd8:	1009883a 	mov	r4,r2
    8cdc:	800d883a 	mov	r6,r16
    8ce0:	000de080 	call	de08 <__gtdf2>
    8ce4:	00bc470e 	bge	zero,r2,7e04 <_dtoa_r+0x578>
    8ce8:	00c00c04 	movi	r3,48
    8cec:	e73fffc4 	addi	fp,fp,-1
    8cf0:	e0800007 	ldb	r2,0(fp)
    8cf4:	10fffd26 	beq	r2,r3,8cec <_dtoa_r+0x1460>
    8cf8:	d9800417 	ldw	r6,16(sp)
    8cfc:	e7000044 	addi	fp,fp,1
    8d00:	d9800d15 	stw	r6,52(sp)
    8d04:	003cab06 	br	7fb4 <_dtoa_r+0x728>
    8d08:	d8c00f17 	ldw	r3,60(sp)
    8d0c:	d9001117 	ldw	r4,68(sp)
    8d10:	20e1c83a 	sub	r16,r4,r3
    8d14:	0007883a 	mov	r3,zero
    8d18:	003d9b06 	br	8388 <_dtoa_r+0xafc>
    8d1c:	00800e44 	movi	r2,57
    8d20:	b0800005 	stb	r2,0(r22)
    8d24:	b5800044 	addi	r22,r22,1
    8d28:	003dc106 	br	8430 <_dtoa_r+0xba4>
    8d2c:	05800084 	movi	r22,2
    8d30:	003bf706 	br	7d10 <_dtoa_r+0x484>
    8d34:	d9000f17 	ldw	r4,60(sp)
    8d38:	013c000e 	bge	zero,r4,7d3c <_dtoa_r+0x4b0>
    8d3c:	d9800e17 	ldw	r6,56(sp)
    8d40:	01bc300e 	bge	zero,r6,7e04 <_dtoa_r+0x578>
    8d44:	0005883a 	mov	r2,zero
    8d48:	00d00934 	movhi	r3,16420
    8d4c:	a80b883a 	mov	r5,r21
    8d50:	180f883a 	mov	r7,r3
    8d54:	a009883a 	mov	r4,r20
    8d58:	100d883a 	mov	r6,r2
    8d5c:	000d6dc0 	call	d6dc <__muldf3>
    8d60:	b1000044 	addi	r4,r22,1
    8d64:	1021883a 	mov	r16,r2
    8d68:	1823883a 	mov	r17,r3
    8d6c:	000dfa00 	call	dfa0 <__floatsidf>
    8d70:	880b883a 	mov	r5,r17
    8d74:	8009883a 	mov	r4,r16
    8d78:	180f883a 	mov	r7,r3
    8d7c:	100d883a 	mov	r6,r2
    8d80:	000d6dc0 	call	d6dc <__muldf3>
    8d84:	0011883a 	mov	r8,zero
    8d88:	02500734 	movhi	r9,16412
    8d8c:	180b883a 	mov	r5,r3
    8d90:	480f883a 	mov	r7,r9
    8d94:	1009883a 	mov	r4,r2
    8d98:	400d883a 	mov	r6,r8
    8d9c:	000d6680 	call	d668 <__adddf3>
    8da0:	102d883a 	mov	r22,r2
    8da4:	00bf3034 	movhi	r2,64704
    8da8:	10ef883a 	add	r23,r2,r3
    8dac:	d8800d17 	ldw	r2,52(sp)
    8db0:	d8c00e17 	ldw	r3,56(sp)
    8db4:	8029883a 	mov	r20,r16
    8db8:	10bfffc4 	addi	r2,r2,-1
    8dbc:	882b883a 	mov	r21,r17
    8dc0:	d8800415 	stw	r2,16(sp)
    8dc4:	d8c00315 	stw	r3,12(sp)
    8dc8:	003e8306 	br	87d8 <_dtoa_r+0xf4c>
    8dcc:	d8800117 	ldw	r2,4(sp)
    8dd0:	dc001117 	ldw	r16,68(sp)
    8dd4:	dc801017 	ldw	r18,64(sp)
    8dd8:	00c00d84 	movi	r3,54
    8ddc:	1887c83a 	sub	r3,r3,r2
    8de0:	003d6906 	br	8388 <_dtoa_r+0xafc>
    8de4:	01800044 	movi	r6,1
    8de8:	3021883a 	mov	r16,r6
    8dec:	d9800f15 	stw	r6,60(sp)
    8df0:	d9802615 	stw	r6,152(sp)
    8df4:	d9800e15 	stw	r6,56(sp)
    8df8:	003b9306 	br	7c48 <_dtoa_r+0x3bc>
    8dfc:	b021883a 	mov	r16,r22
    8e00:	dd800f15 	stw	r22,60(sp)
    8e04:	003b9006 	br	7c48 <_dtoa_r+0x3bc>
    8e08:	103e221e 	bne	r2,zero,8694 <_dtoa_r+0xe08>
    8e0c:	b880004c 	andi	r2,r23,1
    8e10:	1005003a 	cmpeq	r2,r2,zero
    8e14:	103e1f1e 	bne	r2,zero,8694 <_dtoa_r+0xe08>
    8e18:	003e1b06 	br	8688 <_dtoa_r+0xdfc>
    8e1c:	d9001617 	ldw	r4,88(sp)
    8e20:	980b883a 	mov	r5,r19
    8e24:	01800284 	movi	r6,10
    8e28:	000f883a 	mov	r7,zero
    8e2c:	000b59c0 	call	b59c <__multadd>
    8e30:	d8c00e17 	ldw	r3,56(sp)
    8e34:	1027883a 	mov	r19,r2
    8e38:	d8c00f15 	stw	r3,60(sp)
    8e3c:	003cd306 	br	818c <_dtoa_r+0x900>

00008e40 <_fflush_r>:
    8e40:	defffb04 	addi	sp,sp,-20
    8e44:	dcc00315 	stw	r19,12(sp)
    8e48:	dc800215 	stw	r18,8(sp)
    8e4c:	dfc00415 	stw	ra,16(sp)
    8e50:	dc400115 	stw	r17,4(sp)
    8e54:	dc000015 	stw	r16,0(sp)
    8e58:	2027883a 	mov	r19,r4
    8e5c:	2825883a 	mov	r18,r5
    8e60:	20000226 	beq	r4,zero,8e6c <_fflush_r+0x2c>
    8e64:	20800e17 	ldw	r2,56(r4)
    8e68:	10005626 	beq	r2,zero,8fc4 <_fflush_r+0x184>
    8e6c:	9100030b 	ldhu	r4,12(r18)
    8e70:	20ffffcc 	andi	r3,r4,65535
    8e74:	18e0001c 	xori	r3,r3,32768
    8e78:	18e00004 	addi	r3,r3,-32768
    8e7c:	1880020c 	andi	r2,r3,8
    8e80:	1000261e 	bne	r2,zero,8f1c <_fflush_r+0xdc>
    8e84:	90c00117 	ldw	r3,4(r18)
    8e88:	20820014 	ori	r2,r4,2048
    8e8c:	9080030d 	sth	r2,12(r18)
    8e90:	1009883a 	mov	r4,r2
    8e94:	00c0400e 	bge	zero,r3,8f98 <_fflush_r+0x158>
    8e98:	92000a17 	ldw	r8,40(r18)
    8e9c:	40004026 	beq	r8,zero,8fa0 <_fflush_r+0x160>
    8ea0:	2084000c 	andi	r2,r4,4096
    8ea4:	10005326 	beq	r2,zero,8ff4 <_fflush_r+0x1b4>
    8ea8:	94001417 	ldw	r16,80(r18)
    8eac:	9080030b 	ldhu	r2,12(r18)
    8eb0:	1080010c 	andi	r2,r2,4
    8eb4:	1000481e 	bne	r2,zero,8fd8 <_fflush_r+0x198>
    8eb8:	91400717 	ldw	r5,28(r18)
    8ebc:	9809883a 	mov	r4,r19
    8ec0:	800d883a 	mov	r6,r16
    8ec4:	000f883a 	mov	r7,zero
    8ec8:	403ee83a 	callr	r8
    8ecc:	8080261e 	bne	r16,r2,8f68 <_fflush_r+0x128>
    8ed0:	9080030b 	ldhu	r2,12(r18)
    8ed4:	91000417 	ldw	r4,16(r18)
    8ed8:	90000115 	stw	zero,4(r18)
    8edc:	10bdffcc 	andi	r2,r2,63487
    8ee0:	10ffffcc 	andi	r3,r2,65535
    8ee4:	18c4000c 	andi	r3,r3,4096
    8ee8:	9080030d 	sth	r2,12(r18)
    8eec:	91000015 	stw	r4,0(r18)
    8ef0:	18002b26 	beq	r3,zero,8fa0 <_fflush_r+0x160>
    8ef4:	0007883a 	mov	r3,zero
    8ef8:	1805883a 	mov	r2,r3
    8efc:	94001415 	stw	r16,80(r18)
    8f00:	dfc00417 	ldw	ra,16(sp)
    8f04:	dcc00317 	ldw	r19,12(sp)
    8f08:	dc800217 	ldw	r18,8(sp)
    8f0c:	dc400117 	ldw	r17,4(sp)
    8f10:	dc000017 	ldw	r16,0(sp)
    8f14:	dec00504 	addi	sp,sp,20
    8f18:	f800283a 	ret
    8f1c:	94400417 	ldw	r17,16(r18)
    8f20:	88001f26 	beq	r17,zero,8fa0 <_fflush_r+0x160>
    8f24:	90800017 	ldw	r2,0(r18)
    8f28:	18c000cc 	andi	r3,r3,3
    8f2c:	94400015 	stw	r17,0(r18)
    8f30:	1461c83a 	sub	r16,r2,r17
    8f34:	18002526 	beq	r3,zero,8fcc <_fflush_r+0x18c>
    8f38:	0005883a 	mov	r2,zero
    8f3c:	90800215 	stw	r2,8(r18)
    8f40:	0400170e 	bge	zero,r16,8fa0 <_fflush_r+0x160>
    8f44:	90c00917 	ldw	r3,36(r18)
    8f48:	91400717 	ldw	r5,28(r18)
    8f4c:	880d883a 	mov	r6,r17
    8f50:	800f883a 	mov	r7,r16
    8f54:	9809883a 	mov	r4,r19
    8f58:	183ee83a 	callr	r3
    8f5c:	88a3883a 	add	r17,r17,r2
    8f60:	80a1c83a 	sub	r16,r16,r2
    8f64:	00bff616 	blt	zero,r2,8f40 <_fflush_r+0x100>
    8f68:	9080030b 	ldhu	r2,12(r18)
    8f6c:	00ffffc4 	movi	r3,-1
    8f70:	10801014 	ori	r2,r2,64
    8f74:	9080030d 	sth	r2,12(r18)
    8f78:	1805883a 	mov	r2,r3
    8f7c:	dfc00417 	ldw	ra,16(sp)
    8f80:	dcc00317 	ldw	r19,12(sp)
    8f84:	dc800217 	ldw	r18,8(sp)
    8f88:	dc400117 	ldw	r17,4(sp)
    8f8c:	dc000017 	ldw	r16,0(sp)
    8f90:	dec00504 	addi	sp,sp,20
    8f94:	f800283a 	ret
    8f98:	90800f17 	ldw	r2,60(r18)
    8f9c:	00bfbe16 	blt	zero,r2,8e98 <_fflush_r+0x58>
    8fa0:	0007883a 	mov	r3,zero
    8fa4:	1805883a 	mov	r2,r3
    8fa8:	dfc00417 	ldw	ra,16(sp)
    8fac:	dcc00317 	ldw	r19,12(sp)
    8fb0:	dc800217 	ldw	r18,8(sp)
    8fb4:	dc400117 	ldw	r17,4(sp)
    8fb8:	dc000017 	ldw	r16,0(sp)
    8fbc:	dec00504 	addi	sp,sp,20
    8fc0:	f800283a 	ret
    8fc4:	00090d80 	call	90d8 <__sinit>
    8fc8:	003fa806 	br	8e6c <_fflush_r+0x2c>
    8fcc:	90800517 	ldw	r2,20(r18)
    8fd0:	90800215 	stw	r2,8(r18)
    8fd4:	003fda06 	br	8f40 <_fflush_r+0x100>
    8fd8:	90800117 	ldw	r2,4(r18)
    8fdc:	90c00c17 	ldw	r3,48(r18)
    8fe0:	80a1c83a 	sub	r16,r16,r2
    8fe4:	183fb426 	beq	r3,zero,8eb8 <_fflush_r+0x78>
    8fe8:	90800f17 	ldw	r2,60(r18)
    8fec:	80a1c83a 	sub	r16,r16,r2
    8ff0:	003fb106 	br	8eb8 <_fflush_r+0x78>
    8ff4:	91400717 	ldw	r5,28(r18)
    8ff8:	9809883a 	mov	r4,r19
    8ffc:	000d883a 	mov	r6,zero
    9000:	01c00044 	movi	r7,1
    9004:	403ee83a 	callr	r8
    9008:	1021883a 	mov	r16,r2
    900c:	00bfffc4 	movi	r2,-1
    9010:	80800226 	beq	r16,r2,901c <_fflush_r+0x1dc>
    9014:	92000a17 	ldw	r8,40(r18)
    9018:	003fa406 	br	8eac <_fflush_r+0x6c>
    901c:	98c00017 	ldw	r3,0(r19)
    9020:	00800744 	movi	r2,29
    9024:	18bfde26 	beq	r3,r2,8fa0 <_fflush_r+0x160>
    9028:	9080030b 	ldhu	r2,12(r18)
    902c:	8007883a 	mov	r3,r16
    9030:	10801014 	ori	r2,r2,64
    9034:	9080030d 	sth	r2,12(r18)
    9038:	003fcf06 	br	8f78 <_fflush_r+0x138>

0000903c <fflush>:
    903c:	01400074 	movhi	r5,1
    9040:	29639004 	addi	r5,r5,-29120
    9044:	2007883a 	mov	r3,r4
    9048:	20000526 	beq	r4,zero,9060 <fflush+0x24>
    904c:	00820034 	movhi	r2,2048
    9050:	10892e04 	addi	r2,r2,9400
    9054:	11000017 	ldw	r4,0(r2)
    9058:	180b883a 	mov	r5,r3
    905c:	0008e401 	jmpi	8e40 <_fflush_r>
    9060:	00820034 	movhi	r2,2048
    9064:	10892f04 	addi	r2,r2,9404
    9068:	11000017 	ldw	r4,0(r2)
    906c:	0009c0c1 	jmpi	9c0c <_fwalk_reent>

00009070 <std>:
    9070:	00800074 	movhi	r2,1
    9074:	10afec04 	addi	r2,r2,-16464
    9078:	20800b15 	stw	r2,44(r4)
    907c:	00800074 	movhi	r2,1
    9080:	10b02704 	addi	r2,r2,-16228
    9084:	20800815 	stw	r2,32(r4)
    9088:	00c00074 	movhi	r3,1
    908c:	18f00804 	addi	r3,r3,-16352
    9090:	00800074 	movhi	r2,1
    9094:	10afee04 	addi	r2,r2,-16456
    9098:	2140030d 	sth	r5,12(r4)
    909c:	2180038d 	sth	r6,14(r4)
    90a0:	20c00915 	stw	r3,36(r4)
    90a4:	20800a15 	stw	r2,40(r4)
    90a8:	20000015 	stw	zero,0(r4)
    90ac:	20000115 	stw	zero,4(r4)
    90b0:	20000215 	stw	zero,8(r4)
    90b4:	20000415 	stw	zero,16(r4)
    90b8:	20000515 	stw	zero,20(r4)
    90bc:	20000615 	stw	zero,24(r4)
    90c0:	21000715 	stw	r4,28(r4)
    90c4:	f800283a 	ret

000090c8 <__sfp_lock_acquire>:
    90c8:	f800283a 	ret

000090cc <__sfp_lock_release>:
    90cc:	f800283a 	ret

000090d0 <__sinit_lock_acquire>:
    90d0:	f800283a 	ret

000090d4 <__sinit_lock_release>:
    90d4:	f800283a 	ret

000090d8 <__sinit>:
    90d8:	20800e17 	ldw	r2,56(r4)
    90dc:	defffd04 	addi	sp,sp,-12
    90e0:	dc400115 	stw	r17,4(sp)
    90e4:	dc000015 	stw	r16,0(sp)
    90e8:	dfc00215 	stw	ra,8(sp)
    90ec:	04400044 	movi	r17,1
    90f0:	01400104 	movi	r5,4
    90f4:	000d883a 	mov	r6,zero
    90f8:	2021883a 	mov	r16,r4
    90fc:	2200bb04 	addi	r8,r4,748
    9100:	200f883a 	mov	r7,r4
    9104:	10000526 	beq	r2,zero,911c <__sinit+0x44>
    9108:	dfc00217 	ldw	ra,8(sp)
    910c:	dc400117 	ldw	r17,4(sp)
    9110:	dc000017 	ldw	r16,0(sp)
    9114:	dec00304 	addi	sp,sp,12
    9118:	f800283a 	ret
    911c:	21000117 	ldw	r4,4(r4)
    9120:	00800074 	movhi	r2,1
    9124:	10a46f04 	addi	r2,r2,-28228
    9128:	00c000c4 	movi	r3,3
    912c:	80800f15 	stw	r2,60(r16)
    9130:	80c0b915 	stw	r3,740(r16)
    9134:	8200ba15 	stw	r8,744(r16)
    9138:	84400e15 	stw	r17,56(r16)
    913c:	8000b815 	stw	zero,736(r16)
    9140:	00090700 	call	9070 <std>
    9144:	81000217 	ldw	r4,8(r16)
    9148:	880d883a 	mov	r6,r17
    914c:	800f883a 	mov	r7,r16
    9150:	01400284 	movi	r5,10
    9154:	00090700 	call	9070 <std>
    9158:	81000317 	ldw	r4,12(r16)
    915c:	800f883a 	mov	r7,r16
    9160:	01400484 	movi	r5,18
    9164:	01800084 	movi	r6,2
    9168:	dfc00217 	ldw	ra,8(sp)
    916c:	dc400117 	ldw	r17,4(sp)
    9170:	dc000017 	ldw	r16,0(sp)
    9174:	dec00304 	addi	sp,sp,12
    9178:	00090701 	jmpi	9070 <std>

0000917c <__fp_lock>:
    917c:	0005883a 	mov	r2,zero
    9180:	f800283a 	ret

00009184 <__fp_unlock>:
    9184:	0005883a 	mov	r2,zero
    9188:	f800283a 	ret

0000918c <__fp_unlock_all>:
    918c:	00820034 	movhi	r2,2048
    9190:	10892e04 	addi	r2,r2,9400
    9194:	11000017 	ldw	r4,0(r2)
    9198:	01400074 	movhi	r5,1
    919c:	29646104 	addi	r5,r5,-28284
    91a0:	0009cd41 	jmpi	9cd4 <_fwalk>

000091a4 <__fp_lock_all>:
    91a4:	00820034 	movhi	r2,2048
    91a8:	10892e04 	addi	r2,r2,9400
    91ac:	11000017 	ldw	r4,0(r2)
    91b0:	01400074 	movhi	r5,1
    91b4:	29645f04 	addi	r5,r5,-28292
    91b8:	0009cd41 	jmpi	9cd4 <_fwalk>

000091bc <_cleanup_r>:
    91bc:	01400074 	movhi	r5,1
    91c0:	29711904 	addi	r5,r5,-15260
    91c4:	0009cd41 	jmpi	9cd4 <_fwalk>

000091c8 <_cleanup>:
    91c8:	00820034 	movhi	r2,2048
    91cc:	10892f04 	addi	r2,r2,9404
    91d0:	11000017 	ldw	r4,0(r2)
    91d4:	00091bc1 	jmpi	91bc <_cleanup_r>

000091d8 <__sfmoreglue>:
    91d8:	defffc04 	addi	sp,sp,-16
    91dc:	dc400115 	stw	r17,4(sp)
    91e0:	2c401724 	muli	r17,r5,92
    91e4:	dc800215 	stw	r18,8(sp)
    91e8:	2825883a 	mov	r18,r5
    91ec:	89400304 	addi	r5,r17,12
    91f0:	dc000015 	stw	r16,0(sp)
    91f4:	dfc00315 	stw	ra,12(sp)
    91f8:	0009fe40 	call	9fe4 <_malloc_r>
    91fc:	0021883a 	mov	r16,zero
    9200:	880d883a 	mov	r6,r17
    9204:	000b883a 	mov	r5,zero
    9208:	10000626 	beq	r2,zero,9224 <__sfmoreglue+0x4c>
    920c:	11000304 	addi	r4,r2,12
    9210:	14800115 	stw	r18,4(r2)
    9214:	10000015 	stw	zero,0(r2)
    9218:	11000215 	stw	r4,8(r2)
    921c:	1021883a 	mov	r16,r2
    9220:	00053d80 	call	53d8 <memset>
    9224:	8005883a 	mov	r2,r16
    9228:	dfc00317 	ldw	ra,12(sp)
    922c:	dc800217 	ldw	r18,8(sp)
    9230:	dc400117 	ldw	r17,4(sp)
    9234:	dc000017 	ldw	r16,0(sp)
    9238:	dec00404 	addi	sp,sp,16
    923c:	f800283a 	ret

00009240 <__sfp>:
    9240:	defffd04 	addi	sp,sp,-12
    9244:	00820034 	movhi	r2,2048
    9248:	10892f04 	addi	r2,r2,9404
    924c:	dc000015 	stw	r16,0(sp)
    9250:	14000017 	ldw	r16,0(r2)
    9254:	dc400115 	stw	r17,4(sp)
    9258:	dfc00215 	stw	ra,8(sp)
    925c:	80800e17 	ldw	r2,56(r16)
    9260:	2023883a 	mov	r17,r4
    9264:	10002626 	beq	r2,zero,9300 <__sfp+0xc0>
    9268:	8400b804 	addi	r16,r16,736
    926c:	80800117 	ldw	r2,4(r16)
    9270:	81000217 	ldw	r4,8(r16)
    9274:	10ffffc4 	addi	r3,r2,-1
    9278:	18000916 	blt	r3,zero,92a0 <__sfp+0x60>
    927c:	2080030f 	ldh	r2,12(r4)
    9280:	10000b26 	beq	r2,zero,92b0 <__sfp+0x70>
    9284:	017fffc4 	movi	r5,-1
    9288:	00000206 	br	9294 <__sfp+0x54>
    928c:	2080030f 	ldh	r2,12(r4)
    9290:	10000726 	beq	r2,zero,92b0 <__sfp+0x70>
    9294:	18ffffc4 	addi	r3,r3,-1
    9298:	21001704 	addi	r4,r4,92
    929c:	197ffb1e 	bne	r3,r5,928c <__sfp+0x4c>
    92a0:	80800017 	ldw	r2,0(r16)
    92a4:	10001926 	beq	r2,zero,930c <__sfp+0xcc>
    92a8:	1021883a 	mov	r16,r2
    92ac:	003fef06 	br	926c <__sfp+0x2c>
    92b0:	00bfffc4 	movi	r2,-1
    92b4:	00c00044 	movi	r3,1
    92b8:	2080038d 	sth	r2,14(r4)
    92bc:	20c0030d 	sth	r3,12(r4)
    92c0:	20000015 	stw	zero,0(r4)
    92c4:	20000215 	stw	zero,8(r4)
    92c8:	20000115 	stw	zero,4(r4)
    92cc:	20000415 	stw	zero,16(r4)
    92d0:	20000515 	stw	zero,20(r4)
    92d4:	20000615 	stw	zero,24(r4)
    92d8:	20000c15 	stw	zero,48(r4)
    92dc:	20000d15 	stw	zero,52(r4)
    92e0:	20001115 	stw	zero,68(r4)
    92e4:	20001215 	stw	zero,72(r4)
    92e8:	2005883a 	mov	r2,r4
    92ec:	dfc00217 	ldw	ra,8(sp)
    92f0:	dc400117 	ldw	r17,4(sp)
    92f4:	dc000017 	ldw	r16,0(sp)
    92f8:	dec00304 	addi	sp,sp,12
    92fc:	f800283a 	ret
    9300:	8009883a 	mov	r4,r16
    9304:	00090d80 	call	90d8 <__sinit>
    9308:	003fd706 	br	9268 <__sfp+0x28>
    930c:	8809883a 	mov	r4,r17
    9310:	01400104 	movi	r5,4
    9314:	00091d80 	call	91d8 <__sfmoreglue>
    9318:	80800015 	stw	r2,0(r16)
    931c:	103fe21e 	bne	r2,zero,92a8 <__sfp+0x68>
    9320:	00800304 	movi	r2,12
    9324:	0009883a 	mov	r4,zero
    9328:	88800015 	stw	r2,0(r17)
    932c:	003fee06 	br	92e8 <__sfp+0xa8>

00009330 <_malloc_trim_r>:
    9330:	defffb04 	addi	sp,sp,-20
    9334:	dcc00315 	stw	r19,12(sp)
    9338:	04c20034 	movhi	r19,2048
    933c:	9cc2c204 	addi	r19,r19,2824
    9340:	dc800215 	stw	r18,8(sp)
    9344:	dc400115 	stw	r17,4(sp)
    9348:	dc000015 	stw	r16,0(sp)
    934c:	2823883a 	mov	r17,r5
    9350:	2025883a 	mov	r18,r4
    9354:	dfc00415 	stw	ra,16(sp)
    9358:	000f0140 	call	f014 <__malloc_lock>
    935c:	98800217 	ldw	r2,8(r19)
    9360:	9009883a 	mov	r4,r18
    9364:	000b883a 	mov	r5,zero
    9368:	10c00117 	ldw	r3,4(r2)
    936c:	00bfff04 	movi	r2,-4
    9370:	18a0703a 	and	r16,r3,r2
    9374:	8463c83a 	sub	r17,r16,r17
    9378:	8c43fbc4 	addi	r17,r17,4079
    937c:	8822d33a 	srli	r17,r17,12
    9380:	0083ffc4 	movi	r2,4095
    9384:	8c7fffc4 	addi	r17,r17,-1
    9388:	8822933a 	slli	r17,r17,12
    938c:	1440060e 	bge	r2,r17,93a8 <_malloc_trim_r+0x78>
    9390:	000bf400 	call	bf40 <_sbrk_r>
    9394:	98c00217 	ldw	r3,8(r19)
    9398:	9009883a 	mov	r4,r18
    939c:	044bc83a 	sub	r5,zero,r17
    93a0:	80c7883a 	add	r3,r16,r3
    93a4:	10c00926 	beq	r2,r3,93cc <_malloc_trim_r+0x9c>
    93a8:	000f0340 	call	f034 <__malloc_unlock>
    93ac:	0005883a 	mov	r2,zero
    93b0:	dfc00417 	ldw	ra,16(sp)
    93b4:	dcc00317 	ldw	r19,12(sp)
    93b8:	dc800217 	ldw	r18,8(sp)
    93bc:	dc400117 	ldw	r17,4(sp)
    93c0:	dc000017 	ldw	r16,0(sp)
    93c4:	dec00504 	addi	sp,sp,20
    93c8:	f800283a 	ret
    93cc:	9009883a 	mov	r4,r18
    93d0:	000bf400 	call	bf40 <_sbrk_r>
    93d4:	844dc83a 	sub	r6,r16,r17
    93d8:	00ffffc4 	movi	r3,-1
    93dc:	9009883a 	mov	r4,r18
    93e0:	000b883a 	mov	r5,zero
    93e4:	01c20234 	movhi	r7,2056
    93e8:	39fddd04 	addi	r7,r7,-2188
    93ec:	31800054 	ori	r6,r6,1
    93f0:	10c00926 	beq	r2,r3,9418 <_malloc_trim_r+0xe8>
    93f4:	38800017 	ldw	r2,0(r7)
    93f8:	98c00217 	ldw	r3,8(r19)
    93fc:	9009883a 	mov	r4,r18
    9400:	1445c83a 	sub	r2,r2,r17
    9404:	38800015 	stw	r2,0(r7)
    9408:	19800115 	stw	r6,4(r3)
    940c:	000f0340 	call	f034 <__malloc_unlock>
    9410:	00800044 	movi	r2,1
    9414:	003fe606 	br	93b0 <_malloc_trim_r+0x80>
    9418:	000bf400 	call	bf40 <_sbrk_r>
    941c:	99800217 	ldw	r6,8(r19)
    9420:	100f883a 	mov	r7,r2
    9424:	9009883a 	mov	r4,r18
    9428:	1187c83a 	sub	r3,r2,r6
    942c:	008003c4 	movi	r2,15
    9430:	19400054 	ori	r5,r3,1
    9434:	10ffdc0e 	bge	r2,r3,93a8 <_malloc_trim_r+0x78>
    9438:	00820034 	movhi	r2,2048
    943c:	10893304 	addi	r2,r2,9420
    9440:	10c00017 	ldw	r3,0(r2)
    9444:	00820234 	movhi	r2,2056
    9448:	10bddd04 	addi	r2,r2,-2188
    944c:	31400115 	stw	r5,4(r6)
    9450:	38c7c83a 	sub	r3,r7,r3
    9454:	10c00015 	stw	r3,0(r2)
    9458:	003fd306 	br	93a8 <_malloc_trim_r+0x78>

0000945c <_free_r>:
    945c:	defffd04 	addi	sp,sp,-12
    9460:	dc400115 	stw	r17,4(sp)
    9464:	dc000015 	stw	r16,0(sp)
    9468:	dfc00215 	stw	ra,8(sp)
    946c:	2821883a 	mov	r16,r5
    9470:	2023883a 	mov	r17,r4
    9474:	28005a26 	beq	r5,zero,95e0 <_free_r+0x184>
    9478:	000f0140 	call	f014 <__malloc_lock>
    947c:	823ffe04 	addi	r8,r16,-8
    9480:	41400117 	ldw	r5,4(r8)
    9484:	00bfff84 	movi	r2,-2
    9488:	02820034 	movhi	r10,2048
    948c:	5282c204 	addi	r10,r10,2824
    9490:	288e703a 	and	r7,r5,r2
    9494:	41cd883a 	add	r6,r8,r7
    9498:	30c00117 	ldw	r3,4(r6)
    949c:	51000217 	ldw	r4,8(r10)
    94a0:	00bfff04 	movi	r2,-4
    94a4:	1892703a 	and	r9,r3,r2
    94a8:	5017883a 	mov	r11,r10
    94ac:	31006726 	beq	r6,r4,964c <_free_r+0x1f0>
    94b0:	2880004c 	andi	r2,r5,1
    94b4:	1005003a 	cmpeq	r2,r2,zero
    94b8:	32400115 	stw	r9,4(r6)
    94bc:	10001a1e 	bne	r2,zero,9528 <_free_r+0xcc>
    94c0:	000b883a 	mov	r5,zero
    94c4:	3247883a 	add	r3,r6,r9
    94c8:	18800117 	ldw	r2,4(r3)
    94cc:	1080004c 	andi	r2,r2,1
    94d0:	1000231e 	bne	r2,zero,9560 <_free_r+0x104>
    94d4:	280ac03a 	cmpne	r5,r5,zero
    94d8:	3a4f883a 	add	r7,r7,r9
    94dc:	2800451e 	bne	r5,zero,95f4 <_free_r+0x198>
    94e0:	31000217 	ldw	r4,8(r6)
    94e4:	00820034 	movhi	r2,2048
    94e8:	1082c404 	addi	r2,r2,2832
    94ec:	20807b26 	beq	r4,r2,96dc <_free_r+0x280>
    94f0:	30800317 	ldw	r2,12(r6)
    94f4:	3a07883a 	add	r3,r7,r8
    94f8:	19c00015 	stw	r7,0(r3)
    94fc:	11000215 	stw	r4,8(r2)
    9500:	20800315 	stw	r2,12(r4)
    9504:	38800054 	ori	r2,r7,1
    9508:	40800115 	stw	r2,4(r8)
    950c:	28001a26 	beq	r5,zero,9578 <_free_r+0x11c>
    9510:	8809883a 	mov	r4,r17
    9514:	dfc00217 	ldw	ra,8(sp)
    9518:	dc400117 	ldw	r17,4(sp)
    951c:	dc000017 	ldw	r16,0(sp)
    9520:	dec00304 	addi	sp,sp,12
    9524:	000f0341 	jmpi	f034 <__malloc_unlock>
    9528:	80bffe17 	ldw	r2,-8(r16)
    952c:	50c00204 	addi	r3,r10,8
    9530:	4091c83a 	sub	r8,r8,r2
    9534:	41000217 	ldw	r4,8(r8)
    9538:	388f883a 	add	r7,r7,r2
    953c:	20c06126 	beq	r4,r3,96c4 <_free_r+0x268>
    9540:	40800317 	ldw	r2,12(r8)
    9544:	3247883a 	add	r3,r6,r9
    9548:	000b883a 	mov	r5,zero
    954c:	11000215 	stw	r4,8(r2)
    9550:	20800315 	stw	r2,12(r4)
    9554:	18800117 	ldw	r2,4(r3)
    9558:	1080004c 	andi	r2,r2,1
    955c:	103fdd26 	beq	r2,zero,94d4 <_free_r+0x78>
    9560:	38800054 	ori	r2,r7,1
    9564:	3a07883a 	add	r3,r7,r8
    9568:	280ac03a 	cmpne	r5,r5,zero
    956c:	40800115 	stw	r2,4(r8)
    9570:	19c00015 	stw	r7,0(r3)
    9574:	283fe61e 	bne	r5,zero,9510 <_free_r+0xb4>
    9578:	00807fc4 	movi	r2,511
    957c:	11c01f2e 	bgeu	r2,r7,95fc <_free_r+0x1a0>
    9580:	3806d27a 	srli	r3,r7,9
    9584:	1800481e 	bne	r3,zero,96a8 <_free_r+0x24c>
    9588:	3804d0fa 	srli	r2,r7,3
    958c:	100690fa 	slli	r3,r2,3
    9590:	1acd883a 	add	r6,r3,r11
    9594:	31400217 	ldw	r5,8(r6)
    9598:	31405926 	beq	r6,r5,9700 <_free_r+0x2a4>
    959c:	28800117 	ldw	r2,4(r5)
    95a0:	00ffff04 	movi	r3,-4
    95a4:	10c4703a 	and	r2,r2,r3
    95a8:	3880022e 	bgeu	r7,r2,95b4 <_free_r+0x158>
    95ac:	29400217 	ldw	r5,8(r5)
    95b0:	317ffa1e 	bne	r6,r5,959c <_free_r+0x140>
    95b4:	29800317 	ldw	r6,12(r5)
    95b8:	41800315 	stw	r6,12(r8)
    95bc:	41400215 	stw	r5,8(r8)
    95c0:	8809883a 	mov	r4,r17
    95c4:	2a000315 	stw	r8,12(r5)
    95c8:	32000215 	stw	r8,8(r6)
    95cc:	dfc00217 	ldw	ra,8(sp)
    95d0:	dc400117 	ldw	r17,4(sp)
    95d4:	dc000017 	ldw	r16,0(sp)
    95d8:	dec00304 	addi	sp,sp,12
    95dc:	000f0341 	jmpi	f034 <__malloc_unlock>
    95e0:	dfc00217 	ldw	ra,8(sp)
    95e4:	dc400117 	ldw	r17,4(sp)
    95e8:	dc000017 	ldw	r16,0(sp)
    95ec:	dec00304 	addi	sp,sp,12
    95f0:	f800283a 	ret
    95f4:	31000217 	ldw	r4,8(r6)
    95f8:	003fbd06 	br	94f0 <_free_r+0x94>
    95fc:	3806d0fa 	srli	r3,r7,3
    9600:	00800044 	movi	r2,1
    9604:	51400117 	ldw	r5,4(r10)
    9608:	180890fa 	slli	r4,r3,3
    960c:	1807d0ba 	srai	r3,r3,2
    9610:	22c9883a 	add	r4,r4,r11
    9614:	21800217 	ldw	r6,8(r4)
    9618:	10c4983a 	sll	r2,r2,r3
    961c:	41000315 	stw	r4,12(r8)
    9620:	41800215 	stw	r6,8(r8)
    9624:	288ab03a 	or	r5,r5,r2
    9628:	22000215 	stw	r8,8(r4)
    962c:	8809883a 	mov	r4,r17
    9630:	51400115 	stw	r5,4(r10)
    9634:	32000315 	stw	r8,12(r6)
    9638:	dfc00217 	ldw	ra,8(sp)
    963c:	dc400117 	ldw	r17,4(sp)
    9640:	dc000017 	ldw	r16,0(sp)
    9644:	dec00304 	addi	sp,sp,12
    9648:	000f0341 	jmpi	f034 <__malloc_unlock>
    964c:	2880004c 	andi	r2,r5,1
    9650:	3a4d883a 	add	r6,r7,r9
    9654:	1000071e 	bne	r2,zero,9674 <_free_r+0x218>
    9658:	80bffe17 	ldw	r2,-8(r16)
    965c:	4091c83a 	sub	r8,r8,r2
    9660:	41000317 	ldw	r4,12(r8)
    9664:	40c00217 	ldw	r3,8(r8)
    9668:	308d883a 	add	r6,r6,r2
    966c:	20c00215 	stw	r3,8(r4)
    9670:	19000315 	stw	r4,12(r3)
    9674:	00820034 	movhi	r2,2048
    9678:	10893204 	addi	r2,r2,9416
    967c:	11000017 	ldw	r4,0(r2)
    9680:	30c00054 	ori	r3,r6,1
    9684:	52000215 	stw	r8,8(r10)
    9688:	40c00115 	stw	r3,4(r8)
    968c:	313fa036 	bltu	r6,r4,9510 <_free_r+0xb4>
    9690:	00820034 	movhi	r2,2048
    9694:	10896004 	addi	r2,r2,9600
    9698:	11400017 	ldw	r5,0(r2)
    969c:	8809883a 	mov	r4,r17
    96a0:	00093300 	call	9330 <_malloc_trim_r>
    96a4:	003f9a06 	br	9510 <_free_r+0xb4>
    96a8:	00800104 	movi	r2,4
    96ac:	10c0072e 	bgeu	r2,r3,96cc <_free_r+0x270>
    96b0:	00800504 	movi	r2,20
    96b4:	10c01936 	bltu	r2,r3,971c <_free_r+0x2c0>
    96b8:	188016c4 	addi	r2,r3,91
    96bc:	100690fa 	slli	r3,r2,3
    96c0:	003fb306 	br	9590 <_free_r+0x134>
    96c4:	01400044 	movi	r5,1
    96c8:	003f7e06 	br	94c4 <_free_r+0x68>
    96cc:	3804d1ba 	srli	r2,r7,6
    96d0:	10800e04 	addi	r2,r2,56
    96d4:	100690fa 	slli	r3,r2,3
    96d8:	003fad06 	br	9590 <_free_r+0x134>
    96dc:	22000315 	stw	r8,12(r4)
    96e0:	22000215 	stw	r8,8(r4)
    96e4:	3a05883a 	add	r2,r7,r8
    96e8:	38c00054 	ori	r3,r7,1
    96ec:	11c00015 	stw	r7,0(r2)
    96f0:	41000215 	stw	r4,8(r8)
    96f4:	40c00115 	stw	r3,4(r8)
    96f8:	41000315 	stw	r4,12(r8)
    96fc:	003f8406 	br	9510 <_free_r+0xb4>
    9700:	1005d0ba 	srai	r2,r2,2
    9704:	00c00044 	movi	r3,1
    9708:	51000117 	ldw	r4,4(r10)
    970c:	1886983a 	sll	r3,r3,r2
    9710:	20c8b03a 	or	r4,r4,r3
    9714:	51000115 	stw	r4,4(r10)
    9718:	003fa706 	br	95b8 <_free_r+0x15c>
    971c:	00801504 	movi	r2,84
    9720:	10c00436 	bltu	r2,r3,9734 <_free_r+0x2d8>
    9724:	3804d33a 	srli	r2,r7,12
    9728:	10801b84 	addi	r2,r2,110
    972c:	100690fa 	slli	r3,r2,3
    9730:	003f9706 	br	9590 <_free_r+0x134>
    9734:	00805504 	movi	r2,340
    9738:	10c00436 	bltu	r2,r3,974c <_free_r+0x2f0>
    973c:	3804d3fa 	srli	r2,r7,15
    9740:	10801dc4 	addi	r2,r2,119
    9744:	100690fa 	slli	r3,r2,3
    9748:	003f9106 	br	9590 <_free_r+0x134>
    974c:	00815504 	movi	r2,1364
    9750:	10c0032e 	bgeu	r2,r3,9760 <_free_r+0x304>
    9754:	00801f84 	movi	r2,126
    9758:	00c0fc04 	movi	r3,1008
    975c:	003f8c06 	br	9590 <_free_r+0x134>
    9760:	3804d4ba 	srli	r2,r7,18
    9764:	10801f04 	addi	r2,r2,124
    9768:	100690fa 	slli	r3,r2,3
    976c:	003f8806 	br	9590 <_free_r+0x134>

00009770 <__sfvwrite_r>:
    9770:	30800217 	ldw	r2,8(r6)
    9774:	defff504 	addi	sp,sp,-44
    9778:	df000915 	stw	fp,36(sp)
    977c:	dd800715 	stw	r22,28(sp)
    9780:	dc800315 	stw	r18,12(sp)
    9784:	dfc00a15 	stw	ra,40(sp)
    9788:	ddc00815 	stw	r23,32(sp)
    978c:	dd400615 	stw	r21,24(sp)
    9790:	dd000515 	stw	r20,20(sp)
    9794:	dcc00415 	stw	r19,16(sp)
    9798:	dc400215 	stw	r17,8(sp)
    979c:	dc000115 	stw	r16,4(sp)
    97a0:	302d883a 	mov	r22,r6
    97a4:	2039883a 	mov	fp,r4
    97a8:	2825883a 	mov	r18,r5
    97ac:	10001c26 	beq	r2,zero,9820 <__sfvwrite_r+0xb0>
    97b0:	29c0030b 	ldhu	r7,12(r5)
    97b4:	3880020c 	andi	r2,r7,8
    97b8:	10002726 	beq	r2,zero,9858 <__sfvwrite_r+0xe8>
    97bc:	28800417 	ldw	r2,16(r5)
    97c0:	10002526 	beq	r2,zero,9858 <__sfvwrite_r+0xe8>
    97c4:	3880008c 	andi	r2,r7,2
    97c8:	b5400017 	ldw	r21,0(r22)
    97cc:	10002826 	beq	r2,zero,9870 <__sfvwrite_r+0x100>
    97d0:	0021883a 	mov	r16,zero
    97d4:	0023883a 	mov	r17,zero
    97d8:	880d883a 	mov	r6,r17
    97dc:	e009883a 	mov	r4,fp
    97e0:	00810004 	movi	r2,1024
    97e4:	80006e26 	beq	r16,zero,99a0 <__sfvwrite_r+0x230>
    97e8:	800f883a 	mov	r7,r16
    97ec:	91400717 	ldw	r5,28(r18)
    97f0:	1400012e 	bgeu	r2,r16,97f8 <__sfvwrite_r+0x88>
    97f4:	100f883a 	mov	r7,r2
    97f8:	90c00917 	ldw	r3,36(r18)
    97fc:	183ee83a 	callr	r3
    9800:	1007883a 	mov	r3,r2
    9804:	80a1c83a 	sub	r16,r16,r2
    9808:	88a3883a 	add	r17,r17,r2
    980c:	00806d0e 	bge	zero,r2,99c4 <__sfvwrite_r+0x254>
    9810:	b0800217 	ldw	r2,8(r22)
    9814:	10c5c83a 	sub	r2,r2,r3
    9818:	b0800215 	stw	r2,8(r22)
    981c:	103fee1e 	bne	r2,zero,97d8 <__sfvwrite_r+0x68>
    9820:	0009883a 	mov	r4,zero
    9824:	2005883a 	mov	r2,r4
    9828:	dfc00a17 	ldw	ra,40(sp)
    982c:	df000917 	ldw	fp,36(sp)
    9830:	ddc00817 	ldw	r23,32(sp)
    9834:	dd800717 	ldw	r22,28(sp)
    9838:	dd400617 	ldw	r21,24(sp)
    983c:	dd000517 	ldw	r20,20(sp)
    9840:	dcc00417 	ldw	r19,16(sp)
    9844:	dc800317 	ldw	r18,12(sp)
    9848:	dc400217 	ldw	r17,8(sp)
    984c:	dc000117 	ldw	r16,4(sp)
    9850:	dec00b04 	addi	sp,sp,44
    9854:	f800283a 	ret
    9858:	00075380 	call	7538 <__swsetup_r>
    985c:	1000e41e 	bne	r2,zero,9bf0 <__sfvwrite_r+0x480>
    9860:	91c0030b 	ldhu	r7,12(r18)
    9864:	b5400017 	ldw	r21,0(r22)
    9868:	3880008c 	andi	r2,r7,2
    986c:	103fd81e 	bne	r2,zero,97d0 <__sfvwrite_r+0x60>
    9870:	3880004c 	andi	r2,r7,1
    9874:	1005003a 	cmpeq	r2,r2,zero
    9878:	10005726 	beq	r2,zero,99d8 <__sfvwrite_r+0x268>
    987c:	0029883a 	mov	r20,zero
    9880:	002f883a 	mov	r23,zero
    9884:	a0004226 	beq	r20,zero,9990 <__sfvwrite_r+0x220>
    9888:	3880800c 	andi	r2,r7,512
    988c:	94000217 	ldw	r16,8(r18)
    9890:	10008b26 	beq	r2,zero,9ac0 <__sfvwrite_r+0x350>
    9894:	800d883a 	mov	r6,r16
    9898:	a400a536 	bltu	r20,r16,9b30 <__sfvwrite_r+0x3c0>
    989c:	3881200c 	andi	r2,r7,1152
    98a0:	10002726 	beq	r2,zero,9940 <__sfvwrite_r+0x1d0>
    98a4:	90800517 	ldw	r2,20(r18)
    98a8:	92000417 	ldw	r8,16(r18)
    98ac:	91400017 	ldw	r5,0(r18)
    98b0:	1087883a 	add	r3,r2,r2
    98b4:	1887883a 	add	r3,r3,r2
    98b8:	1808d7fa 	srli	r4,r3,31
    98bc:	2a21c83a 	sub	r16,r5,r8
    98c0:	80800044 	addi	r2,r16,1
    98c4:	20c9883a 	add	r4,r4,r3
    98c8:	2027d07a 	srai	r19,r4,1
    98cc:	a085883a 	add	r2,r20,r2
    98d0:	980d883a 	mov	r6,r19
    98d4:	9880022e 	bgeu	r19,r2,98e0 <__sfvwrite_r+0x170>
    98d8:	1027883a 	mov	r19,r2
    98dc:	100d883a 	mov	r6,r2
    98e0:	3881000c 	andi	r2,r7,1024
    98e4:	1000b826 	beq	r2,zero,9bc8 <__sfvwrite_r+0x458>
    98e8:	300b883a 	mov	r5,r6
    98ec:	e009883a 	mov	r4,fp
    98f0:	0009fe40 	call	9fe4 <_malloc_r>
    98f4:	10003126 	beq	r2,zero,99bc <__sfvwrite_r+0x24c>
    98f8:	91400417 	ldw	r5,16(r18)
    98fc:	1009883a 	mov	r4,r2
    9900:	800d883a 	mov	r6,r16
    9904:	1023883a 	mov	r17,r2
    9908:	00053380 	call	5338 <memcpy>
    990c:	90c0030b 	ldhu	r3,12(r18)
    9910:	00beffc4 	movi	r2,-1025
    9914:	1886703a 	and	r3,r3,r2
    9918:	18c02014 	ori	r3,r3,128
    991c:	90c0030d 	sth	r3,12(r18)
    9920:	9c07c83a 	sub	r3,r19,r16
    9924:	8c05883a 	add	r2,r17,r16
    9928:	a00d883a 	mov	r6,r20
    992c:	a021883a 	mov	r16,r20
    9930:	90800015 	stw	r2,0(r18)
    9934:	90c00215 	stw	r3,8(r18)
    9938:	94400415 	stw	r17,16(r18)
    993c:	94c00515 	stw	r19,20(r18)
    9940:	91000017 	ldw	r4,0(r18)
    9944:	b80b883a 	mov	r5,r23
    9948:	a023883a 	mov	r17,r20
    994c:	000a8080 	call	a808 <memmove>
    9950:	90c00217 	ldw	r3,8(r18)
    9954:	90800017 	ldw	r2,0(r18)
    9958:	a027883a 	mov	r19,r20
    995c:	1c07c83a 	sub	r3,r3,r16
    9960:	1405883a 	add	r2,r2,r16
    9964:	90c00215 	stw	r3,8(r18)
    9968:	a021883a 	mov	r16,r20
    996c:	90800015 	stw	r2,0(r18)
    9970:	b0800217 	ldw	r2,8(r22)
    9974:	1405c83a 	sub	r2,r2,r16
    9978:	b0800215 	stw	r2,8(r22)
    997c:	103fa826 	beq	r2,zero,9820 <__sfvwrite_r+0xb0>
    9980:	a469c83a 	sub	r20,r20,r17
    9984:	91c0030b 	ldhu	r7,12(r18)
    9988:	bcef883a 	add	r23,r23,r19
    998c:	a03fbe1e 	bne	r20,zero,9888 <__sfvwrite_r+0x118>
    9990:	adc00017 	ldw	r23,0(r21)
    9994:	ad000117 	ldw	r20,4(r21)
    9998:	ad400204 	addi	r21,r21,8
    999c:	003fb906 	br	9884 <__sfvwrite_r+0x114>
    99a0:	ac400017 	ldw	r17,0(r21)
    99a4:	ac000117 	ldw	r16,4(r21)
    99a8:	ad400204 	addi	r21,r21,8
    99ac:	003f8a06 	br	97d8 <__sfvwrite_r+0x68>
    99b0:	91400417 	ldw	r5,16(r18)
    99b4:	e009883a 	mov	r4,fp
    99b8:	000945c0 	call	945c <_free_r>
    99bc:	00800304 	movi	r2,12
    99c0:	e0800015 	stw	r2,0(fp)
    99c4:	9080030b 	ldhu	r2,12(r18)
    99c8:	013fffc4 	movi	r4,-1
    99cc:	10801014 	ori	r2,r2,64
    99d0:	9080030d 	sth	r2,12(r18)
    99d4:	003f9306 	br	9824 <__sfvwrite_r+0xb4>
    99d8:	0027883a 	mov	r19,zero
    99dc:	002f883a 	mov	r23,zero
    99e0:	d8000015 	stw	zero,0(sp)
    99e4:	0029883a 	mov	r20,zero
    99e8:	98001e26 	beq	r19,zero,9a64 <__sfvwrite_r+0x2f4>
    99ec:	d8c00017 	ldw	r3,0(sp)
    99f0:	1804c03a 	cmpne	r2,r3,zero
    99f4:	10005e26 	beq	r2,zero,9b70 <__sfvwrite_r+0x400>
    99f8:	9821883a 	mov	r16,r19
    99fc:	a4c0012e 	bgeu	r20,r19,9a04 <__sfvwrite_r+0x294>
    9a00:	a021883a 	mov	r16,r20
    9a04:	91000017 	ldw	r4,0(r18)
    9a08:	90800417 	ldw	r2,16(r18)
    9a0c:	91800217 	ldw	r6,8(r18)
    9a10:	91c00517 	ldw	r7,20(r18)
    9a14:	1100022e 	bgeu	r2,r4,9a20 <__sfvwrite_r+0x2b0>
    9a18:	31e3883a 	add	r17,r6,r7
    9a1c:	8c001616 	blt	r17,r16,9a78 <__sfvwrite_r+0x308>
    9a20:	81c03816 	blt	r16,r7,9b04 <__sfvwrite_r+0x394>
    9a24:	90c00917 	ldw	r3,36(r18)
    9a28:	91400717 	ldw	r5,28(r18)
    9a2c:	e009883a 	mov	r4,fp
    9a30:	b80d883a 	mov	r6,r23
    9a34:	183ee83a 	callr	r3
    9a38:	1023883a 	mov	r17,r2
    9a3c:	00bfe10e 	bge	zero,r2,99c4 <__sfvwrite_r+0x254>
    9a40:	a469c83a 	sub	r20,r20,r17
    9a44:	a0001826 	beq	r20,zero,9aa8 <__sfvwrite_r+0x338>
    9a48:	b0800217 	ldw	r2,8(r22)
    9a4c:	1445c83a 	sub	r2,r2,r17
    9a50:	b0800215 	stw	r2,8(r22)
    9a54:	103f7226 	beq	r2,zero,9820 <__sfvwrite_r+0xb0>
    9a58:	9c67c83a 	sub	r19,r19,r17
    9a5c:	bc6f883a 	add	r23,r23,r17
    9a60:	983fe21e 	bne	r19,zero,99ec <__sfvwrite_r+0x27c>
    9a64:	adc00017 	ldw	r23,0(r21)
    9a68:	acc00117 	ldw	r19,4(r21)
    9a6c:	ad400204 	addi	r21,r21,8
    9a70:	d8000015 	stw	zero,0(sp)
    9a74:	003fdc06 	br	99e8 <__sfvwrite_r+0x278>
    9a78:	b80b883a 	mov	r5,r23
    9a7c:	880d883a 	mov	r6,r17
    9a80:	000a8080 	call	a808 <memmove>
    9a84:	90c00017 	ldw	r3,0(r18)
    9a88:	e009883a 	mov	r4,fp
    9a8c:	900b883a 	mov	r5,r18
    9a90:	1c47883a 	add	r3,r3,r17
    9a94:	90c00015 	stw	r3,0(r18)
    9a98:	0008e400 	call	8e40 <_fflush_r>
    9a9c:	103fc91e 	bne	r2,zero,99c4 <__sfvwrite_r+0x254>
    9aa0:	a469c83a 	sub	r20,r20,r17
    9aa4:	a03fe81e 	bne	r20,zero,9a48 <__sfvwrite_r+0x2d8>
    9aa8:	e009883a 	mov	r4,fp
    9aac:	900b883a 	mov	r5,r18
    9ab0:	0008e400 	call	8e40 <_fflush_r>
    9ab4:	103fc31e 	bne	r2,zero,99c4 <__sfvwrite_r+0x254>
    9ab8:	d8000015 	stw	zero,0(sp)
    9abc:	003fe206 	br	9a48 <__sfvwrite_r+0x2d8>
    9ac0:	91000017 	ldw	r4,0(r18)
    9ac4:	90800417 	ldw	r2,16(r18)
    9ac8:	1100022e 	bgeu	r2,r4,9ad4 <__sfvwrite_r+0x364>
    9acc:	8023883a 	mov	r17,r16
    9ad0:	85003136 	bltu	r16,r20,9b98 <__sfvwrite_r+0x428>
    9ad4:	91c00517 	ldw	r7,20(r18)
    9ad8:	a1c01836 	bltu	r20,r7,9b3c <__sfvwrite_r+0x3cc>
    9adc:	90c00917 	ldw	r3,36(r18)
    9ae0:	91400717 	ldw	r5,28(r18)
    9ae4:	e009883a 	mov	r4,fp
    9ae8:	b80d883a 	mov	r6,r23
    9aec:	183ee83a 	callr	r3
    9af0:	1021883a 	mov	r16,r2
    9af4:	00bfb30e 	bge	zero,r2,99c4 <__sfvwrite_r+0x254>
    9af8:	1023883a 	mov	r17,r2
    9afc:	1027883a 	mov	r19,r2
    9b00:	003f9b06 	br	9970 <__sfvwrite_r+0x200>
    9b04:	b80b883a 	mov	r5,r23
    9b08:	800d883a 	mov	r6,r16
    9b0c:	000a8080 	call	a808 <memmove>
    9b10:	90c00217 	ldw	r3,8(r18)
    9b14:	90800017 	ldw	r2,0(r18)
    9b18:	8023883a 	mov	r17,r16
    9b1c:	1c07c83a 	sub	r3,r3,r16
    9b20:	1405883a 	add	r2,r2,r16
    9b24:	90c00215 	stw	r3,8(r18)
    9b28:	90800015 	stw	r2,0(r18)
    9b2c:	003fc406 	br	9a40 <__sfvwrite_r+0x2d0>
    9b30:	a00d883a 	mov	r6,r20
    9b34:	a021883a 	mov	r16,r20
    9b38:	003f8106 	br	9940 <__sfvwrite_r+0x1d0>
    9b3c:	b80b883a 	mov	r5,r23
    9b40:	a00d883a 	mov	r6,r20
    9b44:	000a8080 	call	a808 <memmove>
    9b48:	90c00217 	ldw	r3,8(r18)
    9b4c:	90800017 	ldw	r2,0(r18)
    9b50:	a021883a 	mov	r16,r20
    9b54:	1d07c83a 	sub	r3,r3,r20
    9b58:	1505883a 	add	r2,r2,r20
    9b5c:	a023883a 	mov	r17,r20
    9b60:	a027883a 	mov	r19,r20
    9b64:	90c00215 	stw	r3,8(r18)
    9b68:	90800015 	stw	r2,0(r18)
    9b6c:	003f8006 	br	9970 <__sfvwrite_r+0x200>
    9b70:	b809883a 	mov	r4,r23
    9b74:	01400284 	movi	r5,10
    9b78:	980d883a 	mov	r6,r19
    9b7c:	000a7240 	call	a724 <memchr>
    9b80:	10001726 	beq	r2,zero,9be0 <__sfvwrite_r+0x470>
    9b84:	15c5c83a 	sub	r2,r2,r23
    9b88:	15000044 	addi	r20,r2,1
    9b8c:	00800044 	movi	r2,1
    9b90:	d8800015 	stw	r2,0(sp)
    9b94:	003f9806 	br	99f8 <__sfvwrite_r+0x288>
    9b98:	b80b883a 	mov	r5,r23
    9b9c:	800d883a 	mov	r6,r16
    9ba0:	000a8080 	call	a808 <memmove>
    9ba4:	90c00017 	ldw	r3,0(r18)
    9ba8:	e009883a 	mov	r4,fp
    9bac:	900b883a 	mov	r5,r18
    9bb0:	1c07883a 	add	r3,r3,r16
    9bb4:	90c00015 	stw	r3,0(r18)
    9bb8:	8027883a 	mov	r19,r16
    9bbc:	0008e400 	call	8e40 <_fflush_r>
    9bc0:	103f6b26 	beq	r2,zero,9970 <__sfvwrite_r+0x200>
    9bc4:	003f7f06 	br	99c4 <__sfvwrite_r+0x254>
    9bc8:	400b883a 	mov	r5,r8
    9bcc:	e009883a 	mov	r4,fp
    9bd0:	000b8dc0 	call	b8dc <_realloc_r>
    9bd4:	103f7626 	beq	r2,zero,99b0 <__sfvwrite_r+0x240>
    9bd8:	1023883a 	mov	r17,r2
    9bdc:	003f5006 	br	9920 <__sfvwrite_r+0x1b0>
    9be0:	00c00044 	movi	r3,1
    9be4:	9d000044 	addi	r20,r19,1
    9be8:	d8c00015 	stw	r3,0(sp)
    9bec:	003f8206 	br	99f8 <__sfvwrite_r+0x288>
    9bf0:	9080030b 	ldhu	r2,12(r18)
    9bf4:	00c00244 	movi	r3,9
    9bf8:	013fffc4 	movi	r4,-1
    9bfc:	10801014 	ori	r2,r2,64
    9c00:	9080030d 	sth	r2,12(r18)
    9c04:	e0c00015 	stw	r3,0(fp)
    9c08:	003f0606 	br	9824 <__sfvwrite_r+0xb4>

00009c0c <_fwalk_reent>:
    9c0c:	defff704 	addi	sp,sp,-36
    9c10:	dcc00315 	stw	r19,12(sp)
    9c14:	24c0b804 	addi	r19,r4,736
    9c18:	dd800615 	stw	r22,24(sp)
    9c1c:	dd400515 	stw	r21,20(sp)
    9c20:	dfc00815 	stw	ra,32(sp)
    9c24:	ddc00715 	stw	r23,28(sp)
    9c28:	dd000415 	stw	r20,16(sp)
    9c2c:	dc800215 	stw	r18,8(sp)
    9c30:	dc400115 	stw	r17,4(sp)
    9c34:	dc000015 	stw	r16,0(sp)
    9c38:	202b883a 	mov	r21,r4
    9c3c:	282d883a 	mov	r22,r5
    9c40:	00090c80 	call	90c8 <__sfp_lock_acquire>
    9c44:	98002126 	beq	r19,zero,9ccc <_fwalk_reent+0xc0>
    9c48:	002f883a 	mov	r23,zero
    9c4c:	9c800117 	ldw	r18,4(r19)
    9c50:	9c000217 	ldw	r16,8(r19)
    9c54:	90bfffc4 	addi	r2,r18,-1
    9c58:	10000d16 	blt	r2,zero,9c90 <_fwalk_reent+0x84>
    9c5c:	0023883a 	mov	r17,zero
    9c60:	053fffc4 	movi	r20,-1
    9c64:	8080030f 	ldh	r2,12(r16)
    9c68:	8c400044 	addi	r17,r17,1
    9c6c:	10000626 	beq	r2,zero,9c88 <_fwalk_reent+0x7c>
    9c70:	8080038f 	ldh	r2,14(r16)
    9c74:	800b883a 	mov	r5,r16
    9c78:	a809883a 	mov	r4,r21
    9c7c:	15000226 	beq	r2,r20,9c88 <_fwalk_reent+0x7c>
    9c80:	b03ee83a 	callr	r22
    9c84:	b8aeb03a 	or	r23,r23,r2
    9c88:	84001704 	addi	r16,r16,92
    9c8c:	947ff51e 	bne	r18,r17,9c64 <_fwalk_reent+0x58>
    9c90:	9cc00017 	ldw	r19,0(r19)
    9c94:	983fed1e 	bne	r19,zero,9c4c <_fwalk_reent+0x40>
    9c98:	00090cc0 	call	90cc <__sfp_lock_release>
    9c9c:	b805883a 	mov	r2,r23
    9ca0:	dfc00817 	ldw	ra,32(sp)
    9ca4:	ddc00717 	ldw	r23,28(sp)
    9ca8:	dd800617 	ldw	r22,24(sp)
    9cac:	dd400517 	ldw	r21,20(sp)
    9cb0:	dd000417 	ldw	r20,16(sp)
    9cb4:	dcc00317 	ldw	r19,12(sp)
    9cb8:	dc800217 	ldw	r18,8(sp)
    9cbc:	dc400117 	ldw	r17,4(sp)
    9cc0:	dc000017 	ldw	r16,0(sp)
    9cc4:	dec00904 	addi	sp,sp,36
    9cc8:	f800283a 	ret
    9ccc:	002f883a 	mov	r23,zero
    9cd0:	003ff106 	br	9c98 <_fwalk_reent+0x8c>

00009cd4 <_fwalk>:
    9cd4:	defff804 	addi	sp,sp,-32
    9cd8:	dcc00315 	stw	r19,12(sp)
    9cdc:	24c0b804 	addi	r19,r4,736
    9ce0:	dd400515 	stw	r21,20(sp)
    9ce4:	dfc00715 	stw	ra,28(sp)
    9ce8:	dd800615 	stw	r22,24(sp)
    9cec:	dd000415 	stw	r20,16(sp)
    9cf0:	dc800215 	stw	r18,8(sp)
    9cf4:	dc400115 	stw	r17,4(sp)
    9cf8:	dc000015 	stw	r16,0(sp)
    9cfc:	282b883a 	mov	r21,r5
    9d00:	00090c80 	call	90c8 <__sfp_lock_acquire>
    9d04:	98001f26 	beq	r19,zero,9d84 <_fwalk+0xb0>
    9d08:	002d883a 	mov	r22,zero
    9d0c:	9c800117 	ldw	r18,4(r19)
    9d10:	9c000217 	ldw	r16,8(r19)
    9d14:	90bfffc4 	addi	r2,r18,-1
    9d18:	10000c16 	blt	r2,zero,9d4c <_fwalk+0x78>
    9d1c:	0023883a 	mov	r17,zero
    9d20:	053fffc4 	movi	r20,-1
    9d24:	8080030f 	ldh	r2,12(r16)
    9d28:	8c400044 	addi	r17,r17,1
    9d2c:	10000526 	beq	r2,zero,9d44 <_fwalk+0x70>
    9d30:	8080038f 	ldh	r2,14(r16)
    9d34:	8009883a 	mov	r4,r16
    9d38:	15000226 	beq	r2,r20,9d44 <_fwalk+0x70>
    9d3c:	a83ee83a 	callr	r21
    9d40:	b0acb03a 	or	r22,r22,r2
    9d44:	84001704 	addi	r16,r16,92
    9d48:	947ff61e 	bne	r18,r17,9d24 <_fwalk+0x50>
    9d4c:	9cc00017 	ldw	r19,0(r19)
    9d50:	983fee1e 	bne	r19,zero,9d0c <_fwalk+0x38>
    9d54:	00090cc0 	call	90cc <__sfp_lock_release>
    9d58:	b005883a 	mov	r2,r22
    9d5c:	dfc00717 	ldw	ra,28(sp)
    9d60:	dd800617 	ldw	r22,24(sp)
    9d64:	dd400517 	ldw	r21,20(sp)
    9d68:	dd000417 	ldw	r20,16(sp)
    9d6c:	dcc00317 	ldw	r19,12(sp)
    9d70:	dc800217 	ldw	r18,8(sp)
    9d74:	dc400117 	ldw	r17,4(sp)
    9d78:	dc000017 	ldw	r16,0(sp)
    9d7c:	dec00804 	addi	sp,sp,32
    9d80:	f800283a 	ret
    9d84:	002d883a 	mov	r22,zero
    9d88:	003ff206 	br	9d54 <_fwalk+0x80>

00009d8c <__locale_charset>:
    9d8c:	d0a00717 	ldw	r2,-32740(gp)
    9d90:	f800283a 	ret

00009d94 <_localeconv_r>:
    9d94:	00820034 	movhi	r2,2048
    9d98:	10804a04 	addi	r2,r2,296
    9d9c:	f800283a 	ret

00009da0 <localeconv>:
    9da0:	00820034 	movhi	r2,2048
    9da4:	10892e04 	addi	r2,r2,9400
    9da8:	11000017 	ldw	r4,0(r2)
    9dac:	0009d941 	jmpi	9d94 <_localeconv_r>

00009db0 <_setlocale_r>:
    9db0:	defffc04 	addi	sp,sp,-16
    9db4:	00c20034 	movhi	r3,2048
    9db8:	18c04504 	addi	r3,r3,276
    9dbc:	dc800215 	stw	r18,8(sp)
    9dc0:	dc400115 	stw	r17,4(sp)
    9dc4:	dc000015 	stw	r16,0(sp)
    9dc8:	2023883a 	mov	r17,r4
    9dcc:	2825883a 	mov	r18,r5
    9dd0:	dfc00315 	stw	ra,12(sp)
    9dd4:	3021883a 	mov	r16,r6
    9dd8:	3009883a 	mov	r4,r6
    9ddc:	180b883a 	mov	r5,r3
    9de0:	30000926 	beq	r6,zero,9e08 <_setlocale_r+0x58>
    9de4:	000c0fc0 	call	c0fc <strcmp>
    9de8:	8009883a 	mov	r4,r16
    9dec:	01420034 	movhi	r5,2048
    9df0:	29403004 	addi	r5,r5,192
    9df4:	10000b1e 	bne	r2,zero,9e24 <_setlocale_r+0x74>
    9df8:	8c000d15 	stw	r16,52(r17)
    9dfc:	8c800c15 	stw	r18,48(r17)
    9e00:	00c20034 	movhi	r3,2048
    9e04:	18c04504 	addi	r3,r3,276
    9e08:	1805883a 	mov	r2,r3
    9e0c:	dfc00317 	ldw	ra,12(sp)
    9e10:	dc800217 	ldw	r18,8(sp)
    9e14:	dc400117 	ldw	r17,4(sp)
    9e18:	dc000017 	ldw	r16,0(sp)
    9e1c:	dec00404 	addi	sp,sp,16
    9e20:	f800283a 	ret
    9e24:	000c0fc0 	call	c0fc <strcmp>
    9e28:	0007883a 	mov	r3,zero
    9e2c:	103ff226 	beq	r2,zero,9df8 <_setlocale_r+0x48>
    9e30:	003ff506 	br	9e08 <_setlocale_r+0x58>

00009e34 <setlocale>:
    9e34:	01820034 	movhi	r6,2048
    9e38:	31892e04 	addi	r6,r6,9400
    9e3c:	2007883a 	mov	r3,r4
    9e40:	31000017 	ldw	r4,0(r6)
    9e44:	280d883a 	mov	r6,r5
    9e48:	180b883a 	mov	r5,r3
    9e4c:	0009db01 	jmpi	9db0 <_setlocale_r>

00009e50 <__smakebuf_r>:
    9e50:	2880030b 	ldhu	r2,12(r5)
    9e54:	deffed04 	addi	sp,sp,-76
    9e58:	dc401015 	stw	r17,64(sp)
    9e5c:	1080008c 	andi	r2,r2,2
    9e60:	dc000f15 	stw	r16,60(sp)
    9e64:	dfc01215 	stw	ra,72(sp)
    9e68:	dc801115 	stw	r18,68(sp)
    9e6c:	2821883a 	mov	r16,r5
    9e70:	2023883a 	mov	r17,r4
    9e74:	10000b26 	beq	r2,zero,9ea4 <__smakebuf_r+0x54>
    9e78:	28c010c4 	addi	r3,r5,67
    9e7c:	00800044 	movi	r2,1
    9e80:	28800515 	stw	r2,20(r5)
    9e84:	28c00415 	stw	r3,16(r5)
    9e88:	28c00015 	stw	r3,0(r5)
    9e8c:	dfc01217 	ldw	ra,72(sp)
    9e90:	dc801117 	ldw	r18,68(sp)
    9e94:	dc401017 	ldw	r17,64(sp)
    9e98:	dc000f17 	ldw	r16,60(sp)
    9e9c:	dec01304 	addi	sp,sp,76
    9ea0:	f800283a 	ret
    9ea4:	2940038f 	ldh	r5,14(r5)
    9ea8:	28002116 	blt	r5,zero,9f30 <__smakebuf_r+0xe0>
    9eac:	d80d883a 	mov	r6,sp
    9eb0:	000c4780 	call	c478 <_fstat_r>
    9eb4:	10001e16 	blt	r2,zero,9f30 <__smakebuf_r+0xe0>
    9eb8:	d8800117 	ldw	r2,4(sp)
    9ebc:	00e00014 	movui	r3,32768
    9ec0:	113c000c 	andi	r4,r2,61440
    9ec4:	20c03126 	beq	r4,r3,9f8c <__smakebuf_r+0x13c>
    9ec8:	8080030b 	ldhu	r2,12(r16)
    9ecc:	00c80004 	movi	r3,8192
    9ed0:	10820014 	ori	r2,r2,2048
    9ed4:	8080030d 	sth	r2,12(r16)
    9ed8:	20c01e26 	beq	r4,r3,9f54 <__smakebuf_r+0x104>
    9edc:	04810004 	movi	r18,1024
    9ee0:	8809883a 	mov	r4,r17
    9ee4:	900b883a 	mov	r5,r18
    9ee8:	0009fe40 	call	9fe4 <_malloc_r>
    9eec:	1009883a 	mov	r4,r2
    9ef0:	10003126 	beq	r2,zero,9fb8 <__smakebuf_r+0x168>
    9ef4:	80c0030b 	ldhu	r3,12(r16)
    9ef8:	00800074 	movhi	r2,1
    9efc:	10a46f04 	addi	r2,r2,-28228
    9f00:	88800f15 	stw	r2,60(r17)
    9f04:	18c02014 	ori	r3,r3,128
    9f08:	84800515 	stw	r18,20(r16)
    9f0c:	80c0030d 	sth	r3,12(r16)
    9f10:	81000415 	stw	r4,16(r16)
    9f14:	81000015 	stw	r4,0(r16)
    9f18:	dfc01217 	ldw	ra,72(sp)
    9f1c:	dc801117 	ldw	r18,68(sp)
    9f20:	dc401017 	ldw	r17,64(sp)
    9f24:	dc000f17 	ldw	r16,60(sp)
    9f28:	dec01304 	addi	sp,sp,76
    9f2c:	f800283a 	ret
    9f30:	80c0030b 	ldhu	r3,12(r16)
    9f34:	1880200c 	andi	r2,r3,128
    9f38:	10000426 	beq	r2,zero,9f4c <__smakebuf_r+0xfc>
    9f3c:	04801004 	movi	r18,64
    9f40:	18820014 	ori	r2,r3,2048
    9f44:	8080030d 	sth	r2,12(r16)
    9f48:	003fe506 	br	9ee0 <__smakebuf_r+0x90>
    9f4c:	04810004 	movi	r18,1024
    9f50:	003ffb06 	br	9f40 <__smakebuf_r+0xf0>
    9f54:	8140038f 	ldh	r5,14(r16)
    9f58:	8809883a 	mov	r4,r17
    9f5c:	000c4ec0 	call	c4ec <_isatty_r>
    9f60:	103fde26 	beq	r2,zero,9edc <__smakebuf_r+0x8c>
    9f64:	8080030b 	ldhu	r2,12(r16)
    9f68:	80c010c4 	addi	r3,r16,67
    9f6c:	04810004 	movi	r18,1024
    9f70:	10800054 	ori	r2,r2,1
    9f74:	8080030d 	sth	r2,12(r16)
    9f78:	00800044 	movi	r2,1
    9f7c:	80c00415 	stw	r3,16(r16)
    9f80:	80800515 	stw	r2,20(r16)
    9f84:	80c00015 	stw	r3,0(r16)
    9f88:	003fd506 	br	9ee0 <__smakebuf_r+0x90>
    9f8c:	80c00a17 	ldw	r3,40(r16)
    9f90:	00800074 	movhi	r2,1
    9f94:	10afee04 	addi	r2,r2,-16456
    9f98:	18bfcb1e 	bne	r3,r2,9ec8 <__smakebuf_r+0x78>
    9f9c:	8080030b 	ldhu	r2,12(r16)
    9fa0:	00c10004 	movi	r3,1024
    9fa4:	1825883a 	mov	r18,r3
    9fa8:	10c4b03a 	or	r2,r2,r3
    9fac:	8080030d 	sth	r2,12(r16)
    9fb0:	80c01315 	stw	r3,76(r16)
    9fb4:	003fca06 	br	9ee0 <__smakebuf_r+0x90>
    9fb8:	8100030b 	ldhu	r4,12(r16)
    9fbc:	2080800c 	andi	r2,r4,512
    9fc0:	103fb21e 	bne	r2,zero,9e8c <__smakebuf_r+0x3c>
    9fc4:	80c010c4 	addi	r3,r16,67
    9fc8:	21000094 	ori	r4,r4,2
    9fcc:	00800044 	movi	r2,1
    9fd0:	80800515 	stw	r2,20(r16)
    9fd4:	8100030d 	sth	r4,12(r16)
    9fd8:	80c00415 	stw	r3,16(r16)
    9fdc:	80c00015 	stw	r3,0(r16)
    9fe0:	003faa06 	br	9e8c <__smakebuf_r+0x3c>

00009fe4 <_malloc_r>:
    9fe4:	defff604 	addi	sp,sp,-40
    9fe8:	28c002c4 	addi	r3,r5,11
    9fec:	00800584 	movi	r2,22
    9ff0:	dc800215 	stw	r18,8(sp)
    9ff4:	dfc00915 	stw	ra,36(sp)
    9ff8:	df000815 	stw	fp,32(sp)
    9ffc:	ddc00715 	stw	r23,28(sp)
    a000:	dd800615 	stw	r22,24(sp)
    a004:	dd400515 	stw	r21,20(sp)
    a008:	dd000415 	stw	r20,16(sp)
    a00c:	dcc00315 	stw	r19,12(sp)
    a010:	dc400115 	stw	r17,4(sp)
    a014:	dc000015 	stw	r16,0(sp)
    a018:	2025883a 	mov	r18,r4
    a01c:	10c01236 	bltu	r2,r3,a068 <_malloc_r+0x84>
    a020:	04400404 	movi	r17,16
    a024:	8940142e 	bgeu	r17,r5,a078 <_malloc_r+0x94>
    a028:	00800304 	movi	r2,12
    a02c:	0007883a 	mov	r3,zero
    a030:	90800015 	stw	r2,0(r18)
    a034:	1805883a 	mov	r2,r3
    a038:	dfc00917 	ldw	ra,36(sp)
    a03c:	df000817 	ldw	fp,32(sp)
    a040:	ddc00717 	ldw	r23,28(sp)
    a044:	dd800617 	ldw	r22,24(sp)
    a048:	dd400517 	ldw	r21,20(sp)
    a04c:	dd000417 	ldw	r20,16(sp)
    a050:	dcc00317 	ldw	r19,12(sp)
    a054:	dc800217 	ldw	r18,8(sp)
    a058:	dc400117 	ldw	r17,4(sp)
    a05c:	dc000017 	ldw	r16,0(sp)
    a060:	dec00a04 	addi	sp,sp,40
    a064:	f800283a 	ret
    a068:	00bffe04 	movi	r2,-8
    a06c:	18a2703a 	and	r17,r3,r2
    a070:	883fed16 	blt	r17,zero,a028 <_malloc_r+0x44>
    a074:	897fec36 	bltu	r17,r5,a028 <_malloc_r+0x44>
    a078:	9009883a 	mov	r4,r18
    a07c:	000f0140 	call	f014 <__malloc_lock>
    a080:	00807dc4 	movi	r2,503
    a084:	14402b2e 	bgeu	r2,r17,a134 <_malloc_r+0x150>
    a088:	8806d27a 	srli	r3,r17,9
    a08c:	18003f1e 	bne	r3,zero,a18c <_malloc_r+0x1a8>
    a090:	880cd0fa 	srli	r6,r17,3
    a094:	300490fa 	slli	r2,r6,3
    a098:	02c20034 	movhi	r11,2048
    a09c:	5ac2c204 	addi	r11,r11,2824
    a0a0:	12cb883a 	add	r5,r2,r11
    a0a4:	2c000317 	ldw	r16,12(r5)
    a0a8:	580f883a 	mov	r7,r11
    a0ac:	2c00041e 	bne	r5,r16,a0c0 <_malloc_r+0xdc>
    a0b0:	00000a06 	br	a0dc <_malloc_r+0xf8>
    a0b4:	1800860e 	bge	r3,zero,a2d0 <_malloc_r+0x2ec>
    a0b8:	84000317 	ldw	r16,12(r16)
    a0bc:	2c000726 	beq	r5,r16,a0dc <_malloc_r+0xf8>
    a0c0:	80800117 	ldw	r2,4(r16)
    a0c4:	00ffff04 	movi	r3,-4
    a0c8:	10c8703a 	and	r4,r2,r3
    a0cc:	2447c83a 	sub	r3,r4,r17
    a0d0:	008003c4 	movi	r2,15
    a0d4:	10fff70e 	bge	r2,r3,a0b4 <_malloc_r+0xd0>
    a0d8:	31bfffc4 	addi	r6,r6,-1
    a0dc:	32400044 	addi	r9,r6,1
    a0e0:	02820034 	movhi	r10,2048
    a0e4:	5282c404 	addi	r10,r10,2832
    a0e8:	54000217 	ldw	r16,8(r10)
    a0ec:	8280a026 	beq	r16,r10,a370 <_malloc_r+0x38c>
    a0f0:	80800117 	ldw	r2,4(r16)
    a0f4:	00ffff04 	movi	r3,-4
    a0f8:	10ca703a 	and	r5,r2,r3
    a0fc:	2c4dc83a 	sub	r6,r5,r17
    a100:	008003c4 	movi	r2,15
    a104:	11808316 	blt	r2,r6,a314 <_malloc_r+0x330>
    a108:	52800315 	stw	r10,12(r10)
    a10c:	52800215 	stw	r10,8(r10)
    a110:	30002916 	blt	r6,zero,a1b8 <_malloc_r+0x1d4>
    a114:	8147883a 	add	r3,r16,r5
    a118:	18800117 	ldw	r2,4(r3)
    a11c:	9009883a 	mov	r4,r18
    a120:	10800054 	ori	r2,r2,1
    a124:	18800115 	stw	r2,4(r3)
    a128:	000f0340 	call	f034 <__malloc_unlock>
    a12c:	80c00204 	addi	r3,r16,8
    a130:	003fc006 	br	a034 <_malloc_r+0x50>
    a134:	02c20034 	movhi	r11,2048
    a138:	5ac2c204 	addi	r11,r11,2824
    a13c:	8ac5883a 	add	r2,r17,r11
    a140:	14000317 	ldw	r16,12(r2)
    a144:	580f883a 	mov	r7,r11
    a148:	8806d0fa 	srli	r3,r17,3
    a14c:	14006c26 	beq	r2,r16,a300 <_malloc_r+0x31c>
    a150:	80c00117 	ldw	r3,4(r16)
    a154:	00bfff04 	movi	r2,-4
    a158:	81800317 	ldw	r6,12(r16)
    a15c:	1886703a 	and	r3,r3,r2
    a160:	80c7883a 	add	r3,r16,r3
    a164:	18800117 	ldw	r2,4(r3)
    a168:	81400217 	ldw	r5,8(r16)
    a16c:	9009883a 	mov	r4,r18
    a170:	10800054 	ori	r2,r2,1
    a174:	18800115 	stw	r2,4(r3)
    a178:	31400215 	stw	r5,8(r6)
    a17c:	29800315 	stw	r6,12(r5)
    a180:	000f0340 	call	f034 <__malloc_unlock>
    a184:	80c00204 	addi	r3,r16,8
    a188:	003faa06 	br	a034 <_malloc_r+0x50>
    a18c:	00800104 	movi	r2,4
    a190:	10c0052e 	bgeu	r2,r3,a1a8 <_malloc_r+0x1c4>
    a194:	00800504 	movi	r2,20
    a198:	10c07836 	bltu	r2,r3,a37c <_malloc_r+0x398>
    a19c:	198016c4 	addi	r6,r3,91
    a1a0:	300490fa 	slli	r2,r6,3
    a1a4:	003fbc06 	br	a098 <_malloc_r+0xb4>
    a1a8:	8804d1ba 	srli	r2,r17,6
    a1ac:	11800e04 	addi	r6,r2,56
    a1b0:	300490fa 	slli	r2,r6,3
    a1b4:	003fb806 	br	a098 <_malloc_r+0xb4>
    a1b8:	00807fc4 	movi	r2,511
    a1bc:	1140bb36 	bltu	r2,r5,a4ac <_malloc_r+0x4c8>
    a1c0:	2806d0fa 	srli	r3,r5,3
    a1c4:	573ffe04 	addi	fp,r10,-8
    a1c8:	00800044 	movi	r2,1
    a1cc:	180890fa 	slli	r4,r3,3
    a1d0:	1807d0ba 	srai	r3,r3,2
    a1d4:	e1c00117 	ldw	r7,4(fp)
    a1d8:	5909883a 	add	r4,r11,r4
    a1dc:	21400217 	ldw	r5,8(r4)
    a1e0:	10c4983a 	sll	r2,r2,r3
    a1e4:	81000315 	stw	r4,12(r16)
    a1e8:	81400215 	stw	r5,8(r16)
    a1ec:	388eb03a 	or	r7,r7,r2
    a1f0:	2c000315 	stw	r16,12(r5)
    a1f4:	24000215 	stw	r16,8(r4)
    a1f8:	e1c00115 	stw	r7,4(fp)
    a1fc:	4807883a 	mov	r3,r9
    a200:	4800cd16 	blt	r9,zero,a538 <_malloc_r+0x554>
    a204:	1807d0ba 	srai	r3,r3,2
    a208:	00800044 	movi	r2,1
    a20c:	10c8983a 	sll	r4,r2,r3
    a210:	39004436 	bltu	r7,r4,a324 <_malloc_r+0x340>
    a214:	21c4703a 	and	r2,r4,r7
    a218:	10000a1e 	bne	r2,zero,a244 <_malloc_r+0x260>
    a21c:	2109883a 	add	r4,r4,r4
    a220:	00bfff04 	movi	r2,-4
    a224:	4884703a 	and	r2,r9,r2
    a228:	3906703a 	and	r3,r7,r4
    a22c:	12400104 	addi	r9,r2,4
    a230:	1800041e 	bne	r3,zero,a244 <_malloc_r+0x260>
    a234:	2109883a 	add	r4,r4,r4
    a238:	3904703a 	and	r2,r7,r4
    a23c:	4a400104 	addi	r9,r9,4
    a240:	103ffc26 	beq	r2,zero,a234 <_malloc_r+0x250>
    a244:	480490fa 	slli	r2,r9,3
    a248:	4819883a 	mov	r12,r9
    a24c:	023fff04 	movi	r8,-4
    a250:	589b883a 	add	r13,r11,r2
    a254:	6807883a 	mov	r3,r13
    a258:	014003c4 	movi	r5,15
    a25c:	1c000317 	ldw	r16,12(r3)
    a260:	1c00041e 	bne	r3,r16,a274 <_malloc_r+0x290>
    a264:	0000a706 	br	a504 <_malloc_r+0x520>
    a268:	3000ab0e 	bge	r6,zero,a518 <_malloc_r+0x534>
    a26c:	84000317 	ldw	r16,12(r16)
    a270:	1c00a426 	beq	r3,r16,a504 <_malloc_r+0x520>
    a274:	80800117 	ldw	r2,4(r16)
    a278:	1204703a 	and	r2,r2,r8
    a27c:	144dc83a 	sub	r6,r2,r17
    a280:	29bff90e 	bge	r5,r6,a268 <_malloc_r+0x284>
    a284:	81000317 	ldw	r4,12(r16)
    a288:	80c00217 	ldw	r3,8(r16)
    a28c:	89400054 	ori	r5,r17,1
    a290:	8445883a 	add	r2,r16,r17
    a294:	20c00215 	stw	r3,8(r4)
    a298:	19000315 	stw	r4,12(r3)
    a29c:	81400115 	stw	r5,4(r16)
    a2a0:	1187883a 	add	r3,r2,r6
    a2a4:	31000054 	ori	r4,r6,1
    a2a8:	50800315 	stw	r2,12(r10)
    a2ac:	50800215 	stw	r2,8(r10)
    a2b0:	19800015 	stw	r6,0(r3)
    a2b4:	11000115 	stw	r4,4(r2)
    a2b8:	12800215 	stw	r10,8(r2)
    a2bc:	12800315 	stw	r10,12(r2)
    a2c0:	9009883a 	mov	r4,r18
    a2c4:	000f0340 	call	f034 <__malloc_unlock>
    a2c8:	80c00204 	addi	r3,r16,8
    a2cc:	003f5906 	br	a034 <_malloc_r+0x50>
    a2d0:	8109883a 	add	r4,r16,r4
    a2d4:	20800117 	ldw	r2,4(r4)
    a2d8:	80c00217 	ldw	r3,8(r16)
    a2dc:	81400317 	ldw	r5,12(r16)
    a2e0:	10800054 	ori	r2,r2,1
    a2e4:	20800115 	stw	r2,4(r4)
    a2e8:	28c00215 	stw	r3,8(r5)
    a2ec:	19400315 	stw	r5,12(r3)
    a2f0:	9009883a 	mov	r4,r18
    a2f4:	000f0340 	call	f034 <__malloc_unlock>
    a2f8:	80c00204 	addi	r3,r16,8
    a2fc:	003f4d06 	br	a034 <_malloc_r+0x50>
    a300:	80800204 	addi	r2,r16,8
    a304:	14000317 	ldw	r16,12(r2)
    a308:	143f911e 	bne	r2,r16,a150 <_malloc_r+0x16c>
    a30c:	1a400084 	addi	r9,r3,2
    a310:	003f7306 	br	a0e0 <_malloc_r+0xfc>
    a314:	88c00054 	ori	r3,r17,1
    a318:	8445883a 	add	r2,r16,r17
    a31c:	80c00115 	stw	r3,4(r16)
    a320:	003fdf06 	br	a2a0 <_malloc_r+0x2bc>
    a324:	e4000217 	ldw	r16,8(fp)
    a328:	00bfff04 	movi	r2,-4
    a32c:	80c00117 	ldw	r3,4(r16)
    a330:	802d883a 	mov	r22,r16
    a334:	18aa703a 	and	r21,r3,r2
    a338:	ac401636 	bltu	r21,r17,a394 <_malloc_r+0x3b0>
    a33c:	ac49c83a 	sub	r4,r21,r17
    a340:	008003c4 	movi	r2,15
    a344:	1100130e 	bge	r2,r4,a394 <_malloc_r+0x3b0>
    a348:	88800054 	ori	r2,r17,1
    a34c:	8447883a 	add	r3,r16,r17
    a350:	80800115 	stw	r2,4(r16)
    a354:	20800054 	ori	r2,r4,1
    a358:	18800115 	stw	r2,4(r3)
    a35c:	e0c00215 	stw	r3,8(fp)
    a360:	9009883a 	mov	r4,r18
    a364:	000f0340 	call	f034 <__malloc_unlock>
    a368:	80c00204 	addi	r3,r16,8
    a36c:	003f3106 	br	a034 <_malloc_r+0x50>
    a370:	39c00117 	ldw	r7,4(r7)
    a374:	573ffe04 	addi	fp,r10,-8
    a378:	003fa006 	br	a1fc <_malloc_r+0x218>
    a37c:	00801504 	movi	r2,84
    a380:	10c06736 	bltu	r2,r3,a520 <_malloc_r+0x53c>
    a384:	8804d33a 	srli	r2,r17,12
    a388:	11801b84 	addi	r6,r2,110
    a38c:	300490fa 	slli	r2,r6,3
    a390:	003f4106 	br	a098 <_malloc_r+0xb4>
    a394:	d0a03617 	ldw	r2,-32552(gp)
    a398:	d0e00917 	ldw	r3,-32732(gp)
    a39c:	053fffc4 	movi	r20,-1
    a3a0:	10800404 	addi	r2,r2,16
    a3a4:	88a7883a 	add	r19,r17,r2
    a3a8:	1d000326 	beq	r3,r20,a3b8 <_malloc_r+0x3d4>
    a3ac:	98c3ffc4 	addi	r3,r19,4095
    a3b0:	00bc0004 	movi	r2,-4096
    a3b4:	18a6703a 	and	r19,r3,r2
    a3b8:	9009883a 	mov	r4,r18
    a3bc:	980b883a 	mov	r5,r19
    a3c0:	000bf400 	call	bf40 <_sbrk_r>
    a3c4:	1009883a 	mov	r4,r2
    a3c8:	15000426 	beq	r2,r20,a3dc <_malloc_r+0x3f8>
    a3cc:	854b883a 	add	r5,r16,r21
    a3d0:	1029883a 	mov	r20,r2
    a3d4:	11405a2e 	bgeu	r2,r5,a540 <_malloc_r+0x55c>
    a3d8:	87000c26 	beq	r16,fp,a40c <_malloc_r+0x428>
    a3dc:	e4000217 	ldw	r16,8(fp)
    a3e0:	80c00117 	ldw	r3,4(r16)
    a3e4:	00bfff04 	movi	r2,-4
    a3e8:	1884703a 	and	r2,r3,r2
    a3ec:	14400336 	bltu	r2,r17,a3fc <_malloc_r+0x418>
    a3f0:	1449c83a 	sub	r4,r2,r17
    a3f4:	008003c4 	movi	r2,15
    a3f8:	113fd316 	blt	r2,r4,a348 <_malloc_r+0x364>
    a3fc:	9009883a 	mov	r4,r18
    a400:	000f0340 	call	f034 <__malloc_unlock>
    a404:	0007883a 	mov	r3,zero
    a408:	003f0a06 	br	a034 <_malloc_r+0x50>
    a40c:	05c20234 	movhi	r23,2056
    a410:	bdfddd04 	addi	r23,r23,-2188
    a414:	b8800017 	ldw	r2,0(r23)
    a418:	988d883a 	add	r6,r19,r2
    a41c:	b9800015 	stw	r6,0(r23)
    a420:	d0e00917 	ldw	r3,-32732(gp)
    a424:	00bfffc4 	movi	r2,-1
    a428:	18808e26 	beq	r3,r2,a664 <_malloc_r+0x680>
    a42c:	2145c83a 	sub	r2,r4,r5
    a430:	3085883a 	add	r2,r6,r2
    a434:	b8800015 	stw	r2,0(r23)
    a438:	20c001cc 	andi	r3,r4,7
    a43c:	18005f1e 	bne	r3,zero,a5bc <_malloc_r+0x5d8>
    a440:	000b883a 	mov	r5,zero
    a444:	a4c5883a 	add	r2,r20,r19
    a448:	1083ffcc 	andi	r2,r2,4095
    a44c:	00c40004 	movi	r3,4096
    a450:	1887c83a 	sub	r3,r3,r2
    a454:	28e7883a 	add	r19,r5,r3
    a458:	9009883a 	mov	r4,r18
    a45c:	980b883a 	mov	r5,r19
    a460:	000bf400 	call	bf40 <_sbrk_r>
    a464:	1007883a 	mov	r3,r2
    a468:	00bfffc4 	movi	r2,-1
    a46c:	18807a26 	beq	r3,r2,a658 <_malloc_r+0x674>
    a470:	1d05c83a 	sub	r2,r3,r20
    a474:	9885883a 	add	r2,r19,r2
    a478:	10c00054 	ori	r3,r2,1
    a47c:	b8800017 	ldw	r2,0(r23)
    a480:	a021883a 	mov	r16,r20
    a484:	a0c00115 	stw	r3,4(r20)
    a488:	9885883a 	add	r2,r19,r2
    a48c:	b8800015 	stw	r2,0(r23)
    a490:	e5000215 	stw	r20,8(fp)
    a494:	b7003626 	beq	r22,fp,a570 <_malloc_r+0x58c>
    a498:	018003c4 	movi	r6,15
    a49c:	35404b36 	bltu	r6,r21,a5cc <_malloc_r+0x5e8>
    a4a0:	00800044 	movi	r2,1
    a4a4:	a0800115 	stw	r2,4(r20)
    a4a8:	003fcd06 	br	a3e0 <_malloc_r+0x3fc>
    a4ac:	2808d27a 	srli	r4,r5,9
    a4b0:	2000371e 	bne	r4,zero,a590 <_malloc_r+0x5ac>
    a4b4:	2808d0fa 	srli	r4,r5,3
    a4b8:	200690fa 	slli	r3,r4,3
    a4bc:	1ad1883a 	add	r8,r3,r11
    a4c0:	41800217 	ldw	r6,8(r8)
    a4c4:	41805b26 	beq	r8,r6,a634 <_malloc_r+0x650>
    a4c8:	30800117 	ldw	r2,4(r6)
    a4cc:	00ffff04 	movi	r3,-4
    a4d0:	10c4703a 	and	r2,r2,r3
    a4d4:	2880022e 	bgeu	r5,r2,a4e0 <_malloc_r+0x4fc>
    a4d8:	31800217 	ldw	r6,8(r6)
    a4dc:	41bffa1e 	bne	r8,r6,a4c8 <_malloc_r+0x4e4>
    a4e0:	32000317 	ldw	r8,12(r6)
    a4e4:	39c00117 	ldw	r7,4(r7)
    a4e8:	82000315 	stw	r8,12(r16)
    a4ec:	81800215 	stw	r6,8(r16)
    a4f0:	07020034 	movhi	fp,2048
    a4f4:	e702c204 	addi	fp,fp,2824
    a4f8:	34000315 	stw	r16,12(r6)
    a4fc:	44000215 	stw	r16,8(r8)
    a500:	003f3e06 	br	a1fc <_malloc_r+0x218>
    a504:	63000044 	addi	r12,r12,1
    a508:	608000cc 	andi	r2,r12,3
    a50c:	10005d26 	beq	r2,zero,a684 <_malloc_r+0x6a0>
    a510:	18c00204 	addi	r3,r3,8
    a514:	003f5106 	br	a25c <_malloc_r+0x278>
    a518:	8089883a 	add	r4,r16,r2
    a51c:	003f6d06 	br	a2d4 <_malloc_r+0x2f0>
    a520:	00805504 	movi	r2,340
    a524:	10c02036 	bltu	r2,r3,a5a8 <_malloc_r+0x5c4>
    a528:	8804d3fa 	srli	r2,r17,15
    a52c:	11801dc4 	addi	r6,r2,119
    a530:	300490fa 	slli	r2,r6,3
    a534:	003ed806 	br	a098 <_malloc_r+0xb4>
    a538:	48c000c4 	addi	r3,r9,3
    a53c:	003f3106 	br	a204 <_malloc_r+0x220>
    a540:	05c20234 	movhi	r23,2056
    a544:	bdfddd04 	addi	r23,r23,-2188
    a548:	b8800017 	ldw	r2,0(r23)
    a54c:	988d883a 	add	r6,r19,r2
    a550:	b9800015 	stw	r6,0(r23)
    a554:	293fb21e 	bne	r5,r4,a420 <_malloc_r+0x43c>
    a558:	2083ffcc 	andi	r2,r4,4095
    a55c:	103fb01e 	bne	r2,zero,a420 <_malloc_r+0x43c>
    a560:	e4000217 	ldw	r16,8(fp)
    a564:	9d45883a 	add	r2,r19,r21
    a568:	10800054 	ori	r2,r2,1
    a56c:	80800115 	stw	r2,4(r16)
    a570:	b8c00017 	ldw	r3,0(r23)
    a574:	d0a03717 	ldw	r2,-32548(gp)
    a578:	10c0012e 	bgeu	r2,r3,a580 <_malloc_r+0x59c>
    a57c:	d0e03715 	stw	r3,-32548(gp)
    a580:	d0a03817 	ldw	r2,-32544(gp)
    a584:	10ff962e 	bgeu	r2,r3,a3e0 <_malloc_r+0x3fc>
    a588:	d0e03815 	stw	r3,-32544(gp)
    a58c:	003f9406 	br	a3e0 <_malloc_r+0x3fc>
    a590:	00800104 	movi	r2,4
    a594:	11001e36 	bltu	r2,r4,a610 <_malloc_r+0x62c>
    a598:	2804d1ba 	srli	r2,r5,6
    a59c:	11000e04 	addi	r4,r2,56
    a5a0:	200690fa 	slli	r3,r4,3
    a5a4:	003fc506 	br	a4bc <_malloc_r+0x4d8>
    a5a8:	00815504 	movi	r2,1364
    a5ac:	10c01d2e 	bgeu	r2,r3,a624 <_malloc_r+0x640>
    a5b0:	01801f84 	movi	r6,126
    a5b4:	0080fc04 	movi	r2,1008
    a5b8:	003eb706 	br	a098 <_malloc_r+0xb4>
    a5bc:	00800204 	movi	r2,8
    a5c0:	10cbc83a 	sub	r5,r2,r3
    a5c4:	2169883a 	add	r20,r4,r5
    a5c8:	003f9e06 	br	a444 <_malloc_r+0x460>
    a5cc:	00bffe04 	movi	r2,-8
    a5d0:	a93ffd04 	addi	r4,r21,-12
    a5d4:	2088703a 	and	r4,r4,r2
    a5d8:	b10b883a 	add	r5,r22,r4
    a5dc:	00c00144 	movi	r3,5
    a5e0:	28c00215 	stw	r3,8(r5)
    a5e4:	28c00115 	stw	r3,4(r5)
    a5e8:	b0800117 	ldw	r2,4(r22)
    a5ec:	1080004c 	andi	r2,r2,1
    a5f0:	2084b03a 	or	r2,r4,r2
    a5f4:	b0800115 	stw	r2,4(r22)
    a5f8:	313fdd2e 	bgeu	r6,r4,a570 <_malloc_r+0x58c>
    a5fc:	b1400204 	addi	r5,r22,8
    a600:	9009883a 	mov	r4,r18
    a604:	000945c0 	call	945c <_free_r>
    a608:	e4000217 	ldw	r16,8(fp)
    a60c:	003fd806 	br	a570 <_malloc_r+0x58c>
    a610:	00800504 	movi	r2,20
    a614:	11001536 	bltu	r2,r4,a66c <_malloc_r+0x688>
    a618:	210016c4 	addi	r4,r4,91
    a61c:	200690fa 	slli	r3,r4,3
    a620:	003fa606 	br	a4bc <_malloc_r+0x4d8>
    a624:	8804d4ba 	srli	r2,r17,18
    a628:	11801f04 	addi	r6,r2,124
    a62c:	300490fa 	slli	r2,r6,3
    a630:	003e9906 	br	a098 <_malloc_r+0xb4>
    a634:	2009d0ba 	srai	r4,r4,2
    a638:	01420034 	movhi	r5,2048
    a63c:	2942c204 	addi	r5,r5,2824
    a640:	00c00044 	movi	r3,1
    a644:	28800117 	ldw	r2,4(r5)
    a648:	1906983a 	sll	r3,r3,r4
    a64c:	10c4b03a 	or	r2,r2,r3
    a650:	28800115 	stw	r2,4(r5)
    a654:	003fa306 	br	a4e4 <_malloc_r+0x500>
    a658:	0027883a 	mov	r19,zero
    a65c:	00c00044 	movi	r3,1
    a660:	003f8606 	br	a47c <_malloc_r+0x498>
    a664:	d1200915 	stw	r4,-32732(gp)
    a668:	003f7306 	br	a438 <_malloc_r+0x454>
    a66c:	00801504 	movi	r2,84
    a670:	11001936 	bltu	r2,r4,a6d8 <_malloc_r+0x6f4>
    a674:	2804d33a 	srli	r2,r5,12
    a678:	11001b84 	addi	r4,r2,110
    a67c:	200690fa 	slli	r3,r4,3
    a680:	003f8e06 	br	a4bc <_malloc_r+0x4d8>
    a684:	480b883a 	mov	r5,r9
    a688:	6807883a 	mov	r3,r13
    a68c:	288000cc 	andi	r2,r5,3
    a690:	18fffe04 	addi	r3,r3,-8
    a694:	297fffc4 	addi	r5,r5,-1
    a698:	10001526 	beq	r2,zero,a6f0 <_malloc_r+0x70c>
    a69c:	18800217 	ldw	r2,8(r3)
    a6a0:	10fffa26 	beq	r2,r3,a68c <_malloc_r+0x6a8>
    a6a4:	2109883a 	add	r4,r4,r4
    a6a8:	393f1e36 	bltu	r7,r4,a324 <_malloc_r+0x340>
    a6ac:	203f1d26 	beq	r4,zero,a324 <_malloc_r+0x340>
    a6b0:	21c4703a 	and	r2,r4,r7
    a6b4:	10000226 	beq	r2,zero,a6c0 <_malloc_r+0x6dc>
    a6b8:	6013883a 	mov	r9,r12
    a6bc:	003ee106 	br	a244 <_malloc_r+0x260>
    a6c0:	2109883a 	add	r4,r4,r4
    a6c4:	3904703a 	and	r2,r7,r4
    a6c8:	63000104 	addi	r12,r12,4
    a6cc:	103ffc26 	beq	r2,zero,a6c0 <_malloc_r+0x6dc>
    a6d0:	6013883a 	mov	r9,r12
    a6d4:	003edb06 	br	a244 <_malloc_r+0x260>
    a6d8:	00805504 	movi	r2,340
    a6dc:	11000836 	bltu	r2,r4,a700 <_malloc_r+0x71c>
    a6e0:	2804d3fa 	srli	r2,r5,15
    a6e4:	11001dc4 	addi	r4,r2,119
    a6e8:	200690fa 	slli	r3,r4,3
    a6ec:	003f7306 	br	a4bc <_malloc_r+0x4d8>
    a6f0:	0104303a 	nor	r2,zero,r4
    a6f4:	388e703a 	and	r7,r7,r2
    a6f8:	e1c00115 	stw	r7,4(fp)
    a6fc:	003fe906 	br	a6a4 <_malloc_r+0x6c0>
    a700:	00815504 	movi	r2,1364
    a704:	1100032e 	bgeu	r2,r4,a714 <_malloc_r+0x730>
    a708:	01001f84 	movi	r4,126
    a70c:	00c0fc04 	movi	r3,1008
    a710:	003f6a06 	br	a4bc <_malloc_r+0x4d8>
    a714:	2804d4ba 	srli	r2,r5,18
    a718:	11001f04 	addi	r4,r2,124
    a71c:	200690fa 	slli	r3,r4,3
    a720:	003f6606 	br	a4bc <_malloc_r+0x4d8>

0000a724 <memchr>:
    a724:	008000c4 	movi	r2,3
    a728:	29403fcc 	andi	r5,r5,255
    a72c:	2007883a 	mov	r3,r4
    a730:	1180022e 	bgeu	r2,r6,a73c <memchr+0x18>
    a734:	2084703a 	and	r2,r4,r2
    a738:	10000b26 	beq	r2,zero,a768 <memchr+0x44>
    a73c:	313fffc4 	addi	r4,r6,-1
    a740:	3000051e 	bne	r6,zero,a758 <memchr+0x34>
    a744:	00002c06 	br	a7f8 <memchr+0xd4>
    a748:	213fffc4 	addi	r4,r4,-1
    a74c:	00bfffc4 	movi	r2,-1
    a750:	18c00044 	addi	r3,r3,1
    a754:	20802826 	beq	r4,r2,a7f8 <memchr+0xd4>
    a758:	18800003 	ldbu	r2,0(r3)
    a75c:	28bffa1e 	bne	r5,r2,a748 <memchr+0x24>
    a760:	1805883a 	mov	r2,r3
    a764:	f800283a 	ret
    a768:	0011883a 	mov	r8,zero
    a76c:	0007883a 	mov	r3,zero
    a770:	01c00104 	movi	r7,4
    a774:	4004923a 	slli	r2,r8,8
    a778:	18c00044 	addi	r3,r3,1
    a77c:	1151883a 	add	r8,r2,r5
    a780:	19fffc1e 	bne	r3,r7,a774 <memchr+0x50>
    a784:	02bfbff4 	movhi	r10,65279
    a788:	52bfbfc4 	addi	r10,r10,-257
    a78c:	02602074 	movhi	r9,32897
    a790:	4a602004 	addi	r9,r9,-32640
    a794:	02c000c4 	movi	r11,3
    a798:	20800017 	ldw	r2,0(r4)
    a79c:	31bfff04 	addi	r6,r6,-4
    a7a0:	200f883a 	mov	r7,r4
    a7a4:	1204f03a 	xor	r2,r2,r8
    a7a8:	1287883a 	add	r3,r2,r10
    a7ac:	1a46703a 	and	r3,r3,r9
    a7b0:	0084303a 	nor	r2,zero,r2
    a7b4:	10c4703a 	and	r2,r2,r3
    a7b8:	10000b26 	beq	r2,zero,a7e8 <memchr+0xc4>
    a7bc:	20800003 	ldbu	r2,0(r4)
    a7c0:	28800f26 	beq	r5,r2,a800 <memchr+0xdc>
    a7c4:	20800043 	ldbu	r2,1(r4)
    a7c8:	21c00044 	addi	r7,r4,1
    a7cc:	28800c26 	beq	r5,r2,a800 <memchr+0xdc>
    a7d0:	20800083 	ldbu	r2,2(r4)
    a7d4:	21c00084 	addi	r7,r4,2
    a7d8:	28800926 	beq	r5,r2,a800 <memchr+0xdc>
    a7dc:	208000c3 	ldbu	r2,3(r4)
    a7e0:	21c000c4 	addi	r7,r4,3
    a7e4:	28800626 	beq	r5,r2,a800 <memchr+0xdc>
    a7e8:	21000104 	addi	r4,r4,4
    a7ec:	59bfea36 	bltu	r11,r6,a798 <memchr+0x74>
    a7f0:	2007883a 	mov	r3,r4
    a7f4:	003fd106 	br	a73c <memchr+0x18>
    a7f8:	0005883a 	mov	r2,zero
    a7fc:	f800283a 	ret
    a800:	3805883a 	mov	r2,r7
    a804:	f800283a 	ret

0000a808 <memmove>:
    a808:	2807883a 	mov	r3,r5
    a80c:	2011883a 	mov	r8,r4
    a810:	29000c2e 	bgeu	r5,r4,a844 <memmove+0x3c>
    a814:	298f883a 	add	r7,r5,r6
    a818:	21c00a2e 	bgeu	r4,r7,a844 <memmove+0x3c>
    a81c:	30000726 	beq	r6,zero,a83c <memmove+0x34>
    a820:	2187883a 	add	r3,r4,r6
    a824:	198dc83a 	sub	r6,r3,r6
    a828:	39ffffc4 	addi	r7,r7,-1
    a82c:	38800003 	ldbu	r2,0(r7)
    a830:	18ffffc4 	addi	r3,r3,-1
    a834:	18800005 	stb	r2,0(r3)
    a838:	19bffb1e 	bne	r3,r6,a828 <memmove+0x20>
    a83c:	2005883a 	mov	r2,r4
    a840:	f800283a 	ret
    a844:	01c003c4 	movi	r7,15
    a848:	39800a36 	bltu	r7,r6,a874 <memmove+0x6c>
    a84c:	303ffb26 	beq	r6,zero,a83c <memmove+0x34>
    a850:	400f883a 	mov	r7,r8
    a854:	320d883a 	add	r6,r6,r8
    a858:	28800003 	ldbu	r2,0(r5)
    a85c:	29400044 	addi	r5,r5,1
    a860:	38800005 	stb	r2,0(r7)
    a864:	39c00044 	addi	r7,r7,1
    a868:	39bffb1e 	bne	r7,r6,a858 <memmove+0x50>
    a86c:	2005883a 	mov	r2,r4
    a870:	f800283a 	ret
    a874:	1904b03a 	or	r2,r3,r4
    a878:	108000cc 	andi	r2,r2,3
    a87c:	103ff31e 	bne	r2,zero,a84c <memmove+0x44>
    a880:	3811883a 	mov	r8,r7
    a884:	180b883a 	mov	r5,r3
    a888:	200f883a 	mov	r7,r4
    a88c:	28c00017 	ldw	r3,0(r5)
    a890:	31bffc04 	addi	r6,r6,-16
    a894:	38c00015 	stw	r3,0(r7)
    a898:	28800117 	ldw	r2,4(r5)
    a89c:	38800115 	stw	r2,4(r7)
    a8a0:	28c00217 	ldw	r3,8(r5)
    a8a4:	38c00215 	stw	r3,8(r7)
    a8a8:	28800317 	ldw	r2,12(r5)
    a8ac:	29400404 	addi	r5,r5,16
    a8b0:	38800315 	stw	r2,12(r7)
    a8b4:	39c00404 	addi	r7,r7,16
    a8b8:	41bff436 	bltu	r8,r6,a88c <memmove+0x84>
    a8bc:	008000c4 	movi	r2,3
    a8c0:	1180072e 	bgeu	r2,r6,a8e0 <memmove+0xd8>
    a8c4:	1007883a 	mov	r3,r2
    a8c8:	28800017 	ldw	r2,0(r5)
    a8cc:	31bfff04 	addi	r6,r6,-4
    a8d0:	29400104 	addi	r5,r5,4
    a8d4:	38800015 	stw	r2,0(r7)
    a8d8:	39c00104 	addi	r7,r7,4
    a8dc:	19bffa36 	bltu	r3,r6,a8c8 <memmove+0xc0>
    a8e0:	3811883a 	mov	r8,r7
    a8e4:	003fd906 	br	a84c <memmove+0x44>

0000a8e8 <_Bfree>:
    a8e8:	28000826 	beq	r5,zero,a90c <_Bfree+0x24>
    a8ec:	28800117 	ldw	r2,4(r5)
    a8f0:	21001317 	ldw	r4,76(r4)
    a8f4:	1085883a 	add	r2,r2,r2
    a8f8:	1085883a 	add	r2,r2,r2
    a8fc:	1105883a 	add	r2,r2,r4
    a900:	10c00017 	ldw	r3,0(r2)
    a904:	28c00015 	stw	r3,0(r5)
    a908:	11400015 	stw	r5,0(r2)
    a90c:	f800283a 	ret

0000a910 <__hi0bits>:
    a910:	20bfffec 	andhi	r2,r4,65535
    a914:	10001426 	beq	r2,zero,a968 <__hi0bits+0x58>
    a918:	0007883a 	mov	r3,zero
    a91c:	20bfc02c 	andhi	r2,r4,65280
    a920:	1000021e 	bne	r2,zero,a92c <__hi0bits+0x1c>
    a924:	2008923a 	slli	r4,r4,8
    a928:	18c00204 	addi	r3,r3,8
    a92c:	20bc002c 	andhi	r2,r4,61440
    a930:	1000021e 	bne	r2,zero,a93c <__hi0bits+0x2c>
    a934:	2008913a 	slli	r4,r4,4
    a938:	18c00104 	addi	r3,r3,4
    a93c:	20b0002c 	andhi	r2,r4,49152
    a940:	1000031e 	bne	r2,zero,a950 <__hi0bits+0x40>
    a944:	2105883a 	add	r2,r4,r4
    a948:	18c00084 	addi	r3,r3,2
    a94c:	1089883a 	add	r4,r2,r2
    a950:	20000316 	blt	r4,zero,a960 <__hi0bits+0x50>
    a954:	2090002c 	andhi	r2,r4,16384
    a958:	10000626 	beq	r2,zero,a974 <__hi0bits+0x64>
    a95c:	18c00044 	addi	r3,r3,1
    a960:	1805883a 	mov	r2,r3
    a964:	f800283a 	ret
    a968:	2008943a 	slli	r4,r4,16
    a96c:	00c00404 	movi	r3,16
    a970:	003fea06 	br	a91c <__hi0bits+0xc>
    a974:	00c00804 	movi	r3,32
    a978:	1805883a 	mov	r2,r3
    a97c:	f800283a 	ret

0000a980 <__lo0bits>:
    a980:	20c00017 	ldw	r3,0(r4)
    a984:	188001cc 	andi	r2,r3,7
    a988:	10000a26 	beq	r2,zero,a9b4 <__lo0bits+0x34>
    a98c:	1880004c 	andi	r2,r3,1
    a990:	1005003a 	cmpeq	r2,r2,zero
    a994:	10002126 	beq	r2,zero,aa1c <__lo0bits+0x9c>
    a998:	1880008c 	andi	r2,r3,2
    a99c:	1000251e 	bne	r2,zero,aa34 <__lo0bits+0xb4>
    a9a0:	1804d0ba 	srli	r2,r3,2
    a9a4:	01400084 	movi	r5,2
    a9a8:	20800015 	stw	r2,0(r4)
    a9ac:	2805883a 	mov	r2,r5
    a9b0:	f800283a 	ret
    a9b4:	18bfffcc 	andi	r2,r3,65535
    a9b8:	10001526 	beq	r2,zero,aa10 <__lo0bits+0x90>
    a9bc:	000b883a 	mov	r5,zero
    a9c0:	18803fcc 	andi	r2,r3,255
    a9c4:	1000021e 	bne	r2,zero,a9d0 <__lo0bits+0x50>
    a9c8:	1806d23a 	srli	r3,r3,8
    a9cc:	29400204 	addi	r5,r5,8
    a9d0:	188003cc 	andi	r2,r3,15
    a9d4:	1000021e 	bne	r2,zero,a9e0 <__lo0bits+0x60>
    a9d8:	1806d13a 	srli	r3,r3,4
    a9dc:	29400104 	addi	r5,r5,4
    a9e0:	188000cc 	andi	r2,r3,3
    a9e4:	1000021e 	bne	r2,zero,a9f0 <__lo0bits+0x70>
    a9e8:	1806d0ba 	srli	r3,r3,2
    a9ec:	29400084 	addi	r5,r5,2
    a9f0:	1880004c 	andi	r2,r3,1
    a9f4:	1000031e 	bne	r2,zero,aa04 <__lo0bits+0x84>
    a9f8:	1806d07a 	srli	r3,r3,1
    a9fc:	18000a26 	beq	r3,zero,aa28 <__lo0bits+0xa8>
    aa00:	29400044 	addi	r5,r5,1
    aa04:	2805883a 	mov	r2,r5
    aa08:	20c00015 	stw	r3,0(r4)
    aa0c:	f800283a 	ret
    aa10:	1806d43a 	srli	r3,r3,16
    aa14:	01400404 	movi	r5,16
    aa18:	003fe906 	br	a9c0 <__lo0bits+0x40>
    aa1c:	000b883a 	mov	r5,zero
    aa20:	2805883a 	mov	r2,r5
    aa24:	f800283a 	ret
    aa28:	01400804 	movi	r5,32
    aa2c:	2805883a 	mov	r2,r5
    aa30:	f800283a 	ret
    aa34:	1804d07a 	srli	r2,r3,1
    aa38:	01400044 	movi	r5,1
    aa3c:	20800015 	stw	r2,0(r4)
    aa40:	003fda06 	br	a9ac <__lo0bits+0x2c>

0000aa44 <__mcmp>:
    aa44:	20800417 	ldw	r2,16(r4)
    aa48:	28c00417 	ldw	r3,16(r5)
    aa4c:	10cfc83a 	sub	r7,r2,r3
    aa50:	38000c1e 	bne	r7,zero,aa84 <__mcmp+0x40>
    aa54:	18c5883a 	add	r2,r3,r3
    aa58:	1085883a 	add	r2,r2,r2
    aa5c:	10c00504 	addi	r3,r2,20
    aa60:	21000504 	addi	r4,r4,20
    aa64:	28cb883a 	add	r5,r5,r3
    aa68:	2085883a 	add	r2,r4,r2
    aa6c:	10bfff04 	addi	r2,r2,-4
    aa70:	297fff04 	addi	r5,r5,-4
    aa74:	11800017 	ldw	r6,0(r2)
    aa78:	28c00017 	ldw	r3,0(r5)
    aa7c:	30c0031e 	bne	r6,r3,aa8c <__mcmp+0x48>
    aa80:	20bffa36 	bltu	r4,r2,aa6c <__mcmp+0x28>
    aa84:	3805883a 	mov	r2,r7
    aa88:	f800283a 	ret
    aa8c:	30c00336 	bltu	r6,r3,aa9c <__mcmp+0x58>
    aa90:	01c00044 	movi	r7,1
    aa94:	3805883a 	mov	r2,r7
    aa98:	f800283a 	ret
    aa9c:	01ffffc4 	movi	r7,-1
    aaa0:	003ff806 	br	aa84 <__mcmp+0x40>

0000aaa4 <__ulp>:
    aaa4:	295ffc2c 	andhi	r5,r5,32752
    aaa8:	013f3034 	movhi	r4,64704
    aaac:	290b883a 	add	r5,r5,r4
    aab0:	0145c83a 	sub	r2,zero,r5
    aab4:	1007d53a 	srai	r3,r2,20
    aab8:	000d883a 	mov	r6,zero
    aabc:	0140040e 	bge	zero,r5,aad0 <__ulp+0x2c>
    aac0:	280f883a 	mov	r7,r5
    aac4:	3807883a 	mov	r3,r7
    aac8:	3005883a 	mov	r2,r6
    aacc:	f800283a 	ret
    aad0:	008004c4 	movi	r2,19
    aad4:	193ffb04 	addi	r4,r3,-20
    aad8:	10c00c0e 	bge	r2,r3,ab0c <__ulp+0x68>
    aadc:	008007c4 	movi	r2,31
    aae0:	1107c83a 	sub	r3,r2,r4
    aae4:	00800784 	movi	r2,30
    aae8:	01400044 	movi	r5,1
    aaec:	11000216 	blt	r2,r4,aaf8 <__ulp+0x54>
    aaf0:	00800044 	movi	r2,1
    aaf4:	10ca983a 	sll	r5,r2,r3
    aaf8:	000f883a 	mov	r7,zero
    aafc:	280d883a 	mov	r6,r5
    ab00:	3807883a 	mov	r3,r7
    ab04:	3005883a 	mov	r2,r6
    ab08:	f800283a 	ret
    ab0c:	00800234 	movhi	r2,8
    ab10:	10cfd83a 	sra	r7,r2,r3
    ab14:	000d883a 	mov	r6,zero
    ab18:	3005883a 	mov	r2,r6
    ab1c:	3807883a 	mov	r3,r7
    ab20:	f800283a 	ret

0000ab24 <__b2d>:
    ab24:	20800417 	ldw	r2,16(r4)
    ab28:	defff904 	addi	sp,sp,-28
    ab2c:	dd000415 	stw	r20,16(sp)
    ab30:	1085883a 	add	r2,r2,r2
    ab34:	25000504 	addi	r20,r4,20
    ab38:	1085883a 	add	r2,r2,r2
    ab3c:	dc000015 	stw	r16,0(sp)
    ab40:	a0a1883a 	add	r16,r20,r2
    ab44:	dd400515 	stw	r21,20(sp)
    ab48:	857fff17 	ldw	r21,-4(r16)
    ab4c:	dc400115 	stw	r17,4(sp)
    ab50:	dfc00615 	stw	ra,24(sp)
    ab54:	a809883a 	mov	r4,r21
    ab58:	2823883a 	mov	r17,r5
    ab5c:	dcc00315 	stw	r19,12(sp)
    ab60:	dc800215 	stw	r18,8(sp)
    ab64:	000a9100 	call	a910 <__hi0bits>
    ab68:	100b883a 	mov	r5,r2
    ab6c:	00800804 	movi	r2,32
    ab70:	1145c83a 	sub	r2,r2,r5
    ab74:	88800015 	stw	r2,0(r17)
    ab78:	00800284 	movi	r2,10
    ab7c:	80ffff04 	addi	r3,r16,-4
    ab80:	11401416 	blt	r2,r5,abd4 <__b2d+0xb0>
    ab84:	008002c4 	movi	r2,11
    ab88:	1149c83a 	sub	r4,r2,r5
    ab8c:	a0c02736 	bltu	r20,r3,ac2c <__b2d+0x108>
    ab90:	000d883a 	mov	r6,zero
    ab94:	28800544 	addi	r2,r5,21
    ab98:	a906d83a 	srl	r3,r21,r4
    ab9c:	a884983a 	sll	r2,r21,r2
    aba0:	1ccffc34 	orhi	r19,r3,16368
    aba4:	11a4b03a 	or	r18,r2,r6
    aba8:	9005883a 	mov	r2,r18
    abac:	9807883a 	mov	r3,r19
    abb0:	dfc00617 	ldw	ra,24(sp)
    abb4:	dd400517 	ldw	r21,20(sp)
    abb8:	dd000417 	ldw	r20,16(sp)
    abbc:	dcc00317 	ldw	r19,12(sp)
    abc0:	dc800217 	ldw	r18,8(sp)
    abc4:	dc400117 	ldw	r17,4(sp)
    abc8:	dc000017 	ldw	r16,0(sp)
    abcc:	dec00704 	addi	sp,sp,28
    abd0:	f800283a 	ret
    abd4:	a0c00e36 	bltu	r20,r3,ac10 <__b2d+0xec>
    abd8:	293ffd44 	addi	r4,r5,-11
    abdc:	000d883a 	mov	r6,zero
    abe0:	20000f26 	beq	r4,zero,ac20 <__b2d+0xfc>
    abe4:	00800804 	movi	r2,32
    abe8:	110bc83a 	sub	r5,r2,r4
    abec:	a0c01236 	bltu	r20,r3,ac38 <__b2d+0x114>
    abf0:	000f883a 	mov	r7,zero
    abf4:	a904983a 	sll	r2,r21,r4
    abf8:	3146d83a 	srl	r3,r6,r5
    abfc:	3108983a 	sll	r4,r6,r4
    ac00:	108ffc34 	orhi	r2,r2,16368
    ac04:	18a6b03a 	or	r19,r3,r2
    ac08:	3924b03a 	or	r18,r7,r4
    ac0c:	003fe606 	br	aba8 <__b2d+0x84>
    ac10:	293ffd44 	addi	r4,r5,-11
    ac14:	81bffe17 	ldw	r6,-8(r16)
    ac18:	80fffe04 	addi	r3,r16,-8
    ac1c:	203ff11e 	bne	r4,zero,abe4 <__b2d+0xc0>
    ac20:	accffc34 	orhi	r19,r21,16368
    ac24:	3025883a 	mov	r18,r6
    ac28:	003fdf06 	br	aba8 <__b2d+0x84>
    ac2c:	18bfff17 	ldw	r2,-4(r3)
    ac30:	110cd83a 	srl	r6,r2,r4
    ac34:	003fd706 	br	ab94 <__b2d+0x70>
    ac38:	18bfff17 	ldw	r2,-4(r3)
    ac3c:	114ed83a 	srl	r7,r2,r5
    ac40:	003fec06 	br	abf4 <__b2d+0xd0>

0000ac44 <__ratio>:
    ac44:	defff904 	addi	sp,sp,-28
    ac48:	dc400215 	stw	r17,8(sp)
    ac4c:	2823883a 	mov	r17,r5
    ac50:	d80b883a 	mov	r5,sp
    ac54:	dfc00615 	stw	ra,24(sp)
    ac58:	dd000515 	stw	r20,20(sp)
    ac5c:	dcc00415 	stw	r19,16(sp)
    ac60:	dc800315 	stw	r18,12(sp)
    ac64:	2025883a 	mov	r18,r4
    ac68:	000ab240 	call	ab24 <__b2d>
    ac6c:	8809883a 	mov	r4,r17
    ac70:	d9400104 	addi	r5,sp,4
    ac74:	1027883a 	mov	r19,r2
    ac78:	1829883a 	mov	r20,r3
    ac7c:	000ab240 	call	ab24 <__b2d>
    ac80:	89000417 	ldw	r4,16(r17)
    ac84:	91c00417 	ldw	r7,16(r18)
    ac88:	d9800117 	ldw	r6,4(sp)
    ac8c:	180b883a 	mov	r5,r3
    ac90:	390fc83a 	sub	r7,r7,r4
    ac94:	1009883a 	mov	r4,r2
    ac98:	d8800017 	ldw	r2,0(sp)
    ac9c:	380e917a 	slli	r7,r7,5
    aca0:	2011883a 	mov	r8,r4
    aca4:	1185c83a 	sub	r2,r2,r6
    aca8:	11c5883a 	add	r2,r2,r7
    acac:	1006953a 	slli	r3,r2,20
    acb0:	2813883a 	mov	r9,r5
    acb4:	00800d0e 	bge	zero,r2,acec <__ratio+0xa8>
    acb8:	1d29883a 	add	r20,r3,r20
    acbc:	a00b883a 	mov	r5,r20
    acc0:	480f883a 	mov	r7,r9
    acc4:	9809883a 	mov	r4,r19
    acc8:	400d883a 	mov	r6,r8
    accc:	000daa00 	call	daa0 <__divdf3>
    acd0:	dfc00617 	ldw	ra,24(sp)
    acd4:	dd000517 	ldw	r20,20(sp)
    acd8:	dcc00417 	ldw	r19,16(sp)
    acdc:	dc800317 	ldw	r18,12(sp)
    ace0:	dc400217 	ldw	r17,8(sp)
    ace4:	dec00704 	addi	sp,sp,28
    ace8:	f800283a 	ret
    acec:	28d3c83a 	sub	r9,r5,r3
    acf0:	003ff206 	br	acbc <__ratio+0x78>

0000acf4 <_mprec_log10>:
    acf4:	defffe04 	addi	sp,sp,-8
    acf8:	008005c4 	movi	r2,23
    acfc:	dc000015 	stw	r16,0(sp)
    ad00:	dfc00115 	stw	ra,4(sp)
    ad04:	2021883a 	mov	r16,r4
    ad08:	11000c16 	blt	r2,r4,ad3c <_mprec_log10+0x48>
    ad0c:	200490fa 	slli	r2,r4,3
    ad10:	00c20034 	movhi	r3,2048
    ad14:	18c05604 	addi	r3,r3,344
    ad18:	10c5883a 	add	r2,r2,r3
    ad1c:	12400117 	ldw	r9,4(r2)
    ad20:	12000017 	ldw	r8,0(r2)
    ad24:	4807883a 	mov	r3,r9
    ad28:	4005883a 	mov	r2,r8
    ad2c:	dfc00117 	ldw	ra,4(sp)
    ad30:	dc000017 	ldw	r16,0(sp)
    ad34:	dec00204 	addi	sp,sp,8
    ad38:	f800283a 	ret
    ad3c:	0011883a 	mov	r8,zero
    ad40:	024ffc34 	movhi	r9,16368
    ad44:	0005883a 	mov	r2,zero
    ad48:	00d00934 	movhi	r3,16420
    ad4c:	480b883a 	mov	r5,r9
    ad50:	4009883a 	mov	r4,r8
    ad54:	180f883a 	mov	r7,r3
    ad58:	100d883a 	mov	r6,r2
    ad5c:	000d6dc0 	call	d6dc <__muldf3>
    ad60:	843fffc4 	addi	r16,r16,-1
    ad64:	1011883a 	mov	r8,r2
    ad68:	1813883a 	mov	r9,r3
    ad6c:	803ff51e 	bne	r16,zero,ad44 <_mprec_log10+0x50>
    ad70:	4005883a 	mov	r2,r8
    ad74:	4807883a 	mov	r3,r9
    ad78:	dfc00117 	ldw	ra,4(sp)
    ad7c:	dc000017 	ldw	r16,0(sp)
    ad80:	dec00204 	addi	sp,sp,8
    ad84:	f800283a 	ret

0000ad88 <__copybits>:
    ad88:	297fffc4 	addi	r5,r5,-1
    ad8c:	30800417 	ldw	r2,16(r6)
    ad90:	280bd17a 	srai	r5,r5,5
    ad94:	31800504 	addi	r6,r6,20
    ad98:	1085883a 	add	r2,r2,r2
    ad9c:	294b883a 	add	r5,r5,r5
    ada0:	294b883a 	add	r5,r5,r5
    ada4:	1085883a 	add	r2,r2,r2
    ada8:	290b883a 	add	r5,r5,r4
    adac:	3087883a 	add	r3,r6,r2
    adb0:	29400104 	addi	r5,r5,4
    adb4:	30c0052e 	bgeu	r6,r3,adcc <__copybits+0x44>
    adb8:	30800017 	ldw	r2,0(r6)
    adbc:	31800104 	addi	r6,r6,4
    adc0:	20800015 	stw	r2,0(r4)
    adc4:	21000104 	addi	r4,r4,4
    adc8:	30fffb36 	bltu	r6,r3,adb8 <__copybits+0x30>
    adcc:	2140032e 	bgeu	r4,r5,addc <__copybits+0x54>
    add0:	20000015 	stw	zero,0(r4)
    add4:	21000104 	addi	r4,r4,4
    add8:	217ffd36 	bltu	r4,r5,add0 <__copybits+0x48>
    addc:	f800283a 	ret

0000ade0 <__any_on>:
    ade0:	20800417 	ldw	r2,16(r4)
    ade4:	2807d17a 	srai	r3,r5,5
    ade8:	21000504 	addi	r4,r4,20
    adec:	10c00d0e 	bge	r2,r3,ae24 <__any_on+0x44>
    adf0:	1085883a 	add	r2,r2,r2
    adf4:	1085883a 	add	r2,r2,r2
    adf8:	208d883a 	add	r6,r4,r2
    adfc:	2180182e 	bgeu	r4,r6,ae60 <__any_on+0x80>
    ae00:	30bfff17 	ldw	r2,-4(r6)
    ae04:	30ffff04 	addi	r3,r6,-4
    ae08:	1000041e 	bne	r2,zero,ae1c <__any_on+0x3c>
    ae0c:	20c0142e 	bgeu	r4,r3,ae60 <__any_on+0x80>
    ae10:	18ffff04 	addi	r3,r3,-4
    ae14:	18800017 	ldw	r2,0(r3)
    ae18:	103ffc26 	beq	r2,zero,ae0c <__any_on+0x2c>
    ae1c:	00800044 	movi	r2,1
    ae20:	f800283a 	ret
    ae24:	18800a0e 	bge	r3,r2,ae50 <__any_on+0x70>
    ae28:	294007cc 	andi	r5,r5,31
    ae2c:	28000826 	beq	r5,zero,ae50 <__any_on+0x70>
    ae30:	18c5883a 	add	r2,r3,r3
    ae34:	1085883a 	add	r2,r2,r2
    ae38:	208d883a 	add	r6,r4,r2
    ae3c:	30c00017 	ldw	r3,0(r6)
    ae40:	1944d83a 	srl	r2,r3,r5
    ae44:	1144983a 	sll	r2,r2,r5
    ae48:	18bff41e 	bne	r3,r2,ae1c <__any_on+0x3c>
    ae4c:	003feb06 	br	adfc <__any_on+0x1c>
    ae50:	18c5883a 	add	r2,r3,r3
    ae54:	1085883a 	add	r2,r2,r2
    ae58:	208d883a 	add	r6,r4,r2
    ae5c:	003fe706 	br	adfc <__any_on+0x1c>
    ae60:	0005883a 	mov	r2,zero
    ae64:	f800283a 	ret

0000ae68 <_Balloc>:
    ae68:	20c01317 	ldw	r3,76(r4)
    ae6c:	defffb04 	addi	sp,sp,-20
    ae70:	dcc00315 	stw	r19,12(sp)
    ae74:	dc800215 	stw	r18,8(sp)
    ae78:	dfc00415 	stw	ra,16(sp)
    ae7c:	2825883a 	mov	r18,r5
    ae80:	dc400115 	stw	r17,4(sp)
    ae84:	dc000015 	stw	r16,0(sp)
    ae88:	2027883a 	mov	r19,r4
    ae8c:	01800404 	movi	r6,16
    ae90:	01400104 	movi	r5,4
    ae94:	18001726 	beq	r3,zero,aef4 <_Balloc+0x8c>
    ae98:	01400044 	movi	r5,1
    ae9c:	9485883a 	add	r2,r18,r18
    aea0:	2ca2983a 	sll	r17,r5,r18
    aea4:	1085883a 	add	r2,r2,r2
    aea8:	10c7883a 	add	r3,r2,r3
    aeac:	1c000017 	ldw	r16,0(r3)
    aeb0:	8c4d883a 	add	r6,r17,r17
    aeb4:	318d883a 	add	r6,r6,r6
    aeb8:	9809883a 	mov	r4,r19
    aebc:	31800504 	addi	r6,r6,20
    aec0:	80001226 	beq	r16,zero,af0c <_Balloc+0xa4>
    aec4:	80800017 	ldw	r2,0(r16)
    aec8:	18800015 	stw	r2,0(r3)
    aecc:	80000415 	stw	zero,16(r16)
    aed0:	80000315 	stw	zero,12(r16)
    aed4:	8005883a 	mov	r2,r16
    aed8:	dfc00417 	ldw	ra,16(sp)
    aedc:	dcc00317 	ldw	r19,12(sp)
    aee0:	dc800217 	ldw	r18,8(sp)
    aee4:	dc400117 	ldw	r17,4(sp)
    aee8:	dc000017 	ldw	r16,0(sp)
    aeec:	dec00504 	addi	sp,sp,20
    aef0:	f800283a 	ret
    aef4:	000c2300 	call	c230 <_calloc_r>
    aef8:	1007883a 	mov	r3,r2
    aefc:	0021883a 	mov	r16,zero
    af00:	98801315 	stw	r2,76(r19)
    af04:	103fe41e 	bne	r2,zero,ae98 <_Balloc+0x30>
    af08:	003ff206 	br	aed4 <_Balloc+0x6c>
    af0c:	000c2300 	call	c230 <_calloc_r>
    af10:	103ff026 	beq	r2,zero,aed4 <_Balloc+0x6c>
    af14:	1021883a 	mov	r16,r2
    af18:	14800115 	stw	r18,4(r2)
    af1c:	14400215 	stw	r17,8(r2)
    af20:	003fea06 	br	aecc <_Balloc+0x64>

0000af24 <__d2b>:
    af24:	defff504 	addi	sp,sp,-44
    af28:	dcc00515 	stw	r19,20(sp)
    af2c:	04c00044 	movi	r19,1
    af30:	dc000215 	stw	r16,8(sp)
    af34:	2821883a 	mov	r16,r5
    af38:	980b883a 	mov	r5,r19
    af3c:	ddc00915 	stw	r23,36(sp)
    af40:	dd800815 	stw	r22,32(sp)
    af44:	dd400715 	stw	r21,28(sp)
    af48:	dd000615 	stw	r20,24(sp)
    af4c:	dc800415 	stw	r18,16(sp)
    af50:	dc400315 	stw	r17,12(sp)
    af54:	dfc00a15 	stw	ra,40(sp)
    af58:	3023883a 	mov	r17,r6
    af5c:	382d883a 	mov	r22,r7
    af60:	ddc00b17 	ldw	r23,44(sp)
    af64:	000ae680 	call	ae68 <_Balloc>
    af68:	1025883a 	mov	r18,r2
    af6c:	00a00034 	movhi	r2,32768
    af70:	10bfffc4 	addi	r2,r2,-1
    af74:	8888703a 	and	r4,r17,r2
    af78:	202ad53a 	srli	r21,r4,20
    af7c:	00800434 	movhi	r2,16
    af80:	10bfffc4 	addi	r2,r2,-1
    af84:	8886703a 	and	r3,r17,r2
    af88:	a829003a 	cmpeq	r20,r21,zero
    af8c:	800b883a 	mov	r5,r16
    af90:	d8c00115 	stw	r3,4(sp)
    af94:	94000504 	addi	r16,r18,20
    af98:	a000021e 	bne	r20,zero,afa4 <__d2b+0x80>
    af9c:	18c00434 	orhi	r3,r3,16
    afa0:	d8c00115 	stw	r3,4(sp)
    afa4:	28002726 	beq	r5,zero,b044 <__d2b+0x120>
    afa8:	d809883a 	mov	r4,sp
    afac:	d9400015 	stw	r5,0(sp)
    afb0:	000a9800 	call	a980 <__lo0bits>
    afb4:	100d883a 	mov	r6,r2
    afb8:	10003526 	beq	r2,zero,b090 <__d2b+0x16c>
    afbc:	d8c00117 	ldw	r3,4(sp)
    afc0:	00800804 	movi	r2,32
    afc4:	1185c83a 	sub	r2,r2,r6
    afc8:	d9000017 	ldw	r4,0(sp)
    afcc:	1886983a 	sll	r3,r3,r2
    afd0:	1906b03a 	or	r3,r3,r4
    afd4:	90c00515 	stw	r3,20(r18)
    afd8:	d8c00117 	ldw	r3,4(sp)
    afdc:	1986d83a 	srl	r3,r3,r6
    afe0:	d8c00115 	stw	r3,4(sp)
    afe4:	180b003a 	cmpeq	r5,r3,zero
    afe8:	00800084 	movi	r2,2
    afec:	114bc83a 	sub	r5,r2,r5
    aff0:	80c00115 	stw	r3,4(r16)
    aff4:	91400415 	stw	r5,16(r18)
    aff8:	a0001a1e 	bne	r20,zero,b064 <__d2b+0x140>
    affc:	3545883a 	add	r2,r6,r21
    b000:	10bef344 	addi	r2,r2,-1075
    b004:	00c00d44 	movi	r3,53
    b008:	b0800015 	stw	r2,0(r22)
    b00c:	1987c83a 	sub	r3,r3,r6
    b010:	b8c00015 	stw	r3,0(r23)
    b014:	9005883a 	mov	r2,r18
    b018:	dfc00a17 	ldw	ra,40(sp)
    b01c:	ddc00917 	ldw	r23,36(sp)
    b020:	dd800817 	ldw	r22,32(sp)
    b024:	dd400717 	ldw	r21,28(sp)
    b028:	dd000617 	ldw	r20,24(sp)
    b02c:	dcc00517 	ldw	r19,20(sp)
    b030:	dc800417 	ldw	r18,16(sp)
    b034:	dc400317 	ldw	r17,12(sp)
    b038:	dc000217 	ldw	r16,8(sp)
    b03c:	dec00b04 	addi	sp,sp,44
    b040:	f800283a 	ret
    b044:	d9000104 	addi	r4,sp,4
    b048:	000a9800 	call	a980 <__lo0bits>
    b04c:	11800804 	addi	r6,r2,32
    b050:	d8800117 	ldw	r2,4(sp)
    b054:	94c00415 	stw	r19,16(r18)
    b058:	980b883a 	mov	r5,r19
    b05c:	90800515 	stw	r2,20(r18)
    b060:	a03fe626 	beq	r20,zero,affc <__d2b+0xd8>
    b064:	2945883a 	add	r2,r5,r5
    b068:	1085883a 	add	r2,r2,r2
    b06c:	1405883a 	add	r2,r2,r16
    b070:	113fff17 	ldw	r4,-4(r2)
    b074:	30fef384 	addi	r3,r6,-1074
    b078:	2820917a 	slli	r16,r5,5
    b07c:	b0c00015 	stw	r3,0(r22)
    b080:	000a9100 	call	a910 <__hi0bits>
    b084:	80a1c83a 	sub	r16,r16,r2
    b088:	bc000015 	stw	r16,0(r23)
    b08c:	003fe106 	br	b014 <__d2b+0xf0>
    b090:	d8800017 	ldw	r2,0(sp)
    b094:	90800515 	stw	r2,20(r18)
    b098:	d8c00117 	ldw	r3,4(sp)
    b09c:	003fd106 	br	afe4 <__d2b+0xc0>

0000b0a0 <__mdiff>:
    b0a0:	defffb04 	addi	sp,sp,-20
    b0a4:	dc000015 	stw	r16,0(sp)
    b0a8:	2821883a 	mov	r16,r5
    b0ac:	dc800215 	stw	r18,8(sp)
    b0b0:	300b883a 	mov	r5,r6
    b0b4:	2025883a 	mov	r18,r4
    b0b8:	8009883a 	mov	r4,r16
    b0bc:	dc400115 	stw	r17,4(sp)
    b0c0:	dfc00415 	stw	ra,16(sp)
    b0c4:	dcc00315 	stw	r19,12(sp)
    b0c8:	3023883a 	mov	r17,r6
    b0cc:	000aa440 	call	aa44 <__mcmp>
    b0d0:	10004226 	beq	r2,zero,b1dc <__mdiff+0x13c>
    b0d4:	10005016 	blt	r2,zero,b218 <__mdiff+0x178>
    b0d8:	0027883a 	mov	r19,zero
    b0dc:	81400117 	ldw	r5,4(r16)
    b0e0:	9009883a 	mov	r4,r18
    b0e4:	000ae680 	call	ae68 <_Balloc>
    b0e8:	1019883a 	mov	r12,r2
    b0ec:	82800417 	ldw	r10,16(r16)
    b0f0:	88800417 	ldw	r2,16(r17)
    b0f4:	81800504 	addi	r6,r16,20
    b0f8:	5287883a 	add	r3,r10,r10
    b0fc:	1085883a 	add	r2,r2,r2
    b100:	18c7883a 	add	r3,r3,r3
    b104:	1085883a 	add	r2,r2,r2
    b108:	8a000504 	addi	r8,r17,20
    b10c:	64c00315 	stw	r19,12(r12)
    b110:	30db883a 	add	r13,r6,r3
    b114:	4097883a 	add	r11,r8,r2
    b118:	61c00504 	addi	r7,r12,20
    b11c:	0013883a 	mov	r9,zero
    b120:	31000017 	ldw	r4,0(r6)
    b124:	41400017 	ldw	r5,0(r8)
    b128:	42000104 	addi	r8,r8,4
    b12c:	20bfffcc 	andi	r2,r4,65535
    b130:	28ffffcc 	andi	r3,r5,65535
    b134:	10c5c83a 	sub	r2,r2,r3
    b138:	1245883a 	add	r2,r2,r9
    b13c:	2008d43a 	srli	r4,r4,16
    b140:	280ad43a 	srli	r5,r5,16
    b144:	1007d43a 	srai	r3,r2,16
    b148:	3880000d 	sth	r2,0(r7)
    b14c:	2149c83a 	sub	r4,r4,r5
    b150:	20c9883a 	add	r4,r4,r3
    b154:	3900008d 	sth	r4,2(r7)
    b158:	31800104 	addi	r6,r6,4
    b15c:	39c00104 	addi	r7,r7,4
    b160:	2013d43a 	srai	r9,r4,16
    b164:	42ffee36 	bltu	r8,r11,b120 <__mdiff+0x80>
    b168:	33400c2e 	bgeu	r6,r13,b19c <__mdiff+0xfc>
    b16c:	30800017 	ldw	r2,0(r6)
    b170:	31800104 	addi	r6,r6,4
    b174:	10ffffcc 	andi	r3,r2,65535
    b178:	1a47883a 	add	r3,r3,r9
    b17c:	1004d43a 	srli	r2,r2,16
    b180:	1809d43a 	srai	r4,r3,16
    b184:	38c0000d 	sth	r3,0(r7)
    b188:	1105883a 	add	r2,r2,r4
    b18c:	3880008d 	sth	r2,2(r7)
    b190:	1013d43a 	srai	r9,r2,16
    b194:	39c00104 	addi	r7,r7,4
    b198:	337ff436 	bltu	r6,r13,b16c <__mdiff+0xcc>
    b19c:	38bfff17 	ldw	r2,-4(r7)
    b1a0:	38ffff04 	addi	r3,r7,-4
    b1a4:	1000041e 	bne	r2,zero,b1b8 <__mdiff+0x118>
    b1a8:	18ffff04 	addi	r3,r3,-4
    b1ac:	18800017 	ldw	r2,0(r3)
    b1b0:	52bfffc4 	addi	r10,r10,-1
    b1b4:	103ffc26 	beq	r2,zero,b1a8 <__mdiff+0x108>
    b1b8:	6005883a 	mov	r2,r12
    b1bc:	62800415 	stw	r10,16(r12)
    b1c0:	dfc00417 	ldw	ra,16(sp)
    b1c4:	dcc00317 	ldw	r19,12(sp)
    b1c8:	dc800217 	ldw	r18,8(sp)
    b1cc:	dc400117 	ldw	r17,4(sp)
    b1d0:	dc000017 	ldw	r16,0(sp)
    b1d4:	dec00504 	addi	sp,sp,20
    b1d8:	f800283a 	ret
    b1dc:	9009883a 	mov	r4,r18
    b1e0:	000b883a 	mov	r5,zero
    b1e4:	000ae680 	call	ae68 <_Balloc>
    b1e8:	1019883a 	mov	r12,r2
    b1ec:	00800044 	movi	r2,1
    b1f0:	60800415 	stw	r2,16(r12)
    b1f4:	6005883a 	mov	r2,r12
    b1f8:	60000515 	stw	zero,20(r12)
    b1fc:	dfc00417 	ldw	ra,16(sp)
    b200:	dcc00317 	ldw	r19,12(sp)
    b204:	dc800217 	ldw	r18,8(sp)
    b208:	dc400117 	ldw	r17,4(sp)
    b20c:	dc000017 	ldw	r16,0(sp)
    b210:	dec00504 	addi	sp,sp,20
    b214:	f800283a 	ret
    b218:	880d883a 	mov	r6,r17
    b21c:	04c00044 	movi	r19,1
    b220:	8023883a 	mov	r17,r16
    b224:	3021883a 	mov	r16,r6
    b228:	003fac06 	br	b0dc <__mdiff+0x3c>

0000b22c <__lshift>:
    b22c:	defff904 	addi	sp,sp,-28
    b230:	28800417 	ldw	r2,16(r5)
    b234:	dc000015 	stw	r16,0(sp)
    b238:	3021d17a 	srai	r16,r6,5
    b23c:	28c00217 	ldw	r3,8(r5)
    b240:	10800044 	addi	r2,r2,1
    b244:	dc400115 	stw	r17,4(sp)
    b248:	80a3883a 	add	r17,r16,r2
    b24c:	dd400515 	stw	r21,20(sp)
    b250:	dd000415 	stw	r20,16(sp)
    b254:	dc800215 	stw	r18,8(sp)
    b258:	dfc00615 	stw	ra,24(sp)
    b25c:	2825883a 	mov	r18,r5
    b260:	dcc00315 	stw	r19,12(sp)
    b264:	3029883a 	mov	r20,r6
    b268:	202b883a 	mov	r21,r4
    b26c:	29400117 	ldw	r5,4(r5)
    b270:	1c40030e 	bge	r3,r17,b280 <__lshift+0x54>
    b274:	18c7883a 	add	r3,r3,r3
    b278:	29400044 	addi	r5,r5,1
    b27c:	1c7ffd16 	blt	r3,r17,b274 <__lshift+0x48>
    b280:	a809883a 	mov	r4,r21
    b284:	000ae680 	call	ae68 <_Balloc>
    b288:	1027883a 	mov	r19,r2
    b28c:	11400504 	addi	r5,r2,20
    b290:	0400090e 	bge	zero,r16,b2b8 <__lshift+0x8c>
    b294:	2805883a 	mov	r2,r5
    b298:	0007883a 	mov	r3,zero
    b29c:	18c00044 	addi	r3,r3,1
    b2a0:	10000015 	stw	zero,0(r2)
    b2a4:	10800104 	addi	r2,r2,4
    b2a8:	80fffc1e 	bne	r16,r3,b29c <__lshift+0x70>
    b2ac:	8405883a 	add	r2,r16,r16
    b2b0:	1085883a 	add	r2,r2,r2
    b2b4:	288b883a 	add	r5,r5,r2
    b2b8:	90800417 	ldw	r2,16(r18)
    b2bc:	91000504 	addi	r4,r18,20
    b2c0:	a18007cc 	andi	r6,r20,31
    b2c4:	1085883a 	add	r2,r2,r2
    b2c8:	1085883a 	add	r2,r2,r2
    b2cc:	208f883a 	add	r7,r4,r2
    b2d0:	30001e26 	beq	r6,zero,b34c <__lshift+0x120>
    b2d4:	00800804 	movi	r2,32
    b2d8:	1191c83a 	sub	r8,r2,r6
    b2dc:	0007883a 	mov	r3,zero
    b2e0:	20800017 	ldw	r2,0(r4)
    b2e4:	1184983a 	sll	r2,r2,r6
    b2e8:	1884b03a 	or	r2,r3,r2
    b2ec:	28800015 	stw	r2,0(r5)
    b2f0:	20c00017 	ldw	r3,0(r4)
    b2f4:	21000104 	addi	r4,r4,4
    b2f8:	29400104 	addi	r5,r5,4
    b2fc:	1a06d83a 	srl	r3,r3,r8
    b300:	21fff736 	bltu	r4,r7,b2e0 <__lshift+0xb4>
    b304:	28c00015 	stw	r3,0(r5)
    b308:	18000126 	beq	r3,zero,b310 <__lshift+0xe4>
    b30c:	8c400044 	addi	r17,r17,1
    b310:	88bfffc4 	addi	r2,r17,-1
    b314:	98800415 	stw	r2,16(r19)
    b318:	a809883a 	mov	r4,r21
    b31c:	900b883a 	mov	r5,r18
    b320:	000a8e80 	call	a8e8 <_Bfree>
    b324:	9805883a 	mov	r2,r19
    b328:	dfc00617 	ldw	ra,24(sp)
    b32c:	dd400517 	ldw	r21,20(sp)
    b330:	dd000417 	ldw	r20,16(sp)
    b334:	dcc00317 	ldw	r19,12(sp)
    b338:	dc800217 	ldw	r18,8(sp)
    b33c:	dc400117 	ldw	r17,4(sp)
    b340:	dc000017 	ldw	r16,0(sp)
    b344:	dec00704 	addi	sp,sp,28
    b348:	f800283a 	ret
    b34c:	20800017 	ldw	r2,0(r4)
    b350:	21000104 	addi	r4,r4,4
    b354:	28800015 	stw	r2,0(r5)
    b358:	29400104 	addi	r5,r5,4
    b35c:	21ffec2e 	bgeu	r4,r7,b310 <__lshift+0xe4>
    b360:	20800017 	ldw	r2,0(r4)
    b364:	21000104 	addi	r4,r4,4
    b368:	28800015 	stw	r2,0(r5)
    b36c:	29400104 	addi	r5,r5,4
    b370:	21fff636 	bltu	r4,r7,b34c <__lshift+0x120>
    b374:	003fe606 	br	b310 <__lshift+0xe4>

0000b378 <__multiply>:
    b378:	defff904 	addi	sp,sp,-28
    b37c:	dcc00315 	stw	r19,12(sp)
    b380:	dc800215 	stw	r18,8(sp)
    b384:	2cc00417 	ldw	r19,16(r5)
    b388:	34800417 	ldw	r18,16(r6)
    b38c:	dd000415 	stw	r20,16(sp)
    b390:	dc400115 	stw	r17,4(sp)
    b394:	dfc00615 	stw	ra,24(sp)
    b398:	dd400515 	stw	r21,20(sp)
    b39c:	dc000015 	stw	r16,0(sp)
    b3a0:	2823883a 	mov	r17,r5
    b3a4:	3029883a 	mov	r20,r6
    b3a8:	9c80040e 	bge	r19,r18,b3bc <__multiply+0x44>
    b3ac:	9027883a 	mov	r19,r18
    b3b0:	2c800417 	ldw	r18,16(r5)
    b3b4:	2829883a 	mov	r20,r5
    b3b8:	3023883a 	mov	r17,r6
    b3bc:	88800217 	ldw	r2,8(r17)
    b3c0:	9ca1883a 	add	r16,r19,r18
    b3c4:	89400117 	ldw	r5,4(r17)
    b3c8:	1400010e 	bge	r2,r16,b3d0 <__multiply+0x58>
    b3cc:	29400044 	addi	r5,r5,1
    b3d0:	000ae680 	call	ae68 <_Balloc>
    b3d4:	102b883a 	mov	r21,r2
    b3d8:	8405883a 	add	r2,r16,r16
    b3dc:	1085883a 	add	r2,r2,r2
    b3e0:	a9000504 	addi	r4,r21,20
    b3e4:	209d883a 	add	r14,r4,r2
    b3e8:	2380042e 	bgeu	r4,r14,b3fc <__multiply+0x84>
    b3ec:	2005883a 	mov	r2,r4
    b3f0:	10000015 	stw	zero,0(r2)
    b3f4:	10800104 	addi	r2,r2,4
    b3f8:	13bffd36 	bltu	r2,r14,b3f0 <__multiply+0x78>
    b3fc:	9485883a 	add	r2,r18,r18
    b400:	9cc7883a 	add	r3,r19,r19
    b404:	a1800504 	addi	r6,r20,20
    b408:	1085883a 	add	r2,r2,r2
    b40c:	8b400504 	addi	r13,r17,20
    b410:	18c7883a 	add	r3,r3,r3
    b414:	309f883a 	add	r15,r6,r2
    b418:	68d7883a 	add	r11,r13,r3
    b41c:	33c03b2e 	bgeu	r6,r15,b50c <__multiply+0x194>
    b420:	2019883a 	mov	r12,r4
    b424:	30800017 	ldw	r2,0(r6)
    b428:	127fffcc 	andi	r9,r2,65535
    b42c:	48001826 	beq	r9,zero,b490 <__multiply+0x118>
    b430:	6811883a 	mov	r8,r13
    b434:	600f883a 	mov	r7,r12
    b438:	0015883a 	mov	r10,zero
    b43c:	40c00017 	ldw	r3,0(r8)
    b440:	39400017 	ldw	r5,0(r7)
    b444:	42000104 	addi	r8,r8,4
    b448:	193fffcc 	andi	r4,r3,65535
    b44c:	4909383a 	mul	r4,r9,r4
    b450:	1806d43a 	srli	r3,r3,16
    b454:	28bfffcc 	andi	r2,r5,65535
    b458:	5085883a 	add	r2,r10,r2
    b45c:	2089883a 	add	r4,r4,r2
    b460:	48c7383a 	mul	r3,r9,r3
    b464:	280ad43a 	srli	r5,r5,16
    b468:	2004d43a 	srli	r2,r4,16
    b46c:	3900000d 	sth	r4,0(r7)
    b470:	1947883a 	add	r3,r3,r5
    b474:	10c5883a 	add	r2,r2,r3
    b478:	3880008d 	sth	r2,2(r7)
    b47c:	1014d43a 	srli	r10,r2,16
    b480:	39c00104 	addi	r7,r7,4
    b484:	42ffed36 	bltu	r8,r11,b43c <__multiply+0xc4>
    b488:	3a800015 	stw	r10,0(r7)
    b48c:	30800017 	ldw	r2,0(r6)
    b490:	1012d43a 	srli	r9,r2,16
    b494:	48001926 	beq	r9,zero,b4fc <__multiply+0x184>
    b498:	60800017 	ldw	r2,0(r12)
    b49c:	6811883a 	mov	r8,r13
    b4a0:	600f883a 	mov	r7,r12
    b4a4:	0015883a 	mov	r10,zero
    b4a8:	100b883a 	mov	r5,r2
    b4ac:	41000017 	ldw	r4,0(r8)
    b4b0:	2806d43a 	srli	r3,r5,16
    b4b4:	3880000d 	sth	r2,0(r7)
    b4b8:	20bfffcc 	andi	r2,r4,65535
    b4bc:	4885383a 	mul	r2,r9,r2
    b4c0:	50c7883a 	add	r3,r10,r3
    b4c4:	2008d43a 	srli	r4,r4,16
    b4c8:	10c5883a 	add	r2,r2,r3
    b4cc:	3880008d 	sth	r2,2(r7)
    b4d0:	39c00104 	addi	r7,r7,4
    b4d4:	39400017 	ldw	r5,0(r7)
    b4d8:	4909383a 	mul	r4,r9,r4
    b4dc:	1004d43a 	srli	r2,r2,16
    b4e0:	28ffffcc 	andi	r3,r5,65535
    b4e4:	20c9883a 	add	r4,r4,r3
    b4e8:	1105883a 	add	r2,r2,r4
    b4ec:	42000104 	addi	r8,r8,4
    b4f0:	1014d43a 	srli	r10,r2,16
    b4f4:	42ffed36 	bltu	r8,r11,b4ac <__multiply+0x134>
    b4f8:	38800015 	stw	r2,0(r7)
    b4fc:	31800104 	addi	r6,r6,4
    b500:	33c0022e 	bgeu	r6,r15,b50c <__multiply+0x194>
    b504:	63000104 	addi	r12,r12,4
    b508:	003fc606 	br	b424 <__multiply+0xac>
    b50c:	0400090e 	bge	zero,r16,b534 <__multiply+0x1bc>
    b510:	70bfff17 	ldw	r2,-4(r14)
    b514:	70ffff04 	addi	r3,r14,-4
    b518:	10000326 	beq	r2,zero,b528 <__multiply+0x1b0>
    b51c:	00000506 	br	b534 <__multiply+0x1bc>
    b520:	18800017 	ldw	r2,0(r3)
    b524:	1000031e 	bne	r2,zero,b534 <__multiply+0x1bc>
    b528:	843fffc4 	addi	r16,r16,-1
    b52c:	18ffff04 	addi	r3,r3,-4
    b530:	803ffb1e 	bne	r16,zero,b520 <__multiply+0x1a8>
    b534:	a805883a 	mov	r2,r21
    b538:	ac000415 	stw	r16,16(r21)
    b53c:	dfc00617 	ldw	ra,24(sp)
    b540:	dd400517 	ldw	r21,20(sp)
    b544:	dd000417 	ldw	r20,16(sp)
    b548:	dcc00317 	ldw	r19,12(sp)
    b54c:	dc800217 	ldw	r18,8(sp)
    b550:	dc400117 	ldw	r17,4(sp)
    b554:	dc000017 	ldw	r16,0(sp)
    b558:	dec00704 	addi	sp,sp,28
    b55c:	f800283a 	ret

0000b560 <__i2b>:
    b560:	defffd04 	addi	sp,sp,-12
    b564:	dc000015 	stw	r16,0(sp)
    b568:	04000044 	movi	r16,1
    b56c:	dc800115 	stw	r18,4(sp)
    b570:	2825883a 	mov	r18,r5
    b574:	800b883a 	mov	r5,r16
    b578:	dfc00215 	stw	ra,8(sp)
    b57c:	000ae680 	call	ae68 <_Balloc>
    b580:	14000415 	stw	r16,16(r2)
    b584:	14800515 	stw	r18,20(r2)
    b588:	dfc00217 	ldw	ra,8(sp)
    b58c:	dc800117 	ldw	r18,4(sp)
    b590:	dc000017 	ldw	r16,0(sp)
    b594:	dec00304 	addi	sp,sp,12
    b598:	f800283a 	ret

0000b59c <__multadd>:
    b59c:	defffa04 	addi	sp,sp,-24
    b5a0:	dc800215 	stw	r18,8(sp)
    b5a4:	2c800417 	ldw	r18,16(r5)
    b5a8:	dd000415 	stw	r20,16(sp)
    b5ac:	dcc00315 	stw	r19,12(sp)
    b5b0:	dc000015 	stw	r16,0(sp)
    b5b4:	dfc00515 	stw	ra,20(sp)
    b5b8:	3821883a 	mov	r16,r7
    b5bc:	dc400115 	stw	r17,4(sp)
    b5c0:	2827883a 	mov	r19,r5
    b5c4:	2029883a 	mov	r20,r4
    b5c8:	2a000504 	addi	r8,r5,20
    b5cc:	000f883a 	mov	r7,zero
    b5d0:	40800017 	ldw	r2,0(r8)
    b5d4:	39c00044 	addi	r7,r7,1
    b5d8:	10ffffcc 	andi	r3,r2,65535
    b5dc:	1987383a 	mul	r3,r3,r6
    b5e0:	1004d43a 	srli	r2,r2,16
    b5e4:	1c07883a 	add	r3,r3,r16
    b5e8:	180ad43a 	srli	r5,r3,16
    b5ec:	1185383a 	mul	r2,r2,r6
    b5f0:	18ffffcc 	andi	r3,r3,65535
    b5f4:	1145883a 	add	r2,r2,r5
    b5f8:	1008943a 	slli	r4,r2,16
    b5fc:	1020d43a 	srli	r16,r2,16
    b600:	20c9883a 	add	r4,r4,r3
    b604:	41000015 	stw	r4,0(r8)
    b608:	42000104 	addi	r8,r8,4
    b60c:	3cbff016 	blt	r7,r18,b5d0 <__multadd+0x34>
    b610:	80000826 	beq	r16,zero,b634 <__multadd+0x98>
    b614:	98800217 	ldw	r2,8(r19)
    b618:	90800f0e 	bge	r18,r2,b658 <__multadd+0xbc>
    b61c:	9485883a 	add	r2,r18,r18
    b620:	1085883a 	add	r2,r2,r2
    b624:	14c5883a 	add	r2,r2,r19
    b628:	90c00044 	addi	r3,r18,1
    b62c:	14000515 	stw	r16,20(r2)
    b630:	98c00415 	stw	r3,16(r19)
    b634:	9805883a 	mov	r2,r19
    b638:	dfc00517 	ldw	ra,20(sp)
    b63c:	dd000417 	ldw	r20,16(sp)
    b640:	dcc00317 	ldw	r19,12(sp)
    b644:	dc800217 	ldw	r18,8(sp)
    b648:	dc400117 	ldw	r17,4(sp)
    b64c:	dc000017 	ldw	r16,0(sp)
    b650:	dec00604 	addi	sp,sp,24
    b654:	f800283a 	ret
    b658:	99400117 	ldw	r5,4(r19)
    b65c:	a009883a 	mov	r4,r20
    b660:	29400044 	addi	r5,r5,1
    b664:	000ae680 	call	ae68 <_Balloc>
    b668:	99800417 	ldw	r6,16(r19)
    b66c:	99400304 	addi	r5,r19,12
    b670:	11000304 	addi	r4,r2,12
    b674:	318d883a 	add	r6,r6,r6
    b678:	318d883a 	add	r6,r6,r6
    b67c:	31800204 	addi	r6,r6,8
    b680:	1023883a 	mov	r17,r2
    b684:	00053380 	call	5338 <memcpy>
    b688:	980b883a 	mov	r5,r19
    b68c:	a009883a 	mov	r4,r20
    b690:	000a8e80 	call	a8e8 <_Bfree>
    b694:	8827883a 	mov	r19,r17
    b698:	003fe006 	br	b61c <__multadd+0x80>

0000b69c <__pow5mult>:
    b69c:	defffa04 	addi	sp,sp,-24
    b6a0:	308000cc 	andi	r2,r6,3
    b6a4:	dd000415 	stw	r20,16(sp)
    b6a8:	dcc00315 	stw	r19,12(sp)
    b6ac:	dc000015 	stw	r16,0(sp)
    b6b0:	dfc00515 	stw	ra,20(sp)
    b6b4:	dc800215 	stw	r18,8(sp)
    b6b8:	dc400115 	stw	r17,4(sp)
    b6bc:	3021883a 	mov	r16,r6
    b6c0:	2027883a 	mov	r19,r4
    b6c4:	2829883a 	mov	r20,r5
    b6c8:	10002b1e 	bne	r2,zero,b778 <__pow5mult+0xdc>
    b6cc:	8025d0ba 	srai	r18,r16,2
    b6d0:	90001b26 	beq	r18,zero,b740 <__pow5mult+0xa4>
    b6d4:	9c001217 	ldw	r16,72(r19)
    b6d8:	8000081e 	bne	r16,zero,b6fc <__pow5mult+0x60>
    b6dc:	00003006 	br	b7a0 <__pow5mult+0x104>
    b6e0:	800b883a 	mov	r5,r16
    b6e4:	800d883a 	mov	r6,r16
    b6e8:	9809883a 	mov	r4,r19
    b6ec:	90001426 	beq	r18,zero,b740 <__pow5mult+0xa4>
    b6f0:	80800017 	ldw	r2,0(r16)
    b6f4:	10001b26 	beq	r2,zero,b764 <__pow5mult+0xc8>
    b6f8:	1021883a 	mov	r16,r2
    b6fc:	9080004c 	andi	r2,r18,1
    b700:	1005003a 	cmpeq	r2,r2,zero
    b704:	9025d07a 	srai	r18,r18,1
    b708:	800d883a 	mov	r6,r16
    b70c:	9809883a 	mov	r4,r19
    b710:	a00b883a 	mov	r5,r20
    b714:	103ff21e 	bne	r2,zero,b6e0 <__pow5mult+0x44>
    b718:	000b3780 	call	b378 <__multiply>
    b71c:	a00b883a 	mov	r5,r20
    b720:	9809883a 	mov	r4,r19
    b724:	1023883a 	mov	r17,r2
    b728:	000a8e80 	call	a8e8 <_Bfree>
    b72c:	8829883a 	mov	r20,r17
    b730:	800b883a 	mov	r5,r16
    b734:	800d883a 	mov	r6,r16
    b738:	9809883a 	mov	r4,r19
    b73c:	903fec1e 	bne	r18,zero,b6f0 <__pow5mult+0x54>
    b740:	a005883a 	mov	r2,r20
    b744:	dfc00517 	ldw	ra,20(sp)
    b748:	dd000417 	ldw	r20,16(sp)
    b74c:	dcc00317 	ldw	r19,12(sp)
    b750:	dc800217 	ldw	r18,8(sp)
    b754:	dc400117 	ldw	r17,4(sp)
    b758:	dc000017 	ldw	r16,0(sp)
    b75c:	dec00604 	addi	sp,sp,24
    b760:	f800283a 	ret
    b764:	000b3780 	call	b378 <__multiply>
    b768:	80800015 	stw	r2,0(r16)
    b76c:	1021883a 	mov	r16,r2
    b770:	10000015 	stw	zero,0(r2)
    b774:	003fe106 	br	b6fc <__pow5mult+0x60>
    b778:	1085883a 	add	r2,r2,r2
    b77c:	00c20034 	movhi	r3,2048
    b780:	18c09c04 	addi	r3,r3,624
    b784:	1085883a 	add	r2,r2,r2
    b788:	10c5883a 	add	r2,r2,r3
    b78c:	11bfff17 	ldw	r6,-4(r2)
    b790:	000f883a 	mov	r7,zero
    b794:	000b59c0 	call	b59c <__multadd>
    b798:	1029883a 	mov	r20,r2
    b79c:	003fcb06 	br	b6cc <__pow5mult+0x30>
    b7a0:	9809883a 	mov	r4,r19
    b7a4:	01409c44 	movi	r5,625
    b7a8:	000b5600 	call	b560 <__i2b>
    b7ac:	98801215 	stw	r2,72(r19)
    b7b0:	1021883a 	mov	r16,r2
    b7b4:	10000015 	stw	zero,0(r2)
    b7b8:	003fd006 	br	b6fc <__pow5mult+0x60>

0000b7bc <__s2b>:
    b7bc:	defff904 	addi	sp,sp,-28
    b7c0:	dcc00315 	stw	r19,12(sp)
    b7c4:	dc800215 	stw	r18,8(sp)
    b7c8:	2827883a 	mov	r19,r5
    b7cc:	2025883a 	mov	r18,r4
    b7d0:	01400244 	movi	r5,9
    b7d4:	39000204 	addi	r4,r7,8
    b7d8:	dd000415 	stw	r20,16(sp)
    b7dc:	dc400115 	stw	r17,4(sp)
    b7e0:	dfc00615 	stw	ra,24(sp)
    b7e4:	dd400515 	stw	r21,20(sp)
    b7e8:	dc000015 	stw	r16,0(sp)
    b7ec:	3829883a 	mov	r20,r7
    b7f0:	3023883a 	mov	r17,r6
    b7f4:	000e3800 	call	e380 <__divsi3>
    b7f8:	00c00044 	movi	r3,1
    b7fc:	1880350e 	bge	r3,r2,b8d4 <__s2b+0x118>
    b800:	000b883a 	mov	r5,zero
    b804:	18c7883a 	add	r3,r3,r3
    b808:	29400044 	addi	r5,r5,1
    b80c:	18bffd16 	blt	r3,r2,b804 <__s2b+0x48>
    b810:	9009883a 	mov	r4,r18
    b814:	000ae680 	call	ae68 <_Balloc>
    b818:	1011883a 	mov	r8,r2
    b81c:	d8800717 	ldw	r2,28(sp)
    b820:	00c00044 	movi	r3,1
    b824:	01800244 	movi	r6,9
    b828:	40800515 	stw	r2,20(r8)
    b82c:	40c00415 	stw	r3,16(r8)
    b830:	3440260e 	bge	r6,r17,b8cc <__s2b+0x110>
    b834:	3021883a 	mov	r16,r6
    b838:	99ab883a 	add	r21,r19,r6
    b83c:	9c05883a 	add	r2,r19,r16
    b840:	11c00007 	ldb	r7,0(r2)
    b844:	400b883a 	mov	r5,r8
    b848:	9009883a 	mov	r4,r18
    b84c:	39fff404 	addi	r7,r7,-48
    b850:	01800284 	movi	r6,10
    b854:	000b59c0 	call	b59c <__multadd>
    b858:	84000044 	addi	r16,r16,1
    b85c:	1011883a 	mov	r8,r2
    b860:	8c3ff61e 	bne	r17,r16,b83c <__s2b+0x80>
    b864:	ac45883a 	add	r2,r21,r17
    b868:	117ffe04 	addi	r5,r2,-8
    b86c:	880d883a 	mov	r6,r17
    b870:	35000c0e 	bge	r6,r20,b8a4 <__s2b+0xe8>
    b874:	a185c83a 	sub	r2,r20,r6
    b878:	2821883a 	mov	r16,r5
    b87c:	28a3883a 	add	r17,r5,r2
    b880:	81c00007 	ldb	r7,0(r16)
    b884:	400b883a 	mov	r5,r8
    b888:	9009883a 	mov	r4,r18
    b88c:	39fff404 	addi	r7,r7,-48
    b890:	01800284 	movi	r6,10
    b894:	000b59c0 	call	b59c <__multadd>
    b898:	84000044 	addi	r16,r16,1
    b89c:	1011883a 	mov	r8,r2
    b8a0:	847ff71e 	bne	r16,r17,b880 <__s2b+0xc4>
    b8a4:	4005883a 	mov	r2,r8
    b8a8:	dfc00617 	ldw	ra,24(sp)
    b8ac:	dd400517 	ldw	r21,20(sp)
    b8b0:	dd000417 	ldw	r20,16(sp)
    b8b4:	dcc00317 	ldw	r19,12(sp)
    b8b8:	dc800217 	ldw	r18,8(sp)
    b8bc:	dc400117 	ldw	r17,4(sp)
    b8c0:	dc000017 	ldw	r16,0(sp)
    b8c4:	dec00704 	addi	sp,sp,28
    b8c8:	f800283a 	ret
    b8cc:	99400284 	addi	r5,r19,10
    b8d0:	003fe706 	br	b870 <__s2b+0xb4>
    b8d4:	000b883a 	mov	r5,zero
    b8d8:	003fcd06 	br	b810 <__s2b+0x54>

0000b8dc <_realloc_r>:
    b8dc:	defff404 	addi	sp,sp,-48
    b8e0:	dd800815 	stw	r22,32(sp)
    b8e4:	dc800415 	stw	r18,16(sp)
    b8e8:	dc400315 	stw	r17,12(sp)
    b8ec:	dfc00b15 	stw	ra,44(sp)
    b8f0:	df000a15 	stw	fp,40(sp)
    b8f4:	ddc00915 	stw	r23,36(sp)
    b8f8:	dd400715 	stw	r21,28(sp)
    b8fc:	dd000615 	stw	r20,24(sp)
    b900:	dcc00515 	stw	r19,20(sp)
    b904:	dc000215 	stw	r16,8(sp)
    b908:	2825883a 	mov	r18,r5
    b90c:	3023883a 	mov	r17,r6
    b910:	202d883a 	mov	r22,r4
    b914:	2800c926 	beq	r5,zero,bc3c <_realloc_r+0x360>
    b918:	000f0140 	call	f014 <__malloc_lock>
    b91c:	943ffe04 	addi	r16,r18,-8
    b920:	88c002c4 	addi	r3,r17,11
    b924:	00800584 	movi	r2,22
    b928:	82000117 	ldw	r8,4(r16)
    b92c:	10c01b2e 	bgeu	r2,r3,b99c <_realloc_r+0xc0>
    b930:	00bffe04 	movi	r2,-8
    b934:	188e703a 	and	r7,r3,r2
    b938:	3839883a 	mov	fp,r7
    b93c:	38001a16 	blt	r7,zero,b9a8 <_realloc_r+0xcc>
    b940:	e4401936 	bltu	fp,r17,b9a8 <_realloc_r+0xcc>
    b944:	013fff04 	movi	r4,-4
    b948:	4126703a 	and	r19,r8,r4
    b94c:	99c02616 	blt	r19,r7,b9e8 <_realloc_r+0x10c>
    b950:	802b883a 	mov	r21,r16
    b954:	9829883a 	mov	r20,r19
    b958:	84000204 	addi	r16,r16,8
    b95c:	a80f883a 	mov	r7,r21
    b960:	a70dc83a 	sub	r6,r20,fp
    b964:	008003c4 	movi	r2,15
    b968:	1180c136 	bltu	r2,r6,bc70 <_realloc_r+0x394>
    b96c:	38800117 	ldw	r2,4(r7)
    b970:	a549883a 	add	r4,r20,r21
    b974:	1080004c 	andi	r2,r2,1
    b978:	a084b03a 	or	r2,r20,r2
    b97c:	38800115 	stw	r2,4(r7)
    b980:	20c00117 	ldw	r3,4(r4)
    b984:	18c00054 	ori	r3,r3,1
    b988:	20c00115 	stw	r3,4(r4)
    b98c:	b009883a 	mov	r4,r22
    b990:	000f0340 	call	f034 <__malloc_unlock>
    b994:	8023883a 	mov	r17,r16
    b998:	00000606 	br	b9b4 <_realloc_r+0xd8>
    b99c:	01c00404 	movi	r7,16
    b9a0:	3839883a 	mov	fp,r7
    b9a4:	e47fe72e 	bgeu	fp,r17,b944 <_realloc_r+0x68>
    b9a8:	00800304 	movi	r2,12
    b9ac:	0023883a 	mov	r17,zero
    b9b0:	b0800015 	stw	r2,0(r22)
    b9b4:	8805883a 	mov	r2,r17
    b9b8:	dfc00b17 	ldw	ra,44(sp)
    b9bc:	df000a17 	ldw	fp,40(sp)
    b9c0:	ddc00917 	ldw	r23,36(sp)
    b9c4:	dd800817 	ldw	r22,32(sp)
    b9c8:	dd400717 	ldw	r21,28(sp)
    b9cc:	dd000617 	ldw	r20,24(sp)
    b9d0:	dcc00517 	ldw	r19,20(sp)
    b9d4:	dc800417 	ldw	r18,16(sp)
    b9d8:	dc400317 	ldw	r17,12(sp)
    b9dc:	dc000217 	ldw	r16,8(sp)
    b9e0:	dec00c04 	addi	sp,sp,48
    b9e4:	f800283a 	ret
    b9e8:	00820034 	movhi	r2,2048
    b9ec:	1082c204 	addi	r2,r2,2824
    b9f0:	12400217 	ldw	r9,8(r2)
    b9f4:	84cd883a 	add	r6,r16,r19
    b9f8:	802b883a 	mov	r21,r16
    b9fc:	3240b926 	beq	r6,r9,bce4 <_realloc_r+0x408>
    ba00:	31400117 	ldw	r5,4(r6)
    ba04:	00bfff84 	movi	r2,-2
    ba08:	2884703a 	and	r2,r5,r2
    ba0c:	1185883a 	add	r2,r2,r6
    ba10:	10c00117 	ldw	r3,4(r2)
    ba14:	18c0004c 	andi	r3,r3,1
    ba18:	1807003a 	cmpeq	r3,r3,zero
    ba1c:	1800a326 	beq	r3,zero,bcac <_realloc_r+0x3d0>
    ba20:	2908703a 	and	r4,r5,r4
    ba24:	9929883a 	add	r20,r19,r4
    ba28:	a1c0a30e 	bge	r20,r7,bcb8 <_realloc_r+0x3dc>
    ba2c:	4080004c 	andi	r2,r8,1
    ba30:	1000551e 	bne	r2,zero,bb88 <_realloc_r+0x2ac>
    ba34:	80800017 	ldw	r2,0(r16)
    ba38:	80afc83a 	sub	r23,r16,r2
    ba3c:	b8c00117 	ldw	r3,4(r23)
    ba40:	00bfff04 	movi	r2,-4
    ba44:	1884703a 	and	r2,r3,r2
    ba48:	30002e26 	beq	r6,zero,bb04 <_realloc_r+0x228>
    ba4c:	3240b926 	beq	r6,r9,bd34 <_realloc_r+0x458>
    ba50:	98a9883a 	add	r20,r19,r2
    ba54:	2509883a 	add	r4,r4,r20
    ba58:	d9000015 	stw	r4,0(sp)
    ba5c:	21c02a16 	blt	r4,r7,bb08 <_realloc_r+0x22c>
    ba60:	30800317 	ldw	r2,12(r6)
    ba64:	30c00217 	ldw	r3,8(r6)
    ba68:	01400904 	movi	r5,36
    ba6c:	99bfff04 	addi	r6,r19,-4
    ba70:	18800315 	stw	r2,12(r3)
    ba74:	10c00215 	stw	r3,8(r2)
    ba78:	b9000317 	ldw	r4,12(r23)
    ba7c:	b8800217 	ldw	r2,8(r23)
    ba80:	b82b883a 	mov	r21,r23
    ba84:	bc000204 	addi	r16,r23,8
    ba88:	20800215 	stw	r2,8(r4)
    ba8c:	11000315 	stw	r4,12(r2)
    ba90:	2980e436 	bltu	r5,r6,be24 <_realloc_r+0x548>
    ba94:	008004c4 	movi	r2,19
    ba98:	9009883a 	mov	r4,r18
    ba9c:	8011883a 	mov	r8,r16
    baa0:	11800f2e 	bgeu	r2,r6,bae0 <_realloc_r+0x204>
    baa4:	90800017 	ldw	r2,0(r18)
    baa8:	ba000404 	addi	r8,r23,16
    baac:	91000204 	addi	r4,r18,8
    bab0:	b8800215 	stw	r2,8(r23)
    bab4:	90c00117 	ldw	r3,4(r18)
    bab8:	008006c4 	movi	r2,27
    babc:	b8c00315 	stw	r3,12(r23)
    bac0:	1180072e 	bgeu	r2,r6,bae0 <_realloc_r+0x204>
    bac4:	90c00217 	ldw	r3,8(r18)
    bac8:	ba000604 	addi	r8,r23,24
    bacc:	91000404 	addi	r4,r18,16
    bad0:	b8c00415 	stw	r3,16(r23)
    bad4:	90800317 	ldw	r2,12(r18)
    bad8:	b8800515 	stw	r2,20(r23)
    badc:	3140e726 	beq	r6,r5,be7c <_realloc_r+0x5a0>
    bae0:	20800017 	ldw	r2,0(r4)
    bae4:	dd000017 	ldw	r20,0(sp)
    bae8:	b80f883a 	mov	r7,r23
    baec:	40800015 	stw	r2,0(r8)
    baf0:	20c00117 	ldw	r3,4(r4)
    baf4:	40c00115 	stw	r3,4(r8)
    baf8:	20800217 	ldw	r2,8(r4)
    bafc:	40800215 	stw	r2,8(r8)
    bb00:	003f9706 	br	b960 <_realloc_r+0x84>
    bb04:	98a9883a 	add	r20,r19,r2
    bb08:	a1c01f16 	blt	r20,r7,bb88 <_realloc_r+0x2ac>
    bb0c:	b8c00317 	ldw	r3,12(r23)
    bb10:	b8800217 	ldw	r2,8(r23)
    bb14:	99bfff04 	addi	r6,r19,-4
    bb18:	01400904 	movi	r5,36
    bb1c:	b82b883a 	mov	r21,r23
    bb20:	18800215 	stw	r2,8(r3)
    bb24:	10c00315 	stw	r3,12(r2)
    bb28:	bc000204 	addi	r16,r23,8
    bb2c:	2980c336 	bltu	r5,r6,be3c <_realloc_r+0x560>
    bb30:	008004c4 	movi	r2,19
    bb34:	9009883a 	mov	r4,r18
    bb38:	8011883a 	mov	r8,r16
    bb3c:	11800f2e 	bgeu	r2,r6,bb7c <_realloc_r+0x2a0>
    bb40:	90800017 	ldw	r2,0(r18)
    bb44:	ba000404 	addi	r8,r23,16
    bb48:	91000204 	addi	r4,r18,8
    bb4c:	b8800215 	stw	r2,8(r23)
    bb50:	90c00117 	ldw	r3,4(r18)
    bb54:	008006c4 	movi	r2,27
    bb58:	b8c00315 	stw	r3,12(r23)
    bb5c:	1180072e 	bgeu	r2,r6,bb7c <_realloc_r+0x2a0>
    bb60:	90c00217 	ldw	r3,8(r18)
    bb64:	ba000604 	addi	r8,r23,24
    bb68:	91000404 	addi	r4,r18,16
    bb6c:	b8c00415 	stw	r3,16(r23)
    bb70:	90800317 	ldw	r2,12(r18)
    bb74:	b8800515 	stw	r2,20(r23)
    bb78:	3140c726 	beq	r6,r5,be98 <_realloc_r+0x5bc>
    bb7c:	20800017 	ldw	r2,0(r4)
    bb80:	b80f883a 	mov	r7,r23
    bb84:	003fd906 	br	baec <_realloc_r+0x210>
    bb88:	880b883a 	mov	r5,r17
    bb8c:	b009883a 	mov	r4,r22
    bb90:	0009fe40 	call	9fe4 <_malloc_r>
    bb94:	1023883a 	mov	r17,r2
    bb98:	10002526 	beq	r2,zero,bc30 <_realloc_r+0x354>
    bb9c:	80800117 	ldw	r2,4(r16)
    bba0:	00ffff84 	movi	r3,-2
    bba4:	893ffe04 	addi	r4,r17,-8
    bba8:	10c4703a 	and	r2,r2,r3
    bbac:	8085883a 	add	r2,r16,r2
    bbb0:	20809526 	beq	r4,r2,be08 <_realloc_r+0x52c>
    bbb4:	99bfff04 	addi	r6,r19,-4
    bbb8:	01c00904 	movi	r7,36
    bbbc:	39804536 	bltu	r7,r6,bcd4 <_realloc_r+0x3f8>
    bbc0:	008004c4 	movi	r2,19
    bbc4:	9009883a 	mov	r4,r18
    bbc8:	880b883a 	mov	r5,r17
    bbcc:	11800f2e 	bgeu	r2,r6,bc0c <_realloc_r+0x330>
    bbd0:	90800017 	ldw	r2,0(r18)
    bbd4:	89400204 	addi	r5,r17,8
    bbd8:	91000204 	addi	r4,r18,8
    bbdc:	88800015 	stw	r2,0(r17)
    bbe0:	90c00117 	ldw	r3,4(r18)
    bbe4:	008006c4 	movi	r2,27
    bbe8:	88c00115 	stw	r3,4(r17)
    bbec:	1180072e 	bgeu	r2,r6,bc0c <_realloc_r+0x330>
    bbf0:	90c00217 	ldw	r3,8(r18)
    bbf4:	89400404 	addi	r5,r17,16
    bbf8:	91000404 	addi	r4,r18,16
    bbfc:	88c00215 	stw	r3,8(r17)
    bc00:	90800317 	ldw	r2,12(r18)
    bc04:	88800315 	stw	r2,12(r17)
    bc08:	31c09126 	beq	r6,r7,be50 <_realloc_r+0x574>
    bc0c:	20800017 	ldw	r2,0(r4)
    bc10:	28800015 	stw	r2,0(r5)
    bc14:	20c00117 	ldw	r3,4(r4)
    bc18:	28c00115 	stw	r3,4(r5)
    bc1c:	20800217 	ldw	r2,8(r4)
    bc20:	28800215 	stw	r2,8(r5)
    bc24:	900b883a 	mov	r5,r18
    bc28:	b009883a 	mov	r4,r22
    bc2c:	000945c0 	call	945c <_free_r>
    bc30:	b009883a 	mov	r4,r22
    bc34:	000f0340 	call	f034 <__malloc_unlock>
    bc38:	003f5e06 	br	b9b4 <_realloc_r+0xd8>
    bc3c:	300b883a 	mov	r5,r6
    bc40:	dfc00b17 	ldw	ra,44(sp)
    bc44:	df000a17 	ldw	fp,40(sp)
    bc48:	ddc00917 	ldw	r23,36(sp)
    bc4c:	dd800817 	ldw	r22,32(sp)
    bc50:	dd400717 	ldw	r21,28(sp)
    bc54:	dd000617 	ldw	r20,24(sp)
    bc58:	dcc00517 	ldw	r19,20(sp)
    bc5c:	dc800417 	ldw	r18,16(sp)
    bc60:	dc400317 	ldw	r17,12(sp)
    bc64:	dc000217 	ldw	r16,8(sp)
    bc68:	dec00c04 	addi	sp,sp,48
    bc6c:	0009fe41 	jmpi	9fe4 <_malloc_r>
    bc70:	38800117 	ldw	r2,4(r7)
    bc74:	e54b883a 	add	r5,fp,r21
    bc78:	31000054 	ori	r4,r6,1
    bc7c:	1080004c 	andi	r2,r2,1
    bc80:	1704b03a 	or	r2,r2,fp
    bc84:	38800115 	stw	r2,4(r7)
    bc88:	29000115 	stw	r4,4(r5)
    bc8c:	2987883a 	add	r3,r5,r6
    bc90:	18800117 	ldw	r2,4(r3)
    bc94:	29400204 	addi	r5,r5,8
    bc98:	b009883a 	mov	r4,r22
    bc9c:	10800054 	ori	r2,r2,1
    bca0:	18800115 	stw	r2,4(r3)
    bca4:	000945c0 	call	945c <_free_r>
    bca8:	003f3806 	br	b98c <_realloc_r+0xb0>
    bcac:	000d883a 	mov	r6,zero
    bcb0:	0009883a 	mov	r4,zero
    bcb4:	003f5d06 	br	ba2c <_realloc_r+0x150>
    bcb8:	30c00217 	ldw	r3,8(r6)
    bcbc:	30800317 	ldw	r2,12(r6)
    bcc0:	800f883a 	mov	r7,r16
    bcc4:	84000204 	addi	r16,r16,8
    bcc8:	10c00215 	stw	r3,8(r2)
    bccc:	18800315 	stw	r2,12(r3)
    bcd0:	003f2306 	br	b960 <_realloc_r+0x84>
    bcd4:	8809883a 	mov	r4,r17
    bcd8:	900b883a 	mov	r5,r18
    bcdc:	000a8080 	call	a808 <memmove>
    bce0:	003fd006 	br	bc24 <_realloc_r+0x348>
    bce4:	30800117 	ldw	r2,4(r6)
    bce8:	e0c00404 	addi	r3,fp,16
    bcec:	1108703a 	and	r4,r2,r4
    bcf0:	9905883a 	add	r2,r19,r4
    bcf4:	10ff4d16 	blt	r2,r3,ba2c <_realloc_r+0x150>
    bcf8:	1705c83a 	sub	r2,r2,fp
    bcfc:	870b883a 	add	r5,r16,fp
    bd00:	10800054 	ori	r2,r2,1
    bd04:	28800115 	stw	r2,4(r5)
    bd08:	80c00117 	ldw	r3,4(r16)
    bd0c:	00820034 	movhi	r2,2048
    bd10:	1082c204 	addi	r2,r2,2824
    bd14:	b009883a 	mov	r4,r22
    bd18:	18c0004c 	andi	r3,r3,1
    bd1c:	e0c6b03a 	or	r3,fp,r3
    bd20:	11400215 	stw	r5,8(r2)
    bd24:	80c00115 	stw	r3,4(r16)
    bd28:	000f0340 	call	f034 <__malloc_unlock>
    bd2c:	84400204 	addi	r17,r16,8
    bd30:	003f2006 	br	b9b4 <_realloc_r+0xd8>
    bd34:	98a9883a 	add	r20,r19,r2
    bd38:	2509883a 	add	r4,r4,r20
    bd3c:	e0800404 	addi	r2,fp,16
    bd40:	d9000115 	stw	r4,4(sp)
    bd44:	20bf7016 	blt	r4,r2,bb08 <_realloc_r+0x22c>
    bd48:	b8c00317 	ldw	r3,12(r23)
    bd4c:	b8800217 	ldw	r2,8(r23)
    bd50:	99bfff04 	addi	r6,r19,-4
    bd54:	01400904 	movi	r5,36
    bd58:	18800215 	stw	r2,8(r3)
    bd5c:	10c00315 	stw	r3,12(r2)
    bd60:	bc400204 	addi	r17,r23,8
    bd64:	29804136 	bltu	r5,r6,be6c <_realloc_r+0x590>
    bd68:	008004c4 	movi	r2,19
    bd6c:	9009883a 	mov	r4,r18
    bd70:	880f883a 	mov	r7,r17
    bd74:	11800f2e 	bgeu	r2,r6,bdb4 <_realloc_r+0x4d8>
    bd78:	90800017 	ldw	r2,0(r18)
    bd7c:	b9c00404 	addi	r7,r23,16
    bd80:	91000204 	addi	r4,r18,8
    bd84:	b8800215 	stw	r2,8(r23)
    bd88:	90c00117 	ldw	r3,4(r18)
    bd8c:	008006c4 	movi	r2,27
    bd90:	b8c00315 	stw	r3,12(r23)
    bd94:	1180072e 	bgeu	r2,r6,bdb4 <_realloc_r+0x4d8>
    bd98:	90c00217 	ldw	r3,8(r18)
    bd9c:	b9c00604 	addi	r7,r23,24
    bda0:	91000404 	addi	r4,r18,16
    bda4:	b8c00415 	stw	r3,16(r23)
    bda8:	90800317 	ldw	r2,12(r18)
    bdac:	b8800515 	stw	r2,20(r23)
    bdb0:	31404026 	beq	r6,r5,beb4 <_realloc_r+0x5d8>
    bdb4:	20800017 	ldw	r2,0(r4)
    bdb8:	38800015 	stw	r2,0(r7)
    bdbc:	20c00117 	ldw	r3,4(r4)
    bdc0:	38c00115 	stw	r3,4(r7)
    bdc4:	20800217 	ldw	r2,8(r4)
    bdc8:	38800215 	stw	r2,8(r7)
    bdcc:	d8c00117 	ldw	r3,4(sp)
    bdd0:	bf0b883a 	add	r5,r23,fp
    bdd4:	b009883a 	mov	r4,r22
    bdd8:	1f05c83a 	sub	r2,r3,fp
    bddc:	10800054 	ori	r2,r2,1
    bde0:	28800115 	stw	r2,4(r5)
    bde4:	b8c00117 	ldw	r3,4(r23)
    bde8:	00820034 	movhi	r2,2048
    bdec:	1082c204 	addi	r2,r2,2824
    bdf0:	11400215 	stw	r5,8(r2)
    bdf4:	18c0004c 	andi	r3,r3,1
    bdf8:	e0c6b03a 	or	r3,fp,r3
    bdfc:	b8c00115 	stw	r3,4(r23)
    be00:	000f0340 	call	f034 <__malloc_unlock>
    be04:	003eeb06 	br	b9b4 <_realloc_r+0xd8>
    be08:	20800117 	ldw	r2,4(r4)
    be0c:	00ffff04 	movi	r3,-4
    be10:	800f883a 	mov	r7,r16
    be14:	10c4703a 	and	r2,r2,r3
    be18:	98a9883a 	add	r20,r19,r2
    be1c:	84000204 	addi	r16,r16,8
    be20:	003ecf06 	br	b960 <_realloc_r+0x84>
    be24:	900b883a 	mov	r5,r18
    be28:	8009883a 	mov	r4,r16
    be2c:	000a8080 	call	a808 <memmove>
    be30:	dd000017 	ldw	r20,0(sp)
    be34:	b80f883a 	mov	r7,r23
    be38:	003ec906 	br	b960 <_realloc_r+0x84>
    be3c:	900b883a 	mov	r5,r18
    be40:	8009883a 	mov	r4,r16
    be44:	000a8080 	call	a808 <memmove>
    be48:	b80f883a 	mov	r7,r23
    be4c:	003ec406 	br	b960 <_realloc_r+0x84>
    be50:	90c00417 	ldw	r3,16(r18)
    be54:	89400604 	addi	r5,r17,24
    be58:	91000604 	addi	r4,r18,24
    be5c:	88c00415 	stw	r3,16(r17)
    be60:	90800517 	ldw	r2,20(r18)
    be64:	88800515 	stw	r2,20(r17)
    be68:	003f6806 	br	bc0c <_realloc_r+0x330>
    be6c:	900b883a 	mov	r5,r18
    be70:	8809883a 	mov	r4,r17
    be74:	000a8080 	call	a808 <memmove>
    be78:	003fd406 	br	bdcc <_realloc_r+0x4f0>
    be7c:	90c00417 	ldw	r3,16(r18)
    be80:	91000604 	addi	r4,r18,24
    be84:	ba000804 	addi	r8,r23,32
    be88:	b8c00615 	stw	r3,24(r23)
    be8c:	90800517 	ldw	r2,20(r18)
    be90:	b8800715 	stw	r2,28(r23)
    be94:	003f1206 	br	bae0 <_realloc_r+0x204>
    be98:	90c00417 	ldw	r3,16(r18)
    be9c:	91000604 	addi	r4,r18,24
    bea0:	ba000804 	addi	r8,r23,32
    bea4:	b8c00615 	stw	r3,24(r23)
    bea8:	90800517 	ldw	r2,20(r18)
    beac:	b8800715 	stw	r2,28(r23)
    beb0:	003f3206 	br	bb7c <_realloc_r+0x2a0>
    beb4:	90c00417 	ldw	r3,16(r18)
    beb8:	91000604 	addi	r4,r18,24
    bebc:	b9c00804 	addi	r7,r23,32
    bec0:	b8c00615 	stw	r3,24(r23)
    bec4:	90800517 	ldw	r2,20(r18)
    bec8:	b8800715 	stw	r2,28(r23)
    becc:	003fb906 	br	bdb4 <_realloc_r+0x4d8>

0000bed0 <__isinfd>:
    bed0:	200d883a 	mov	r6,r4
    bed4:	0109c83a 	sub	r4,zero,r4
    bed8:	2188b03a 	or	r4,r4,r6
    bedc:	2008d7fa 	srli	r4,r4,31
    bee0:	00a00034 	movhi	r2,32768
    bee4:	10bfffc4 	addi	r2,r2,-1
    bee8:	1144703a 	and	r2,r2,r5
    beec:	2088b03a 	or	r4,r4,r2
    bef0:	009ffc34 	movhi	r2,32752
    bef4:	1105c83a 	sub	r2,r2,r4
    bef8:	0087c83a 	sub	r3,zero,r2
    befc:	10c4b03a 	or	r2,r2,r3
    bf00:	1004d7fa 	srli	r2,r2,31
    bf04:	00c00044 	movi	r3,1
    bf08:	1885c83a 	sub	r2,r3,r2
    bf0c:	f800283a 	ret

0000bf10 <__isnand>:
    bf10:	200d883a 	mov	r6,r4
    bf14:	0109c83a 	sub	r4,zero,r4
    bf18:	2188b03a 	or	r4,r4,r6
    bf1c:	2008d7fa 	srli	r4,r4,31
    bf20:	00a00034 	movhi	r2,32768
    bf24:	10bfffc4 	addi	r2,r2,-1
    bf28:	1144703a 	and	r2,r2,r5
    bf2c:	2088b03a 	or	r4,r4,r2
    bf30:	009ffc34 	movhi	r2,32752
    bf34:	1105c83a 	sub	r2,r2,r4
    bf38:	1004d7fa 	srli	r2,r2,31
    bf3c:	f800283a 	ret

0000bf40 <_sbrk_r>:
    bf40:	defffd04 	addi	sp,sp,-12
    bf44:	dc000015 	stw	r16,0(sp)
    bf48:	04020034 	movhi	r16,2048
    bf4c:	84096304 	addi	r16,r16,9612
    bf50:	dc400115 	stw	r17,4(sp)
    bf54:	80000015 	stw	zero,0(r16)
    bf58:	2023883a 	mov	r17,r4
    bf5c:	2809883a 	mov	r4,r5
    bf60:	dfc00215 	stw	ra,8(sp)
    bf64:	000f2340 	call	f234 <sbrk>
    bf68:	1007883a 	mov	r3,r2
    bf6c:	00bfffc4 	movi	r2,-1
    bf70:	18800626 	beq	r3,r2,bf8c <_sbrk_r+0x4c>
    bf74:	1805883a 	mov	r2,r3
    bf78:	dfc00217 	ldw	ra,8(sp)
    bf7c:	dc400117 	ldw	r17,4(sp)
    bf80:	dc000017 	ldw	r16,0(sp)
    bf84:	dec00304 	addi	sp,sp,12
    bf88:	f800283a 	ret
    bf8c:	80800017 	ldw	r2,0(r16)
    bf90:	103ff826 	beq	r2,zero,bf74 <_sbrk_r+0x34>
    bf94:	88800015 	stw	r2,0(r17)
    bf98:	1805883a 	mov	r2,r3
    bf9c:	dfc00217 	ldw	ra,8(sp)
    bfa0:	dc400117 	ldw	r17,4(sp)
    bfa4:	dc000017 	ldw	r16,0(sp)
    bfa8:	dec00304 	addi	sp,sp,12
    bfac:	f800283a 	ret

0000bfb0 <__sclose>:
    bfb0:	2940038f 	ldh	r5,14(r5)
    bfb4:	000c2e41 	jmpi	c2e4 <_close_r>

0000bfb8 <__sseek>:
    bfb8:	defffe04 	addi	sp,sp,-8
    bfbc:	dc000015 	stw	r16,0(sp)
    bfc0:	2821883a 	mov	r16,r5
    bfc4:	2940038f 	ldh	r5,14(r5)
    bfc8:	dfc00115 	stw	ra,4(sp)
    bfcc:	000c55c0 	call	c55c <_lseek_r>
    bfd0:	1007883a 	mov	r3,r2
    bfd4:	00bfffc4 	movi	r2,-1
    bfd8:	18800926 	beq	r3,r2,c000 <__sseek+0x48>
    bfdc:	8080030b 	ldhu	r2,12(r16)
    bfe0:	80c01415 	stw	r3,80(r16)
    bfe4:	10840014 	ori	r2,r2,4096
    bfe8:	8080030d 	sth	r2,12(r16)
    bfec:	1805883a 	mov	r2,r3
    bff0:	dfc00117 	ldw	ra,4(sp)
    bff4:	dc000017 	ldw	r16,0(sp)
    bff8:	dec00204 	addi	sp,sp,8
    bffc:	f800283a 	ret
    c000:	8080030b 	ldhu	r2,12(r16)
    c004:	10bbffcc 	andi	r2,r2,61439
    c008:	8080030d 	sth	r2,12(r16)
    c00c:	1805883a 	mov	r2,r3
    c010:	dfc00117 	ldw	ra,4(sp)
    c014:	dc000017 	ldw	r16,0(sp)
    c018:	dec00204 	addi	sp,sp,8
    c01c:	f800283a 	ret

0000c020 <__swrite>:
    c020:	2880030b 	ldhu	r2,12(r5)
    c024:	defffb04 	addi	sp,sp,-20
    c028:	dcc00315 	stw	r19,12(sp)
    c02c:	1080400c 	andi	r2,r2,256
    c030:	dc800215 	stw	r18,8(sp)
    c034:	dc400115 	stw	r17,4(sp)
    c038:	dc000015 	stw	r16,0(sp)
    c03c:	3027883a 	mov	r19,r6
    c040:	3825883a 	mov	r18,r7
    c044:	dfc00415 	stw	ra,16(sp)
    c048:	2821883a 	mov	r16,r5
    c04c:	000d883a 	mov	r6,zero
    c050:	01c00084 	movi	r7,2
    c054:	2023883a 	mov	r17,r4
    c058:	10000226 	beq	r2,zero,c064 <__swrite+0x44>
    c05c:	2940038f 	ldh	r5,14(r5)
    c060:	000c55c0 	call	c55c <_lseek_r>
    c064:	8080030b 	ldhu	r2,12(r16)
    c068:	8140038f 	ldh	r5,14(r16)
    c06c:	8809883a 	mov	r4,r17
    c070:	10bbffcc 	andi	r2,r2,61439
    c074:	980d883a 	mov	r6,r19
    c078:	900f883a 	mov	r7,r18
    c07c:	8080030d 	sth	r2,12(r16)
    c080:	dfc00417 	ldw	ra,16(sp)
    c084:	dcc00317 	ldw	r19,12(sp)
    c088:	dc800217 	ldw	r18,8(sp)
    c08c:	dc400117 	ldw	r17,4(sp)
    c090:	dc000017 	ldw	r16,0(sp)
    c094:	dec00504 	addi	sp,sp,20
    c098:	000c1b81 	jmpi	c1b8 <_write_r>

0000c09c <__sread>:
    c09c:	defffe04 	addi	sp,sp,-8
    c0a0:	dc000015 	stw	r16,0(sp)
    c0a4:	2821883a 	mov	r16,r5
    c0a8:	2940038f 	ldh	r5,14(r5)
    c0ac:	dfc00115 	stw	ra,4(sp)
    c0b0:	000c5d40 	call	c5d4 <_read_r>
    c0b4:	1007883a 	mov	r3,r2
    c0b8:	10000816 	blt	r2,zero,c0dc <__sread+0x40>
    c0bc:	80801417 	ldw	r2,80(r16)
    c0c0:	10c5883a 	add	r2,r2,r3
    c0c4:	80801415 	stw	r2,80(r16)
    c0c8:	1805883a 	mov	r2,r3
    c0cc:	dfc00117 	ldw	ra,4(sp)
    c0d0:	dc000017 	ldw	r16,0(sp)
    c0d4:	dec00204 	addi	sp,sp,8
    c0d8:	f800283a 	ret
    c0dc:	8080030b 	ldhu	r2,12(r16)
    c0e0:	10bbffcc 	andi	r2,r2,61439
    c0e4:	8080030d 	sth	r2,12(r16)
    c0e8:	1805883a 	mov	r2,r3
    c0ec:	dfc00117 	ldw	ra,4(sp)
    c0f0:	dc000017 	ldw	r16,0(sp)
    c0f4:	dec00204 	addi	sp,sp,8
    c0f8:	f800283a 	ret

0000c0fc <strcmp>:
    c0fc:	2144b03a 	or	r2,r4,r5
    c100:	108000cc 	andi	r2,r2,3
    c104:	10001d1e 	bne	r2,zero,c17c <strcmp+0x80>
    c108:	200f883a 	mov	r7,r4
    c10c:	28800017 	ldw	r2,0(r5)
    c110:	21000017 	ldw	r4,0(r4)
    c114:	280d883a 	mov	r6,r5
    c118:	2080161e 	bne	r4,r2,c174 <strcmp+0x78>
    c11c:	023fbff4 	movhi	r8,65279
    c120:	423fbfc4 	addi	r8,r8,-257
    c124:	2207883a 	add	r3,r4,r8
    c128:	01602074 	movhi	r5,32897
    c12c:	29602004 	addi	r5,r5,-32640
    c130:	1946703a 	and	r3,r3,r5
    c134:	0104303a 	nor	r2,zero,r4
    c138:	10c4703a 	and	r2,r2,r3
    c13c:	10001c1e 	bne	r2,zero,c1b0 <strcmp+0xb4>
    c140:	4013883a 	mov	r9,r8
    c144:	2811883a 	mov	r8,r5
    c148:	00000106 	br	c150 <strcmp+0x54>
    c14c:	1800181e 	bne	r3,zero,c1b0 <strcmp+0xb4>
    c150:	39c00104 	addi	r7,r7,4
    c154:	39000017 	ldw	r4,0(r7)
    c158:	31800104 	addi	r6,r6,4
    c15c:	31400017 	ldw	r5,0(r6)
    c160:	2245883a 	add	r2,r4,r9
    c164:	1204703a 	and	r2,r2,r8
    c168:	0106303a 	nor	r3,zero,r4
    c16c:	1886703a 	and	r3,r3,r2
    c170:	217ff626 	beq	r4,r5,c14c <strcmp+0x50>
    c174:	3809883a 	mov	r4,r7
    c178:	300b883a 	mov	r5,r6
    c17c:	20c00007 	ldb	r3,0(r4)
    c180:	1800051e 	bne	r3,zero,c198 <strcmp+0x9c>
    c184:	00000606 	br	c1a0 <strcmp+0xa4>
    c188:	21000044 	addi	r4,r4,1
    c18c:	20c00007 	ldb	r3,0(r4)
    c190:	29400044 	addi	r5,r5,1
    c194:	18000226 	beq	r3,zero,c1a0 <strcmp+0xa4>
    c198:	28800007 	ldb	r2,0(r5)
    c19c:	18bffa26 	beq	r3,r2,c188 <strcmp+0x8c>
    c1a0:	20c00003 	ldbu	r3,0(r4)
    c1a4:	28800003 	ldbu	r2,0(r5)
    c1a8:	1885c83a 	sub	r2,r3,r2
    c1ac:	f800283a 	ret
    c1b0:	0005883a 	mov	r2,zero
    c1b4:	f800283a 	ret

0000c1b8 <_write_r>:
    c1b8:	defffd04 	addi	sp,sp,-12
    c1bc:	dc000015 	stw	r16,0(sp)
    c1c0:	04020034 	movhi	r16,2048
    c1c4:	84096304 	addi	r16,r16,9612
    c1c8:	dc400115 	stw	r17,4(sp)
    c1cc:	80000015 	stw	zero,0(r16)
    c1d0:	2023883a 	mov	r17,r4
    c1d4:	2809883a 	mov	r4,r5
    c1d8:	300b883a 	mov	r5,r6
    c1dc:	380d883a 	mov	r6,r7
    c1e0:	dfc00215 	stw	ra,8(sp)
    c1e4:	000f2f00 	call	f2f0 <write>
    c1e8:	1007883a 	mov	r3,r2
    c1ec:	00bfffc4 	movi	r2,-1
    c1f0:	18800626 	beq	r3,r2,c20c <_write_r+0x54>
    c1f4:	1805883a 	mov	r2,r3
    c1f8:	dfc00217 	ldw	ra,8(sp)
    c1fc:	dc400117 	ldw	r17,4(sp)
    c200:	dc000017 	ldw	r16,0(sp)
    c204:	dec00304 	addi	sp,sp,12
    c208:	f800283a 	ret
    c20c:	80800017 	ldw	r2,0(r16)
    c210:	103ff826 	beq	r2,zero,c1f4 <_write_r+0x3c>
    c214:	88800015 	stw	r2,0(r17)
    c218:	1805883a 	mov	r2,r3
    c21c:	dfc00217 	ldw	ra,8(sp)
    c220:	dc400117 	ldw	r17,4(sp)
    c224:	dc000017 	ldw	r16,0(sp)
    c228:	dec00304 	addi	sp,sp,12
    c22c:	f800283a 	ret

0000c230 <_calloc_r>:
    c230:	298b383a 	mul	r5,r5,r6
    c234:	defffe04 	addi	sp,sp,-8
    c238:	dc000015 	stw	r16,0(sp)
    c23c:	dfc00115 	stw	ra,4(sp)
    c240:	0009fe40 	call	9fe4 <_malloc_r>
    c244:	1021883a 	mov	r16,r2
    c248:	01c00904 	movi	r7,36
    c24c:	10000d26 	beq	r2,zero,c284 <_calloc_r+0x54>
    c250:	10ffff17 	ldw	r3,-4(r2)
    c254:	1009883a 	mov	r4,r2
    c258:	00bfff04 	movi	r2,-4
    c25c:	1886703a 	and	r3,r3,r2
    c260:	1887883a 	add	r3,r3,r2
    c264:	180d883a 	mov	r6,r3
    c268:	000b883a 	mov	r5,zero
    c26c:	38c01736 	bltu	r7,r3,c2cc <_calloc_r+0x9c>
    c270:	008004c4 	movi	r2,19
    c274:	10c00836 	bltu	r2,r3,c298 <_calloc_r+0x68>
    c278:	20000215 	stw	zero,8(r4)
    c27c:	20000015 	stw	zero,0(r4)
    c280:	20000115 	stw	zero,4(r4)
    c284:	8005883a 	mov	r2,r16
    c288:	dfc00117 	ldw	ra,4(sp)
    c28c:	dc000017 	ldw	r16,0(sp)
    c290:	dec00204 	addi	sp,sp,8
    c294:	f800283a 	ret
    c298:	008006c4 	movi	r2,27
    c29c:	80000015 	stw	zero,0(r16)
    c2a0:	80000115 	stw	zero,4(r16)
    c2a4:	81000204 	addi	r4,r16,8
    c2a8:	10fff32e 	bgeu	r2,r3,c278 <_calloc_r+0x48>
    c2ac:	80000215 	stw	zero,8(r16)
    c2b0:	80000315 	stw	zero,12(r16)
    c2b4:	81000404 	addi	r4,r16,16
    c2b8:	19ffef1e 	bne	r3,r7,c278 <_calloc_r+0x48>
    c2bc:	81000604 	addi	r4,r16,24
    c2c0:	80000415 	stw	zero,16(r16)
    c2c4:	80000515 	stw	zero,20(r16)
    c2c8:	003feb06 	br	c278 <_calloc_r+0x48>
    c2cc:	00053d80 	call	53d8 <memset>
    c2d0:	8005883a 	mov	r2,r16
    c2d4:	dfc00117 	ldw	ra,4(sp)
    c2d8:	dc000017 	ldw	r16,0(sp)
    c2dc:	dec00204 	addi	sp,sp,8
    c2e0:	f800283a 	ret

0000c2e4 <_close_r>:
    c2e4:	defffd04 	addi	sp,sp,-12
    c2e8:	dc000015 	stw	r16,0(sp)
    c2ec:	04020034 	movhi	r16,2048
    c2f0:	84096304 	addi	r16,r16,9612
    c2f4:	dc400115 	stw	r17,4(sp)
    c2f8:	80000015 	stw	zero,0(r16)
    c2fc:	2023883a 	mov	r17,r4
    c300:	2809883a 	mov	r4,r5
    c304:	dfc00215 	stw	ra,8(sp)
    c308:	000ea7c0 	call	ea7c <close>
    c30c:	1007883a 	mov	r3,r2
    c310:	00bfffc4 	movi	r2,-1
    c314:	18800626 	beq	r3,r2,c330 <_close_r+0x4c>
    c318:	1805883a 	mov	r2,r3
    c31c:	dfc00217 	ldw	ra,8(sp)
    c320:	dc400117 	ldw	r17,4(sp)
    c324:	dc000017 	ldw	r16,0(sp)
    c328:	dec00304 	addi	sp,sp,12
    c32c:	f800283a 	ret
    c330:	80800017 	ldw	r2,0(r16)
    c334:	103ff826 	beq	r2,zero,c318 <_close_r+0x34>
    c338:	88800015 	stw	r2,0(r17)
    c33c:	1805883a 	mov	r2,r3
    c340:	dfc00217 	ldw	ra,8(sp)
    c344:	dc400117 	ldw	r17,4(sp)
    c348:	dc000017 	ldw	r16,0(sp)
    c34c:	dec00304 	addi	sp,sp,12
    c350:	f800283a 	ret

0000c354 <_fclose_r>:
    c354:	defffc04 	addi	sp,sp,-16
    c358:	dc400115 	stw	r17,4(sp)
    c35c:	dc000015 	stw	r16,0(sp)
    c360:	dfc00315 	stw	ra,12(sp)
    c364:	dc800215 	stw	r18,8(sp)
    c368:	2821883a 	mov	r16,r5
    c36c:	2023883a 	mov	r17,r4
    c370:	28002926 	beq	r5,zero,c418 <_fclose_r+0xc4>
    c374:	00090c80 	call	90c8 <__sfp_lock_acquire>
    c378:	88000226 	beq	r17,zero,c384 <_fclose_r+0x30>
    c37c:	88800e17 	ldw	r2,56(r17)
    c380:	10002d26 	beq	r2,zero,c438 <_fclose_r+0xe4>
    c384:	8080030f 	ldh	r2,12(r16)
    c388:	10002226 	beq	r2,zero,c414 <_fclose_r+0xc0>
    c38c:	8809883a 	mov	r4,r17
    c390:	800b883a 	mov	r5,r16
    c394:	0008e400 	call	8e40 <_fflush_r>
    c398:	1025883a 	mov	r18,r2
    c39c:	80800b17 	ldw	r2,44(r16)
    c3a0:	10000426 	beq	r2,zero,c3b4 <_fclose_r+0x60>
    c3a4:	81400717 	ldw	r5,28(r16)
    c3a8:	8809883a 	mov	r4,r17
    c3ac:	103ee83a 	callr	r2
    c3b0:	10002a16 	blt	r2,zero,c45c <_fclose_r+0x108>
    c3b4:	8080030b 	ldhu	r2,12(r16)
    c3b8:	1080200c 	andi	r2,r2,128
    c3bc:	1000231e 	bne	r2,zero,c44c <_fclose_r+0xf8>
    c3c0:	81400c17 	ldw	r5,48(r16)
    c3c4:	28000526 	beq	r5,zero,c3dc <_fclose_r+0x88>
    c3c8:	80801004 	addi	r2,r16,64
    c3cc:	28800226 	beq	r5,r2,c3d8 <_fclose_r+0x84>
    c3d0:	8809883a 	mov	r4,r17
    c3d4:	000945c0 	call	945c <_free_r>
    c3d8:	80000c15 	stw	zero,48(r16)
    c3dc:	81401117 	ldw	r5,68(r16)
    c3e0:	28000326 	beq	r5,zero,c3f0 <_fclose_r+0x9c>
    c3e4:	8809883a 	mov	r4,r17
    c3e8:	000945c0 	call	945c <_free_r>
    c3ec:	80001115 	stw	zero,68(r16)
    c3f0:	8000030d 	sth	zero,12(r16)
    c3f4:	00090cc0 	call	90cc <__sfp_lock_release>
    c3f8:	9005883a 	mov	r2,r18
    c3fc:	dfc00317 	ldw	ra,12(sp)
    c400:	dc800217 	ldw	r18,8(sp)
    c404:	dc400117 	ldw	r17,4(sp)
    c408:	dc000017 	ldw	r16,0(sp)
    c40c:	dec00404 	addi	sp,sp,16
    c410:	f800283a 	ret
    c414:	00090cc0 	call	90cc <__sfp_lock_release>
    c418:	0025883a 	mov	r18,zero
    c41c:	9005883a 	mov	r2,r18
    c420:	dfc00317 	ldw	ra,12(sp)
    c424:	dc800217 	ldw	r18,8(sp)
    c428:	dc400117 	ldw	r17,4(sp)
    c42c:	dc000017 	ldw	r16,0(sp)
    c430:	dec00404 	addi	sp,sp,16
    c434:	f800283a 	ret
    c438:	8809883a 	mov	r4,r17
    c43c:	00090d80 	call	90d8 <__sinit>
    c440:	8080030f 	ldh	r2,12(r16)
    c444:	103fd11e 	bne	r2,zero,c38c <_fclose_r+0x38>
    c448:	003ff206 	br	c414 <_fclose_r+0xc0>
    c44c:	81400417 	ldw	r5,16(r16)
    c450:	8809883a 	mov	r4,r17
    c454:	000945c0 	call	945c <_free_r>
    c458:	003fd906 	br	c3c0 <_fclose_r+0x6c>
    c45c:	04bfffc4 	movi	r18,-1
    c460:	003fd406 	br	c3b4 <_fclose_r+0x60>

0000c464 <fclose>:
    c464:	00820034 	movhi	r2,2048
    c468:	10892e04 	addi	r2,r2,9400
    c46c:	200b883a 	mov	r5,r4
    c470:	11000017 	ldw	r4,0(r2)
    c474:	000c3541 	jmpi	c354 <_fclose_r>

0000c478 <_fstat_r>:
    c478:	defffd04 	addi	sp,sp,-12
    c47c:	dc000015 	stw	r16,0(sp)
    c480:	04020034 	movhi	r16,2048
    c484:	84096304 	addi	r16,r16,9612
    c488:	dc400115 	stw	r17,4(sp)
    c48c:	80000015 	stw	zero,0(r16)
    c490:	2023883a 	mov	r17,r4
    c494:	2809883a 	mov	r4,r5
    c498:	300b883a 	mov	r5,r6
    c49c:	dfc00215 	stw	ra,8(sp)
    c4a0:	000ec040 	call	ec04 <fstat>
    c4a4:	1007883a 	mov	r3,r2
    c4a8:	00bfffc4 	movi	r2,-1
    c4ac:	18800626 	beq	r3,r2,c4c8 <_fstat_r+0x50>
    c4b0:	1805883a 	mov	r2,r3
    c4b4:	dfc00217 	ldw	ra,8(sp)
    c4b8:	dc400117 	ldw	r17,4(sp)
    c4bc:	dc000017 	ldw	r16,0(sp)
    c4c0:	dec00304 	addi	sp,sp,12
    c4c4:	f800283a 	ret
    c4c8:	80800017 	ldw	r2,0(r16)
    c4cc:	103ff826 	beq	r2,zero,c4b0 <_fstat_r+0x38>
    c4d0:	88800015 	stw	r2,0(r17)
    c4d4:	1805883a 	mov	r2,r3
    c4d8:	dfc00217 	ldw	ra,8(sp)
    c4dc:	dc400117 	ldw	r17,4(sp)
    c4e0:	dc000017 	ldw	r16,0(sp)
    c4e4:	dec00304 	addi	sp,sp,12
    c4e8:	f800283a 	ret

0000c4ec <_isatty_r>:
    c4ec:	defffd04 	addi	sp,sp,-12
    c4f0:	dc000015 	stw	r16,0(sp)
    c4f4:	04020034 	movhi	r16,2048
    c4f8:	84096304 	addi	r16,r16,9612
    c4fc:	dc400115 	stw	r17,4(sp)
    c500:	80000015 	stw	zero,0(r16)
    c504:	2023883a 	mov	r17,r4
    c508:	2809883a 	mov	r4,r5
    c50c:	dfc00215 	stw	ra,8(sp)
    c510:	000ed380 	call	ed38 <isatty>
    c514:	1007883a 	mov	r3,r2
    c518:	00bfffc4 	movi	r2,-1
    c51c:	18800626 	beq	r3,r2,c538 <_isatty_r+0x4c>
    c520:	1805883a 	mov	r2,r3
    c524:	dfc00217 	ldw	ra,8(sp)
    c528:	dc400117 	ldw	r17,4(sp)
    c52c:	dc000017 	ldw	r16,0(sp)
    c530:	dec00304 	addi	sp,sp,12
    c534:	f800283a 	ret
    c538:	80800017 	ldw	r2,0(r16)
    c53c:	103ff826 	beq	r2,zero,c520 <_isatty_r+0x34>
    c540:	88800015 	stw	r2,0(r17)
    c544:	1805883a 	mov	r2,r3
    c548:	dfc00217 	ldw	ra,8(sp)
    c54c:	dc400117 	ldw	r17,4(sp)
    c550:	dc000017 	ldw	r16,0(sp)
    c554:	dec00304 	addi	sp,sp,12
    c558:	f800283a 	ret

0000c55c <_lseek_r>:
    c55c:	defffd04 	addi	sp,sp,-12
    c560:	dc000015 	stw	r16,0(sp)
    c564:	04020034 	movhi	r16,2048
    c568:	84096304 	addi	r16,r16,9612
    c56c:	dc400115 	stw	r17,4(sp)
    c570:	80000015 	stw	zero,0(r16)
    c574:	2023883a 	mov	r17,r4
    c578:	2809883a 	mov	r4,r5
    c57c:	300b883a 	mov	r5,r6
    c580:	380d883a 	mov	r6,r7
    c584:	dfc00215 	stw	ra,8(sp)
    c588:	000ee580 	call	ee58 <lseek>
    c58c:	1007883a 	mov	r3,r2
    c590:	00bfffc4 	movi	r2,-1
    c594:	18800626 	beq	r3,r2,c5b0 <_lseek_r+0x54>
    c598:	1805883a 	mov	r2,r3
    c59c:	dfc00217 	ldw	ra,8(sp)
    c5a0:	dc400117 	ldw	r17,4(sp)
    c5a4:	dc000017 	ldw	r16,0(sp)
    c5a8:	dec00304 	addi	sp,sp,12
    c5ac:	f800283a 	ret
    c5b0:	80800017 	ldw	r2,0(r16)
    c5b4:	103ff826 	beq	r2,zero,c598 <_lseek_r+0x3c>
    c5b8:	88800015 	stw	r2,0(r17)
    c5bc:	1805883a 	mov	r2,r3
    c5c0:	dfc00217 	ldw	ra,8(sp)
    c5c4:	dc400117 	ldw	r17,4(sp)
    c5c8:	dc000017 	ldw	r16,0(sp)
    c5cc:	dec00304 	addi	sp,sp,12
    c5d0:	f800283a 	ret

0000c5d4 <_read_r>:
    c5d4:	defffd04 	addi	sp,sp,-12
    c5d8:	dc000015 	stw	r16,0(sp)
    c5dc:	04020034 	movhi	r16,2048
    c5e0:	84096304 	addi	r16,r16,9612
    c5e4:	dc400115 	stw	r17,4(sp)
    c5e8:	80000015 	stw	zero,0(r16)
    c5ec:	2023883a 	mov	r17,r4
    c5f0:	2809883a 	mov	r4,r5
    c5f4:	300b883a 	mov	r5,r6
    c5f8:	380d883a 	mov	r6,r7
    c5fc:	dfc00215 	stw	ra,8(sp)
    c600:	000f0540 	call	f054 <read>
    c604:	1007883a 	mov	r3,r2
    c608:	00bfffc4 	movi	r2,-1
    c60c:	18800626 	beq	r3,r2,c628 <_read_r+0x54>
    c610:	1805883a 	mov	r2,r3
    c614:	dfc00217 	ldw	ra,8(sp)
    c618:	dc400117 	ldw	r17,4(sp)
    c61c:	dc000017 	ldw	r16,0(sp)
    c620:	dec00304 	addi	sp,sp,12
    c624:	f800283a 	ret
    c628:	80800017 	ldw	r2,0(r16)
    c62c:	103ff826 	beq	r2,zero,c610 <_read_r+0x3c>
    c630:	88800015 	stw	r2,0(r17)
    c634:	1805883a 	mov	r2,r3
    c638:	dfc00217 	ldw	ra,8(sp)
    c63c:	dc400117 	ldw	r17,4(sp)
    c640:	dc000017 	ldw	r16,0(sp)
    c644:	dec00304 	addi	sp,sp,12
    c648:	f800283a 	ret

0000c64c <__udivdi3>:
    c64c:	defff004 	addi	sp,sp,-64
    c650:	2005883a 	mov	r2,r4
    c654:	3011883a 	mov	r8,r6
    c658:	df000e15 	stw	fp,56(sp)
    c65c:	dd000a15 	stw	r20,40(sp)
    c660:	dc000615 	stw	r16,24(sp)
    c664:	dfc00f15 	stw	ra,60(sp)
    c668:	ddc00d15 	stw	r23,52(sp)
    c66c:	dd800c15 	stw	r22,48(sp)
    c670:	dd400b15 	stw	r21,44(sp)
    c674:	dcc00915 	stw	r19,36(sp)
    c678:	dc800815 	stw	r18,32(sp)
    c67c:	dc400715 	stw	r17,28(sp)
    c680:	4021883a 	mov	r16,r8
    c684:	1039883a 	mov	fp,r2
    c688:	2829883a 	mov	r20,r5
    c68c:	38003b1e 	bne	r7,zero,c77c <__udivdi3+0x130>
    c690:	2a005c36 	bltu	r5,r8,c804 <__udivdi3+0x1b8>
    c694:	4000a626 	beq	r8,zero,c930 <__udivdi3+0x2e4>
    c698:	00bfffd4 	movui	r2,65535
    c69c:	14009e36 	bltu	r2,r16,c918 <__udivdi3+0x2cc>
    c6a0:	00803fc4 	movi	r2,255
    c6a4:	14013d36 	bltu	r2,r16,cb9c <__udivdi3+0x550>
    c6a8:	000b883a 	mov	r5,zero
    c6ac:	0005883a 	mov	r2,zero
    c6b0:	8084d83a 	srl	r2,r16,r2
    c6b4:	01020034 	movhi	r4,2048
    c6b8:	2100a404 	addi	r4,r4,656
    c6bc:	01800804 	movi	r6,32
    c6c0:	1105883a 	add	r2,r2,r4
    c6c4:	10c00003 	ldbu	r3,0(r2)
    c6c8:	28c7883a 	add	r3,r5,r3
    c6cc:	30edc83a 	sub	r22,r6,r3
    c6d0:	b000ee1e 	bne	r22,zero,ca8c <__udivdi3+0x440>
    c6d4:	802ad43a 	srli	r21,r16,16
    c6d8:	00800044 	movi	r2,1
    c6dc:	a423c83a 	sub	r17,r20,r16
    c6e0:	85ffffcc 	andi	r23,r16,65535
    c6e4:	d8800315 	stw	r2,12(sp)
    c6e8:	8809883a 	mov	r4,r17
    c6ec:	a80b883a 	mov	r5,r21
    c6f0:	000e4400 	call	e440 <__udivsi3>
    c6f4:	8809883a 	mov	r4,r17
    c6f8:	a80b883a 	mov	r5,r21
    c6fc:	102d883a 	mov	r22,r2
    c700:	000e4480 	call	e448 <__umodsi3>
    c704:	1004943a 	slli	r2,r2,16
    c708:	e006d43a 	srli	r3,fp,16
    c70c:	bda3383a 	mul	r17,r23,r22
    c710:	10c4b03a 	or	r2,r2,r3
    c714:	1440042e 	bgeu	r2,r17,c728 <__udivdi3+0xdc>
    c718:	1405883a 	add	r2,r2,r16
    c71c:	b5bfffc4 	addi	r22,r22,-1
    c720:	14000136 	bltu	r2,r16,c728 <__udivdi3+0xdc>
    c724:	14413d36 	bltu	r2,r17,cc1c <__udivdi3+0x5d0>
    c728:	1463c83a 	sub	r17,r2,r17
    c72c:	8809883a 	mov	r4,r17
    c730:	a80b883a 	mov	r5,r21
    c734:	000e4400 	call	e440 <__udivsi3>
    c738:	8809883a 	mov	r4,r17
    c73c:	a80b883a 	mov	r5,r21
    c740:	1029883a 	mov	r20,r2
    c744:	000e4480 	call	e448 <__umodsi3>
    c748:	1004943a 	slli	r2,r2,16
    c74c:	bd09383a 	mul	r4,r23,r20
    c750:	e0ffffcc 	andi	r3,fp,65535
    c754:	10c4b03a 	or	r2,r2,r3
    c758:	1100042e 	bgeu	r2,r4,c76c <__udivdi3+0x120>
    c75c:	8085883a 	add	r2,r16,r2
    c760:	a53fffc4 	addi	r20,r20,-1
    c764:	14000136 	bltu	r2,r16,c76c <__udivdi3+0x120>
    c768:	11012036 	bltu	r2,r4,cbec <__udivdi3+0x5a0>
    c76c:	b004943a 	slli	r2,r22,16
    c770:	d9000317 	ldw	r4,12(sp)
    c774:	a084b03a 	or	r2,r20,r2
    c778:	00001506 	br	c7d0 <__udivdi3+0x184>
    c77c:	380d883a 	mov	r6,r7
    c780:	29c06236 	bltu	r5,r7,c90c <__udivdi3+0x2c0>
    c784:	00bfffd4 	movui	r2,65535
    c788:	11c05a36 	bltu	r2,r7,c8f4 <__udivdi3+0x2a8>
    c78c:	00803fc4 	movi	r2,255
    c790:	11c0fc36 	bltu	r2,r7,cb84 <__udivdi3+0x538>
    c794:	000b883a 	mov	r5,zero
    c798:	0005883a 	mov	r2,zero
    c79c:	3084d83a 	srl	r2,r6,r2
    c7a0:	01020034 	movhi	r4,2048
    c7a4:	2100a404 	addi	r4,r4,656
    c7a8:	01c00804 	movi	r7,32
    c7ac:	1105883a 	add	r2,r2,r4
    c7b0:	10c00003 	ldbu	r3,0(r2)
    c7b4:	28c7883a 	add	r3,r5,r3
    c7b8:	38efc83a 	sub	r23,r7,r3
    c7bc:	b800691e 	bne	r23,zero,c964 <__udivdi3+0x318>
    c7c0:	35000136 	bltu	r6,r20,c7c8 <__udivdi3+0x17c>
    c7c4:	e4005136 	bltu	fp,r16,c90c <__udivdi3+0x2c0>
    c7c8:	00800044 	movi	r2,1
    c7cc:	0009883a 	mov	r4,zero
    c7d0:	2007883a 	mov	r3,r4
    c7d4:	dfc00f17 	ldw	ra,60(sp)
    c7d8:	df000e17 	ldw	fp,56(sp)
    c7dc:	ddc00d17 	ldw	r23,52(sp)
    c7e0:	dd800c17 	ldw	r22,48(sp)
    c7e4:	dd400b17 	ldw	r21,44(sp)
    c7e8:	dd000a17 	ldw	r20,40(sp)
    c7ec:	dcc00917 	ldw	r19,36(sp)
    c7f0:	dc800817 	ldw	r18,32(sp)
    c7f4:	dc400717 	ldw	r17,28(sp)
    c7f8:	dc000617 	ldw	r16,24(sp)
    c7fc:	dec01004 	addi	sp,sp,64
    c800:	f800283a 	ret
    c804:	00bfffd4 	movui	r2,65535
    c808:	12005036 	bltu	r2,r8,c94c <__udivdi3+0x300>
    c80c:	00803fc4 	movi	r2,255
    c810:	1200e836 	bltu	r2,r8,cbb4 <__udivdi3+0x568>
    c814:	000b883a 	mov	r5,zero
    c818:	0005883a 	mov	r2,zero
    c81c:	8084d83a 	srl	r2,r16,r2
    c820:	01020034 	movhi	r4,2048
    c824:	2100a404 	addi	r4,r4,656
    c828:	01800804 	movi	r6,32
    c82c:	1105883a 	add	r2,r2,r4
    c830:	10c00003 	ldbu	r3,0(r2)
    c834:	28c7883a 	add	r3,r5,r3
    c838:	30cbc83a 	sub	r5,r6,r3
    c83c:	28000626 	beq	r5,zero,c858 <__udivdi3+0x20c>
    c840:	3145c83a 	sub	r2,r6,r5
    c844:	e084d83a 	srl	r2,fp,r2
    c848:	a146983a 	sll	r3,r20,r5
    c84c:	e178983a 	sll	fp,fp,r5
    c850:	8160983a 	sll	r16,r16,r5
    c854:	18a8b03a 	or	r20,r3,r2
    c858:	802ad43a 	srli	r21,r16,16
    c85c:	a009883a 	mov	r4,r20
    c860:	85ffffcc 	andi	r23,r16,65535
    c864:	a80b883a 	mov	r5,r21
    c868:	000e4400 	call	e440 <__udivsi3>
    c86c:	a009883a 	mov	r4,r20
    c870:	a80b883a 	mov	r5,r21
    c874:	102d883a 	mov	r22,r2
    c878:	000e4480 	call	e448 <__umodsi3>
    c87c:	1004943a 	slli	r2,r2,16
    c880:	e006d43a 	srli	r3,fp,16
    c884:	bda3383a 	mul	r17,r23,r22
    c888:	10c4b03a 	or	r2,r2,r3
    c88c:	1440042e 	bgeu	r2,r17,c8a0 <__udivdi3+0x254>
    c890:	1405883a 	add	r2,r2,r16
    c894:	b5bfffc4 	addi	r22,r22,-1
    c898:	14000136 	bltu	r2,r16,c8a0 <__udivdi3+0x254>
    c89c:	1440d536 	bltu	r2,r17,cbf4 <__udivdi3+0x5a8>
    c8a0:	1463c83a 	sub	r17,r2,r17
    c8a4:	8809883a 	mov	r4,r17
    c8a8:	a80b883a 	mov	r5,r21
    c8ac:	000e4400 	call	e440 <__udivsi3>
    c8b0:	8809883a 	mov	r4,r17
    c8b4:	a80b883a 	mov	r5,r21
    c8b8:	1029883a 	mov	r20,r2
    c8bc:	000e4480 	call	e448 <__umodsi3>
    c8c0:	1004943a 	slli	r2,r2,16
    c8c4:	bd09383a 	mul	r4,r23,r20
    c8c8:	e0ffffcc 	andi	r3,fp,65535
    c8cc:	10c4b03a 	or	r2,r2,r3
    c8d0:	1100042e 	bgeu	r2,r4,c8e4 <__udivdi3+0x298>
    c8d4:	8085883a 	add	r2,r16,r2
    c8d8:	a53fffc4 	addi	r20,r20,-1
    c8dc:	14000136 	bltu	r2,r16,c8e4 <__udivdi3+0x298>
    c8e0:	1100c736 	bltu	r2,r4,cc00 <__udivdi3+0x5b4>
    c8e4:	b004943a 	slli	r2,r22,16
    c8e8:	0009883a 	mov	r4,zero
    c8ec:	a084b03a 	or	r2,r20,r2
    c8f0:	003fb706 	br	c7d0 <__udivdi3+0x184>
    c8f4:	00804034 	movhi	r2,256
    c8f8:	10bfffc4 	addi	r2,r2,-1
    c8fc:	11c0a436 	bltu	r2,r7,cb90 <__udivdi3+0x544>
    c900:	01400404 	movi	r5,16
    c904:	2805883a 	mov	r2,r5
    c908:	003fa406 	br	c79c <__udivdi3+0x150>
    c90c:	0005883a 	mov	r2,zero
    c910:	0009883a 	mov	r4,zero
    c914:	003fae06 	br	c7d0 <__udivdi3+0x184>
    c918:	00804034 	movhi	r2,256
    c91c:	10bfffc4 	addi	r2,r2,-1
    c920:	1400a136 	bltu	r2,r16,cba8 <__udivdi3+0x55c>
    c924:	01400404 	movi	r5,16
    c928:	2805883a 	mov	r2,r5
    c92c:	003f6006 	br	c6b0 <__udivdi3+0x64>
    c930:	01000044 	movi	r4,1
    c934:	000b883a 	mov	r5,zero
    c938:	000e4400 	call	e440 <__udivsi3>
    c93c:	1021883a 	mov	r16,r2
    c940:	00bfffd4 	movui	r2,65535
    c944:	143ff436 	bltu	r2,r16,c918 <__udivdi3+0x2cc>
    c948:	003f5506 	br	c6a0 <__udivdi3+0x54>
    c94c:	00804034 	movhi	r2,256
    c950:	10bfffc4 	addi	r2,r2,-1
    c954:	12009a36 	bltu	r2,r8,cbc0 <__udivdi3+0x574>
    c958:	01400404 	movi	r5,16
    c95c:	2805883a 	mov	r2,r5
    c960:	003fae06 	br	c81c <__udivdi3+0x1d0>
    c964:	3dc5c83a 	sub	r2,r7,r23
    c968:	35c8983a 	sll	r4,r6,r23
    c96c:	8086d83a 	srl	r3,r16,r2
    c970:	a0a2d83a 	srl	r17,r20,r2
    c974:	e084d83a 	srl	r2,fp,r2
    c978:	20eab03a 	or	r21,r4,r3
    c97c:	a82cd43a 	srli	r22,r21,16
    c980:	a5c6983a 	sll	r3,r20,r23
    c984:	8809883a 	mov	r4,r17
    c988:	b00b883a 	mov	r5,r22
    c98c:	1886b03a 	or	r3,r3,r2
    c990:	d8c00215 	stw	r3,8(sp)
    c994:	000e4400 	call	e440 <__udivsi3>
    c998:	8809883a 	mov	r4,r17
    c99c:	b00b883a 	mov	r5,r22
    c9a0:	1029883a 	mov	r20,r2
    c9a4:	000e4480 	call	e448 <__umodsi3>
    c9a8:	a8ffffcc 	andi	r3,r21,65535
    c9ac:	d8c00515 	stw	r3,20(sp)
    c9b0:	d9000217 	ldw	r4,8(sp)
    c9b4:	d9400517 	ldw	r5,20(sp)
    c9b8:	1004943a 	slli	r2,r2,16
    c9bc:	2006d43a 	srli	r3,r4,16
    c9c0:	85e0983a 	sll	r16,r16,r23
    c9c4:	2d23383a 	mul	r17,r5,r20
    c9c8:	10c4b03a 	or	r2,r2,r3
    c9cc:	dc000015 	stw	r16,0(sp)
    c9d0:	1440032e 	bgeu	r2,r17,c9e0 <__udivdi3+0x394>
    c9d4:	1545883a 	add	r2,r2,r21
    c9d8:	a53fffc4 	addi	r20,r20,-1
    c9dc:	15407f2e 	bgeu	r2,r21,cbdc <__udivdi3+0x590>
    c9e0:	1463c83a 	sub	r17,r2,r17
    c9e4:	8809883a 	mov	r4,r17
    c9e8:	b00b883a 	mov	r5,r22
    c9ec:	000e4400 	call	e440 <__udivsi3>
    c9f0:	8809883a 	mov	r4,r17
    c9f4:	b00b883a 	mov	r5,r22
    c9f8:	1021883a 	mov	r16,r2
    c9fc:	000e4480 	call	e448 <__umodsi3>
    ca00:	d8c00517 	ldw	r3,20(sp)
    ca04:	d9000217 	ldw	r4,8(sp)
    ca08:	1004943a 	slli	r2,r2,16
    ca0c:	1c0f383a 	mul	r7,r3,r16
    ca10:	20ffffcc 	andi	r3,r4,65535
    ca14:	10e2b03a 	or	r17,r2,r3
    ca18:	89c0032e 	bgeu	r17,r7,ca28 <__udivdi3+0x3dc>
    ca1c:	8d63883a 	add	r17,r17,r21
    ca20:	843fffc4 	addi	r16,r16,-1
    ca24:	8d40692e 	bgeu	r17,r21,cbcc <__udivdi3+0x580>
    ca28:	a008943a 	slli	r4,r20,16
    ca2c:	d9400017 	ldw	r5,0(sp)
    ca30:	89e3c83a 	sub	r17,r17,r7
    ca34:	8110b03a 	or	r8,r16,r4
    ca38:	280cd43a 	srli	r6,r5,16
    ca3c:	28ffffcc 	andi	r3,r5,65535
    ca40:	40bfffcc 	andi	r2,r8,65535
    ca44:	400ad43a 	srli	r5,r8,16
    ca48:	10d3383a 	mul	r9,r2,r3
    ca4c:	1185383a 	mul	r2,r2,r6
    ca50:	28c7383a 	mul	r3,r5,r3
    ca54:	4808d43a 	srli	r4,r9,16
    ca58:	298b383a 	mul	r5,r5,r6
    ca5c:	10c5883a 	add	r2,r2,r3
    ca60:	2089883a 	add	r4,r4,r2
    ca64:	20c0022e 	bgeu	r4,r3,ca70 <__udivdi3+0x424>
    ca68:	00800074 	movhi	r2,1
    ca6c:	288b883a 	add	r5,r5,r2
    ca70:	2004d43a 	srli	r2,r4,16
    ca74:	288b883a 	add	r5,r5,r2
    ca78:	89403f36 	bltu	r17,r5,cb78 <__udivdi3+0x52c>
    ca7c:	89403926 	beq	r17,r5,cb64 <__udivdi3+0x518>
    ca80:	4005883a 	mov	r2,r8
    ca84:	0009883a 	mov	r4,zero
    ca88:	003f5106 	br	c7d0 <__udivdi3+0x184>
    ca8c:	85a0983a 	sll	r16,r16,r22
    ca90:	3585c83a 	sub	r2,r6,r22
    ca94:	a0a2d83a 	srl	r17,r20,r2
    ca98:	802ad43a 	srli	r21,r16,16
    ca9c:	e084d83a 	srl	r2,fp,r2
    caa0:	a586983a 	sll	r3,r20,r22
    caa4:	8809883a 	mov	r4,r17
    caa8:	a80b883a 	mov	r5,r21
    caac:	1886b03a 	or	r3,r3,r2
    cab0:	d8c00115 	stw	r3,4(sp)
    cab4:	000e4400 	call	e440 <__udivsi3>
    cab8:	8809883a 	mov	r4,r17
    cabc:	a80b883a 	mov	r5,r21
    cac0:	d8800415 	stw	r2,16(sp)
    cac4:	000e4480 	call	e448 <__umodsi3>
    cac8:	d9000117 	ldw	r4,4(sp)
    cacc:	d9400417 	ldw	r5,16(sp)
    cad0:	1004943a 	slli	r2,r2,16
    cad4:	85ffffcc 	andi	r23,r16,65535
    cad8:	2006d43a 	srli	r3,r4,16
    cadc:	b963383a 	mul	r17,r23,r5
    cae0:	10c4b03a 	or	r2,r2,r3
    cae4:	1440042e 	bgeu	r2,r17,caf8 <__udivdi3+0x4ac>
    cae8:	297fffc4 	addi	r5,r5,-1
    caec:	1405883a 	add	r2,r2,r16
    caf0:	d9400415 	stw	r5,16(sp)
    caf4:	1400442e 	bgeu	r2,r16,cc08 <__udivdi3+0x5bc>
    caf8:	1463c83a 	sub	r17,r2,r17
    cafc:	8809883a 	mov	r4,r17
    cb00:	a80b883a 	mov	r5,r21
    cb04:	000e4400 	call	e440 <__udivsi3>
    cb08:	8809883a 	mov	r4,r17
    cb0c:	a80b883a 	mov	r5,r21
    cb10:	1029883a 	mov	r20,r2
    cb14:	000e4480 	call	e448 <__umodsi3>
    cb18:	d9400117 	ldw	r5,4(sp)
    cb1c:	1004943a 	slli	r2,r2,16
    cb20:	bd09383a 	mul	r4,r23,r20
    cb24:	28ffffcc 	andi	r3,r5,65535
    cb28:	10c6b03a 	or	r3,r2,r3
    cb2c:	1900062e 	bgeu	r3,r4,cb48 <__udivdi3+0x4fc>
    cb30:	1c07883a 	add	r3,r3,r16
    cb34:	a53fffc4 	addi	r20,r20,-1
    cb38:	1c000336 	bltu	r3,r16,cb48 <__udivdi3+0x4fc>
    cb3c:	1900022e 	bgeu	r3,r4,cb48 <__udivdi3+0x4fc>
    cb40:	a53fffc4 	addi	r20,r20,-1
    cb44:	1c07883a 	add	r3,r3,r16
    cb48:	d9400417 	ldw	r5,16(sp)
    cb4c:	e5b8983a 	sll	fp,fp,r22
    cb50:	1923c83a 	sub	r17,r3,r4
    cb54:	2804943a 	slli	r2,r5,16
    cb58:	a0a8b03a 	or	r20,r20,r2
    cb5c:	dd000315 	stw	r20,12(sp)
    cb60:	003ee106 	br	c6e8 <__udivdi3+0x9c>
    cb64:	2004943a 	slli	r2,r4,16
    cb68:	e5c8983a 	sll	r4,fp,r23
    cb6c:	48ffffcc 	andi	r3,r9,65535
    cb70:	10c5883a 	add	r2,r2,r3
    cb74:	20bfc22e 	bgeu	r4,r2,ca80 <__udivdi3+0x434>
    cb78:	40bfffc4 	addi	r2,r8,-1
    cb7c:	0009883a 	mov	r4,zero
    cb80:	003f1306 	br	c7d0 <__udivdi3+0x184>
    cb84:	01400204 	movi	r5,8
    cb88:	2805883a 	mov	r2,r5
    cb8c:	003f0306 	br	c79c <__udivdi3+0x150>
    cb90:	01400604 	movi	r5,24
    cb94:	2805883a 	mov	r2,r5
    cb98:	003f0006 	br	c79c <__udivdi3+0x150>
    cb9c:	01400204 	movi	r5,8
    cba0:	2805883a 	mov	r2,r5
    cba4:	003ec206 	br	c6b0 <__udivdi3+0x64>
    cba8:	01400604 	movi	r5,24
    cbac:	2805883a 	mov	r2,r5
    cbb0:	003ebf06 	br	c6b0 <__udivdi3+0x64>
    cbb4:	01400204 	movi	r5,8
    cbb8:	2805883a 	mov	r2,r5
    cbbc:	003f1706 	br	c81c <__udivdi3+0x1d0>
    cbc0:	01400604 	movi	r5,24
    cbc4:	2805883a 	mov	r2,r5
    cbc8:	003f1406 	br	c81c <__udivdi3+0x1d0>
    cbcc:	89ff962e 	bgeu	r17,r7,ca28 <__udivdi3+0x3dc>
    cbd0:	8d63883a 	add	r17,r17,r21
    cbd4:	843fffc4 	addi	r16,r16,-1
    cbd8:	003f9306 	br	ca28 <__udivdi3+0x3dc>
    cbdc:	147f802e 	bgeu	r2,r17,c9e0 <__udivdi3+0x394>
    cbe0:	a53fffc4 	addi	r20,r20,-1
    cbe4:	1545883a 	add	r2,r2,r21
    cbe8:	003f7d06 	br	c9e0 <__udivdi3+0x394>
    cbec:	a53fffc4 	addi	r20,r20,-1
    cbf0:	003ede06 	br	c76c <__udivdi3+0x120>
    cbf4:	b5bfffc4 	addi	r22,r22,-1
    cbf8:	1405883a 	add	r2,r2,r16
    cbfc:	003f2806 	br	c8a0 <__udivdi3+0x254>
    cc00:	a53fffc4 	addi	r20,r20,-1
    cc04:	003f3706 	br	c8e4 <__udivdi3+0x298>
    cc08:	147fbb2e 	bgeu	r2,r17,caf8 <__udivdi3+0x4ac>
    cc0c:	297fffc4 	addi	r5,r5,-1
    cc10:	1405883a 	add	r2,r2,r16
    cc14:	d9400415 	stw	r5,16(sp)
    cc18:	003fb706 	br	caf8 <__udivdi3+0x4ac>
    cc1c:	b5bfffc4 	addi	r22,r22,-1
    cc20:	1405883a 	add	r2,r2,r16
    cc24:	003ec006 	br	c728 <__udivdi3+0xdc>

0000cc28 <__umoddi3>:
    cc28:	defff104 	addi	sp,sp,-60
    cc2c:	dd800b15 	stw	r22,44(sp)
    cc30:	dd000915 	stw	r20,36(sp)
    cc34:	dc000515 	stw	r16,20(sp)
    cc38:	dfc00e15 	stw	ra,56(sp)
    cc3c:	df000d15 	stw	fp,52(sp)
    cc40:	ddc00c15 	stw	r23,48(sp)
    cc44:	dd400a15 	stw	r21,40(sp)
    cc48:	dcc00815 	stw	r19,32(sp)
    cc4c:	dc800715 	stw	r18,28(sp)
    cc50:	dc400615 	stw	r17,24(sp)
    cc54:	3021883a 	mov	r16,r6
    cc58:	202d883a 	mov	r22,r4
    cc5c:	2829883a 	mov	r20,r5
    cc60:	38002b1e 	bne	r7,zero,cd10 <__umoddi3+0xe8>
    cc64:	29805036 	bltu	r5,r6,cda8 <__umoddi3+0x180>
    cc68:	30008a26 	beq	r6,zero,ce94 <__umoddi3+0x26c>
    cc6c:	00bfffd4 	movui	r2,65535
    cc70:	14008236 	bltu	r2,r16,ce7c <__umoddi3+0x254>
    cc74:	00803fc4 	movi	r2,255
    cc78:	14013636 	bltu	r2,r16,d154 <__umoddi3+0x52c>
    cc7c:	000b883a 	mov	r5,zero
    cc80:	0005883a 	mov	r2,zero
    cc84:	8084d83a 	srl	r2,r16,r2
    cc88:	01020034 	movhi	r4,2048
    cc8c:	2100a404 	addi	r4,r4,656
    cc90:	01800804 	movi	r6,32
    cc94:	1105883a 	add	r2,r2,r4
    cc98:	10c00003 	ldbu	r3,0(r2)
    cc9c:	28c7883a 	add	r3,r5,r3
    cca0:	30efc83a 	sub	r23,r6,r3
    cca4:	b800941e 	bne	r23,zero,cef8 <__umoddi3+0x2d0>
    cca8:	802ad43a 	srli	r21,r16,16
    ccac:	a423c83a 	sub	r17,r20,r16
    ccb0:	0039883a 	mov	fp,zero
    ccb4:	853fffcc 	andi	r20,r16,65535
    ccb8:	8809883a 	mov	r4,r17
    ccbc:	a80b883a 	mov	r5,r21
    ccc0:	000e4400 	call	e440 <__udivsi3>
    ccc4:	8809883a 	mov	r4,r17
    ccc8:	a80b883a 	mov	r5,r21
    cccc:	a0a3383a 	mul	r17,r20,r2
    ccd0:	000e4480 	call	e448 <__umodsi3>
    ccd4:	1004943a 	slli	r2,r2,16
    ccd8:	b006d43a 	srli	r3,r22,16
    ccdc:	10c4b03a 	or	r2,r2,r3
    cce0:	1440032e 	bgeu	r2,r17,ccf0 <__umoddi3+0xc8>
    cce4:	1405883a 	add	r2,r2,r16
    cce8:	14000136 	bltu	r2,r16,ccf0 <__umoddi3+0xc8>
    ccec:	14413536 	bltu	r2,r17,d1c4 <__umoddi3+0x59c>
    ccf0:	1463c83a 	sub	r17,r2,r17
    ccf4:	8809883a 	mov	r4,r17
    ccf8:	a80b883a 	mov	r5,r21
    ccfc:	000e4400 	call	e440 <__udivsi3>
    cd00:	8809883a 	mov	r4,r17
    cd04:	a0a3383a 	mul	r17,r20,r2
    cd08:	a80b883a 	mov	r5,r21
    cd0c:	00004d06 	br	ce44 <__umoddi3+0x21c>
    cd10:	380d883a 	mov	r6,r7
    cd14:	29c0102e 	bgeu	r5,r7,cd58 <__umoddi3+0x130>
    cd18:	2011883a 	mov	r8,r4
    cd1c:	2813883a 	mov	r9,r5
    cd20:	4005883a 	mov	r2,r8
    cd24:	4807883a 	mov	r3,r9
    cd28:	dfc00e17 	ldw	ra,56(sp)
    cd2c:	df000d17 	ldw	fp,52(sp)
    cd30:	ddc00c17 	ldw	r23,48(sp)
    cd34:	dd800b17 	ldw	r22,44(sp)
    cd38:	dd400a17 	ldw	r21,40(sp)
    cd3c:	dd000917 	ldw	r20,36(sp)
    cd40:	dcc00817 	ldw	r19,32(sp)
    cd44:	dc800717 	ldw	r18,28(sp)
    cd48:	dc400617 	ldw	r17,24(sp)
    cd4c:	dc000517 	ldw	r16,20(sp)
    cd50:	dec00f04 	addi	sp,sp,60
    cd54:	f800283a 	ret
    cd58:	00bfffd4 	movui	r2,65535
    cd5c:	11c05a36 	bltu	r2,r7,cec8 <__umoddi3+0x2a0>
    cd60:	00803fc4 	movi	r2,255
    cd64:	11c0fe36 	bltu	r2,r7,d160 <__umoddi3+0x538>
    cd68:	000b883a 	mov	r5,zero
    cd6c:	0005883a 	mov	r2,zero
    cd70:	3084d83a 	srl	r2,r6,r2
    cd74:	01020034 	movhi	r4,2048
    cd78:	2100a404 	addi	r4,r4,656
    cd7c:	01c00804 	movi	r7,32
    cd80:	1105883a 	add	r2,r2,r4
    cd84:	10c00003 	ldbu	r3,0(r2)
    cd88:	28c7883a 	add	r3,r5,r3
    cd8c:	38ebc83a 	sub	r21,r7,r3
    cd90:	a800851e 	bne	r21,zero,cfa8 <__umoddi3+0x380>
    cd94:	35005236 	bltu	r6,r20,cee0 <__umoddi3+0x2b8>
    cd98:	b400512e 	bgeu	r22,r16,cee0 <__umoddi3+0x2b8>
    cd9c:	b011883a 	mov	r8,r22
    cda0:	a013883a 	mov	r9,r20
    cda4:	003fde06 	br	cd20 <__umoddi3+0xf8>
    cda8:	00bfffd4 	movui	r2,65535
    cdac:	11804036 	bltu	r2,r6,ceb0 <__umoddi3+0x288>
    cdb0:	00803fc4 	movi	r2,255
    cdb4:	1180ed36 	bltu	r2,r6,d16c <__umoddi3+0x544>
    cdb8:	000b883a 	mov	r5,zero
    cdbc:	0005883a 	mov	r2,zero
    cdc0:	8084d83a 	srl	r2,r16,r2
    cdc4:	01020034 	movhi	r4,2048
    cdc8:	2100a404 	addi	r4,r4,656
    cdcc:	01800804 	movi	r6,32
    cdd0:	1105883a 	add	r2,r2,r4
    cdd4:	10c00003 	ldbu	r3,0(r2)
    cdd8:	28c7883a 	add	r3,r5,r3
    cddc:	30c7c83a 	sub	r3,r6,r3
    cde0:	1800bf1e 	bne	r3,zero,d0e0 <__umoddi3+0x4b8>
    cde4:	0039883a 	mov	fp,zero
    cde8:	802ad43a 	srli	r21,r16,16
    cdec:	a009883a 	mov	r4,r20
    cdf0:	85ffffcc 	andi	r23,r16,65535
    cdf4:	a80b883a 	mov	r5,r21
    cdf8:	000e4400 	call	e440 <__udivsi3>
    cdfc:	a009883a 	mov	r4,r20
    ce00:	a80b883a 	mov	r5,r21
    ce04:	b8a3383a 	mul	r17,r23,r2
    ce08:	000e4480 	call	e448 <__umodsi3>
    ce0c:	1004943a 	slli	r2,r2,16
    ce10:	b006d43a 	srli	r3,r22,16
    ce14:	10c4b03a 	or	r2,r2,r3
    ce18:	1440032e 	bgeu	r2,r17,ce28 <__umoddi3+0x200>
    ce1c:	1405883a 	add	r2,r2,r16
    ce20:	14000136 	bltu	r2,r16,ce28 <__umoddi3+0x200>
    ce24:	1440e536 	bltu	r2,r17,d1bc <__umoddi3+0x594>
    ce28:	1463c83a 	sub	r17,r2,r17
    ce2c:	8809883a 	mov	r4,r17
    ce30:	a80b883a 	mov	r5,r21
    ce34:	000e4400 	call	e440 <__udivsi3>
    ce38:	8809883a 	mov	r4,r17
    ce3c:	b8a3383a 	mul	r17,r23,r2
    ce40:	a80b883a 	mov	r5,r21
    ce44:	000e4480 	call	e448 <__umodsi3>
    ce48:	1004943a 	slli	r2,r2,16
    ce4c:	b0ffffcc 	andi	r3,r22,65535
    ce50:	10c4b03a 	or	r2,r2,r3
    ce54:	1440042e 	bgeu	r2,r17,ce68 <__umoddi3+0x240>
    ce58:	1405883a 	add	r2,r2,r16
    ce5c:	14000236 	bltu	r2,r16,ce68 <__umoddi3+0x240>
    ce60:	1440012e 	bgeu	r2,r17,ce68 <__umoddi3+0x240>
    ce64:	1405883a 	add	r2,r2,r16
    ce68:	1445c83a 	sub	r2,r2,r17
    ce6c:	1724d83a 	srl	r18,r2,fp
    ce70:	0013883a 	mov	r9,zero
    ce74:	9011883a 	mov	r8,r18
    ce78:	003fa906 	br	cd20 <__umoddi3+0xf8>
    ce7c:	00804034 	movhi	r2,256
    ce80:	10bfffc4 	addi	r2,r2,-1
    ce84:	1400b036 	bltu	r2,r16,d148 <__umoddi3+0x520>
    ce88:	01400404 	movi	r5,16
    ce8c:	2805883a 	mov	r2,r5
    ce90:	003f7c06 	br	cc84 <__umoddi3+0x5c>
    ce94:	01000044 	movi	r4,1
    ce98:	000b883a 	mov	r5,zero
    ce9c:	000e4400 	call	e440 <__udivsi3>
    cea0:	1021883a 	mov	r16,r2
    cea4:	00bfffd4 	movui	r2,65535
    cea8:	143ff436 	bltu	r2,r16,ce7c <__umoddi3+0x254>
    ceac:	003f7106 	br	cc74 <__umoddi3+0x4c>
    ceb0:	00804034 	movhi	r2,256
    ceb4:	10bfffc4 	addi	r2,r2,-1
    ceb8:	1180af36 	bltu	r2,r6,d178 <__umoddi3+0x550>
    cebc:	01400404 	movi	r5,16
    cec0:	2805883a 	mov	r2,r5
    cec4:	003fbe06 	br	cdc0 <__umoddi3+0x198>
    cec8:	00804034 	movhi	r2,256
    cecc:	10bfffc4 	addi	r2,r2,-1
    ced0:	11c0ac36 	bltu	r2,r7,d184 <__umoddi3+0x55c>
    ced4:	01400404 	movi	r5,16
    ced8:	2805883a 	mov	r2,r5
    cedc:	003fa406 	br	cd70 <__umoddi3+0x148>
    cee0:	b409c83a 	sub	r4,r22,r16
    cee4:	b105803a 	cmpltu	r2,r22,r4
    cee8:	a187c83a 	sub	r3,r20,r6
    ceec:	18a9c83a 	sub	r20,r3,r2
    cef0:	202d883a 	mov	r22,r4
    cef4:	003fa906 	br	cd9c <__umoddi3+0x174>
    cef8:	85e0983a 	sll	r16,r16,r23
    cefc:	35c5c83a 	sub	r2,r6,r23
    cf00:	a0a2d83a 	srl	r17,r20,r2
    cf04:	802ad43a 	srli	r21,r16,16
    cf08:	b084d83a 	srl	r2,r22,r2
    cf0c:	a5c6983a 	sll	r3,r20,r23
    cf10:	8809883a 	mov	r4,r17
    cf14:	a80b883a 	mov	r5,r21
    cf18:	1886b03a 	or	r3,r3,r2
    cf1c:	d8c00115 	stw	r3,4(sp)
    cf20:	853fffcc 	andi	r20,r16,65535
    cf24:	000e4400 	call	e440 <__udivsi3>
    cf28:	8809883a 	mov	r4,r17
    cf2c:	a80b883a 	mov	r5,r21
    cf30:	a0a3383a 	mul	r17,r20,r2
    cf34:	000e4480 	call	e448 <__umodsi3>
    cf38:	d9000117 	ldw	r4,4(sp)
    cf3c:	1004943a 	slli	r2,r2,16
    cf40:	b839883a 	mov	fp,r23
    cf44:	2006d43a 	srli	r3,r4,16
    cf48:	10c4b03a 	or	r2,r2,r3
    cf4c:	1440022e 	bgeu	r2,r17,cf58 <__umoddi3+0x330>
    cf50:	1405883a 	add	r2,r2,r16
    cf54:	1400962e 	bgeu	r2,r16,d1b0 <__umoddi3+0x588>
    cf58:	1463c83a 	sub	r17,r2,r17
    cf5c:	8809883a 	mov	r4,r17
    cf60:	a80b883a 	mov	r5,r21
    cf64:	000e4400 	call	e440 <__udivsi3>
    cf68:	8809883a 	mov	r4,r17
    cf6c:	a80b883a 	mov	r5,r21
    cf70:	a0a3383a 	mul	r17,r20,r2
    cf74:	000e4480 	call	e448 <__umodsi3>
    cf78:	d9400117 	ldw	r5,4(sp)
    cf7c:	1004943a 	slli	r2,r2,16
    cf80:	28ffffcc 	andi	r3,r5,65535
    cf84:	10c4b03a 	or	r2,r2,r3
    cf88:	1440042e 	bgeu	r2,r17,cf9c <__umoddi3+0x374>
    cf8c:	1405883a 	add	r2,r2,r16
    cf90:	14000236 	bltu	r2,r16,cf9c <__umoddi3+0x374>
    cf94:	1440012e 	bgeu	r2,r17,cf9c <__umoddi3+0x374>
    cf98:	1405883a 	add	r2,r2,r16
    cf9c:	b5ec983a 	sll	r22,r22,r23
    cfa0:	1463c83a 	sub	r17,r2,r17
    cfa4:	003f4406 	br	ccb8 <__umoddi3+0x90>
    cfa8:	3d4fc83a 	sub	r7,r7,r21
    cfac:	3546983a 	sll	r3,r6,r21
    cfb0:	81c4d83a 	srl	r2,r16,r7
    cfb4:	a1e2d83a 	srl	r17,r20,r7
    cfb8:	a54c983a 	sll	r6,r20,r21
    cfbc:	18aeb03a 	or	r23,r3,r2
    cfc0:	b828d43a 	srli	r20,r23,16
    cfc4:	b1c4d83a 	srl	r2,r22,r7
    cfc8:	8809883a 	mov	r4,r17
    cfcc:	a00b883a 	mov	r5,r20
    cfd0:	308cb03a 	or	r6,r6,r2
    cfd4:	d9c00315 	stw	r7,12(sp)
    cfd8:	d9800215 	stw	r6,8(sp)
    cfdc:	000e4400 	call	e440 <__udivsi3>
    cfe0:	8809883a 	mov	r4,r17
    cfe4:	a00b883a 	mov	r5,r20
    cfe8:	1039883a 	mov	fp,r2
    cfec:	000e4480 	call	e448 <__umodsi3>
    cff0:	b8ffffcc 	andi	r3,r23,65535
    cff4:	d8c00415 	stw	r3,16(sp)
    cff8:	d9000217 	ldw	r4,8(sp)
    cffc:	d9400417 	ldw	r5,16(sp)
    d000:	1004943a 	slli	r2,r2,16
    d004:	2006d43a 	srli	r3,r4,16
    d008:	8560983a 	sll	r16,r16,r21
    d00c:	2f23383a 	mul	r17,r5,fp
    d010:	10c4b03a 	or	r2,r2,r3
    d014:	dc000015 	stw	r16,0(sp)
    d018:	b56c983a 	sll	r22,r22,r21
    d01c:	1440032e 	bgeu	r2,r17,d02c <__umoddi3+0x404>
    d020:	15c5883a 	add	r2,r2,r23
    d024:	e73fffc4 	addi	fp,fp,-1
    d028:	15c05d2e 	bgeu	r2,r23,d1a0 <__umoddi3+0x578>
    d02c:	1463c83a 	sub	r17,r2,r17
    d030:	8809883a 	mov	r4,r17
    d034:	a00b883a 	mov	r5,r20
    d038:	000e4400 	call	e440 <__udivsi3>
    d03c:	8809883a 	mov	r4,r17
    d040:	a00b883a 	mov	r5,r20
    d044:	1021883a 	mov	r16,r2
    d048:	000e4480 	call	e448 <__umodsi3>
    d04c:	d8c00417 	ldw	r3,16(sp)
    d050:	d9000217 	ldw	r4,8(sp)
    d054:	1004943a 	slli	r2,r2,16
    d058:	1c23383a 	mul	r17,r3,r16
    d05c:	20ffffcc 	andi	r3,r4,65535
    d060:	10ceb03a 	or	r7,r2,r3
    d064:	3c40032e 	bgeu	r7,r17,d074 <__umoddi3+0x44c>
    d068:	3dcf883a 	add	r7,r7,r23
    d06c:	843fffc4 	addi	r16,r16,-1
    d070:	3dc0472e 	bgeu	r7,r23,d190 <__umoddi3+0x568>
    d074:	e004943a 	slli	r2,fp,16
    d078:	d9400017 	ldw	r5,0(sp)
    d07c:	3c4fc83a 	sub	r7,r7,r17
    d080:	8084b03a 	or	r2,r16,r2
    d084:	28ffffcc 	andi	r3,r5,65535
    d088:	280cd43a 	srli	r6,r5,16
    d08c:	100ad43a 	srli	r5,r2,16
    d090:	10bfffcc 	andi	r2,r2,65535
    d094:	10d1383a 	mul	r8,r2,r3
    d098:	28c7383a 	mul	r3,r5,r3
    d09c:	1185383a 	mul	r2,r2,r6
    d0a0:	4008d43a 	srli	r4,r8,16
    d0a4:	298b383a 	mul	r5,r5,r6
    d0a8:	10c5883a 	add	r2,r2,r3
    d0ac:	2089883a 	add	r4,r4,r2
    d0b0:	20c0022e 	bgeu	r4,r3,d0bc <__umoddi3+0x494>
    d0b4:	00800074 	movhi	r2,1
    d0b8:	288b883a 	add	r5,r5,r2
    d0bc:	2004d43a 	srli	r2,r4,16
    d0c0:	2008943a 	slli	r4,r4,16
    d0c4:	40ffffcc 	andi	r3,r8,65535
    d0c8:	288b883a 	add	r5,r5,r2
    d0cc:	20c9883a 	add	r4,r4,r3
    d0d0:	39400b36 	bltu	r7,r5,d100 <__umoddi3+0x4d8>
    d0d4:	39403d26 	beq	r7,r5,d1cc <__umoddi3+0x5a4>
    d0d8:	394bc83a 	sub	r5,r7,r5
    d0dc:	00000f06 	br	d11c <__umoddi3+0x4f4>
    d0e0:	30c5c83a 	sub	r2,r6,r3
    d0e4:	1839883a 	mov	fp,r3
    d0e8:	b084d83a 	srl	r2,r22,r2
    d0ec:	a0c6983a 	sll	r3,r20,r3
    d0f0:	8720983a 	sll	r16,r16,fp
    d0f4:	b72c983a 	sll	r22,r22,fp
    d0f8:	18a8b03a 	or	r20,r3,r2
    d0fc:	003f3a06 	br	cde8 <__umoddi3+0x1c0>
    d100:	d8c00017 	ldw	r3,0(sp)
    d104:	20c5c83a 	sub	r2,r4,r3
    d108:	2089803a 	cmpltu	r4,r4,r2
    d10c:	2dc7c83a 	sub	r3,r5,r23
    d110:	1907c83a 	sub	r3,r3,r4
    d114:	38cbc83a 	sub	r5,r7,r3
    d118:	1009883a 	mov	r4,r2
    d11c:	b105c83a 	sub	r2,r22,r4
    d120:	b087803a 	cmpltu	r3,r22,r2
    d124:	28c7c83a 	sub	r3,r5,r3
    d128:	d9400317 	ldw	r5,12(sp)
    d12c:	1544d83a 	srl	r2,r2,r21
    d130:	1948983a 	sll	r4,r3,r5
    d134:	1d46d83a 	srl	r3,r3,r21
    d138:	20a4b03a 	or	r18,r4,r2
    d13c:	9011883a 	mov	r8,r18
    d140:	1813883a 	mov	r9,r3
    d144:	003ef606 	br	cd20 <__umoddi3+0xf8>
    d148:	01400604 	movi	r5,24
    d14c:	2805883a 	mov	r2,r5
    d150:	003ecc06 	br	cc84 <__umoddi3+0x5c>
    d154:	01400204 	movi	r5,8
    d158:	2805883a 	mov	r2,r5
    d15c:	003ec906 	br	cc84 <__umoddi3+0x5c>
    d160:	01400204 	movi	r5,8
    d164:	2805883a 	mov	r2,r5
    d168:	003f0106 	br	cd70 <__umoddi3+0x148>
    d16c:	01400204 	movi	r5,8
    d170:	2805883a 	mov	r2,r5
    d174:	003f1206 	br	cdc0 <__umoddi3+0x198>
    d178:	01400604 	movi	r5,24
    d17c:	2805883a 	mov	r2,r5
    d180:	003f0f06 	br	cdc0 <__umoddi3+0x198>
    d184:	01400604 	movi	r5,24
    d188:	2805883a 	mov	r2,r5
    d18c:	003ef806 	br	cd70 <__umoddi3+0x148>
    d190:	3c7fb82e 	bgeu	r7,r17,d074 <__umoddi3+0x44c>
    d194:	843fffc4 	addi	r16,r16,-1
    d198:	3dcf883a 	add	r7,r7,r23
    d19c:	003fb506 	br	d074 <__umoddi3+0x44c>
    d1a0:	147fa22e 	bgeu	r2,r17,d02c <__umoddi3+0x404>
    d1a4:	e73fffc4 	addi	fp,fp,-1
    d1a8:	15c5883a 	add	r2,r2,r23
    d1ac:	003f9f06 	br	d02c <__umoddi3+0x404>
    d1b0:	147f692e 	bgeu	r2,r17,cf58 <__umoddi3+0x330>
    d1b4:	1405883a 	add	r2,r2,r16
    d1b8:	003f6706 	br	cf58 <__umoddi3+0x330>
    d1bc:	1405883a 	add	r2,r2,r16
    d1c0:	003f1906 	br	ce28 <__umoddi3+0x200>
    d1c4:	1405883a 	add	r2,r2,r16
    d1c8:	003ec906 	br	ccf0 <__umoddi3+0xc8>
    d1cc:	b13fcc36 	bltu	r22,r4,d100 <__umoddi3+0x4d8>
    d1d0:	000b883a 	mov	r5,zero
    d1d4:	003fd106 	br	d11c <__umoddi3+0x4f4>

0000d1d8 <_fpadd_parts>:
    d1d8:	defff804 	addi	sp,sp,-32
    d1dc:	dcc00315 	stw	r19,12(sp)
    d1e0:	2027883a 	mov	r19,r4
    d1e4:	21000017 	ldw	r4,0(r4)
    d1e8:	00c00044 	movi	r3,1
    d1ec:	dd400515 	stw	r21,20(sp)
    d1f0:	dd000415 	stw	r20,16(sp)
    d1f4:	ddc00715 	stw	r23,28(sp)
    d1f8:	dd800615 	stw	r22,24(sp)
    d1fc:	dc800215 	stw	r18,8(sp)
    d200:	dc400115 	stw	r17,4(sp)
    d204:	dc000015 	stw	r16,0(sp)
    d208:	282b883a 	mov	r21,r5
    d20c:	3029883a 	mov	r20,r6
    d210:	1900632e 	bgeu	r3,r4,d3a0 <_fpadd_parts+0x1c8>
    d214:	28800017 	ldw	r2,0(r5)
    d218:	1880812e 	bgeu	r3,r2,d420 <_fpadd_parts+0x248>
    d21c:	00c00104 	movi	r3,4
    d220:	20c0dc26 	beq	r4,r3,d594 <_fpadd_parts+0x3bc>
    d224:	10c07e26 	beq	r2,r3,d420 <_fpadd_parts+0x248>
    d228:	00c00084 	movi	r3,2
    d22c:	10c06726 	beq	r2,r3,d3cc <_fpadd_parts+0x1f4>
    d230:	20c07b26 	beq	r4,r3,d420 <_fpadd_parts+0x248>
    d234:	9dc00217 	ldw	r23,8(r19)
    d238:	28c00217 	ldw	r3,8(r5)
    d23c:	9c400317 	ldw	r17,12(r19)
    d240:	2bc00317 	ldw	r15,12(r5)
    d244:	b8cdc83a 	sub	r6,r23,r3
    d248:	9c800417 	ldw	r18,16(r19)
    d24c:	2c000417 	ldw	r16,16(r5)
    d250:	3009883a 	mov	r4,r6
    d254:	30009716 	blt	r6,zero,d4b4 <_fpadd_parts+0x2dc>
    d258:	00800fc4 	movi	r2,63
    d25c:	11806b16 	blt	r2,r6,d40c <_fpadd_parts+0x234>
    d260:	0100a40e 	bge	zero,r4,d4f4 <_fpadd_parts+0x31c>
    d264:	35bff804 	addi	r22,r6,-32
    d268:	b000bc16 	blt	r22,zero,d55c <_fpadd_parts+0x384>
    d26c:	8596d83a 	srl	r11,r16,r22
    d270:	0019883a 	mov	r12,zero
    d274:	0013883a 	mov	r9,zero
    d278:	01000044 	movi	r4,1
    d27c:	0015883a 	mov	r10,zero
    d280:	b000be16 	blt	r22,zero,d57c <_fpadd_parts+0x3a4>
    d284:	2590983a 	sll	r8,r4,r22
    d288:	000f883a 	mov	r7,zero
    d28c:	00bfffc4 	movi	r2,-1
    d290:	3889883a 	add	r4,r7,r2
    d294:	408b883a 	add	r5,r8,r2
    d298:	21cd803a 	cmpltu	r6,r4,r7
    d29c:	314b883a 	add	r5,r6,r5
    d2a0:	7904703a 	and	r2,r15,r4
    d2a4:	8146703a 	and	r3,r16,r5
    d2a8:	10c4b03a 	or	r2,r2,r3
    d2ac:	10000226 	beq	r2,zero,d2b8 <_fpadd_parts+0xe0>
    d2b0:	02400044 	movi	r9,1
    d2b4:	0015883a 	mov	r10,zero
    d2b8:	5a5eb03a 	or	r15,r11,r9
    d2bc:	62a0b03a 	or	r16,r12,r10
    d2c0:	99400117 	ldw	r5,4(r19)
    d2c4:	a8800117 	ldw	r2,4(r21)
    d2c8:	28806e26 	beq	r5,r2,d484 <_fpadd_parts+0x2ac>
    d2cc:	28006626 	beq	r5,zero,d468 <_fpadd_parts+0x290>
    d2d0:	7c45c83a 	sub	r2,r15,r17
    d2d4:	7889803a 	cmpltu	r4,r15,r2
    d2d8:	8487c83a 	sub	r3,r16,r18
    d2dc:	1909c83a 	sub	r4,r3,r4
    d2e0:	100d883a 	mov	r6,r2
    d2e4:	200f883a 	mov	r7,r4
    d2e8:	38007716 	blt	r7,zero,d4c8 <_fpadd_parts+0x2f0>
    d2ec:	a5c00215 	stw	r23,8(r20)
    d2f0:	a1c00415 	stw	r7,16(r20)
    d2f4:	a0000115 	stw	zero,4(r20)
    d2f8:	a1800315 	stw	r6,12(r20)
    d2fc:	a2000317 	ldw	r8,12(r20)
    d300:	a2400417 	ldw	r9,16(r20)
    d304:	00bfffc4 	movi	r2,-1
    d308:	408b883a 	add	r5,r8,r2
    d30c:	2a09803a 	cmpltu	r4,r5,r8
    d310:	488d883a 	add	r6,r9,r2
    d314:	01c40034 	movhi	r7,4096
    d318:	39ffffc4 	addi	r7,r7,-1
    d31c:	218d883a 	add	r6,r4,r6
    d320:	39801736 	bltu	r7,r6,d380 <_fpadd_parts+0x1a8>
    d324:	31c06526 	beq	r6,r7,d4bc <_fpadd_parts+0x2e4>
    d328:	a3000217 	ldw	r12,8(r20)
    d32c:	4209883a 	add	r4,r8,r8
    d330:	00bfffc4 	movi	r2,-1
    d334:	220f803a 	cmpltu	r7,r4,r8
    d338:	4a4b883a 	add	r5,r9,r9
    d33c:	394f883a 	add	r7,r7,r5
    d340:	2095883a 	add	r10,r4,r2
    d344:	3897883a 	add	r11,r7,r2
    d348:	510d803a 	cmpltu	r6,r10,r4
    d34c:	6099883a 	add	r12,r12,r2
    d350:	32d7883a 	add	r11,r6,r11
    d354:	00840034 	movhi	r2,4096
    d358:	10bfffc4 	addi	r2,r2,-1
    d35c:	2011883a 	mov	r8,r4
    d360:	3813883a 	mov	r9,r7
    d364:	a1000315 	stw	r4,12(r20)
    d368:	a1c00415 	stw	r7,16(r20)
    d36c:	a3000215 	stw	r12,8(r20)
    d370:	12c00336 	bltu	r2,r11,d380 <_fpadd_parts+0x1a8>
    d374:	58bfed1e 	bne	r11,r2,d32c <_fpadd_parts+0x154>
    d378:	00bfff84 	movi	r2,-2
    d37c:	12bfeb2e 	bgeu	r2,r10,d32c <_fpadd_parts+0x154>
    d380:	a2800417 	ldw	r10,16(r20)
    d384:	008000c4 	movi	r2,3
    d388:	00c80034 	movhi	r3,8192
    d38c:	18ffffc4 	addi	r3,r3,-1
    d390:	a2400317 	ldw	r9,12(r20)
    d394:	a0800015 	stw	r2,0(r20)
    d398:	1a802336 	bltu	r3,r10,d428 <_fpadd_parts+0x250>
    d39c:	a027883a 	mov	r19,r20
    d3a0:	9805883a 	mov	r2,r19
    d3a4:	ddc00717 	ldw	r23,28(sp)
    d3a8:	dd800617 	ldw	r22,24(sp)
    d3ac:	dd400517 	ldw	r21,20(sp)
    d3b0:	dd000417 	ldw	r20,16(sp)
    d3b4:	dcc00317 	ldw	r19,12(sp)
    d3b8:	dc800217 	ldw	r18,8(sp)
    d3bc:	dc400117 	ldw	r17,4(sp)
    d3c0:	dc000017 	ldw	r16,0(sp)
    d3c4:	dec00804 	addi	sp,sp,32
    d3c8:	f800283a 	ret
    d3cc:	20fff41e 	bne	r4,r3,d3a0 <_fpadd_parts+0x1c8>
    d3d0:	31000015 	stw	r4,0(r6)
    d3d4:	98800117 	ldw	r2,4(r19)
    d3d8:	30800115 	stw	r2,4(r6)
    d3dc:	98c00217 	ldw	r3,8(r19)
    d3e0:	30c00215 	stw	r3,8(r6)
    d3e4:	98800317 	ldw	r2,12(r19)
    d3e8:	30800315 	stw	r2,12(r6)
    d3ec:	98c00417 	ldw	r3,16(r19)
    d3f0:	30c00415 	stw	r3,16(r6)
    d3f4:	98800117 	ldw	r2,4(r19)
    d3f8:	28c00117 	ldw	r3,4(r5)
    d3fc:	3027883a 	mov	r19,r6
    d400:	10c4703a 	and	r2,r2,r3
    d404:	30800115 	stw	r2,4(r6)
    d408:	003fe506 	br	d3a0 <_fpadd_parts+0x1c8>
    d40c:	1dc02616 	blt	r3,r23,d4a8 <_fpadd_parts+0x2d0>
    d410:	0023883a 	mov	r17,zero
    d414:	182f883a 	mov	r23,r3
    d418:	0025883a 	mov	r18,zero
    d41c:	003fa806 	br	d2c0 <_fpadd_parts+0xe8>
    d420:	a827883a 	mov	r19,r21
    d424:	003fde06 	br	d3a0 <_fpadd_parts+0x1c8>
    d428:	01800044 	movi	r6,1
    d42c:	500497fa 	slli	r2,r10,31
    d430:	4808d07a 	srli	r4,r9,1
    d434:	518ad83a 	srl	r5,r10,r6
    d438:	a2000217 	ldw	r8,8(r20)
    d43c:	1108b03a 	or	r4,r2,r4
    d440:	0007883a 	mov	r3,zero
    d444:	4984703a 	and	r2,r9,r6
    d448:	208cb03a 	or	r6,r4,r2
    d44c:	28ceb03a 	or	r7,r5,r3
    d450:	42000044 	addi	r8,r8,1
    d454:	a027883a 	mov	r19,r20
    d458:	a1c00415 	stw	r7,16(r20)
    d45c:	a2000215 	stw	r8,8(r20)
    d460:	a1800315 	stw	r6,12(r20)
    d464:	003fce06 	br	d3a0 <_fpadd_parts+0x1c8>
    d468:	8bc5c83a 	sub	r2,r17,r15
    d46c:	8889803a 	cmpltu	r4,r17,r2
    d470:	9407c83a 	sub	r3,r18,r16
    d474:	1909c83a 	sub	r4,r3,r4
    d478:	100d883a 	mov	r6,r2
    d47c:	200f883a 	mov	r7,r4
    d480:	003f9906 	br	d2e8 <_fpadd_parts+0x110>
    d484:	7c45883a 	add	r2,r15,r17
    d488:	13c9803a 	cmpltu	r4,r2,r15
    d48c:	8487883a 	add	r3,r16,r18
    d490:	20c9883a 	add	r4,r4,r3
    d494:	a1400115 	stw	r5,4(r20)
    d498:	a5c00215 	stw	r23,8(r20)
    d49c:	a0800315 	stw	r2,12(r20)
    d4a0:	a1000415 	stw	r4,16(r20)
    d4a4:	003fb606 	br	d380 <_fpadd_parts+0x1a8>
    d4a8:	001f883a 	mov	r15,zero
    d4ac:	0021883a 	mov	r16,zero
    d4b0:	003f8306 	br	d2c0 <_fpadd_parts+0xe8>
    d4b4:	018dc83a 	sub	r6,zero,r6
    d4b8:	003f6706 	br	d258 <_fpadd_parts+0x80>
    d4bc:	00bfff84 	movi	r2,-2
    d4c0:	117faf36 	bltu	r2,r5,d380 <_fpadd_parts+0x1a8>
    d4c4:	003f9806 	br	d328 <_fpadd_parts+0x150>
    d4c8:	0005883a 	mov	r2,zero
    d4cc:	1189c83a 	sub	r4,r2,r6
    d4d0:	1105803a 	cmpltu	r2,r2,r4
    d4d4:	01cbc83a 	sub	r5,zero,r7
    d4d8:	2885c83a 	sub	r2,r5,r2
    d4dc:	01800044 	movi	r6,1
    d4e0:	a1800115 	stw	r6,4(r20)
    d4e4:	a5c00215 	stw	r23,8(r20)
    d4e8:	a1000315 	stw	r4,12(r20)
    d4ec:	a0800415 	stw	r2,16(r20)
    d4f0:	003f8206 	br	d2fc <_fpadd_parts+0x124>
    d4f4:	203f7226 	beq	r4,zero,d2c0 <_fpadd_parts+0xe8>
    d4f8:	35bff804 	addi	r22,r6,-32
    d4fc:	b9af883a 	add	r23,r23,r6
    d500:	b0003116 	blt	r22,zero,d5c8 <_fpadd_parts+0x3f0>
    d504:	959ad83a 	srl	r13,r18,r22
    d508:	001d883a 	mov	r14,zero
    d50c:	000f883a 	mov	r7,zero
    d510:	01000044 	movi	r4,1
    d514:	0011883a 	mov	r8,zero
    d518:	b0002516 	blt	r22,zero,d5b0 <_fpadd_parts+0x3d8>
    d51c:	2594983a 	sll	r10,r4,r22
    d520:	0013883a 	mov	r9,zero
    d524:	00bfffc4 	movi	r2,-1
    d528:	4889883a 	add	r4,r9,r2
    d52c:	508b883a 	add	r5,r10,r2
    d530:	224d803a 	cmpltu	r6,r4,r9
    d534:	314b883a 	add	r5,r6,r5
    d538:	8904703a 	and	r2,r17,r4
    d53c:	9146703a 	and	r3,r18,r5
    d540:	10c4b03a 	or	r2,r2,r3
    d544:	10000226 	beq	r2,zero,d550 <_fpadd_parts+0x378>
    d548:	01c00044 	movi	r7,1
    d54c:	0011883a 	mov	r8,zero
    d550:	69e2b03a 	or	r17,r13,r7
    d554:	7224b03a 	or	r18,r14,r8
    d558:	003f5906 	br	d2c0 <_fpadd_parts+0xe8>
    d55c:	8407883a 	add	r3,r16,r16
    d560:	008007c4 	movi	r2,31
    d564:	1185c83a 	sub	r2,r2,r6
    d568:	1886983a 	sll	r3,r3,r2
    d56c:	7996d83a 	srl	r11,r15,r6
    d570:	8198d83a 	srl	r12,r16,r6
    d574:	1ad6b03a 	or	r11,r3,r11
    d578:	003f3e06 	br	d274 <_fpadd_parts+0x9c>
    d57c:	2006d07a 	srli	r3,r4,1
    d580:	008007c4 	movi	r2,31
    d584:	1185c83a 	sub	r2,r2,r6
    d588:	1890d83a 	srl	r8,r3,r2
    d58c:	218e983a 	sll	r7,r4,r6
    d590:	003f3e06 	br	d28c <_fpadd_parts+0xb4>
    d594:	113f821e 	bne	r2,r4,d3a0 <_fpadd_parts+0x1c8>
    d598:	28c00117 	ldw	r3,4(r5)
    d59c:	98800117 	ldw	r2,4(r19)
    d5a0:	10ff7f26 	beq	r2,r3,d3a0 <_fpadd_parts+0x1c8>
    d5a4:	04c20034 	movhi	r19,2048
    d5a8:	9cc09f04 	addi	r19,r19,636
    d5ac:	003f7c06 	br	d3a0 <_fpadd_parts+0x1c8>
    d5b0:	2006d07a 	srli	r3,r4,1
    d5b4:	008007c4 	movi	r2,31
    d5b8:	1185c83a 	sub	r2,r2,r6
    d5bc:	1894d83a 	srl	r10,r3,r2
    d5c0:	2192983a 	sll	r9,r4,r6
    d5c4:	003fd706 	br	d524 <_fpadd_parts+0x34c>
    d5c8:	9487883a 	add	r3,r18,r18
    d5cc:	008007c4 	movi	r2,31
    d5d0:	1185c83a 	sub	r2,r2,r6
    d5d4:	1886983a 	sll	r3,r3,r2
    d5d8:	899ad83a 	srl	r13,r17,r6
    d5dc:	919cd83a 	srl	r14,r18,r6
    d5e0:	1b5ab03a 	or	r13,r3,r13
    d5e4:	003fc906 	br	d50c <_fpadd_parts+0x334>

0000d5e8 <__subdf3>:
    d5e8:	deffea04 	addi	sp,sp,-88
    d5ec:	dcc01415 	stw	r19,80(sp)
    d5f0:	dcc00404 	addi	r19,sp,16
    d5f4:	2011883a 	mov	r8,r4
    d5f8:	2813883a 	mov	r9,r5
    d5fc:	dc401315 	stw	r17,76(sp)
    d600:	d809883a 	mov	r4,sp
    d604:	980b883a 	mov	r5,r19
    d608:	dc400904 	addi	r17,sp,36
    d60c:	dfc01515 	stw	ra,84(sp)
    d610:	da400115 	stw	r9,4(sp)
    d614:	d9c00315 	stw	r7,12(sp)
    d618:	da000015 	stw	r8,0(sp)
    d61c:	d9800215 	stw	r6,8(sp)
    d620:	000e87c0 	call	e87c <__unpack_d>
    d624:	d9000204 	addi	r4,sp,8
    d628:	880b883a 	mov	r5,r17
    d62c:	000e87c0 	call	e87c <__unpack_d>
    d630:	d8800a17 	ldw	r2,40(sp)
    d634:	880b883a 	mov	r5,r17
    d638:	9809883a 	mov	r4,r19
    d63c:	d9800e04 	addi	r6,sp,56
    d640:	1080005c 	xori	r2,r2,1
    d644:	d8800a15 	stw	r2,40(sp)
    d648:	000d1d80 	call	d1d8 <_fpadd_parts>
    d64c:	1009883a 	mov	r4,r2
    d650:	000e5680 	call	e568 <__pack_d>
    d654:	dfc01517 	ldw	ra,84(sp)
    d658:	dcc01417 	ldw	r19,80(sp)
    d65c:	dc401317 	ldw	r17,76(sp)
    d660:	dec01604 	addi	sp,sp,88
    d664:	f800283a 	ret

0000d668 <__adddf3>:
    d668:	deffea04 	addi	sp,sp,-88
    d66c:	dcc01415 	stw	r19,80(sp)
    d670:	dcc00404 	addi	r19,sp,16
    d674:	2011883a 	mov	r8,r4
    d678:	2813883a 	mov	r9,r5
    d67c:	dc401315 	stw	r17,76(sp)
    d680:	d809883a 	mov	r4,sp
    d684:	980b883a 	mov	r5,r19
    d688:	dc400904 	addi	r17,sp,36
    d68c:	dfc01515 	stw	ra,84(sp)
    d690:	da400115 	stw	r9,4(sp)
    d694:	d9c00315 	stw	r7,12(sp)
    d698:	da000015 	stw	r8,0(sp)
    d69c:	d9800215 	stw	r6,8(sp)
    d6a0:	000e87c0 	call	e87c <__unpack_d>
    d6a4:	d9000204 	addi	r4,sp,8
    d6a8:	880b883a 	mov	r5,r17
    d6ac:	000e87c0 	call	e87c <__unpack_d>
    d6b0:	d9800e04 	addi	r6,sp,56
    d6b4:	9809883a 	mov	r4,r19
    d6b8:	880b883a 	mov	r5,r17
    d6bc:	000d1d80 	call	d1d8 <_fpadd_parts>
    d6c0:	1009883a 	mov	r4,r2
    d6c4:	000e5680 	call	e568 <__pack_d>
    d6c8:	dfc01517 	ldw	ra,84(sp)
    d6cc:	dcc01417 	ldw	r19,80(sp)
    d6d0:	dc401317 	ldw	r17,76(sp)
    d6d4:	dec01604 	addi	sp,sp,88
    d6d8:	f800283a 	ret

0000d6dc <__muldf3>:
    d6dc:	deffe004 	addi	sp,sp,-128
    d6e0:	dc401815 	stw	r17,96(sp)
    d6e4:	dc400404 	addi	r17,sp,16
    d6e8:	2011883a 	mov	r8,r4
    d6ec:	2813883a 	mov	r9,r5
    d6f0:	dc001715 	stw	r16,92(sp)
    d6f4:	d809883a 	mov	r4,sp
    d6f8:	880b883a 	mov	r5,r17
    d6fc:	dc000904 	addi	r16,sp,36
    d700:	dfc01f15 	stw	ra,124(sp)
    d704:	da400115 	stw	r9,4(sp)
    d708:	d9c00315 	stw	r7,12(sp)
    d70c:	da000015 	stw	r8,0(sp)
    d710:	d9800215 	stw	r6,8(sp)
    d714:	ddc01e15 	stw	r23,120(sp)
    d718:	dd801d15 	stw	r22,116(sp)
    d71c:	dd401c15 	stw	r21,112(sp)
    d720:	dd001b15 	stw	r20,108(sp)
    d724:	dcc01a15 	stw	r19,104(sp)
    d728:	dc801915 	stw	r18,100(sp)
    d72c:	000e87c0 	call	e87c <__unpack_d>
    d730:	d9000204 	addi	r4,sp,8
    d734:	800b883a 	mov	r5,r16
    d738:	000e87c0 	call	e87c <__unpack_d>
    d73c:	d9000417 	ldw	r4,16(sp)
    d740:	00800044 	movi	r2,1
    d744:	1100102e 	bgeu	r2,r4,d788 <__muldf3+0xac>
    d748:	d8c00917 	ldw	r3,36(sp)
    d74c:	10c0062e 	bgeu	r2,r3,d768 <__muldf3+0x8c>
    d750:	00800104 	movi	r2,4
    d754:	20800a26 	beq	r4,r2,d780 <__muldf3+0xa4>
    d758:	1880cc26 	beq	r3,r2,da8c <__muldf3+0x3b0>
    d75c:	00800084 	movi	r2,2
    d760:	20800926 	beq	r4,r2,d788 <__muldf3+0xac>
    d764:	1880191e 	bne	r3,r2,d7cc <__muldf3+0xf0>
    d768:	d8c00a17 	ldw	r3,40(sp)
    d76c:	d8800517 	ldw	r2,20(sp)
    d770:	8009883a 	mov	r4,r16
    d774:	10c4c03a 	cmpne	r2,r2,r3
    d778:	d8800a15 	stw	r2,40(sp)
    d77c:	00000706 	br	d79c <__muldf3+0xc0>
    d780:	00800084 	movi	r2,2
    d784:	1880c326 	beq	r3,r2,da94 <__muldf3+0x3b8>
    d788:	d8800517 	ldw	r2,20(sp)
    d78c:	d8c00a17 	ldw	r3,40(sp)
    d790:	8809883a 	mov	r4,r17
    d794:	10c4c03a 	cmpne	r2,r2,r3
    d798:	d8800515 	stw	r2,20(sp)
    d79c:	000e5680 	call	e568 <__pack_d>
    d7a0:	dfc01f17 	ldw	ra,124(sp)
    d7a4:	ddc01e17 	ldw	r23,120(sp)
    d7a8:	dd801d17 	ldw	r22,116(sp)
    d7ac:	dd401c17 	ldw	r21,112(sp)
    d7b0:	dd001b17 	ldw	r20,108(sp)
    d7b4:	dcc01a17 	ldw	r19,104(sp)
    d7b8:	dc801917 	ldw	r18,100(sp)
    d7bc:	dc401817 	ldw	r17,96(sp)
    d7c0:	dc001717 	ldw	r16,92(sp)
    d7c4:	dec02004 	addi	sp,sp,128
    d7c8:	f800283a 	ret
    d7cc:	dd800717 	ldw	r22,28(sp)
    d7d0:	dc800c17 	ldw	r18,48(sp)
    d7d4:	002b883a 	mov	r21,zero
    d7d8:	0023883a 	mov	r17,zero
    d7dc:	a80b883a 	mov	r5,r21
    d7e0:	b00d883a 	mov	r6,r22
    d7e4:	880f883a 	mov	r7,r17
    d7e8:	ddc00817 	ldw	r23,32(sp)
    d7ec:	dcc00d17 	ldw	r19,52(sp)
    d7f0:	9009883a 	mov	r4,r18
    d7f4:	000e4500 	call	e450 <__muldi3>
    d7f8:	001b883a 	mov	r13,zero
    d7fc:	680f883a 	mov	r7,r13
    d800:	b009883a 	mov	r4,r22
    d804:	000b883a 	mov	r5,zero
    d808:	980d883a 	mov	r6,r19
    d80c:	b82d883a 	mov	r22,r23
    d810:	002f883a 	mov	r23,zero
    d814:	db401615 	stw	r13,88(sp)
    d818:	d8801315 	stw	r2,76(sp)
    d81c:	d8c01415 	stw	r3,80(sp)
    d820:	dcc01515 	stw	r19,84(sp)
    d824:	000e4500 	call	e450 <__muldi3>
    d828:	b00d883a 	mov	r6,r22
    d82c:	000b883a 	mov	r5,zero
    d830:	9009883a 	mov	r4,r18
    d834:	b80f883a 	mov	r7,r23
    d838:	1021883a 	mov	r16,r2
    d83c:	1823883a 	mov	r17,r3
    d840:	000e4500 	call	e450 <__muldi3>
    d844:	8085883a 	add	r2,r16,r2
    d848:	140d803a 	cmpltu	r6,r2,r16
    d84c:	88c7883a 	add	r3,r17,r3
    d850:	30cd883a 	add	r6,r6,r3
    d854:	1029883a 	mov	r20,r2
    d858:	302b883a 	mov	r21,r6
    d85c:	da801317 	ldw	r10,76(sp)
    d860:	dac01417 	ldw	r11,80(sp)
    d864:	db001517 	ldw	r12,84(sp)
    d868:	db401617 	ldw	r13,88(sp)
    d86c:	3440612e 	bgeu	r6,r17,d9f4 <__muldf3+0x318>
    d870:	0009883a 	mov	r4,zero
    d874:	5105883a 	add	r2,r10,r4
    d878:	128d803a 	cmpltu	r6,r2,r10
    d87c:	5d07883a 	add	r3,r11,r20
    d880:	30cd883a 	add	r6,r6,r3
    d884:	0021883a 	mov	r16,zero
    d888:	04400044 	movi	r17,1
    d88c:	1025883a 	mov	r18,r2
    d890:	3027883a 	mov	r19,r6
    d894:	32c06236 	bltu	r6,r11,da20 <__muldf3+0x344>
    d898:	59807a26 	beq	r11,r6,da84 <__muldf3+0x3a8>
    d89c:	680b883a 	mov	r5,r13
    d8a0:	b80f883a 	mov	r7,r23
    d8a4:	6009883a 	mov	r4,r12
    d8a8:	b00d883a 	mov	r6,r22
    d8ac:	000e4500 	call	e450 <__muldi3>
    d8b0:	1009883a 	mov	r4,r2
    d8b4:	000f883a 	mov	r7,zero
    d8b8:	1545883a 	add	r2,r2,r21
    d8bc:	1111803a 	cmpltu	r8,r2,r4
    d8c0:	19c7883a 	add	r3,r3,r7
    d8c4:	40c7883a 	add	r3,r8,r3
    d8c8:	88cb883a 	add	r5,r17,r3
    d8cc:	d8c00617 	ldw	r3,24(sp)
    d8d0:	8089883a 	add	r4,r16,r2
    d8d4:	d8800b17 	ldw	r2,44(sp)
    d8d8:	18c00104 	addi	r3,r3,4
    d8dc:	240d803a 	cmpltu	r6,r4,r16
    d8e0:	10c7883a 	add	r3,r2,r3
    d8e4:	2013883a 	mov	r9,r4
    d8e8:	d8800a17 	ldw	r2,40(sp)
    d8ec:	d9000517 	ldw	r4,20(sp)
    d8f0:	314d883a 	add	r6,r6,r5
    d8f4:	3015883a 	mov	r10,r6
    d8f8:	2088c03a 	cmpne	r4,r4,r2
    d8fc:	00880034 	movhi	r2,8192
    d900:	10bfffc4 	addi	r2,r2,-1
    d904:	d9000f15 	stw	r4,60(sp)
    d908:	d8c01015 	stw	r3,64(sp)
    d90c:	1180162e 	bgeu	r2,r6,d968 <__muldf3+0x28c>
    d910:	1811883a 	mov	r8,r3
    d914:	101f883a 	mov	r15,r2
    d918:	980497fa 	slli	r2,r19,31
    d91c:	9016d07a 	srli	r11,r18,1
    d920:	500697fa 	slli	r3,r10,31
    d924:	480cd07a 	srli	r6,r9,1
    d928:	500ed07a 	srli	r7,r10,1
    d92c:	12d6b03a 	or	r11,r2,r11
    d930:	00800044 	movi	r2,1
    d934:	198cb03a 	or	r6,r3,r6
    d938:	4888703a 	and	r4,r9,r2
    d93c:	9818d07a 	srli	r12,r19,1
    d940:	001b883a 	mov	r13,zero
    d944:	03a00034 	movhi	r14,32768
    d948:	3013883a 	mov	r9,r6
    d94c:	3815883a 	mov	r10,r7
    d950:	4091883a 	add	r8,r8,r2
    d954:	20000226 	beq	r4,zero,d960 <__muldf3+0x284>
    d958:	5b64b03a 	or	r18,r11,r13
    d95c:	63a6b03a 	or	r19,r12,r14
    d960:	7abfed36 	bltu	r15,r10,d918 <__muldf3+0x23c>
    d964:	da001015 	stw	r8,64(sp)
    d968:	00840034 	movhi	r2,4096
    d96c:	10bfffc4 	addi	r2,r2,-1
    d970:	12801436 	bltu	r2,r10,d9c4 <__muldf3+0x2e8>
    d974:	da001017 	ldw	r8,64(sp)
    d978:	101f883a 	mov	r15,r2
    d97c:	4a45883a 	add	r2,r9,r9
    d980:	124d803a 	cmpltu	r6,r2,r9
    d984:	5287883a 	add	r3,r10,r10
    d988:	9497883a 	add	r11,r18,r18
    d98c:	5c8f803a 	cmpltu	r7,r11,r18
    d990:	9cd9883a 	add	r12,r19,r19
    d994:	01000044 	movi	r4,1
    d998:	30cd883a 	add	r6,r6,r3
    d99c:	3b0f883a 	add	r7,r7,r12
    d9a0:	423fffc4 	addi	r8,r8,-1
    d9a4:	1013883a 	mov	r9,r2
    d9a8:	3015883a 	mov	r10,r6
    d9ac:	111ab03a 	or	r13,r2,r4
    d9b0:	98003016 	blt	r19,zero,da74 <__muldf3+0x398>
    d9b4:	5825883a 	mov	r18,r11
    d9b8:	3827883a 	mov	r19,r7
    d9bc:	7abfef2e 	bgeu	r15,r10,d97c <__muldf3+0x2a0>
    d9c0:	da001015 	stw	r8,64(sp)
    d9c4:	00803fc4 	movi	r2,255
    d9c8:	488e703a 	and	r7,r9,r2
    d9cc:	00802004 	movi	r2,128
    d9d0:	0007883a 	mov	r3,zero
    d9d4:	0011883a 	mov	r8,zero
    d9d8:	38801826 	beq	r7,r2,da3c <__muldf3+0x360>
    d9dc:	008000c4 	movi	r2,3
    d9e0:	d9000e04 	addi	r4,sp,56
    d9e4:	da801215 	stw	r10,72(sp)
    d9e8:	d8800e15 	stw	r2,56(sp)
    d9ec:	da401115 	stw	r9,68(sp)
    d9f0:	003f6a06 	br	d79c <__muldf3+0xc0>
    d9f4:	89802126 	beq	r17,r6,da7c <__muldf3+0x3a0>
    d9f8:	0009883a 	mov	r4,zero
    d9fc:	5105883a 	add	r2,r10,r4
    da00:	128d803a 	cmpltu	r6,r2,r10
    da04:	5d07883a 	add	r3,r11,r20
    da08:	30cd883a 	add	r6,r6,r3
    da0c:	0021883a 	mov	r16,zero
    da10:	0023883a 	mov	r17,zero
    da14:	1025883a 	mov	r18,r2
    da18:	3027883a 	mov	r19,r6
    da1c:	32ff9e2e 	bgeu	r6,r11,d898 <__muldf3+0x1bc>
    da20:	00800044 	movi	r2,1
    da24:	8089883a 	add	r4,r16,r2
    da28:	240d803a 	cmpltu	r6,r4,r16
    da2c:	344d883a 	add	r6,r6,r17
    da30:	2021883a 	mov	r16,r4
    da34:	3023883a 	mov	r17,r6
    da38:	003f9806 	br	d89c <__muldf3+0x1c0>
    da3c:	403fe71e 	bne	r8,zero,d9dc <__muldf3+0x300>
    da40:	01004004 	movi	r4,256
    da44:	4904703a 	and	r2,r9,r4
    da48:	10c4b03a 	or	r2,r2,r3
    da4c:	103fe31e 	bne	r2,zero,d9dc <__muldf3+0x300>
    da50:	94c4b03a 	or	r2,r18,r19
    da54:	103fe126 	beq	r2,zero,d9dc <__muldf3+0x300>
    da58:	49c5883a 	add	r2,r9,r7
    da5c:	1251803a 	cmpltu	r8,r2,r9
    da60:	4291883a 	add	r8,r8,r10
    da64:	013fc004 	movi	r4,-256
    da68:	1112703a 	and	r9,r2,r4
    da6c:	4015883a 	mov	r10,r8
    da70:	003fda06 	br	d9dc <__muldf3+0x300>
    da74:	6813883a 	mov	r9,r13
    da78:	003fce06 	br	d9b4 <__muldf3+0x2d8>
    da7c:	143f7c36 	bltu	r2,r16,d870 <__muldf3+0x194>
    da80:	003fdd06 	br	d9f8 <__muldf3+0x31c>
    da84:	12bf852e 	bgeu	r2,r10,d89c <__muldf3+0x1c0>
    da88:	003fe506 	br	da20 <__muldf3+0x344>
    da8c:	00800084 	movi	r2,2
    da90:	20bf351e 	bne	r4,r2,d768 <__muldf3+0x8c>
    da94:	01020034 	movhi	r4,2048
    da98:	21009f04 	addi	r4,r4,636
    da9c:	003f3f06 	br	d79c <__muldf3+0xc0>

0000daa0 <__divdf3>:
    daa0:	deffed04 	addi	sp,sp,-76
    daa4:	dcc01115 	stw	r19,68(sp)
    daa8:	dcc00404 	addi	r19,sp,16
    daac:	2011883a 	mov	r8,r4
    dab0:	2813883a 	mov	r9,r5
    dab4:	dc000e15 	stw	r16,56(sp)
    dab8:	d809883a 	mov	r4,sp
    dabc:	980b883a 	mov	r5,r19
    dac0:	dc000904 	addi	r16,sp,36
    dac4:	dfc01215 	stw	ra,72(sp)
    dac8:	da400115 	stw	r9,4(sp)
    dacc:	d9c00315 	stw	r7,12(sp)
    dad0:	da000015 	stw	r8,0(sp)
    dad4:	d9800215 	stw	r6,8(sp)
    dad8:	dc801015 	stw	r18,64(sp)
    dadc:	dc400f15 	stw	r17,60(sp)
    dae0:	000e87c0 	call	e87c <__unpack_d>
    dae4:	d9000204 	addi	r4,sp,8
    dae8:	800b883a 	mov	r5,r16
    daec:	000e87c0 	call	e87c <__unpack_d>
    daf0:	d9000417 	ldw	r4,16(sp)
    daf4:	00800044 	movi	r2,1
    daf8:	11000b2e 	bgeu	r2,r4,db28 <__divdf3+0x88>
    dafc:	d9400917 	ldw	r5,36(sp)
    db00:	1140762e 	bgeu	r2,r5,dcdc <__divdf3+0x23c>
    db04:	d8800517 	ldw	r2,20(sp)
    db08:	d8c00a17 	ldw	r3,40(sp)
    db0c:	01800104 	movi	r6,4
    db10:	10c4f03a 	xor	r2,r2,r3
    db14:	d8800515 	stw	r2,20(sp)
    db18:	21800226 	beq	r4,r6,db24 <__divdf3+0x84>
    db1c:	00800084 	movi	r2,2
    db20:	2080141e 	bne	r4,r2,db74 <__divdf3+0xd4>
    db24:	29000926 	beq	r5,r4,db4c <__divdf3+0xac>
    db28:	9809883a 	mov	r4,r19
    db2c:	000e5680 	call	e568 <__pack_d>
    db30:	dfc01217 	ldw	ra,72(sp)
    db34:	dcc01117 	ldw	r19,68(sp)
    db38:	dc801017 	ldw	r18,64(sp)
    db3c:	dc400f17 	ldw	r17,60(sp)
    db40:	dc000e17 	ldw	r16,56(sp)
    db44:	dec01304 	addi	sp,sp,76
    db48:	f800283a 	ret
    db4c:	01020034 	movhi	r4,2048
    db50:	21009f04 	addi	r4,r4,636
    db54:	000e5680 	call	e568 <__pack_d>
    db58:	dfc01217 	ldw	ra,72(sp)
    db5c:	dcc01117 	ldw	r19,68(sp)
    db60:	dc801017 	ldw	r18,64(sp)
    db64:	dc400f17 	ldw	r17,60(sp)
    db68:	dc000e17 	ldw	r16,56(sp)
    db6c:	dec01304 	addi	sp,sp,76
    db70:	f800283a 	ret
    db74:	29805b26 	beq	r5,r6,dce4 <__divdf3+0x244>
    db78:	28802d26 	beq	r5,r2,dc30 <__divdf3+0x190>
    db7c:	d8c00617 	ldw	r3,24(sp)
    db80:	d8800b17 	ldw	r2,44(sp)
    db84:	d9c00817 	ldw	r7,32(sp)
    db88:	dc400d17 	ldw	r17,52(sp)
    db8c:	188bc83a 	sub	r5,r3,r2
    db90:	d9800717 	ldw	r6,28(sp)
    db94:	dc000c17 	ldw	r16,48(sp)
    db98:	d9400615 	stw	r5,24(sp)
    db9c:	3c403836 	bltu	r7,r17,dc80 <__divdf3+0x1e0>
    dba0:	89c03626 	beq	r17,r7,dc7c <__divdf3+0x1dc>
    dba4:	0015883a 	mov	r10,zero
    dba8:	001d883a 	mov	r14,zero
    dbac:	02c40034 	movhi	r11,4096
    dbb0:	001f883a 	mov	r15,zero
    dbb4:	003f883a 	mov	ra,zero
    dbb8:	04800f44 	movi	r18,61
    dbbc:	00000f06 	br	dbfc <__divdf3+0x15c>
    dbc0:	601d883a 	mov	r14,r12
    dbc4:	681f883a 	mov	r15,r13
    dbc8:	400d883a 	mov	r6,r8
    dbcc:	100f883a 	mov	r7,r2
    dbd0:	3191883a 	add	r8,r6,r6
    dbd4:	5808d07a 	srli	r4,r11,1
    dbd8:	4185803a 	cmpltu	r2,r8,r6
    dbdc:	39d3883a 	add	r9,r7,r7
    dbe0:	28c6b03a 	or	r3,r5,r3
    dbe4:	1245883a 	add	r2,r2,r9
    dbe8:	1815883a 	mov	r10,r3
    dbec:	2017883a 	mov	r11,r4
    dbf0:	400d883a 	mov	r6,r8
    dbf4:	100f883a 	mov	r7,r2
    dbf8:	fc801726 	beq	ra,r18,dc58 <__divdf3+0x1b8>
    dbfc:	580a97fa 	slli	r5,r11,31
    dc00:	5006d07a 	srli	r3,r10,1
    dc04:	ffc00044 	addi	ra,ra,1
    dc08:	3c7ff136 	bltu	r7,r17,dbd0 <__divdf3+0x130>
    dc0c:	3411c83a 	sub	r8,r6,r16
    dc10:	3205803a 	cmpltu	r2,r6,r8
    dc14:	3c53c83a 	sub	r9,r7,r17
    dc18:	7298b03a 	or	r12,r14,r10
    dc1c:	7adab03a 	or	r13,r15,r11
    dc20:	4885c83a 	sub	r2,r9,r2
    dc24:	89ffe61e 	bne	r17,r7,dbc0 <__divdf3+0x120>
    dc28:	343fe936 	bltu	r6,r16,dbd0 <__divdf3+0x130>
    dc2c:	003fe406 	br	dbc0 <__divdf3+0x120>
    dc30:	9809883a 	mov	r4,r19
    dc34:	d9800415 	stw	r6,16(sp)
    dc38:	000e5680 	call	e568 <__pack_d>
    dc3c:	dfc01217 	ldw	ra,72(sp)
    dc40:	dcc01117 	ldw	r19,68(sp)
    dc44:	dc801017 	ldw	r18,64(sp)
    dc48:	dc400f17 	ldw	r17,60(sp)
    dc4c:	dc000e17 	ldw	r16,56(sp)
    dc50:	dec01304 	addi	sp,sp,76
    dc54:	f800283a 	ret
    dc58:	00803fc4 	movi	r2,255
    dc5c:	7090703a 	and	r8,r14,r2
    dc60:	00802004 	movi	r2,128
    dc64:	0007883a 	mov	r3,zero
    dc68:	0013883a 	mov	r9,zero
    dc6c:	40800d26 	beq	r8,r2,dca4 <__divdf3+0x204>
    dc70:	dbc00815 	stw	r15,32(sp)
    dc74:	db800715 	stw	r14,28(sp)
    dc78:	003fab06 	br	db28 <__divdf3+0x88>
    dc7c:	343fc92e 	bgeu	r6,r16,dba4 <__divdf3+0x104>
    dc80:	3185883a 	add	r2,r6,r6
    dc84:	1189803a 	cmpltu	r4,r2,r6
    dc88:	39c7883a 	add	r3,r7,r7
    dc8c:	20c9883a 	add	r4,r4,r3
    dc90:	297fffc4 	addi	r5,r5,-1
    dc94:	100d883a 	mov	r6,r2
    dc98:	200f883a 	mov	r7,r4
    dc9c:	d9400615 	stw	r5,24(sp)
    dca0:	003fc006 	br	dba4 <__divdf3+0x104>
    dca4:	483ff21e 	bne	r9,zero,dc70 <__divdf3+0x1d0>
    dca8:	01004004 	movi	r4,256
    dcac:	7104703a 	and	r2,r14,r4
    dcb0:	10c4b03a 	or	r2,r2,r3
    dcb4:	103fee1e 	bne	r2,zero,dc70 <__divdf3+0x1d0>
    dcb8:	31c4b03a 	or	r2,r6,r7
    dcbc:	103fec26 	beq	r2,zero,dc70 <__divdf3+0x1d0>
    dcc0:	7205883a 	add	r2,r14,r8
    dcc4:	1391803a 	cmpltu	r8,r2,r14
    dcc8:	43d1883a 	add	r8,r8,r15
    dccc:	013fc004 	movi	r4,-256
    dcd0:	111c703a 	and	r14,r2,r4
    dcd4:	401f883a 	mov	r15,r8
    dcd8:	003fe506 	br	dc70 <__divdf3+0x1d0>
    dcdc:	8009883a 	mov	r4,r16
    dce0:	003f9206 	br	db2c <__divdf3+0x8c>
    dce4:	9809883a 	mov	r4,r19
    dce8:	d8000715 	stw	zero,28(sp)
    dcec:	d8000815 	stw	zero,32(sp)
    dcf0:	d8000615 	stw	zero,24(sp)
    dcf4:	003f8d06 	br	db2c <__divdf3+0x8c>

0000dcf8 <__eqdf2>:
    dcf8:	deffef04 	addi	sp,sp,-68
    dcfc:	dc400f15 	stw	r17,60(sp)
    dd00:	dc400404 	addi	r17,sp,16
    dd04:	2005883a 	mov	r2,r4
    dd08:	2807883a 	mov	r3,r5
    dd0c:	dc000e15 	stw	r16,56(sp)
    dd10:	d809883a 	mov	r4,sp
    dd14:	880b883a 	mov	r5,r17
    dd18:	dc000904 	addi	r16,sp,36
    dd1c:	d8c00115 	stw	r3,4(sp)
    dd20:	d8800015 	stw	r2,0(sp)
    dd24:	d9800215 	stw	r6,8(sp)
    dd28:	dfc01015 	stw	ra,64(sp)
    dd2c:	d9c00315 	stw	r7,12(sp)
    dd30:	000e87c0 	call	e87c <__unpack_d>
    dd34:	d9000204 	addi	r4,sp,8
    dd38:	800b883a 	mov	r5,r16
    dd3c:	000e87c0 	call	e87c <__unpack_d>
    dd40:	d8800417 	ldw	r2,16(sp)
    dd44:	00c00044 	movi	r3,1
    dd48:	180d883a 	mov	r6,r3
    dd4c:	1880062e 	bgeu	r3,r2,dd68 <__eqdf2+0x70>
    dd50:	d8800917 	ldw	r2,36(sp)
    dd54:	8809883a 	mov	r4,r17
    dd58:	800b883a 	mov	r5,r16
    dd5c:	1880022e 	bgeu	r3,r2,dd68 <__eqdf2+0x70>
    dd60:	000e9b40 	call	e9b4 <__fpcmp_parts_d>
    dd64:	100d883a 	mov	r6,r2
    dd68:	3005883a 	mov	r2,r6
    dd6c:	dfc01017 	ldw	ra,64(sp)
    dd70:	dc400f17 	ldw	r17,60(sp)
    dd74:	dc000e17 	ldw	r16,56(sp)
    dd78:	dec01104 	addi	sp,sp,68
    dd7c:	f800283a 	ret

0000dd80 <__nedf2>:
    dd80:	deffef04 	addi	sp,sp,-68
    dd84:	dc400f15 	stw	r17,60(sp)
    dd88:	dc400404 	addi	r17,sp,16
    dd8c:	2005883a 	mov	r2,r4
    dd90:	2807883a 	mov	r3,r5
    dd94:	dc000e15 	stw	r16,56(sp)
    dd98:	d809883a 	mov	r4,sp
    dd9c:	880b883a 	mov	r5,r17
    dda0:	dc000904 	addi	r16,sp,36
    dda4:	d8c00115 	stw	r3,4(sp)
    dda8:	d8800015 	stw	r2,0(sp)
    ddac:	d9800215 	stw	r6,8(sp)
    ddb0:	dfc01015 	stw	ra,64(sp)
    ddb4:	d9c00315 	stw	r7,12(sp)
    ddb8:	000e87c0 	call	e87c <__unpack_d>
    ddbc:	d9000204 	addi	r4,sp,8
    ddc0:	800b883a 	mov	r5,r16
    ddc4:	000e87c0 	call	e87c <__unpack_d>
    ddc8:	d8800417 	ldw	r2,16(sp)
    ddcc:	00c00044 	movi	r3,1
    ddd0:	180d883a 	mov	r6,r3
    ddd4:	1880062e 	bgeu	r3,r2,ddf0 <__nedf2+0x70>
    ddd8:	d8800917 	ldw	r2,36(sp)
    dddc:	8809883a 	mov	r4,r17
    dde0:	800b883a 	mov	r5,r16
    dde4:	1880022e 	bgeu	r3,r2,ddf0 <__nedf2+0x70>
    dde8:	000e9b40 	call	e9b4 <__fpcmp_parts_d>
    ddec:	100d883a 	mov	r6,r2
    ddf0:	3005883a 	mov	r2,r6
    ddf4:	dfc01017 	ldw	ra,64(sp)
    ddf8:	dc400f17 	ldw	r17,60(sp)
    ddfc:	dc000e17 	ldw	r16,56(sp)
    de00:	dec01104 	addi	sp,sp,68
    de04:	f800283a 	ret

0000de08 <__gtdf2>:
    de08:	deffef04 	addi	sp,sp,-68
    de0c:	dc400f15 	stw	r17,60(sp)
    de10:	dc400404 	addi	r17,sp,16
    de14:	2005883a 	mov	r2,r4
    de18:	2807883a 	mov	r3,r5
    de1c:	dc000e15 	stw	r16,56(sp)
    de20:	d809883a 	mov	r4,sp
    de24:	880b883a 	mov	r5,r17
    de28:	dc000904 	addi	r16,sp,36
    de2c:	d8c00115 	stw	r3,4(sp)
    de30:	d8800015 	stw	r2,0(sp)
    de34:	d9800215 	stw	r6,8(sp)
    de38:	dfc01015 	stw	ra,64(sp)
    de3c:	d9c00315 	stw	r7,12(sp)
    de40:	000e87c0 	call	e87c <__unpack_d>
    de44:	d9000204 	addi	r4,sp,8
    de48:	800b883a 	mov	r5,r16
    de4c:	000e87c0 	call	e87c <__unpack_d>
    de50:	d8800417 	ldw	r2,16(sp)
    de54:	00c00044 	movi	r3,1
    de58:	01bfffc4 	movi	r6,-1
    de5c:	1880062e 	bgeu	r3,r2,de78 <__gtdf2+0x70>
    de60:	d8800917 	ldw	r2,36(sp)
    de64:	8809883a 	mov	r4,r17
    de68:	800b883a 	mov	r5,r16
    de6c:	1880022e 	bgeu	r3,r2,de78 <__gtdf2+0x70>
    de70:	000e9b40 	call	e9b4 <__fpcmp_parts_d>
    de74:	100d883a 	mov	r6,r2
    de78:	3005883a 	mov	r2,r6
    de7c:	dfc01017 	ldw	ra,64(sp)
    de80:	dc400f17 	ldw	r17,60(sp)
    de84:	dc000e17 	ldw	r16,56(sp)
    de88:	dec01104 	addi	sp,sp,68
    de8c:	f800283a 	ret

0000de90 <__gedf2>:
    de90:	deffef04 	addi	sp,sp,-68
    de94:	dc400f15 	stw	r17,60(sp)
    de98:	dc400404 	addi	r17,sp,16
    de9c:	2005883a 	mov	r2,r4
    dea0:	2807883a 	mov	r3,r5
    dea4:	dc000e15 	stw	r16,56(sp)
    dea8:	d809883a 	mov	r4,sp
    deac:	880b883a 	mov	r5,r17
    deb0:	dc000904 	addi	r16,sp,36
    deb4:	d8c00115 	stw	r3,4(sp)
    deb8:	d8800015 	stw	r2,0(sp)
    debc:	d9800215 	stw	r6,8(sp)
    dec0:	dfc01015 	stw	ra,64(sp)
    dec4:	d9c00315 	stw	r7,12(sp)
    dec8:	000e87c0 	call	e87c <__unpack_d>
    decc:	d9000204 	addi	r4,sp,8
    ded0:	800b883a 	mov	r5,r16
    ded4:	000e87c0 	call	e87c <__unpack_d>
    ded8:	d8800417 	ldw	r2,16(sp)
    dedc:	00c00044 	movi	r3,1
    dee0:	01bfffc4 	movi	r6,-1
    dee4:	1880062e 	bgeu	r3,r2,df00 <__gedf2+0x70>
    dee8:	d8800917 	ldw	r2,36(sp)
    deec:	8809883a 	mov	r4,r17
    def0:	800b883a 	mov	r5,r16
    def4:	1880022e 	bgeu	r3,r2,df00 <__gedf2+0x70>
    def8:	000e9b40 	call	e9b4 <__fpcmp_parts_d>
    defc:	100d883a 	mov	r6,r2
    df00:	3005883a 	mov	r2,r6
    df04:	dfc01017 	ldw	ra,64(sp)
    df08:	dc400f17 	ldw	r17,60(sp)
    df0c:	dc000e17 	ldw	r16,56(sp)
    df10:	dec01104 	addi	sp,sp,68
    df14:	f800283a 	ret

0000df18 <__ltdf2>:
    df18:	deffef04 	addi	sp,sp,-68
    df1c:	dc400f15 	stw	r17,60(sp)
    df20:	dc400404 	addi	r17,sp,16
    df24:	2005883a 	mov	r2,r4
    df28:	2807883a 	mov	r3,r5
    df2c:	dc000e15 	stw	r16,56(sp)
    df30:	d809883a 	mov	r4,sp
    df34:	880b883a 	mov	r5,r17
    df38:	dc000904 	addi	r16,sp,36
    df3c:	d8c00115 	stw	r3,4(sp)
    df40:	d8800015 	stw	r2,0(sp)
    df44:	d9800215 	stw	r6,8(sp)
    df48:	dfc01015 	stw	ra,64(sp)
    df4c:	d9c00315 	stw	r7,12(sp)
    df50:	000e87c0 	call	e87c <__unpack_d>
    df54:	d9000204 	addi	r4,sp,8
    df58:	800b883a 	mov	r5,r16
    df5c:	000e87c0 	call	e87c <__unpack_d>
    df60:	d8800417 	ldw	r2,16(sp)
    df64:	00c00044 	movi	r3,1
    df68:	180d883a 	mov	r6,r3
    df6c:	1880062e 	bgeu	r3,r2,df88 <__ltdf2+0x70>
    df70:	d8800917 	ldw	r2,36(sp)
    df74:	8809883a 	mov	r4,r17
    df78:	800b883a 	mov	r5,r16
    df7c:	1880022e 	bgeu	r3,r2,df88 <__ltdf2+0x70>
    df80:	000e9b40 	call	e9b4 <__fpcmp_parts_d>
    df84:	100d883a 	mov	r6,r2
    df88:	3005883a 	mov	r2,r6
    df8c:	dfc01017 	ldw	ra,64(sp)
    df90:	dc400f17 	ldw	r17,60(sp)
    df94:	dc000e17 	ldw	r16,56(sp)
    df98:	dec01104 	addi	sp,sp,68
    df9c:	f800283a 	ret

0000dfa0 <__floatsidf>:
    dfa0:	2006d7fa 	srli	r3,r4,31
    dfa4:	defff604 	addi	sp,sp,-40
    dfa8:	008000c4 	movi	r2,3
    dfac:	dfc00915 	stw	ra,36(sp)
    dfb0:	dcc00815 	stw	r19,32(sp)
    dfb4:	dc800715 	stw	r18,28(sp)
    dfb8:	dc400615 	stw	r17,24(sp)
    dfbc:	dc000515 	stw	r16,20(sp)
    dfc0:	d8800015 	stw	r2,0(sp)
    dfc4:	d8c00115 	stw	r3,4(sp)
    dfc8:	20000f1e 	bne	r4,zero,e008 <__floatsidf+0x68>
    dfcc:	00800084 	movi	r2,2
    dfd0:	d8800015 	stw	r2,0(sp)
    dfd4:	d809883a 	mov	r4,sp
    dfd8:	000e5680 	call	e568 <__pack_d>
    dfdc:	1009883a 	mov	r4,r2
    dfe0:	180b883a 	mov	r5,r3
    dfe4:	2005883a 	mov	r2,r4
    dfe8:	2807883a 	mov	r3,r5
    dfec:	dfc00917 	ldw	ra,36(sp)
    dff0:	dcc00817 	ldw	r19,32(sp)
    dff4:	dc800717 	ldw	r18,28(sp)
    dff8:	dc400617 	ldw	r17,24(sp)
    dffc:	dc000517 	ldw	r16,20(sp)
    e000:	dec00a04 	addi	sp,sp,40
    e004:	f800283a 	ret
    e008:	00800f04 	movi	r2,60
    e00c:	1807003a 	cmpeq	r3,r3,zero
    e010:	d8800215 	stw	r2,8(sp)
    e014:	18001126 	beq	r3,zero,e05c <__floatsidf+0xbc>
    e018:	0027883a 	mov	r19,zero
    e01c:	2025883a 	mov	r18,r4
    e020:	d9000315 	stw	r4,12(sp)
    e024:	dcc00415 	stw	r19,16(sp)
    e028:	000e4e80 	call	e4e8 <__clzsi2>
    e02c:	11000744 	addi	r4,r2,29
    e030:	013fe80e 	bge	zero,r4,dfd4 <__floatsidf+0x34>
    e034:	10bfff44 	addi	r2,r2,-3
    e038:	10000c16 	blt	r2,zero,e06c <__floatsidf+0xcc>
    e03c:	90a2983a 	sll	r17,r18,r2
    e040:	0021883a 	mov	r16,zero
    e044:	d8800217 	ldw	r2,8(sp)
    e048:	dc400415 	stw	r17,16(sp)
    e04c:	dc000315 	stw	r16,12(sp)
    e050:	1105c83a 	sub	r2,r2,r4
    e054:	d8800215 	stw	r2,8(sp)
    e058:	003fde06 	br	dfd4 <__floatsidf+0x34>
    e05c:	00a00034 	movhi	r2,32768
    e060:	20800a26 	beq	r4,r2,e08c <__floatsidf+0xec>
    e064:	0109c83a 	sub	r4,zero,r4
    e068:	003feb06 	br	e018 <__floatsidf+0x78>
    e06c:	9006d07a 	srli	r3,r18,1
    e070:	008007c4 	movi	r2,31
    e074:	1105c83a 	sub	r2,r2,r4
    e078:	1886d83a 	srl	r3,r3,r2
    e07c:	9922983a 	sll	r17,r19,r4
    e080:	9120983a 	sll	r16,r18,r4
    e084:	1c62b03a 	or	r17,r3,r17
    e088:	003fee06 	br	e044 <__floatsidf+0xa4>
    e08c:	0009883a 	mov	r4,zero
    e090:	01707834 	movhi	r5,49632
    e094:	003fd306 	br	dfe4 <__floatsidf+0x44>

0000e098 <__fixdfsi>:
    e098:	defff804 	addi	sp,sp,-32
    e09c:	2005883a 	mov	r2,r4
    e0a0:	2807883a 	mov	r3,r5
    e0a4:	d809883a 	mov	r4,sp
    e0a8:	d9400204 	addi	r5,sp,8
    e0ac:	d8c00115 	stw	r3,4(sp)
    e0b0:	d8800015 	stw	r2,0(sp)
    e0b4:	dfc00715 	stw	ra,28(sp)
    e0b8:	000e87c0 	call	e87c <__unpack_d>
    e0bc:	d8c00217 	ldw	r3,8(sp)
    e0c0:	00800084 	movi	r2,2
    e0c4:	1880051e 	bne	r3,r2,e0dc <__fixdfsi+0x44>
    e0c8:	0007883a 	mov	r3,zero
    e0cc:	1805883a 	mov	r2,r3
    e0d0:	dfc00717 	ldw	ra,28(sp)
    e0d4:	dec00804 	addi	sp,sp,32
    e0d8:	f800283a 	ret
    e0dc:	00800044 	movi	r2,1
    e0e0:	10fff92e 	bgeu	r2,r3,e0c8 <__fixdfsi+0x30>
    e0e4:	00800104 	movi	r2,4
    e0e8:	18800426 	beq	r3,r2,e0fc <__fixdfsi+0x64>
    e0ec:	d8c00417 	ldw	r3,16(sp)
    e0f0:	183ff516 	blt	r3,zero,e0c8 <__fixdfsi+0x30>
    e0f4:	00800784 	movi	r2,30
    e0f8:	10c0080e 	bge	r2,r3,e11c <__fixdfsi+0x84>
    e0fc:	d8800317 	ldw	r2,12(sp)
    e100:	1000121e 	bne	r2,zero,e14c <__fixdfsi+0xb4>
    e104:	00e00034 	movhi	r3,32768
    e108:	18ffffc4 	addi	r3,r3,-1
    e10c:	1805883a 	mov	r2,r3
    e110:	dfc00717 	ldw	ra,28(sp)
    e114:	dec00804 	addi	sp,sp,32
    e118:	f800283a 	ret
    e11c:	00800f04 	movi	r2,60
    e120:	10d1c83a 	sub	r8,r2,r3
    e124:	40bff804 	addi	r2,r8,-32
    e128:	d9800517 	ldw	r6,20(sp)
    e12c:	d9c00617 	ldw	r7,24(sp)
    e130:	10000816 	blt	r2,zero,e154 <__fixdfsi+0xbc>
    e134:	3888d83a 	srl	r4,r7,r2
    e138:	d8800317 	ldw	r2,12(sp)
    e13c:	2007883a 	mov	r3,r4
    e140:	103fe226 	beq	r2,zero,e0cc <__fixdfsi+0x34>
    e144:	0107c83a 	sub	r3,zero,r4
    e148:	003fe006 	br	e0cc <__fixdfsi+0x34>
    e14c:	00e00034 	movhi	r3,32768
    e150:	003fde06 	br	e0cc <__fixdfsi+0x34>
    e154:	39c7883a 	add	r3,r7,r7
    e158:	008007c4 	movi	r2,31
    e15c:	1205c83a 	sub	r2,r2,r8
    e160:	1886983a 	sll	r3,r3,r2
    e164:	3208d83a 	srl	r4,r6,r8
    e168:	1908b03a 	or	r4,r3,r4
    e16c:	003ff206 	br	e138 <__fixdfsi+0xa0>

0000e170 <__floatunsidf>:
    e170:	defff204 	addi	sp,sp,-56
    e174:	dfc00d15 	stw	ra,52(sp)
    e178:	ddc00c15 	stw	r23,48(sp)
    e17c:	dd800b15 	stw	r22,44(sp)
    e180:	dd400a15 	stw	r21,40(sp)
    e184:	dd000915 	stw	r20,36(sp)
    e188:	dcc00815 	stw	r19,32(sp)
    e18c:	dc800715 	stw	r18,28(sp)
    e190:	dc400615 	stw	r17,24(sp)
    e194:	dc000515 	stw	r16,20(sp)
    e198:	d8000115 	stw	zero,4(sp)
    e19c:	20000f1e 	bne	r4,zero,e1dc <__floatunsidf+0x6c>
    e1a0:	00800084 	movi	r2,2
    e1a4:	d8800015 	stw	r2,0(sp)
    e1a8:	d809883a 	mov	r4,sp
    e1ac:	000e5680 	call	e568 <__pack_d>
    e1b0:	dfc00d17 	ldw	ra,52(sp)
    e1b4:	ddc00c17 	ldw	r23,48(sp)
    e1b8:	dd800b17 	ldw	r22,44(sp)
    e1bc:	dd400a17 	ldw	r21,40(sp)
    e1c0:	dd000917 	ldw	r20,36(sp)
    e1c4:	dcc00817 	ldw	r19,32(sp)
    e1c8:	dc800717 	ldw	r18,28(sp)
    e1cc:	dc400617 	ldw	r17,24(sp)
    e1d0:	dc000517 	ldw	r16,20(sp)
    e1d4:	dec00e04 	addi	sp,sp,56
    e1d8:	f800283a 	ret
    e1dc:	008000c4 	movi	r2,3
    e1e0:	00c00f04 	movi	r3,60
    e1e4:	002f883a 	mov	r23,zero
    e1e8:	202d883a 	mov	r22,r4
    e1ec:	d8800015 	stw	r2,0(sp)
    e1f0:	d8c00215 	stw	r3,8(sp)
    e1f4:	d9000315 	stw	r4,12(sp)
    e1f8:	ddc00415 	stw	r23,16(sp)
    e1fc:	000e4e80 	call	e4e8 <__clzsi2>
    e200:	12400744 	addi	r9,r2,29
    e204:	48000b16 	blt	r9,zero,e234 <__floatunsidf+0xc4>
    e208:	483fe726 	beq	r9,zero,e1a8 <__floatunsidf+0x38>
    e20c:	10bfff44 	addi	r2,r2,-3
    e210:	10002e16 	blt	r2,zero,e2cc <__floatunsidf+0x15c>
    e214:	b0a2983a 	sll	r17,r22,r2
    e218:	0021883a 	mov	r16,zero
    e21c:	d8800217 	ldw	r2,8(sp)
    e220:	dc400415 	stw	r17,16(sp)
    e224:	dc000315 	stw	r16,12(sp)
    e228:	1245c83a 	sub	r2,r2,r9
    e22c:	d8800215 	stw	r2,8(sp)
    e230:	003fdd06 	br	e1a8 <__floatunsidf+0x38>
    e234:	0255c83a 	sub	r10,zero,r9
    e238:	51bff804 	addi	r6,r10,-32
    e23c:	30001b16 	blt	r6,zero,e2ac <__floatunsidf+0x13c>
    e240:	b9a8d83a 	srl	r20,r23,r6
    e244:	002b883a 	mov	r21,zero
    e248:	000f883a 	mov	r7,zero
    e24c:	01000044 	movi	r4,1
    e250:	0011883a 	mov	r8,zero
    e254:	30002516 	blt	r6,zero,e2ec <__floatunsidf+0x17c>
    e258:	21a6983a 	sll	r19,r4,r6
    e25c:	0025883a 	mov	r18,zero
    e260:	00bfffc4 	movi	r2,-1
    e264:	9089883a 	add	r4,r18,r2
    e268:	988b883a 	add	r5,r19,r2
    e26c:	248d803a 	cmpltu	r6,r4,r18
    e270:	314b883a 	add	r5,r6,r5
    e274:	b104703a 	and	r2,r22,r4
    e278:	b946703a 	and	r3,r23,r5
    e27c:	10c4b03a 	or	r2,r2,r3
    e280:	10000226 	beq	r2,zero,e28c <__floatunsidf+0x11c>
    e284:	01c00044 	movi	r7,1
    e288:	0011883a 	mov	r8,zero
    e28c:	d9000217 	ldw	r4,8(sp)
    e290:	a1c4b03a 	or	r2,r20,r7
    e294:	aa06b03a 	or	r3,r21,r8
    e298:	2249c83a 	sub	r4,r4,r9
    e29c:	d8c00415 	stw	r3,16(sp)
    e2a0:	d9000215 	stw	r4,8(sp)
    e2a4:	d8800315 	stw	r2,12(sp)
    e2a8:	003fbf06 	br	e1a8 <__floatunsidf+0x38>
    e2ac:	bdc7883a 	add	r3,r23,r23
    e2b0:	008007c4 	movi	r2,31
    e2b4:	1285c83a 	sub	r2,r2,r10
    e2b8:	1886983a 	sll	r3,r3,r2
    e2bc:	b2a8d83a 	srl	r20,r22,r10
    e2c0:	baaad83a 	srl	r21,r23,r10
    e2c4:	1d28b03a 	or	r20,r3,r20
    e2c8:	003fdf06 	br	e248 <__floatunsidf+0xd8>
    e2cc:	b006d07a 	srli	r3,r22,1
    e2d0:	008007c4 	movi	r2,31
    e2d4:	1245c83a 	sub	r2,r2,r9
    e2d8:	1886d83a 	srl	r3,r3,r2
    e2dc:	ba62983a 	sll	r17,r23,r9
    e2e0:	b260983a 	sll	r16,r22,r9
    e2e4:	1c62b03a 	or	r17,r3,r17
    e2e8:	003fcc06 	br	e21c <__floatunsidf+0xac>
    e2ec:	2006d07a 	srli	r3,r4,1
    e2f0:	008007c4 	movi	r2,31
    e2f4:	1285c83a 	sub	r2,r2,r10
    e2f8:	18a6d83a 	srl	r19,r3,r2
    e2fc:	22a4983a 	sll	r18,r4,r10
    e300:	003fd706 	br	e260 <__floatunsidf+0xf0>

0000e304 <udivmodsi4>:
    e304:	29001b2e 	bgeu	r5,r4,e374 <udivmodsi4+0x70>
    e308:	28001a16 	blt	r5,zero,e374 <udivmodsi4+0x70>
    e30c:	00800044 	movi	r2,1
    e310:	0007883a 	mov	r3,zero
    e314:	01c007c4 	movi	r7,31
    e318:	00000306 	br	e328 <udivmodsi4+0x24>
    e31c:	19c01326 	beq	r3,r7,e36c <udivmodsi4+0x68>
    e320:	18c00044 	addi	r3,r3,1
    e324:	28000416 	blt	r5,zero,e338 <udivmodsi4+0x34>
    e328:	294b883a 	add	r5,r5,r5
    e32c:	1085883a 	add	r2,r2,r2
    e330:	293ffa36 	bltu	r5,r4,e31c <udivmodsi4+0x18>
    e334:	10000d26 	beq	r2,zero,e36c <udivmodsi4+0x68>
    e338:	0007883a 	mov	r3,zero
    e33c:	21400236 	bltu	r4,r5,e348 <udivmodsi4+0x44>
    e340:	2149c83a 	sub	r4,r4,r5
    e344:	1886b03a 	or	r3,r3,r2
    e348:	1004d07a 	srli	r2,r2,1
    e34c:	280ad07a 	srli	r5,r5,1
    e350:	103ffa1e 	bne	r2,zero,e33c <udivmodsi4+0x38>
    e354:	30000226 	beq	r6,zero,e360 <udivmodsi4+0x5c>
    e358:	2005883a 	mov	r2,r4
    e35c:	f800283a 	ret
    e360:	1809883a 	mov	r4,r3
    e364:	2005883a 	mov	r2,r4
    e368:	f800283a 	ret
    e36c:	0007883a 	mov	r3,zero
    e370:	003ff806 	br	e354 <udivmodsi4+0x50>
    e374:	00800044 	movi	r2,1
    e378:	0007883a 	mov	r3,zero
    e37c:	003fef06 	br	e33c <udivmodsi4+0x38>

0000e380 <__divsi3>:
    e380:	defffe04 	addi	sp,sp,-8
    e384:	dc000015 	stw	r16,0(sp)
    e388:	dfc00115 	stw	ra,4(sp)
    e38c:	0021883a 	mov	r16,zero
    e390:	20000c16 	blt	r4,zero,e3c4 <__divsi3+0x44>
    e394:	000d883a 	mov	r6,zero
    e398:	28000e16 	blt	r5,zero,e3d4 <__divsi3+0x54>
    e39c:	000e3040 	call	e304 <udivmodsi4>
    e3a0:	1007883a 	mov	r3,r2
    e3a4:	8005003a 	cmpeq	r2,r16,zero
    e3a8:	1000011e 	bne	r2,zero,e3b0 <__divsi3+0x30>
    e3ac:	00c7c83a 	sub	r3,zero,r3
    e3b0:	1805883a 	mov	r2,r3
    e3b4:	dfc00117 	ldw	ra,4(sp)
    e3b8:	dc000017 	ldw	r16,0(sp)
    e3bc:	dec00204 	addi	sp,sp,8
    e3c0:	f800283a 	ret
    e3c4:	0109c83a 	sub	r4,zero,r4
    e3c8:	04000044 	movi	r16,1
    e3cc:	000d883a 	mov	r6,zero
    e3d0:	283ff20e 	bge	r5,zero,e39c <__divsi3+0x1c>
    e3d4:	014bc83a 	sub	r5,zero,r5
    e3d8:	8021003a 	cmpeq	r16,r16,zero
    e3dc:	003fef06 	br	e39c <__divsi3+0x1c>

0000e3e0 <__modsi3>:
    e3e0:	deffff04 	addi	sp,sp,-4
    e3e4:	dfc00015 	stw	ra,0(sp)
    e3e8:	01800044 	movi	r6,1
    e3ec:	2807883a 	mov	r3,r5
    e3f0:	20000416 	blt	r4,zero,e404 <__modsi3+0x24>
    e3f4:	28000c16 	blt	r5,zero,e428 <__modsi3+0x48>
    e3f8:	dfc00017 	ldw	ra,0(sp)
    e3fc:	dec00104 	addi	sp,sp,4
    e400:	000e3041 	jmpi	e304 <udivmodsi4>
    e404:	0109c83a 	sub	r4,zero,r4
    e408:	28000b16 	blt	r5,zero,e438 <__modsi3+0x58>
    e40c:	180b883a 	mov	r5,r3
    e410:	01800044 	movi	r6,1
    e414:	000e3040 	call	e304 <udivmodsi4>
    e418:	0085c83a 	sub	r2,zero,r2
    e41c:	dfc00017 	ldw	ra,0(sp)
    e420:	dec00104 	addi	sp,sp,4
    e424:	f800283a 	ret
    e428:	014bc83a 	sub	r5,zero,r5
    e42c:	dfc00017 	ldw	ra,0(sp)
    e430:	dec00104 	addi	sp,sp,4
    e434:	000e3041 	jmpi	e304 <udivmodsi4>
    e438:	0147c83a 	sub	r3,zero,r5
    e43c:	003ff306 	br	e40c <__modsi3+0x2c>

0000e440 <__udivsi3>:
    e440:	000d883a 	mov	r6,zero
    e444:	000e3041 	jmpi	e304 <udivmodsi4>

0000e448 <__umodsi3>:
    e448:	01800044 	movi	r6,1
    e44c:	000e3041 	jmpi	e304 <udivmodsi4>

0000e450 <__muldi3>:
    e450:	2011883a 	mov	r8,r4
    e454:	427fffcc 	andi	r9,r8,65535
    e458:	4018d43a 	srli	r12,r8,16
    e45c:	32bfffcc 	andi	r10,r6,65535
    e460:	3016d43a 	srli	r11,r6,16
    e464:	4a85383a 	mul	r2,r9,r10
    e468:	6295383a 	mul	r10,r12,r10
    e46c:	4ad3383a 	mul	r9,r9,r11
    e470:	113fffcc 	andi	r4,r2,65535
    e474:	1004d43a 	srli	r2,r2,16
    e478:	4a93883a 	add	r9,r9,r10
    e47c:	3807883a 	mov	r3,r7
    e480:	1245883a 	add	r2,r2,r9
    e484:	280f883a 	mov	r7,r5
    e488:	180b883a 	mov	r5,r3
    e48c:	1006943a 	slli	r3,r2,16
    e490:	defffd04 	addi	sp,sp,-12
    e494:	dc800215 	stw	r18,8(sp)
    e498:	1907883a 	add	r3,r3,r4
    e49c:	dc400115 	stw	r17,4(sp)
    e4a0:	dc000015 	stw	r16,0(sp)
    e4a4:	4165383a 	mul	r18,r8,r5
    e4a8:	31e3383a 	mul	r17,r6,r7
    e4ac:	1012d43a 	srli	r9,r2,16
    e4b0:	62d9383a 	mul	r12,r12,r11
    e4b4:	181f883a 	mov	r15,r3
    e4b8:	1280022e 	bgeu	r2,r10,e4c4 <__muldi3+0x74>
    e4bc:	00800074 	movhi	r2,1
    e4c0:	6099883a 	add	r12,r12,r2
    e4c4:	624d883a 	add	r6,r12,r9
    e4c8:	9187883a 	add	r3,r18,r6
    e4cc:	88c7883a 	add	r3,r17,r3
    e4d0:	7805883a 	mov	r2,r15
    e4d4:	dc800217 	ldw	r18,8(sp)
    e4d8:	dc400117 	ldw	r17,4(sp)
    e4dc:	dc000017 	ldw	r16,0(sp)
    e4e0:	dec00304 	addi	sp,sp,12
    e4e4:	f800283a 	ret

0000e4e8 <__clzsi2>:
    e4e8:	00bfffd4 	movui	r2,65535
    e4ec:	11000e36 	bltu	r2,r4,e528 <__clzsi2+0x40>
    e4f0:	00803fc4 	movi	r2,255
    e4f4:	01400204 	movi	r5,8
    e4f8:	0007883a 	mov	r3,zero
    e4fc:	11001036 	bltu	r2,r4,e540 <__clzsi2+0x58>
    e500:	000b883a 	mov	r5,zero
    e504:	20c6d83a 	srl	r3,r4,r3
    e508:	00820034 	movhi	r2,2048
    e50c:	1080a404 	addi	r2,r2,656
    e510:	1887883a 	add	r3,r3,r2
    e514:	18800003 	ldbu	r2,0(r3)
    e518:	00c00804 	movi	r3,32
    e51c:	2885883a 	add	r2,r5,r2
    e520:	1885c83a 	sub	r2,r3,r2
    e524:	f800283a 	ret
    e528:	01400404 	movi	r5,16
    e52c:	00804034 	movhi	r2,256
    e530:	10bfffc4 	addi	r2,r2,-1
    e534:	2807883a 	mov	r3,r5
    e538:	113ff22e 	bgeu	r2,r4,e504 <__clzsi2+0x1c>
    e53c:	01400604 	movi	r5,24
    e540:	2807883a 	mov	r3,r5
    e544:	20c6d83a 	srl	r3,r4,r3
    e548:	00820034 	movhi	r2,2048
    e54c:	1080a404 	addi	r2,r2,656
    e550:	1887883a 	add	r3,r3,r2
    e554:	18800003 	ldbu	r2,0(r3)
    e558:	00c00804 	movi	r3,32
    e55c:	2885883a 	add	r2,r5,r2
    e560:	1885c83a 	sub	r2,r3,r2
    e564:	f800283a 	ret

0000e568 <__pack_d>:
    e568:	20c00017 	ldw	r3,0(r4)
    e56c:	defffd04 	addi	sp,sp,-12
    e570:	dc000015 	stw	r16,0(sp)
    e574:	dc800215 	stw	r18,8(sp)
    e578:	dc400115 	stw	r17,4(sp)
    e57c:	00800044 	movi	r2,1
    e580:	22000317 	ldw	r8,12(r4)
    e584:	001f883a 	mov	r15,zero
    e588:	22400417 	ldw	r9,16(r4)
    e58c:	24000117 	ldw	r16,4(r4)
    e590:	10c0552e 	bgeu	r2,r3,e6e8 <__pack_d+0x180>
    e594:	00800104 	movi	r2,4
    e598:	18804f26 	beq	r3,r2,e6d8 <__pack_d+0x170>
    e59c:	00800084 	movi	r2,2
    e5a0:	18800226 	beq	r3,r2,e5ac <__pack_d+0x44>
    e5a4:	4244b03a 	or	r2,r8,r9
    e5a8:	10001a1e 	bne	r2,zero,e614 <__pack_d+0xac>
    e5ac:	000d883a 	mov	r6,zero
    e5b0:	000f883a 	mov	r7,zero
    e5b4:	0011883a 	mov	r8,zero
    e5b8:	00800434 	movhi	r2,16
    e5bc:	10bfffc4 	addi	r2,r2,-1
    e5c0:	301d883a 	mov	r14,r6
    e5c4:	3884703a 	and	r2,r7,r2
    e5c8:	400a953a 	slli	r5,r8,20
    e5cc:	79bffc2c 	andhi	r6,r15,65520
    e5d0:	308cb03a 	or	r6,r6,r2
    e5d4:	00e00434 	movhi	r3,32784
    e5d8:	18ffffc4 	addi	r3,r3,-1
    e5dc:	800497fa 	slli	r2,r16,31
    e5e0:	30c6703a 	and	r3,r6,r3
    e5e4:	1946b03a 	or	r3,r3,r5
    e5e8:	01600034 	movhi	r5,32768
    e5ec:	297fffc4 	addi	r5,r5,-1
    e5f0:	194a703a 	and	r5,r3,r5
    e5f4:	288ab03a 	or	r5,r5,r2
    e5f8:	2807883a 	mov	r3,r5
    e5fc:	7005883a 	mov	r2,r14
    e600:	dc800217 	ldw	r18,8(sp)
    e604:	dc400117 	ldw	r17,4(sp)
    e608:	dc000017 	ldw	r16,0(sp)
    e60c:	dec00304 	addi	sp,sp,12
    e610:	f800283a 	ret
    e614:	21000217 	ldw	r4,8(r4)
    e618:	00bf0084 	movi	r2,-1022
    e61c:	20803f16 	blt	r4,r2,e71c <__pack_d+0x1b4>
    e620:	0080ffc4 	movi	r2,1023
    e624:	11002c16 	blt	r2,r4,e6d8 <__pack_d+0x170>
    e628:	00803fc4 	movi	r2,255
    e62c:	408c703a 	and	r6,r8,r2
    e630:	00802004 	movi	r2,128
    e634:	0007883a 	mov	r3,zero
    e638:	000f883a 	mov	r7,zero
    e63c:	2280ffc4 	addi	r10,r4,1023
    e640:	30801e26 	beq	r6,r2,e6bc <__pack_d+0x154>
    e644:	00801fc4 	movi	r2,127
    e648:	4089883a 	add	r4,r8,r2
    e64c:	220d803a 	cmpltu	r6,r4,r8
    e650:	324d883a 	add	r6,r6,r9
    e654:	2011883a 	mov	r8,r4
    e658:	3013883a 	mov	r9,r6
    e65c:	00880034 	movhi	r2,8192
    e660:	10bfffc4 	addi	r2,r2,-1
    e664:	12400d36 	bltu	r2,r9,e69c <__pack_d+0x134>
    e668:	4804963a 	slli	r2,r9,24
    e66c:	400cd23a 	srli	r6,r8,8
    e670:	480ed23a 	srli	r7,r9,8
    e674:	013fffc4 	movi	r4,-1
    e678:	118cb03a 	or	r6,r2,r6
    e67c:	01400434 	movhi	r5,16
    e680:	297fffc4 	addi	r5,r5,-1
    e684:	3104703a 	and	r2,r6,r4
    e688:	3946703a 	and	r3,r7,r5
    e68c:	5201ffcc 	andi	r8,r10,2047
    e690:	100d883a 	mov	r6,r2
    e694:	180f883a 	mov	r7,r3
    e698:	003fc706 	br	e5b8 <__pack_d+0x50>
    e69c:	480897fa 	slli	r4,r9,31
    e6a0:	4004d07a 	srli	r2,r8,1
    e6a4:	4806d07a 	srli	r3,r9,1
    e6a8:	52800044 	addi	r10,r10,1
    e6ac:	2084b03a 	or	r2,r4,r2
    e6b0:	1011883a 	mov	r8,r2
    e6b4:	1813883a 	mov	r9,r3
    e6b8:	003feb06 	br	e668 <__pack_d+0x100>
    e6bc:	383fe11e 	bne	r7,zero,e644 <__pack_d+0xdc>
    e6c0:	01004004 	movi	r4,256
    e6c4:	4104703a 	and	r2,r8,r4
    e6c8:	10c4b03a 	or	r2,r2,r3
    e6cc:	103fe326 	beq	r2,zero,e65c <__pack_d+0xf4>
    e6d0:	3005883a 	mov	r2,r6
    e6d4:	003fdc06 	br	e648 <__pack_d+0xe0>
    e6d8:	000d883a 	mov	r6,zero
    e6dc:	000f883a 	mov	r7,zero
    e6e0:	0201ffc4 	movi	r8,2047
    e6e4:	003fb406 	br	e5b8 <__pack_d+0x50>
    e6e8:	0005883a 	mov	r2,zero
    e6ec:	00c00234 	movhi	r3,8
    e6f0:	408cb03a 	or	r6,r8,r2
    e6f4:	48ceb03a 	or	r7,r9,r3
    e6f8:	013fffc4 	movi	r4,-1
    e6fc:	01400434 	movhi	r5,16
    e700:	297fffc4 	addi	r5,r5,-1
    e704:	3104703a 	and	r2,r6,r4
    e708:	3946703a 	and	r3,r7,r5
    e70c:	100d883a 	mov	r6,r2
    e710:	180f883a 	mov	r7,r3
    e714:	0201ffc4 	movi	r8,2047
    e718:	003fa706 	br	e5b8 <__pack_d+0x50>
    e71c:	1109c83a 	sub	r4,r2,r4
    e720:	00800e04 	movi	r2,56
    e724:	11004316 	blt	r2,r4,e834 <__pack_d+0x2cc>
    e728:	21fff804 	addi	r7,r4,-32
    e72c:	38004516 	blt	r7,zero,e844 <__pack_d+0x2dc>
    e730:	49d8d83a 	srl	r12,r9,r7
    e734:	001b883a 	mov	r13,zero
    e738:	0023883a 	mov	r17,zero
    e73c:	01400044 	movi	r5,1
    e740:	0025883a 	mov	r18,zero
    e744:	38004716 	blt	r7,zero,e864 <__pack_d+0x2fc>
    e748:	29d6983a 	sll	r11,r5,r7
    e74c:	0015883a 	mov	r10,zero
    e750:	00bfffc4 	movi	r2,-1
    e754:	5089883a 	add	r4,r10,r2
    e758:	588b883a 	add	r5,r11,r2
    e75c:	228d803a 	cmpltu	r6,r4,r10
    e760:	314b883a 	add	r5,r6,r5
    e764:	4104703a 	and	r2,r8,r4
    e768:	4946703a 	and	r3,r9,r5
    e76c:	10c4b03a 	or	r2,r2,r3
    e770:	10000226 	beq	r2,zero,e77c <__pack_d+0x214>
    e774:	04400044 	movi	r17,1
    e778:	0025883a 	mov	r18,zero
    e77c:	00803fc4 	movi	r2,255
    e780:	644eb03a 	or	r7,r12,r17
    e784:	3892703a 	and	r9,r7,r2
    e788:	00802004 	movi	r2,128
    e78c:	6c90b03a 	or	r8,r13,r18
    e790:	0015883a 	mov	r10,zero
    e794:	48801626 	beq	r9,r2,e7f0 <__pack_d+0x288>
    e798:	01001fc4 	movi	r4,127
    e79c:	3905883a 	add	r2,r7,r4
    e7a0:	11cd803a 	cmpltu	r6,r2,r7
    e7a4:	320d883a 	add	r6,r6,r8
    e7a8:	100f883a 	mov	r7,r2
    e7ac:	00840034 	movhi	r2,4096
    e7b0:	10bfffc4 	addi	r2,r2,-1
    e7b4:	3011883a 	mov	r8,r6
    e7b8:	0007883a 	mov	r3,zero
    e7bc:	11801b36 	bltu	r2,r6,e82c <__pack_d+0x2c4>
    e7c0:	4004963a 	slli	r2,r8,24
    e7c4:	3808d23a 	srli	r4,r7,8
    e7c8:	400ad23a 	srli	r5,r8,8
    e7cc:	1813883a 	mov	r9,r3
    e7d0:	1108b03a 	or	r4,r2,r4
    e7d4:	00bfffc4 	movi	r2,-1
    e7d8:	00c00434 	movhi	r3,16
    e7dc:	18ffffc4 	addi	r3,r3,-1
    e7e0:	208c703a 	and	r6,r4,r2
    e7e4:	28ce703a 	and	r7,r5,r3
    e7e8:	4a01ffcc 	andi	r8,r9,2047
    e7ec:	003f7206 	br	e5b8 <__pack_d+0x50>
    e7f0:	503fe91e 	bne	r10,zero,e798 <__pack_d+0x230>
    e7f4:	01004004 	movi	r4,256
    e7f8:	3904703a 	and	r2,r7,r4
    e7fc:	0007883a 	mov	r3,zero
    e800:	10c4b03a 	or	r2,r2,r3
    e804:	10000626 	beq	r2,zero,e820 <__pack_d+0x2b8>
    e808:	3a45883a 	add	r2,r7,r9
    e80c:	11cd803a 	cmpltu	r6,r2,r7
    e810:	320d883a 	add	r6,r6,r8
    e814:	100f883a 	mov	r7,r2
    e818:	3011883a 	mov	r8,r6
    e81c:	0007883a 	mov	r3,zero
    e820:	00840034 	movhi	r2,4096
    e824:	10bfffc4 	addi	r2,r2,-1
    e828:	123fe52e 	bgeu	r2,r8,e7c0 <__pack_d+0x258>
    e82c:	00c00044 	movi	r3,1
    e830:	003fe306 	br	e7c0 <__pack_d+0x258>
    e834:	0009883a 	mov	r4,zero
    e838:	0013883a 	mov	r9,zero
    e83c:	000b883a 	mov	r5,zero
    e840:	003fe406 	br	e7d4 <__pack_d+0x26c>
    e844:	4a47883a 	add	r3,r9,r9
    e848:	008007c4 	movi	r2,31
    e84c:	1105c83a 	sub	r2,r2,r4
    e850:	1886983a 	sll	r3,r3,r2
    e854:	4118d83a 	srl	r12,r8,r4
    e858:	491ad83a 	srl	r13,r9,r4
    e85c:	1b18b03a 	or	r12,r3,r12
    e860:	003fb506 	br	e738 <__pack_d+0x1d0>
    e864:	2806d07a 	srli	r3,r5,1
    e868:	008007c4 	movi	r2,31
    e86c:	1105c83a 	sub	r2,r2,r4
    e870:	1896d83a 	srl	r11,r3,r2
    e874:	2914983a 	sll	r10,r5,r4
    e878:	003fb506 	br	e750 <__pack_d+0x1e8>

0000e87c <__unpack_d>:
    e87c:	20c00117 	ldw	r3,4(r4)
    e880:	22400017 	ldw	r9,0(r4)
    e884:	00800434 	movhi	r2,16
    e888:	10bfffc4 	addi	r2,r2,-1
    e88c:	1808d53a 	srli	r4,r3,20
    e890:	180cd7fa 	srli	r6,r3,31
    e894:	1894703a 	and	r10,r3,r2
    e898:	2201ffcc 	andi	r8,r4,2047
    e89c:	281b883a 	mov	r13,r5
    e8a0:	4817883a 	mov	r11,r9
    e8a4:	29800115 	stw	r6,4(r5)
    e8a8:	5019883a 	mov	r12,r10
    e8ac:	40001e1e 	bne	r8,zero,e928 <__unpack_d+0xac>
    e8b0:	4a84b03a 	or	r2,r9,r10
    e8b4:	10001926 	beq	r2,zero,e91c <__unpack_d+0xa0>
    e8b8:	4804d63a 	srli	r2,r9,24
    e8bc:	500c923a 	slli	r6,r10,8
    e8c0:	013f0084 	movi	r4,-1022
    e8c4:	00c40034 	movhi	r3,4096
    e8c8:	18ffffc4 	addi	r3,r3,-1
    e8cc:	118cb03a 	or	r6,r2,r6
    e8d0:	008000c4 	movi	r2,3
    e8d4:	480a923a 	slli	r5,r9,8
    e8d8:	68800015 	stw	r2,0(r13)
    e8dc:	69000215 	stw	r4,8(r13)
    e8e0:	19800b36 	bltu	r3,r6,e910 <__unpack_d+0x94>
    e8e4:	200f883a 	mov	r7,r4
    e8e8:	1811883a 	mov	r8,r3
    e8ec:	2945883a 	add	r2,r5,r5
    e8f0:	1149803a 	cmpltu	r4,r2,r5
    e8f4:	3187883a 	add	r3,r6,r6
    e8f8:	20c9883a 	add	r4,r4,r3
    e8fc:	100b883a 	mov	r5,r2
    e900:	200d883a 	mov	r6,r4
    e904:	39ffffc4 	addi	r7,r7,-1
    e908:	413ff82e 	bgeu	r8,r4,e8ec <__unpack_d+0x70>
    e90c:	69c00215 	stw	r7,8(r13)
    e910:	69800415 	stw	r6,16(r13)
    e914:	69400315 	stw	r5,12(r13)
    e918:	f800283a 	ret
    e91c:	00800084 	movi	r2,2
    e920:	28800015 	stw	r2,0(r5)
    e924:	f800283a 	ret
    e928:	0081ffc4 	movi	r2,2047
    e92c:	40800f26 	beq	r8,r2,e96c <__unpack_d+0xf0>
    e930:	480cd63a 	srli	r6,r9,24
    e934:	5006923a 	slli	r3,r10,8
    e938:	4804923a 	slli	r2,r9,8
    e93c:	0009883a 	mov	r4,zero
    e940:	30c6b03a 	or	r3,r6,r3
    e944:	01440034 	movhi	r5,4096
    e948:	110cb03a 	or	r6,r2,r4
    e94c:	423f0044 	addi	r8,r8,-1023
    e950:	194eb03a 	or	r7,r3,r5
    e954:	008000c4 	movi	r2,3
    e958:	69c00415 	stw	r7,16(r13)
    e95c:	6a000215 	stw	r8,8(r13)
    e960:	68800015 	stw	r2,0(r13)
    e964:	69800315 	stw	r6,12(r13)
    e968:	f800283a 	ret
    e96c:	4a84b03a 	or	r2,r9,r10
    e970:	1000031e 	bne	r2,zero,e980 <__unpack_d+0x104>
    e974:	00800104 	movi	r2,4
    e978:	28800015 	stw	r2,0(r5)
    e97c:	f800283a 	ret
    e980:	0009883a 	mov	r4,zero
    e984:	01400234 	movhi	r5,8
    e988:	4904703a 	and	r2,r9,r4
    e98c:	5146703a 	and	r3,r10,r5
    e990:	10c4b03a 	or	r2,r2,r3
    e994:	10000526 	beq	r2,zero,e9ac <__unpack_d+0x130>
    e998:	00800044 	movi	r2,1
    e99c:	68800015 	stw	r2,0(r13)
    e9a0:	6b000415 	stw	r12,16(r13)
    e9a4:	6ac00315 	stw	r11,12(r13)
    e9a8:	f800283a 	ret
    e9ac:	68000015 	stw	zero,0(r13)
    e9b0:	003ffb06 	br	e9a0 <__unpack_d+0x124>

0000e9b4 <__fpcmp_parts_d>:
    e9b4:	21800017 	ldw	r6,0(r4)
    e9b8:	00c00044 	movi	r3,1
    e9bc:	19800a2e 	bgeu	r3,r6,e9e8 <__fpcmp_parts_d+0x34>
    e9c0:	28800017 	ldw	r2,0(r5)
    e9c4:	1880082e 	bgeu	r3,r2,e9e8 <__fpcmp_parts_d+0x34>
    e9c8:	00c00104 	movi	r3,4
    e9cc:	30c02626 	beq	r6,r3,ea68 <__fpcmp_parts_d+0xb4>
    e9d0:	10c02226 	beq	r2,r3,ea5c <__fpcmp_parts_d+0xa8>
    e9d4:	00c00084 	movi	r3,2
    e9d8:	30c00526 	beq	r6,r3,e9f0 <__fpcmp_parts_d+0x3c>
    e9dc:	10c0071e 	bne	r2,r3,e9fc <__fpcmp_parts_d+0x48>
    e9e0:	20800117 	ldw	r2,4(r4)
    e9e4:	1000091e 	bne	r2,zero,ea0c <__fpcmp_parts_d+0x58>
    e9e8:	00800044 	movi	r2,1
    e9ec:	f800283a 	ret
    e9f0:	10c01a1e 	bne	r2,r3,ea5c <__fpcmp_parts_d+0xa8>
    e9f4:	0005883a 	mov	r2,zero
    e9f8:	f800283a 	ret
    e9fc:	22000117 	ldw	r8,4(r4)
    ea00:	28800117 	ldw	r2,4(r5)
    ea04:	40800326 	beq	r8,r2,ea14 <__fpcmp_parts_d+0x60>
    ea08:	403ff726 	beq	r8,zero,e9e8 <__fpcmp_parts_d+0x34>
    ea0c:	00bfffc4 	movi	r2,-1
    ea10:	f800283a 	ret
    ea14:	20c00217 	ldw	r3,8(r4)
    ea18:	28800217 	ldw	r2,8(r5)
    ea1c:	10fffa16 	blt	r2,r3,ea08 <__fpcmp_parts_d+0x54>
    ea20:	18800916 	blt	r3,r2,ea48 <__fpcmp_parts_d+0x94>
    ea24:	21c00417 	ldw	r7,16(r4)
    ea28:	28c00417 	ldw	r3,16(r5)
    ea2c:	21800317 	ldw	r6,12(r4)
    ea30:	28800317 	ldw	r2,12(r5)
    ea34:	19fff436 	bltu	r3,r7,ea08 <__fpcmp_parts_d+0x54>
    ea38:	38c00526 	beq	r7,r3,ea50 <__fpcmp_parts_d+0x9c>
    ea3c:	38c00236 	bltu	r7,r3,ea48 <__fpcmp_parts_d+0x94>
    ea40:	19ffec1e 	bne	r3,r7,e9f4 <__fpcmp_parts_d+0x40>
    ea44:	30bfeb2e 	bgeu	r6,r2,e9f4 <__fpcmp_parts_d+0x40>
    ea48:	403fe71e 	bne	r8,zero,e9e8 <__fpcmp_parts_d+0x34>
    ea4c:	003fef06 	br	ea0c <__fpcmp_parts_d+0x58>
    ea50:	11bffa2e 	bgeu	r2,r6,ea3c <__fpcmp_parts_d+0x88>
    ea54:	403fe426 	beq	r8,zero,e9e8 <__fpcmp_parts_d+0x34>
    ea58:	003fec06 	br	ea0c <__fpcmp_parts_d+0x58>
    ea5c:	28800117 	ldw	r2,4(r5)
    ea60:	103fe11e 	bne	r2,zero,e9e8 <__fpcmp_parts_d+0x34>
    ea64:	003fe906 	br	ea0c <__fpcmp_parts_d+0x58>
    ea68:	11bfdd1e 	bne	r2,r6,e9e0 <__fpcmp_parts_d+0x2c>
    ea6c:	28c00117 	ldw	r3,4(r5)
    ea70:	20800117 	ldw	r2,4(r4)
    ea74:	1885c83a 	sub	r2,r3,r2
    ea78:	f800283a 	ret

0000ea7c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    ea7c:	defff804 	addi	sp,sp,-32
    ea80:	dfc00715 	stw	ra,28(sp)
    ea84:	df000615 	stw	fp,24(sp)
    ea88:	df000604 	addi	fp,sp,24
    ea8c:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    ea90:	e0bffc17 	ldw	r2,-16(fp)
    ea94:	1004803a 	cmplt	r2,r2,zero
    ea98:	1000081e 	bne	r2,zero,eabc <close+0x40>
    ea9c:	e0bffc17 	ldw	r2,-16(fp)
    eaa0:	10800324 	muli	r2,r2,12
    eaa4:	1007883a 	mov	r3,r2
    eaa8:	00820034 	movhi	r2,2048
    eaac:	1083ce04 	addi	r2,r2,3896
    eab0:	1887883a 	add	r3,r3,r2
    eab4:	e0ffff15 	stw	r3,-4(fp)
    eab8:	00000106 	br	eac0 <close+0x44>
    eabc:	e03fff15 	stw	zero,-4(fp)
    eac0:	e0bfff17 	ldw	r2,-4(fp)
    eac4:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    eac8:	e0bffb17 	ldw	r2,-20(fp)
    eacc:	1005003a 	cmpeq	r2,r2,zero
    ead0:	10001d1e 	bne	r2,zero,eb48 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    ead4:	e0bffb17 	ldw	r2,-20(fp)
    ead8:	10800017 	ldw	r2,0(r2)
    eadc:	10800417 	ldw	r2,16(r2)
    eae0:	1005003a 	cmpeq	r2,r2,zero
    eae4:	1000071e 	bne	r2,zero,eb04 <close+0x88>
    eae8:	e0bffb17 	ldw	r2,-20(fp)
    eaec:	10800017 	ldw	r2,0(r2)
    eaf0:	10800417 	ldw	r2,16(r2)
    eaf4:	e13ffb17 	ldw	r4,-20(fp)
    eaf8:	103ee83a 	callr	r2
    eafc:	e0bffe15 	stw	r2,-8(fp)
    eb00:	00000106 	br	eb08 <close+0x8c>
    eb04:	e03ffe15 	stw	zero,-8(fp)
    eb08:	e0bffe17 	ldw	r2,-8(fp)
    eb0c:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    eb10:	e13ffc17 	ldw	r4,-16(fp)
    eb14:	000f1d40 	call	f1d4 <alt_release_fd>
    if (rval < 0)
    eb18:	e0bffa17 	ldw	r2,-24(fp)
    eb1c:	1004403a 	cmpge	r2,r2,zero
    eb20:	1000071e 	bne	r2,zero,eb40 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    eb24:	000eb780 	call	eb78 <alt_get_errno>
    eb28:	e0fffa17 	ldw	r3,-24(fp)
    eb2c:	00c7c83a 	sub	r3,zero,r3
    eb30:	10c00015 	stw	r3,0(r2)
      return -1;
    eb34:	00bfffc4 	movi	r2,-1
    eb38:	e0bffd15 	stw	r2,-12(fp)
    eb3c:	00000806 	br	eb60 <close+0xe4>
    }
    return 0;
    eb40:	e03ffd15 	stw	zero,-12(fp)
    eb44:	00000606 	br	eb60 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    eb48:	000eb780 	call	eb78 <alt_get_errno>
    eb4c:	1007883a 	mov	r3,r2
    eb50:	00801444 	movi	r2,81
    eb54:	18800015 	stw	r2,0(r3)
    return -1;
    eb58:	00bfffc4 	movi	r2,-1
    eb5c:	e0bffd15 	stw	r2,-12(fp)
    eb60:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    eb64:	e037883a 	mov	sp,fp
    eb68:	dfc00117 	ldw	ra,4(sp)
    eb6c:	df000017 	ldw	fp,0(sp)
    eb70:	dec00204 	addi	sp,sp,8
    eb74:	f800283a 	ret

0000eb78 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    eb78:	defffd04 	addi	sp,sp,-12
    eb7c:	dfc00215 	stw	ra,8(sp)
    eb80:	df000115 	stw	fp,4(sp)
    eb84:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    eb88:	00820034 	movhi	r2,2048
    eb8c:	10893904 	addi	r2,r2,9444
    eb90:	10800017 	ldw	r2,0(r2)
    eb94:	1005003a 	cmpeq	r2,r2,zero
    eb98:	1000061e 	bne	r2,zero,ebb4 <alt_get_errno+0x3c>
    eb9c:	00820034 	movhi	r2,2048
    eba0:	10893904 	addi	r2,r2,9444
    eba4:	10800017 	ldw	r2,0(r2)
    eba8:	103ee83a 	callr	r2
    ebac:	e0bfff15 	stw	r2,-4(fp)
    ebb0:	00000306 	br	ebc0 <alt_get_errno+0x48>
    ebb4:	00820034 	movhi	r2,2048
    ebb8:	10896304 	addi	r2,r2,9612
    ebbc:	e0bfff15 	stw	r2,-4(fp)
    ebc0:	e0bfff17 	ldw	r2,-4(fp)
}
    ebc4:	e037883a 	mov	sp,fp
    ebc8:	dfc00117 	ldw	ra,4(sp)
    ebcc:	df000017 	ldw	fp,0(sp)
    ebd0:	dec00204 	addi	sp,sp,8
    ebd4:	f800283a 	ret

0000ebd8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    ebd8:	defffc04 	addi	sp,sp,-16
    ebdc:	df000315 	stw	fp,12(sp)
    ebe0:	df000304 	addi	fp,sp,12
    ebe4:	e13ffd15 	stw	r4,-12(fp)
    ebe8:	e17ffe15 	stw	r5,-8(fp)
    ebec:	e1bfff15 	stw	r6,-4(fp)
  return len;
    ebf0:	e0bfff17 	ldw	r2,-4(fp)
}
    ebf4:	e037883a 	mov	sp,fp
    ebf8:	df000017 	ldw	fp,0(sp)
    ebfc:	dec00104 	addi	sp,sp,4
    ec00:	f800283a 	ret

0000ec04 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    ec04:	defff904 	addi	sp,sp,-28
    ec08:	dfc00615 	stw	ra,24(sp)
    ec0c:	df000515 	stw	fp,20(sp)
    ec10:	df000504 	addi	fp,sp,20
    ec14:	e13ffc15 	stw	r4,-16(fp)
    ec18:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ec1c:	e0bffc17 	ldw	r2,-16(fp)
    ec20:	1004803a 	cmplt	r2,r2,zero
    ec24:	1000081e 	bne	r2,zero,ec48 <fstat+0x44>
    ec28:	e0bffc17 	ldw	r2,-16(fp)
    ec2c:	10800324 	muli	r2,r2,12
    ec30:	1007883a 	mov	r3,r2
    ec34:	00820034 	movhi	r2,2048
    ec38:	1083ce04 	addi	r2,r2,3896
    ec3c:	1887883a 	add	r3,r3,r2
    ec40:	e0ffff15 	stw	r3,-4(fp)
    ec44:	00000106 	br	ec4c <fstat+0x48>
    ec48:	e03fff15 	stw	zero,-4(fp)
    ec4c:	e0bfff17 	ldw	r2,-4(fp)
    ec50:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    ec54:	e0bffb17 	ldw	r2,-20(fp)
    ec58:	1005003a 	cmpeq	r2,r2,zero
    ec5c:	1000121e 	bne	r2,zero,eca8 <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    ec60:	e0bffb17 	ldw	r2,-20(fp)
    ec64:	10800017 	ldw	r2,0(r2)
    ec68:	10800817 	ldw	r2,32(r2)
    ec6c:	1005003a 	cmpeq	r2,r2,zero
    ec70:	1000081e 	bne	r2,zero,ec94 <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
    ec74:	e0bffb17 	ldw	r2,-20(fp)
    ec78:	10800017 	ldw	r2,0(r2)
    ec7c:	10800817 	ldw	r2,32(r2)
    ec80:	e13ffb17 	ldw	r4,-20(fp)
    ec84:	e17ffd17 	ldw	r5,-12(fp)
    ec88:	103ee83a 	callr	r2
    ec8c:	e0bffe15 	stw	r2,-8(fp)
    ec90:	00000b06 	br	ecc0 <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    ec94:	e0fffd17 	ldw	r3,-12(fp)
    ec98:	00880004 	movi	r2,8192
    ec9c:	18800115 	stw	r2,4(r3)
      return 0;
    eca0:	e03ffe15 	stw	zero,-8(fp)
    eca4:	00000606 	br	ecc0 <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    eca8:	000ecd80 	call	ecd8 <alt_get_errno>
    ecac:	1007883a 	mov	r3,r2
    ecb0:	00801444 	movi	r2,81
    ecb4:	18800015 	stw	r2,0(r3)
    return -1;
    ecb8:	00bfffc4 	movi	r2,-1
    ecbc:	e0bffe15 	stw	r2,-8(fp)
    ecc0:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ecc4:	e037883a 	mov	sp,fp
    ecc8:	dfc00117 	ldw	ra,4(sp)
    eccc:	df000017 	ldw	fp,0(sp)
    ecd0:	dec00204 	addi	sp,sp,8
    ecd4:	f800283a 	ret

0000ecd8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ecd8:	defffd04 	addi	sp,sp,-12
    ecdc:	dfc00215 	stw	ra,8(sp)
    ece0:	df000115 	stw	fp,4(sp)
    ece4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ece8:	00820034 	movhi	r2,2048
    ecec:	10893904 	addi	r2,r2,9444
    ecf0:	10800017 	ldw	r2,0(r2)
    ecf4:	1005003a 	cmpeq	r2,r2,zero
    ecf8:	1000061e 	bne	r2,zero,ed14 <alt_get_errno+0x3c>
    ecfc:	00820034 	movhi	r2,2048
    ed00:	10893904 	addi	r2,r2,9444
    ed04:	10800017 	ldw	r2,0(r2)
    ed08:	103ee83a 	callr	r2
    ed0c:	e0bfff15 	stw	r2,-4(fp)
    ed10:	00000306 	br	ed20 <alt_get_errno+0x48>
    ed14:	00820034 	movhi	r2,2048
    ed18:	10896304 	addi	r2,r2,9612
    ed1c:	e0bfff15 	stw	r2,-4(fp)
    ed20:	e0bfff17 	ldw	r2,-4(fp)
}
    ed24:	e037883a 	mov	sp,fp
    ed28:	dfc00117 	ldw	ra,4(sp)
    ed2c:	df000017 	ldw	fp,0(sp)
    ed30:	dec00204 	addi	sp,sp,8
    ed34:	f800283a 	ret

0000ed38 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    ed38:	deffeb04 	addi	sp,sp,-84
    ed3c:	dfc01415 	stw	ra,80(sp)
    ed40:	df001315 	stw	fp,76(sp)
    ed44:	df001304 	addi	fp,sp,76
    ed48:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ed4c:	e0bffd17 	ldw	r2,-12(fp)
    ed50:	1004803a 	cmplt	r2,r2,zero
    ed54:	1000081e 	bne	r2,zero,ed78 <isatty+0x40>
    ed58:	e0bffd17 	ldw	r2,-12(fp)
    ed5c:	10800324 	muli	r2,r2,12
    ed60:	1007883a 	mov	r3,r2
    ed64:	00820034 	movhi	r2,2048
    ed68:	1083ce04 	addi	r2,r2,3896
    ed6c:	1887883a 	add	r3,r3,r2
    ed70:	e0ffff15 	stw	r3,-4(fp)
    ed74:	00000106 	br	ed7c <isatty+0x44>
    ed78:	e03fff15 	stw	zero,-4(fp)
    ed7c:	e0bfff17 	ldw	r2,-4(fp)
    ed80:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
    ed84:	e0bfed17 	ldw	r2,-76(fp)
    ed88:	1005003a 	cmpeq	r2,r2,zero
    ed8c:	10000f1e 	bne	r2,zero,edcc <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    ed90:	e0bfed17 	ldw	r2,-76(fp)
    ed94:	10800017 	ldw	r2,0(r2)
    ed98:	10800817 	ldw	r2,32(r2)
    ed9c:	1004c03a 	cmpne	r2,r2,zero
    eda0:	1000031e 	bne	r2,zero,edb0 <isatty+0x78>
    {
      return 1;
    eda4:	00800044 	movi	r2,1
    eda8:	e0bffe15 	stw	r2,-8(fp)
    edac:	00000c06 	br	ede0 <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    edb0:	e17fee04 	addi	r5,fp,-72
    edb4:	e13ffd17 	ldw	r4,-12(fp)
    edb8:	000ec040 	call	ec04 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    edbc:	e0bfef17 	ldw	r2,-68(fp)
    edc0:	10880020 	cmpeqi	r2,r2,8192
    edc4:	e0bffe15 	stw	r2,-8(fp)
    edc8:	00000506 	br	ede0 <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    edcc:	000edf80 	call	edf8 <alt_get_errno>
    edd0:	1007883a 	mov	r3,r2
    edd4:	00801444 	movi	r2,81
    edd8:	18800015 	stw	r2,0(r3)
    return 0;
    eddc:	e03ffe15 	stw	zero,-8(fp)
    ede0:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ede4:	e037883a 	mov	sp,fp
    ede8:	dfc00117 	ldw	ra,4(sp)
    edec:	df000017 	ldw	fp,0(sp)
    edf0:	dec00204 	addi	sp,sp,8
    edf4:	f800283a 	ret

0000edf8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    edf8:	defffd04 	addi	sp,sp,-12
    edfc:	dfc00215 	stw	ra,8(sp)
    ee00:	df000115 	stw	fp,4(sp)
    ee04:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ee08:	00820034 	movhi	r2,2048
    ee0c:	10893904 	addi	r2,r2,9444
    ee10:	10800017 	ldw	r2,0(r2)
    ee14:	1005003a 	cmpeq	r2,r2,zero
    ee18:	1000061e 	bne	r2,zero,ee34 <alt_get_errno+0x3c>
    ee1c:	00820034 	movhi	r2,2048
    ee20:	10893904 	addi	r2,r2,9444
    ee24:	10800017 	ldw	r2,0(r2)
    ee28:	103ee83a 	callr	r2
    ee2c:	e0bfff15 	stw	r2,-4(fp)
    ee30:	00000306 	br	ee40 <alt_get_errno+0x48>
    ee34:	00820034 	movhi	r2,2048
    ee38:	10896304 	addi	r2,r2,9612
    ee3c:	e0bfff15 	stw	r2,-4(fp)
    ee40:	e0bfff17 	ldw	r2,-4(fp)
}
    ee44:	e037883a 	mov	sp,fp
    ee48:	dfc00117 	ldw	ra,4(sp)
    ee4c:	df000017 	ldw	fp,0(sp)
    ee50:	dec00204 	addi	sp,sp,8
    ee54:	f800283a 	ret

0000ee58 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    ee58:	defff804 	addi	sp,sp,-32
    ee5c:	dfc00715 	stw	ra,28(sp)
    ee60:	df000615 	stw	fp,24(sp)
    ee64:	df000604 	addi	fp,sp,24
    ee68:	e13ffc15 	stw	r4,-16(fp)
    ee6c:	e17ffd15 	stw	r5,-12(fp)
    ee70:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    ee74:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ee78:	e0bffc17 	ldw	r2,-16(fp)
    ee7c:	1004803a 	cmplt	r2,r2,zero
    ee80:	1000081e 	bne	r2,zero,eea4 <lseek+0x4c>
    ee84:	e0bffc17 	ldw	r2,-16(fp)
    ee88:	10800324 	muli	r2,r2,12
    ee8c:	1007883a 	mov	r3,r2
    ee90:	00820034 	movhi	r2,2048
    ee94:	1083ce04 	addi	r2,r2,3896
    ee98:	1887883a 	add	r3,r3,r2
    ee9c:	e0ffff15 	stw	r3,-4(fp)
    eea0:	00000106 	br	eea8 <lseek+0x50>
    eea4:	e03fff15 	stw	zero,-4(fp)
    eea8:	e0bfff17 	ldw	r2,-4(fp)
    eeac:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
    eeb0:	e0bffb17 	ldw	r2,-20(fp)
    eeb4:	1005003a 	cmpeq	r2,r2,zero
    eeb8:	1000111e 	bne	r2,zero,ef00 <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    eebc:	e0bffb17 	ldw	r2,-20(fp)
    eec0:	10800017 	ldw	r2,0(r2)
    eec4:	10800717 	ldw	r2,28(r2)
    eec8:	1005003a 	cmpeq	r2,r2,zero
    eecc:	1000091e 	bne	r2,zero,eef4 <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    eed0:	e0bffb17 	ldw	r2,-20(fp)
    eed4:	10800017 	ldw	r2,0(r2)
    eed8:	10800717 	ldw	r2,28(r2)
    eedc:	e13ffb17 	ldw	r4,-20(fp)
    eee0:	e17ffd17 	ldw	r5,-12(fp)
    eee4:	e1bffe17 	ldw	r6,-8(fp)
    eee8:	103ee83a 	callr	r2
    eeec:	e0bffa15 	stw	r2,-24(fp)
    eef0:	00000506 	br	ef08 <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    eef4:	00bfde84 	movi	r2,-134
    eef8:	e0bffa15 	stw	r2,-24(fp)
    eefc:	00000206 	br	ef08 <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
    ef00:	00bfebc4 	movi	r2,-81
    ef04:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
    ef08:	e0bffa17 	ldw	r2,-24(fp)
    ef0c:	1004403a 	cmpge	r2,r2,zero
    ef10:	1000071e 	bne	r2,zero,ef30 <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
    ef14:	000ef480 	call	ef48 <alt_get_errno>
    ef18:	1007883a 	mov	r3,r2
    ef1c:	e0bffa17 	ldw	r2,-24(fp)
    ef20:	0085c83a 	sub	r2,zero,r2
    ef24:	18800015 	stw	r2,0(r3)
    rc = -1;
    ef28:	00bfffc4 	movi	r2,-1
    ef2c:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
    ef30:	e0bffa17 	ldw	r2,-24(fp)
}
    ef34:	e037883a 	mov	sp,fp
    ef38:	dfc00117 	ldw	ra,4(sp)
    ef3c:	df000017 	ldw	fp,0(sp)
    ef40:	dec00204 	addi	sp,sp,8
    ef44:	f800283a 	ret

0000ef48 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ef48:	defffd04 	addi	sp,sp,-12
    ef4c:	dfc00215 	stw	ra,8(sp)
    ef50:	df000115 	stw	fp,4(sp)
    ef54:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ef58:	00820034 	movhi	r2,2048
    ef5c:	10893904 	addi	r2,r2,9444
    ef60:	10800017 	ldw	r2,0(r2)
    ef64:	1005003a 	cmpeq	r2,r2,zero
    ef68:	1000061e 	bne	r2,zero,ef84 <alt_get_errno+0x3c>
    ef6c:	00820034 	movhi	r2,2048
    ef70:	10893904 	addi	r2,r2,9444
    ef74:	10800017 	ldw	r2,0(r2)
    ef78:	103ee83a 	callr	r2
    ef7c:	e0bfff15 	stw	r2,-4(fp)
    ef80:	00000306 	br	ef90 <alt_get_errno+0x48>
    ef84:	00820034 	movhi	r2,2048
    ef88:	10896304 	addi	r2,r2,9612
    ef8c:	e0bfff15 	stw	r2,-4(fp)
    ef90:	e0bfff17 	ldw	r2,-4(fp)
}
    ef94:	e037883a 	mov	sp,fp
    ef98:	dfc00117 	ldw	ra,4(sp)
    ef9c:	df000017 	ldw	fp,0(sp)
    efa0:	dec00204 	addi	sp,sp,8
    efa4:	f800283a 	ret

0000efa8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    efa8:	defffd04 	addi	sp,sp,-12
    efac:	dfc00215 	stw	ra,8(sp)
    efb0:	df000115 	stw	fp,4(sp)
    efb4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    efb8:	0009883a 	mov	r4,zero
    efbc:	000f4700 	call	f470 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    efc0:	000f4a40 	call	f4a4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    efc4:	01020034 	movhi	r4,2048
    efc8:	2100e704 	addi	r4,r4,924
    efcc:	01420034 	movhi	r5,2048
    efd0:	2940e704 	addi	r5,r5,924
    efd4:	01820034 	movhi	r6,2048
    efd8:	3180e704 	addi	r6,r6,924
    efdc:	0014a240 	call	14a24 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    efe0:	00147340 	call	14734 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    efe4:	01000074 	movhi	r4,1
    efe8:	2111e604 	addi	r4,r4,18328
    efec:	0015b180 	call	15b18 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    eff0:	d1203b17 	ldw	r4,-32532(gp)
    eff4:	d1603c17 	ldw	r5,-32528(gp)
    eff8:	d1a03d17 	ldw	r6,-32524(gp)
    effc:	00051a00 	call	51a0 <main>
    f000:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    f004:	01000044 	movi	r4,1
    f008:	000ea7c0 	call	ea7c <close>
  exit (result);
    f00c:	e13fff17 	ldw	r4,-4(fp)
    f010:	0015b2c0 	call	15b2c <exit>

0000f014 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    f014:	defffe04 	addi	sp,sp,-8
    f018:	df000115 	stw	fp,4(sp)
    f01c:	df000104 	addi	fp,sp,4
    f020:	e13fff15 	stw	r4,-4(fp)
}
    f024:	e037883a 	mov	sp,fp
    f028:	df000017 	ldw	fp,0(sp)
    f02c:	dec00104 	addi	sp,sp,4
    f030:	f800283a 	ret

0000f034 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    f034:	defffe04 	addi	sp,sp,-8
    f038:	df000115 	stw	fp,4(sp)
    f03c:	df000104 	addi	fp,sp,4
    f040:	e13fff15 	stw	r4,-4(fp)
}
    f044:	e037883a 	mov	sp,fp
    f048:	df000017 	ldw	fp,0(sp)
    f04c:	dec00104 	addi	sp,sp,4
    f050:	f800283a 	ret

0000f054 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    f054:	defff704 	addi	sp,sp,-36
    f058:	dfc00815 	stw	ra,32(sp)
    f05c:	df000715 	stw	fp,28(sp)
    f060:	df000704 	addi	fp,sp,28
    f064:	e13ffb15 	stw	r4,-20(fp)
    f068:	e17ffc15 	stw	r5,-16(fp)
    f06c:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f070:	e0bffb17 	ldw	r2,-20(fp)
    f074:	1004803a 	cmplt	r2,r2,zero
    f078:	1000081e 	bne	r2,zero,f09c <read+0x48>
    f07c:	e0bffb17 	ldw	r2,-20(fp)
    f080:	10800324 	muli	r2,r2,12
    f084:	1007883a 	mov	r3,r2
    f088:	00820034 	movhi	r2,2048
    f08c:	1083ce04 	addi	r2,r2,3896
    f090:	1887883a 	add	r3,r3,r2
    f094:	e0ffff15 	stw	r3,-4(fp)
    f098:	00000106 	br	f0a0 <read+0x4c>
    f09c:	e03fff15 	stw	zero,-4(fp)
    f0a0:	e0bfff17 	ldw	r2,-4(fp)
    f0a4:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f0a8:	e0bffa17 	ldw	r2,-24(fp)
    f0ac:	1005003a 	cmpeq	r2,r2,zero
    f0b0:	1000241e 	bne	r2,zero,f144 <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    f0b4:	e0bffa17 	ldw	r2,-24(fp)
    f0b8:	10800217 	ldw	r2,8(r2)
    f0bc:	108000cc 	andi	r2,r2,3
    f0c0:	10800060 	cmpeqi	r2,r2,1
    f0c4:	10001a1e 	bne	r2,zero,f130 <read+0xdc>
    f0c8:	e0bffa17 	ldw	r2,-24(fp)
    f0cc:	10800017 	ldw	r2,0(r2)
    f0d0:	10800517 	ldw	r2,20(r2)
    f0d4:	1005003a 	cmpeq	r2,r2,zero
    f0d8:	1000151e 	bne	r2,zero,f130 <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    f0dc:	e0bffa17 	ldw	r2,-24(fp)
    f0e0:	10800017 	ldw	r2,0(r2)
    f0e4:	10800517 	ldw	r2,20(r2)
    f0e8:	e17ffc17 	ldw	r5,-16(fp)
    f0ec:	e1bffd17 	ldw	r6,-12(fp)
    f0f0:	e13ffa17 	ldw	r4,-24(fp)
    f0f4:	103ee83a 	callr	r2
    f0f8:	e0bff915 	stw	r2,-28(fp)
    f0fc:	e0bff917 	ldw	r2,-28(fp)
    f100:	1004403a 	cmpge	r2,r2,zero
    f104:	1000071e 	bne	r2,zero,f124 <read+0xd0>
        {
          ALT_ERRNO = -rval;
    f108:	000f1740 	call	f174 <alt_get_errno>
    f10c:	e0fff917 	ldw	r3,-28(fp)
    f110:	00c7c83a 	sub	r3,zero,r3
    f114:	10c00015 	stw	r3,0(r2)
          return -1;
    f118:	00bfffc4 	movi	r2,-1
    f11c:	e0bffe15 	stw	r2,-8(fp)
    f120:	00000e06 	br	f15c <read+0x108>
        }
        return rval;
    f124:	e0bff917 	ldw	r2,-28(fp)
    f128:	e0bffe15 	stw	r2,-8(fp)
    f12c:	00000b06 	br	f15c <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
    f130:	000f1740 	call	f174 <alt_get_errno>
    f134:	1007883a 	mov	r3,r2
    f138:	00800344 	movi	r2,13
    f13c:	18800015 	stw	r2,0(r3)
    f140:	00000406 	br	f154 <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    f144:	000f1740 	call	f174 <alt_get_errno>
    f148:	1007883a 	mov	r3,r2
    f14c:	00801444 	movi	r2,81
    f150:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f154:	00bfffc4 	movi	r2,-1
    f158:	e0bffe15 	stw	r2,-8(fp)
    f15c:	e0bffe17 	ldw	r2,-8(fp)
}
    f160:	e037883a 	mov	sp,fp
    f164:	dfc00117 	ldw	ra,4(sp)
    f168:	df000017 	ldw	fp,0(sp)
    f16c:	dec00204 	addi	sp,sp,8
    f170:	f800283a 	ret

0000f174 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f174:	defffd04 	addi	sp,sp,-12
    f178:	dfc00215 	stw	ra,8(sp)
    f17c:	df000115 	stw	fp,4(sp)
    f180:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f184:	00820034 	movhi	r2,2048
    f188:	10893904 	addi	r2,r2,9444
    f18c:	10800017 	ldw	r2,0(r2)
    f190:	1005003a 	cmpeq	r2,r2,zero
    f194:	1000061e 	bne	r2,zero,f1b0 <alt_get_errno+0x3c>
    f198:	00820034 	movhi	r2,2048
    f19c:	10893904 	addi	r2,r2,9444
    f1a0:	10800017 	ldw	r2,0(r2)
    f1a4:	103ee83a 	callr	r2
    f1a8:	e0bfff15 	stw	r2,-4(fp)
    f1ac:	00000306 	br	f1bc <alt_get_errno+0x48>
    f1b0:	00820034 	movhi	r2,2048
    f1b4:	10896304 	addi	r2,r2,9612
    f1b8:	e0bfff15 	stw	r2,-4(fp)
    f1bc:	e0bfff17 	ldw	r2,-4(fp)
}
    f1c0:	e037883a 	mov	sp,fp
    f1c4:	dfc00117 	ldw	ra,4(sp)
    f1c8:	df000017 	ldw	fp,0(sp)
    f1cc:	dec00204 	addi	sp,sp,8
    f1d0:	f800283a 	ret

0000f1d4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    f1d4:	defffe04 	addi	sp,sp,-8
    f1d8:	df000115 	stw	fp,4(sp)
    f1dc:	df000104 	addi	fp,sp,4
    f1e0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    f1e4:	e0bfff17 	ldw	r2,-4(fp)
    f1e8:	108000d0 	cmplti	r2,r2,3
    f1ec:	10000d1e 	bne	r2,zero,f224 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    f1f0:	e0bfff17 	ldw	r2,-4(fp)
    f1f4:	00c20034 	movhi	r3,2048
    f1f8:	18c3ce04 	addi	r3,r3,3896
    f1fc:	10800324 	muli	r2,r2,12
    f200:	10c5883a 	add	r2,r2,r3
    f204:	10800204 	addi	r2,r2,8
    f208:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    f20c:	e0bfff17 	ldw	r2,-4(fp)
    f210:	00c20034 	movhi	r3,2048
    f214:	18c3ce04 	addi	r3,r3,3896
    f218:	10800324 	muli	r2,r2,12
    f21c:	10c5883a 	add	r2,r2,r3
    f220:	10000015 	stw	zero,0(r2)
  }
}
    f224:	e037883a 	mov	sp,fp
    f228:	df000017 	ldw	fp,0(sp)
    f22c:	dec00104 	addi	sp,sp,4
    f230:	f800283a 	ret

0000f234 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    f234:	defff804 	addi	sp,sp,-32
    f238:	df000715 	stw	fp,28(sp)
    f23c:	df000704 	addi	fp,sp,28
    f240:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    f244:	0005303a 	rdctl	r2,status
    f248:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    f24c:	e0fffb17 	ldw	r3,-20(fp)
    f250:	00bfff84 	movi	r2,-2
    f254:	1884703a 	and	r2,r3,r2
    f258:	1001703a 	wrctl	status,r2
  
  return context;
    f25c:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    f260:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    f264:	d0a01117 	ldw	r2,-32700(gp)
    f268:	10c000c4 	addi	r3,r2,3
    f26c:	00bfff04 	movi	r2,-4
    f270:	1884703a 	and	r2,r3,r2
    f274:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    f278:	d0e01117 	ldw	r3,-32700(gp)
    f27c:	e0bffe17 	ldw	r2,-8(fp)
    f280:	1887883a 	add	r3,r3,r2
    f284:	00840034 	movhi	r2,4096
    f288:	10800004 	addi	r2,r2,0
    f28c:	10c0072e 	bgeu	r2,r3,f2ac <sbrk+0x78>
    f290:	e0bffd17 	ldw	r2,-12(fp)
    f294:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    f298:	e0bffa17 	ldw	r2,-24(fp)
    f29c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    f2a0:	00bfffc4 	movi	r2,-1
    f2a4:	e0bfff15 	stw	r2,-4(fp)
    f2a8:	00000c06 	br	f2dc <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
    f2ac:	d0a01117 	ldw	r2,-32700(gp)
    f2b0:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
    f2b4:	d0e01117 	ldw	r3,-32700(gp)
    f2b8:	e0bffe17 	ldw	r2,-8(fp)
    f2bc:	1885883a 	add	r2,r3,r2
    f2c0:	d0a01115 	stw	r2,-32700(gp)
    f2c4:	e0bffd17 	ldw	r2,-12(fp)
    f2c8:	e0bff915 	stw	r2,-28(fp)
    f2cc:	e0bff917 	ldw	r2,-28(fp)
    f2d0:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    f2d4:	e0bffc17 	ldw	r2,-16(fp)
    f2d8:	e0bfff15 	stw	r2,-4(fp)
    f2dc:	e0bfff17 	ldw	r2,-4(fp)
} 
    f2e0:	e037883a 	mov	sp,fp
    f2e4:	df000017 	ldw	fp,0(sp)
    f2e8:	dec00104 	addi	sp,sp,4
    f2ec:	f800283a 	ret

0000f2f0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    f2f0:	defff704 	addi	sp,sp,-36
    f2f4:	dfc00815 	stw	ra,32(sp)
    f2f8:	df000715 	stw	fp,28(sp)
    f2fc:	df000704 	addi	fp,sp,28
    f300:	e13ffb15 	stw	r4,-20(fp)
    f304:	e17ffc15 	stw	r5,-16(fp)
    f308:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f30c:	e0bffb17 	ldw	r2,-20(fp)
    f310:	1004803a 	cmplt	r2,r2,zero
    f314:	1000081e 	bne	r2,zero,f338 <write+0x48>
    f318:	e0bffb17 	ldw	r2,-20(fp)
    f31c:	10800324 	muli	r2,r2,12
    f320:	1007883a 	mov	r3,r2
    f324:	00820034 	movhi	r2,2048
    f328:	1083ce04 	addi	r2,r2,3896
    f32c:	1887883a 	add	r3,r3,r2
    f330:	e0ffff15 	stw	r3,-4(fp)
    f334:	00000106 	br	f33c <write+0x4c>
    f338:	e03fff15 	stw	zero,-4(fp)
    f33c:	e0bfff17 	ldw	r2,-4(fp)
    f340:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f344:	e0bffa17 	ldw	r2,-24(fp)
    f348:	1005003a 	cmpeq	r2,r2,zero
    f34c:	1000241e 	bne	r2,zero,f3e0 <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    f350:	e0bffa17 	ldw	r2,-24(fp)
    f354:	10800217 	ldw	r2,8(r2)
    f358:	108000cc 	andi	r2,r2,3
    f35c:	1005003a 	cmpeq	r2,r2,zero
    f360:	10001a1e 	bne	r2,zero,f3cc <write+0xdc>
    f364:	e0bffa17 	ldw	r2,-24(fp)
    f368:	10800017 	ldw	r2,0(r2)
    f36c:	10800617 	ldw	r2,24(r2)
    f370:	1005003a 	cmpeq	r2,r2,zero
    f374:	1000151e 	bne	r2,zero,f3cc <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    f378:	e0bffa17 	ldw	r2,-24(fp)
    f37c:	10800017 	ldw	r2,0(r2)
    f380:	10800617 	ldw	r2,24(r2)
    f384:	e17ffc17 	ldw	r5,-16(fp)
    f388:	e1bffd17 	ldw	r6,-12(fp)
    f38c:	e13ffa17 	ldw	r4,-24(fp)
    f390:	103ee83a 	callr	r2
    f394:	e0bff915 	stw	r2,-28(fp)
    f398:	e0bff917 	ldw	r2,-28(fp)
    f39c:	1004403a 	cmpge	r2,r2,zero
    f3a0:	1000071e 	bne	r2,zero,f3c0 <write+0xd0>
      {
        ALT_ERRNO = -rval;
    f3a4:	000f4100 	call	f410 <alt_get_errno>
    f3a8:	e0fff917 	ldw	r3,-28(fp)
    f3ac:	00c7c83a 	sub	r3,zero,r3
    f3b0:	10c00015 	stw	r3,0(r2)
        return -1;
    f3b4:	00bfffc4 	movi	r2,-1
    f3b8:	e0bffe15 	stw	r2,-8(fp)
    f3bc:	00000e06 	br	f3f8 <write+0x108>
      }
      return rval;
    f3c0:	e0bff917 	ldw	r2,-28(fp)
    f3c4:	e0bffe15 	stw	r2,-8(fp)
    f3c8:	00000b06 	br	f3f8 <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
    f3cc:	000f4100 	call	f410 <alt_get_errno>
    f3d0:	1007883a 	mov	r3,r2
    f3d4:	00800344 	movi	r2,13
    f3d8:	18800015 	stw	r2,0(r3)
    f3dc:	00000406 	br	f3f0 <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    f3e0:	000f4100 	call	f410 <alt_get_errno>
    f3e4:	1007883a 	mov	r3,r2
    f3e8:	00801444 	movi	r2,81
    f3ec:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f3f0:	00bfffc4 	movi	r2,-1
    f3f4:	e0bffe15 	stw	r2,-8(fp)
    f3f8:	e0bffe17 	ldw	r2,-8(fp)
}
    f3fc:	e037883a 	mov	sp,fp
    f400:	dfc00117 	ldw	ra,4(sp)
    f404:	df000017 	ldw	fp,0(sp)
    f408:	dec00204 	addi	sp,sp,8
    f40c:	f800283a 	ret

0000f410 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f410:	defffd04 	addi	sp,sp,-12
    f414:	dfc00215 	stw	ra,8(sp)
    f418:	df000115 	stw	fp,4(sp)
    f41c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f420:	00820034 	movhi	r2,2048
    f424:	10893904 	addi	r2,r2,9444
    f428:	10800017 	ldw	r2,0(r2)
    f42c:	1005003a 	cmpeq	r2,r2,zero
    f430:	1000061e 	bne	r2,zero,f44c <alt_get_errno+0x3c>
    f434:	00820034 	movhi	r2,2048
    f438:	10893904 	addi	r2,r2,9444
    f43c:	10800017 	ldw	r2,0(r2)
    f440:	103ee83a 	callr	r2
    f444:	e0bfff15 	stw	r2,-4(fp)
    f448:	00000306 	br	f458 <alt_get_errno+0x48>
    f44c:	00820034 	movhi	r2,2048
    f450:	10896304 	addi	r2,r2,9612
    f454:	e0bfff15 	stw	r2,-4(fp)
    f458:	e0bfff17 	ldw	r2,-4(fp)
}
    f45c:	e037883a 	mov	sp,fp
    f460:	dfc00117 	ldw	ra,4(sp)
    f464:	df000017 	ldw	fp,0(sp)
    f468:	dec00204 	addi	sp,sp,8
    f46c:	f800283a 	ret

0000f470 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    f470:	defffd04 	addi	sp,sp,-12
    f474:	dfc00215 	stw	ra,8(sp)
    f478:	df000115 	stw	fp,4(sp)
    f47c:	df000104 	addi	fp,sp,4
    f480:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
    f484:	0014f340 	call	14f34 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    f488:	00800044 	movi	r2,1
    f48c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    f490:	e037883a 	mov	sp,fp
    f494:	dfc00117 	ldw	ra,4(sp)
    f498:	df000017 	ldw	fp,0(sp)
    f49c:	dec00204 	addi	sp,sp,8
    f4a0:	f800283a 	ret

0000f4a4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    f4a4:	defffd04 	addi	sp,sp,-12
    f4a8:	dfc00215 	stw	ra,8(sp)
    f4ac:	df000115 	stw	fp,4(sp)
    f4b0:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
    f4b4:	01000134 	movhi	r4,4
    f4b8:	210c1004 	addi	r4,r4,12352
    f4bc:	000b883a 	mov	r5,zero
    f4c0:	000d883a 	mov	r6,zero
    f4c4:	01c0fa04 	movi	r7,1000
    f4c8:	001301c0 	call	1301c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
    f4cc:	01020034 	movhi	r4,2048
    f4d0:	21042e04 	addi	r4,r4,4280
    f4d4:	000f8480 	call	f848 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    f4d8:	01020034 	movhi	r4,2048
    f4dc:	21046e04 	addi	r4,r4,4536
    f4e0:	000b883a 	mov	r5,zero
    f4e4:	01800144 	movi	r6,5
    f4e8:	00117100 	call	11710 <altera_avalon_jtag_uart_init>
    f4ec:	01020034 	movhi	r4,2048
    f4f0:	21046404 	addi	r4,r4,4496
    f4f4:	000f8100 	call	f810 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
    f4f8:	01020034 	movhi	r4,2048
    f4fc:	21088604 	addi	r4,r4,8728
    f500:	0012e140 	call	12e14 <altera_avalon_lcd_16207_init>
    f504:	01020034 	movhi	r4,2048
    f508:	21087c04 	addi	r4,r4,8688
    f50c:	000f8100 	call	f810 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
    ALTERA_AVALON_UART_INIT ( UART, uart);
    f510:	01020034 	movhi	r4,2048
    f514:	2108ce04 	addi	r4,r4,9016
    f518:	000b883a 	mov	r5,zero
    f51c:	018000c4 	movi	r6,3
    f520:	001319c0 	call	1319c <altera_avalon_uart_init>
    f524:	01020034 	movhi	r4,2048
    f528:	2108c404 	addi	r4,r4,8976
    f52c:	000f8100 	call	f810 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
    f530:	01020034 	movhi	r4,2048
    f534:	2108f504 	addi	r4,r4,9172
    f538:	0013b7c0 	call	13b7c <alt_up_ps2_init>
    f53c:	01020034 	movhi	r4,2048
    f540:	2108f504 	addi	r4,r4,9172
    f544:	000f8100 	call	f810 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
    f548:	00820034 	movhi	r2,2048
    f54c:	10890304 	addi	r2,r2,9228
    f550:	10800a17 	ldw	r2,40(r2)
    f554:	10800104 	addi	r2,r2,4
    f558:	10800017 	ldw	r2,0(r2)
    f55c:	10ffffcc 	andi	r3,r2,65535
    f560:	00820034 	movhi	r2,2048
    f564:	10890304 	addi	r2,r2,9228
    f568:	10c00c15 	stw	r3,48(r2)
    f56c:	00820034 	movhi	r2,2048
    f570:	10890304 	addi	r2,r2,9228
    f574:	10800a17 	ldw	r2,40(r2)
    f578:	10800104 	addi	r2,r2,4
    f57c:	10800017 	ldw	r2,0(r2)
    f580:	1005d43a 	srai	r2,r2,16
    f584:	10ffffcc 	andi	r3,r2,65535
    f588:	00820034 	movhi	r2,2048
    f58c:	10890304 	addi	r2,r2,9228
    f590:	10c00d15 	stw	r3,52(r2)
    f594:	00820034 	movhi	r2,2048
    f598:	10890304 	addi	r2,r2,9228
    f59c:	10800c17 	ldw	r2,48(r2)
    f5a0:	10801068 	cmpgeui	r2,r2,65
    f5a4:	1000081e 	bne	r2,zero,f5c8 <alt_sys_init+0x124>
    f5a8:	00c20034 	movhi	r3,2048
    f5ac:	18c90304 	addi	r3,r3,9228
    f5b0:	00800fc4 	movi	r2,63
    f5b4:	18800f15 	stw	r2,60(r3)
    f5b8:	00c20034 	movhi	r3,2048
    f5bc:	18c90304 	addi	r3,r3,9228
    f5c0:	00800184 	movi	r2,6
    f5c4:	18801015 	stw	r2,64(r3)
    f5c8:	00820034 	movhi	r2,2048
    f5cc:	10890304 	addi	r2,r2,9228
    f5d0:	10800d17 	ldw	r2,52(r2)
    f5d4:	10800868 	cmpgeui	r2,r2,33
    f5d8:	1000041e 	bne	r2,zero,f5ec <alt_sys_init+0x148>
    f5dc:	00c20034 	movhi	r3,2048
    f5e0:	18c90304 	addi	r3,r3,9228
    f5e4:	008007c4 	movi	r2,31
    f5e8:	18801115 	stw	r2,68(r3)
    f5ec:	01020034 	movhi	r4,2048
    f5f0:	21090304 	addi	r4,r4,9228
    f5f4:	00141500 	call	14150 <alt_up_char_buffer_init>
    f5f8:	01020034 	movhi	r4,2048
    f5fc:	21090304 	addi	r4,r4,9228
    f600:	000f8100 	call	f810 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
    f604:	00820034 	movhi	r2,2048
    f608:	10891504 	addi	r2,r2,9300
    f60c:	10800a17 	ldw	r2,40(r2)
    f610:	10800017 	ldw	r2,0(r2)
    f614:	1007883a 	mov	r3,r2
    f618:	00820034 	movhi	r2,2048
    f61c:	10891504 	addi	r2,r2,9300
    f620:	10c00b15 	stw	r3,44(r2)
    f624:	00820034 	movhi	r2,2048
    f628:	10891504 	addi	r2,r2,9300
    f62c:	10800a17 	ldw	r2,40(r2)
    f630:	10800104 	addi	r2,r2,4
    f634:	10800017 	ldw	r2,0(r2)
    f638:	1007883a 	mov	r3,r2
    f63c:	00820034 	movhi	r2,2048
    f640:	10891504 	addi	r2,r2,9300
    f644:	10c00c15 	stw	r3,48(r2)
    f648:	00820034 	movhi	r2,2048
    f64c:	10891504 	addi	r2,r2,9300
    f650:	10800a17 	ldw	r2,40(r2)
    f654:	10800204 	addi	r2,r2,8
    f658:	10800017 	ldw	r2,0(r2)
    f65c:	10ffffcc 	andi	r3,r2,65535
    f660:	00820034 	movhi	r2,2048
    f664:	10891504 	addi	r2,r2,9300
    f668:	10c00f15 	stw	r3,60(r2)
    f66c:	00820034 	movhi	r2,2048
    f670:	10891504 	addi	r2,r2,9300
    f674:	10800a17 	ldw	r2,40(r2)
    f678:	10800204 	addi	r2,r2,8
    f67c:	10800017 	ldw	r2,0(r2)
    f680:	1005d43a 	srai	r2,r2,16
    f684:	10ffffcc 	andi	r3,r2,65535
    f688:	00820034 	movhi	r2,2048
    f68c:	10891504 	addi	r2,r2,9300
    f690:	10c01015 	stw	r3,64(r2)
    f694:	00820034 	movhi	r2,2048
    f698:	10891504 	addi	r2,r2,9300
    f69c:	10800a17 	ldw	r2,40(r2)
    f6a0:	10800304 	addi	r2,r2,12
    f6a4:	10800017 	ldw	r2,0(r2)
    f6a8:	1005d07a 	srai	r2,r2,1
    f6ac:	10c0004c 	andi	r3,r2,1
    f6b0:	00820034 	movhi	r2,2048
    f6b4:	10891504 	addi	r2,r2,9300
    f6b8:	10c00d15 	stw	r3,52(r2)
    f6bc:	00820034 	movhi	r2,2048
    f6c0:	10891504 	addi	r2,r2,9300
    f6c4:	10800a17 	ldw	r2,40(r2)
    f6c8:	10800304 	addi	r2,r2,12
    f6cc:	10800017 	ldw	r2,0(r2)
    f6d0:	1005d13a 	srai	r2,r2,4
    f6d4:	10c003cc 	andi	r3,r2,15
    f6d8:	00820034 	movhi	r2,2048
    f6dc:	10891504 	addi	r2,r2,9300
    f6e0:	10c00e15 	stw	r3,56(r2)
    f6e4:	00820034 	movhi	r2,2048
    f6e8:	10891504 	addi	r2,r2,9300
    f6ec:	10800a17 	ldw	r2,40(r2)
    f6f0:	10800304 	addi	r2,r2,12
    f6f4:	10800017 	ldw	r2,0(r2)
    f6f8:	1005d43a 	srai	r2,r2,16
    f6fc:	1007883a 	mov	r3,r2
    f700:	00bfffc4 	movi	r2,-1
    f704:	1884703a 	and	r2,r3,r2
    f708:	e0bfff45 	stb	r2,-3(fp)
    f70c:	00820034 	movhi	r2,2048
    f710:	10891504 	addi	r2,r2,9300
    f714:	10800a17 	ldw	r2,40(r2)
    f718:	10800304 	addi	r2,r2,12
    f71c:	10800017 	ldw	r2,0(r2)
    f720:	1005d63a 	srai	r2,r2,24
    f724:	1007883a 	mov	r3,r2
    f728:	00bfffc4 	movi	r2,-1
    f72c:	1884703a 	and	r2,r3,r2
    f730:	e0bfff05 	stb	r2,-4(fp)
    f734:	00820034 	movhi	r2,2048
    f738:	10891504 	addi	r2,r2,9300
    f73c:	10800e17 	ldw	r2,56(r2)
    f740:	10800058 	cmpnei	r2,r2,1
    f744:	1000041e 	bne	r2,zero,f758 <alt_sys_init+0x2b4>
    f748:	00820034 	movhi	r2,2048
    f74c:	10891504 	addi	r2,r2,9300
    f750:	10001115 	stw	zero,68(r2)
    f754:	00000e06 	br	f790 <alt_sys_init+0x2ec>
    f758:	00820034 	movhi	r2,2048
    f75c:	10891504 	addi	r2,r2,9300
    f760:	10800e17 	ldw	r2,56(r2)
    f764:	10800098 	cmpnei	r2,r2,2
    f768:	1000051e 	bne	r2,zero,f780 <alt_sys_init+0x2dc>
    f76c:	00c20034 	movhi	r3,2048
    f770:	18c91504 	addi	r3,r3,9300
    f774:	00800044 	movi	r2,1
    f778:	18801115 	stw	r2,68(r3)
    f77c:	00000406 	br	f790 <alt_sys_init+0x2ec>
    f780:	00c20034 	movhi	r3,2048
    f784:	18c91504 	addi	r3,r3,9300
    f788:	00800084 	movi	r2,2
    f78c:	18801115 	stw	r2,68(r3)
    f790:	e0ffff43 	ldbu	r3,-3(fp)
    f794:	00800804 	movi	r2,32
    f798:	10c7c83a 	sub	r3,r2,r3
    f79c:	00bfffc4 	movi	r2,-1
    f7a0:	10c6d83a 	srl	r3,r2,r3
    f7a4:	00820034 	movhi	r2,2048
    f7a8:	10891504 	addi	r2,r2,9300
    f7ac:	10c01215 	stw	r3,72(r2)
    f7b0:	e0ffff43 	ldbu	r3,-3(fp)
    f7b4:	00820034 	movhi	r2,2048
    f7b8:	10891504 	addi	r2,r2,9300
    f7bc:	10801117 	ldw	r2,68(r2)
    f7c0:	1887883a 	add	r3,r3,r2
    f7c4:	00820034 	movhi	r2,2048
    f7c8:	10891504 	addi	r2,r2,9300
    f7cc:	10c01315 	stw	r3,76(r2)
    f7d0:	e0ffff03 	ldbu	r3,-4(fp)
    f7d4:	00800804 	movi	r2,32
    f7d8:	10c7c83a 	sub	r3,r2,r3
    f7dc:	00bfffc4 	movi	r2,-1
    f7e0:	10c6d83a 	srl	r3,r2,r3
    f7e4:	00820034 	movhi	r2,2048
    f7e8:	10891504 	addi	r2,r2,9300
    f7ec:	10c01415 	stw	r3,80(r2)
    f7f0:	01020034 	movhi	r4,2048
    f7f4:	21091504 	addi	r4,r4,9300
    f7f8:	000f8100 	call	f810 <alt_dev_reg>
}
    f7fc:	e037883a 	mov	sp,fp
    f800:	dfc00117 	ldw	ra,4(sp)
    f804:	df000017 	ldw	fp,0(sp)
    f808:	dec00204 	addi	sp,sp,8
    f80c:	f800283a 	ret

0000f810 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    f810:	defffd04 	addi	sp,sp,-12
    f814:	dfc00215 	stw	ra,8(sp)
    f818:	df000115 	stw	fp,4(sp)
    f81c:	df000104 	addi	fp,sp,4
    f820:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    f824:	e13fff17 	ldw	r4,-4(fp)
    f828:	01420034 	movhi	r5,2048
    f82c:	29493604 	addi	r5,r5,9432
    f830:	00146200 	call	14620 <alt_dev_llist_insert>
}
    f834:	e037883a 	mov	sp,fp
    f838:	dfc00117 	ldw	ra,4(sp)
    f83c:	df000017 	ldw	fp,0(sp)
    f840:	dec00204 	addi	sp,sp,8
    f844:	f800283a 	ret

0000f848 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    f848:	defffc04 	addi	sp,sp,-16
    f84c:	dfc00315 	stw	ra,12(sp)
    f850:	df000215 	stw	fp,8(sp)
    f854:	df000204 	addi	fp,sp,8
    f858:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    f85c:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    f860:	e13fff17 	ldw	r4,-4(fp)
    f864:	0010d400 	call	10d40 <alt_read_cfi_width>
    f868:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f86c:	e0bffe17 	ldw	r2,-8(fp)
    f870:	1004c03a 	cmpne	r2,r2,zero
    f874:	1000031e 	bne	r2,zero,f884 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
    f878:	e13fff17 	ldw	r4,-4(fp)
    f87c:	00104580 	call	10458 <alt_set_flash_width_func>
    f880:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f884:	e0bffe17 	ldw	r2,-8(fp)
    f888:	1004c03a 	cmpne	r2,r2,zero
    f88c:	1000031e 	bne	r2,zero,f89c <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
    f890:	e13fff17 	ldw	r4,-4(fp)
    f894:	00107600 	call	10760 <alt_read_cfi_table>
    f898:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    f89c:	e0bffe17 	ldw	r2,-8(fp)
    f8a0:	1004c03a 	cmpne	r2,r2,zero
    f8a4:	1000031e 	bne	r2,zero,f8b4 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
    f8a8:	e13fff17 	ldw	r4,-4(fp)
    f8ac:	00106380 	call	10638 <alt_set_flash_algorithm_func>
    f8b0:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    f8b4:	e0bffe17 	ldw	r2,-8(fp)
    f8b8:	1004c03a 	cmpne	r2,r2,zero
    f8bc:	1000031e 	bne	r2,zero,f8cc <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
    f8c0:	e13fff17 	ldw	r4,-4(fp)
    f8c4:	000f8e40 	call	f8e4 <alt_flash_device_register>
    f8c8:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    f8cc:	e0bffe17 	ldw	r2,-8(fp)
}
    f8d0:	e037883a 	mov	sp,fp
    f8d4:	dfc00117 	ldw	ra,4(sp)
    f8d8:	df000017 	ldw	fp,0(sp)
    f8dc:	dec00204 	addi	sp,sp,8
    f8e0:	f800283a 	ret

0000f8e4 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    f8e4:	defffd04 	addi	sp,sp,-12
    f8e8:	dfc00215 	stw	ra,8(sp)
    f8ec:	df000115 	stw	fp,4(sp)
    f8f0:	df000104 	addi	fp,sp,4
    f8f4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    f8f8:	e13fff17 	ldw	r4,-4(fp)
    f8fc:	01420034 	movhi	r5,2048
    f900:	29493d04 	addi	r5,r5,9460
    f904:	00146200 	call	14620 <alt_dev_llist_insert>
}
    f908:	e037883a 	mov	sp,fp
    f90c:	dfc00117 	ldw	ra,4(sp)
    f910:	df000017 	ldw	fp,0(sp)
    f914:	dec00204 	addi	sp,sp,8
    f918:	f800283a 	ret

0000f91c <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    f91c:	deffef04 	addi	sp,sp,-68
    f920:	dfc01015 	stw	ra,64(sp)
    f924:	df000f15 	stw	fp,60(sp)
    f928:	df000f04 	addi	fp,sp,60
    f92c:	e13ffa15 	stw	r4,-24(fp)
    f930:	e17ffb15 	stw	r5,-20(fp)
    f934:	e1bffc15 	stw	r6,-16(fp)
    f938:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    f93c:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    f940:	e0bffd17 	ldw	r2,-12(fp)
    f944:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
    f948:	e0bffb17 	ldw	r2,-20(fp)
    f94c:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    f950:	e0bffa17 	ldw	r2,-24(fp)
    f954:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    f958:	e03ff815 	stw	zero,-32(fp)
    f95c:	00008e06 	br	fb98 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    f960:	e0bff817 	ldw	r2,-32(fp)
    f964:	e0fff217 	ldw	r3,-56(fp)
    f968:	1004913a 	slli	r2,r2,4
    f96c:	10c5883a 	add	r2,r2,r3
    f970:	10800d04 	addi	r2,r2,52
    f974:	10c00017 	ldw	r3,0(r2)
    f978:	e0bffb17 	ldw	r2,-20(fp)
    f97c:	10c08316 	blt	r2,r3,fb8c <alt_flash_cfi_write+0x270>
    f980:	e0bff817 	ldw	r2,-32(fp)
    f984:	e0fff217 	ldw	r3,-56(fp)
    f988:	1004913a 	slli	r2,r2,4
    f98c:	10c5883a 	add	r2,r2,r3
    f990:	10800d04 	addi	r2,r2,52
    f994:	11000017 	ldw	r4,0(r2)
    f998:	e0bff817 	ldw	r2,-32(fp)
    f99c:	e0fff217 	ldw	r3,-56(fp)
    f9a0:	1004913a 	slli	r2,r2,4
    f9a4:	10c5883a 	add	r2,r2,r3
    f9a8:	10800e04 	addi	r2,r2,56
    f9ac:	10800017 	ldw	r2,0(r2)
    f9b0:	2087883a 	add	r3,r4,r2
    f9b4:	e0bffb17 	ldw	r2,-20(fp)
    f9b8:	10c0740e 	bge	r2,r3,fb8c <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    f9bc:	e0bff817 	ldw	r2,-32(fp)
    f9c0:	e0fff217 	ldw	r3,-56(fp)
    f9c4:	1004913a 	slli	r2,r2,4
    f9c8:	10c5883a 	add	r2,r2,r3
    f9cc:	10800d04 	addi	r2,r2,52
    f9d0:	10800017 	ldw	r2,0(r2)
    f9d4:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    f9d8:	e03ff715 	stw	zero,-36(fp)
    f9dc:	00006306 	br	fb6c <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
    f9e0:	e0fffb17 	ldw	r3,-20(fp)
    f9e4:	e0bff417 	ldw	r2,-48(fp)
    f9e8:	18805416 	blt	r3,r2,fb3c <alt_flash_cfi_write+0x220>
    f9ec:	e0bff817 	ldw	r2,-32(fp)
    f9f0:	e0fff217 	ldw	r3,-56(fp)
    f9f4:	1004913a 	slli	r2,r2,4
    f9f8:	10c5883a 	add	r2,r2,r3
    f9fc:	10801004 	addi	r2,r2,64
    fa00:	10c00017 	ldw	r3,0(r2)
    fa04:	e0bff417 	ldw	r2,-48(fp)
    fa08:	1887883a 	add	r3,r3,r2
    fa0c:	e0bffb17 	ldw	r2,-20(fp)
    fa10:	10c04a0e 	bge	r2,r3,fb3c <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    fa14:	e0bff817 	ldw	r2,-32(fp)
    fa18:	e0fff217 	ldw	r3,-56(fp)
    fa1c:	1004913a 	slli	r2,r2,4
    fa20:	10c5883a 	add	r2,r2,r3
    fa24:	10801004 	addi	r2,r2,64
    fa28:	10c00017 	ldw	r3,0(r2)
    fa2c:	e0bff417 	ldw	r2,-48(fp)
    fa30:	1887883a 	add	r3,r3,r2
    fa34:	e0bffb17 	ldw	r2,-20(fp)
    fa38:	1885c83a 	sub	r2,r3,r2
    fa3c:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    fa40:	e0bff617 	ldw	r2,-40(fp)
    fa44:	e0bfff15 	stw	r2,-4(fp)
    fa48:	e0fffd17 	ldw	r3,-12(fp)
    fa4c:	e0fffe15 	stw	r3,-8(fp)
    fa50:	e0bfff17 	ldw	r2,-4(fp)
    fa54:	e0fffe17 	ldw	r3,-8(fp)
    fa58:	10c0020e 	bge	r2,r3,fa64 <alt_flash_cfi_write+0x148>
    fa5c:	e0bfff17 	ldw	r2,-4(fp)
    fa60:	e0bffe15 	stw	r2,-8(fp)
    fa64:	e0fffe17 	ldw	r3,-8(fp)
    fa68:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
    fa6c:	e0bff217 	ldw	r2,-56(fp)
    fa70:	10800a17 	ldw	r2,40(r2)
    fa74:	1007883a 	mov	r3,r2
    fa78:	e0bffb17 	ldw	r2,-20(fp)
    fa7c:	188b883a 	add	r5,r3,r2
    fa80:	e1bff617 	ldw	r6,-40(fp)
    fa84:	e13ffc17 	ldw	r4,-16(fp)
    fa88:	00052c40 	call	52c4 <memcmp>
    fa8c:	1005003a 	cmpeq	r2,r2,zero
    fa90:	1000131e 	bne	r2,zero,fae0 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    fa94:	e0bff217 	ldw	r2,-56(fp)
    fa98:	10800817 	ldw	r2,32(r2)
    fa9c:	e13ff217 	ldw	r4,-56(fp)
    faa0:	e17ff417 	ldw	r5,-48(fp)
    faa4:	103ee83a 	callr	r2
    faa8:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    faac:	e0bff917 	ldw	r2,-28(fp)
    fab0:	1004c03a 	cmpne	r2,r2,zero
    fab4:	10000a1e 	bne	r2,zero,fae0 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
    fab8:	e0bff217 	ldw	r2,-56(fp)
    fabc:	10c00917 	ldw	r3,36(r2)
    fac0:	e13ff217 	ldw	r4,-56(fp)
    fac4:	e0bff617 	ldw	r2,-40(fp)
    fac8:	d8800015 	stw	r2,0(sp)
    facc:	e17ff417 	ldw	r5,-48(fp)
    fad0:	e1bffb17 	ldw	r6,-20(fp)
    fad4:	e1fffc17 	ldw	r7,-16(fp)
    fad8:	183ee83a 	callr	r3
    fadc:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    fae0:	e0fffd17 	ldw	r3,-12(fp)
    fae4:	e0bff617 	ldw	r2,-40(fp)
    fae8:	18802f26 	beq	r3,r2,fba8 <alt_flash_cfi_write+0x28c>
    faec:	e0bff917 	ldw	r2,-28(fp)
    faf0:	1004c03a 	cmpne	r2,r2,zero
    faf4:	10002c1e 	bne	r2,zero,fba8 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
    faf8:	e0fffd17 	ldw	r3,-12(fp)
    fafc:	e0bff617 	ldw	r2,-40(fp)
    fb00:	1885c83a 	sub	r2,r3,r2
    fb04:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    fb08:	e0bff817 	ldw	r2,-32(fp)
    fb0c:	e0fff217 	ldw	r3,-56(fp)
    fb10:	1004913a 	slli	r2,r2,4
    fb14:	10c5883a 	add	r2,r2,r3
    fb18:	10801004 	addi	r2,r2,64
    fb1c:	10c00017 	ldw	r3,0(r2)
    fb20:	e0bff417 	ldw	r2,-48(fp)
    fb24:	1885883a 	add	r2,r3,r2
    fb28:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    fb2c:	e0fffc17 	ldw	r3,-16(fp)
    fb30:	e0bff617 	ldw	r2,-40(fp)
    fb34:	1885883a 	add	r2,r3,r2
    fb38:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    fb3c:	e0bff817 	ldw	r2,-32(fp)
    fb40:	e0fff217 	ldw	r3,-56(fp)
    fb44:	1004913a 	slli	r2,r2,4
    fb48:	10c5883a 	add	r2,r2,r3
    fb4c:	10801004 	addi	r2,r2,64
    fb50:	10c00017 	ldw	r3,0(r2)
    fb54:	e0bff417 	ldw	r2,-48(fp)
    fb58:	10c5883a 	add	r2,r2,r3
    fb5c:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    fb60:	e0bff717 	ldw	r2,-36(fp)
    fb64:	10800044 	addi	r2,r2,1
    fb68:	e0bff715 	stw	r2,-36(fp)
    fb6c:	e0bff817 	ldw	r2,-32(fp)
    fb70:	e0fff217 	ldw	r3,-56(fp)
    fb74:	1004913a 	slli	r2,r2,4
    fb78:	10c5883a 	add	r2,r2,r3
    fb7c:	10800f04 	addi	r2,r2,60
    fb80:	10c00017 	ldw	r3,0(r2)
    fb84:	e0bff717 	ldw	r2,-36(fp)
    fb88:	10ff9516 	blt	r2,r3,f9e0 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    fb8c:	e0bff817 	ldw	r2,-32(fp)
    fb90:	10800044 	addi	r2,r2,1
    fb94:	e0bff815 	stw	r2,-32(fp)
    fb98:	e0bff217 	ldw	r2,-56(fp)
    fb9c:	10c00c17 	ldw	r3,48(r2)
    fba0:	e0bff817 	ldw	r2,-32(fp)
    fba4:	10ff6e16 	blt	r2,r3,f960 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    fba8:	e0bff217 	ldw	r2,-56(fp)
    fbac:	10800a17 	ldw	r2,40(r2)
    fbb0:	1007883a 	mov	r3,r2
    fbb4:	e0bff317 	ldw	r2,-52(fp)
    fbb8:	1889883a 	add	r4,r3,r2
    fbbc:	e17ff517 	ldw	r5,-44(fp)
    fbc0:	00145a80 	call	145a8 <alt_dcache_flush>
  return ret_code;
    fbc4:	e0bff917 	ldw	r2,-28(fp)
}
    fbc8:	e037883a 	mov	sp,fp
    fbcc:	dfc00117 	ldw	ra,4(sp)
    fbd0:	df000017 	ldw	fp,0(sp)
    fbd4:	dec00204 	addi	sp,sp,8
    fbd8:	f800283a 	ret

0000fbdc <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    fbdc:	defffa04 	addi	sp,sp,-24
    fbe0:	df000515 	stw	fp,20(sp)
    fbe4:	df000504 	addi	fp,sp,20
    fbe8:	e13ffd15 	stw	r4,-12(fp)
    fbec:	e17ffe15 	stw	r5,-8(fp)
    fbf0:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    fbf4:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    fbf8:	e0bffd17 	ldw	r2,-12(fp)
    fbfc:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    fc00:	e0bffb17 	ldw	r2,-20(fp)
    fc04:	10c00c17 	ldw	r3,48(r2)
    fc08:	e0bfff17 	ldw	r2,-4(fp)
    fc0c:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    fc10:	e0bffb17 	ldw	r2,-20(fp)
    fc14:	10800c17 	ldw	r2,48(r2)
    fc18:	1004c03a 	cmpne	r2,r2,zero
    fc1c:	1000031e 	bne	r2,zero,fc2c <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
    fc20:	00bffec4 	movi	r2,-5
    fc24:	e0bffc15 	stw	r2,-16(fp)
    fc28:	00000b06 	br	fc58 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    fc2c:	e0bffb17 	ldw	r2,-20(fp)
    fc30:	10800c17 	ldw	r2,48(r2)
    fc34:	10800250 	cmplti	r2,r2,9
    fc38:	1000031e 	bne	r2,zero,fc48 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    fc3c:	00bffd04 	movi	r2,-12
    fc40:	e0bffc15 	stw	r2,-16(fp)
    fc44:	00000406 	br	fc58 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    fc48:	e0bffb17 	ldw	r2,-20(fp)
    fc4c:	10c00d04 	addi	r3,r2,52
    fc50:	e0bffe17 	ldw	r2,-8(fp)
    fc54:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    fc58:	e0bffc17 	ldw	r2,-16(fp)
}
    fc5c:	e037883a 	mov	sp,fp
    fc60:	df000017 	ldw	fp,0(sp)
    fc64:	dec00104 	addi	sp,sp,4
    fc68:	f800283a 	ret

0000fc6c <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    fc6c:	defff904 	addi	sp,sp,-28
    fc70:	dfc00615 	stw	ra,24(sp)
    fc74:	df000515 	stw	fp,20(sp)
    fc78:	df000504 	addi	fp,sp,20
    fc7c:	e13ffc15 	stw	r4,-16(fp)
    fc80:	e17ffd15 	stw	r5,-12(fp)
    fc84:	e1bffe15 	stw	r6,-8(fp)
    fc88:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    fc8c:	e0bffc17 	ldw	r2,-16(fp)
    fc90:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    fc94:	e0bffb17 	ldw	r2,-20(fp)
    fc98:	10800a17 	ldw	r2,40(r2)
    fc9c:	1007883a 	mov	r3,r2
    fca0:	e0bffd17 	ldw	r2,-12(fp)
    fca4:	1887883a 	add	r3,r3,r2
    fca8:	e1bfff17 	ldw	r6,-4(fp)
    fcac:	e0bffe17 	ldw	r2,-8(fp)
    fcb0:	1009883a 	mov	r4,r2
    fcb4:	180b883a 	mov	r5,r3
    fcb8:	00053380 	call	5338 <memcpy>
  return 0;
    fcbc:	0005883a 	mov	r2,zero
}
    fcc0:	e037883a 	mov	sp,fp
    fcc4:	dfc00117 	ldw	ra,4(sp)
    fcc8:	df000017 	ldw	fp,0(sp)
    fccc:	dec00204 	addi	sp,sp,8
    fcd0:	f800283a 	ret

0000fcd4 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    fcd4:	defffa04 	addi	sp,sp,-24
    fcd8:	df000515 	stw	fp,20(sp)
    fcdc:	df000504 	addi	fp,sp,20
    fce0:	e13ffd15 	stw	r4,-12(fp)
    fce4:	e17ffe15 	stw	r5,-8(fp)
    fce8:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    fcec:	e0bffd17 	ldw	r2,-12(fp)
    fcf0:	10802e17 	ldw	r2,184(r2)
    fcf4:	10800058 	cmpnei	r2,r2,1
    fcf8:	10000b1e 	bne	r2,zero,fd28 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    fcfc:	e0bffd17 	ldw	r2,-12(fp)
    fd00:	10800a17 	ldw	r2,40(r2)
    fd04:	1007883a 	mov	r3,r2
    fd08:	e0bffe17 	ldw	r2,-8(fp)
    fd0c:	1889883a 	add	r4,r3,r2
    fd10:	e0bfff17 	ldw	r2,-4(fp)
    fd14:	10800003 	ldbu	r2,0(r2)
    fd18:	10c03fcc 	andi	r3,r2,255
    fd1c:	2005883a 	mov	r2,r4
    fd20:	10c00025 	stbio	r3,0(r2)
    fd24:	00004006 	br	fe28 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
    fd28:	e0bffd17 	ldw	r2,-12(fp)
    fd2c:	10802e17 	ldw	r2,184(r2)
    fd30:	10800098 	cmpnei	r2,r2,2
    fd34:	1000151e 	bne	r2,zero,fd8c <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
    fd38:	e0bfff17 	ldw	r2,-4(fp)
    fd3c:	10800003 	ldbu	r2,0(r2)
    fd40:	10803fcc 	andi	r2,r2,255
    fd44:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    fd48:	e0bfff17 	ldw	r2,-4(fp)
    fd4c:	10800044 	addi	r2,r2,1
    fd50:	10800003 	ldbu	r2,0(r2)
    fd54:	10803fcc 	andi	r2,r2,255
    fd58:	1004923a 	slli	r2,r2,8
    fd5c:	1007883a 	mov	r3,r2
    fd60:	e0bffc0b 	ldhu	r2,-16(fp)
    fd64:	1884b03a 	or	r2,r3,r2
    fd68:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    fd6c:	e0bffd17 	ldw	r2,-12(fp)
    fd70:	10800a17 	ldw	r2,40(r2)
    fd74:	1007883a 	mov	r3,r2
    fd78:	e0bffe17 	ldw	r2,-8(fp)
    fd7c:	1885883a 	add	r2,r3,r2
    fd80:	e0fffc0b 	ldhu	r3,-16(fp)
    fd84:	10c0002d 	sthio	r3,0(r2)
    fd88:	00002706 	br	fe28 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
    fd8c:	e0bffd17 	ldw	r2,-12(fp)
    fd90:	10802e17 	ldw	r2,184(r2)
    fd94:	10800118 	cmpnei	r2,r2,4
    fd98:	1000231e 	bne	r2,zero,fe28 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
    fd9c:	e0bfff17 	ldw	r2,-4(fp)
    fda0:	10800003 	ldbu	r2,0(r2)
    fda4:	10803fcc 	andi	r2,r2,255
    fda8:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    fdac:	e0bfff17 	ldw	r2,-4(fp)
    fdb0:	10800044 	addi	r2,r2,1
    fdb4:	10800003 	ldbu	r2,0(r2)
    fdb8:	10803fcc 	andi	r2,r2,255
    fdbc:	1006923a 	slli	r3,r2,8
    fdc0:	e0bffb17 	ldw	r2,-20(fp)
    fdc4:	10c4b03a 	or	r2,r2,r3
    fdc8:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    fdcc:	e0bfff17 	ldw	r2,-4(fp)
    fdd0:	10800084 	addi	r2,r2,2
    fdd4:	10800003 	ldbu	r2,0(r2)
    fdd8:	10803fcc 	andi	r2,r2,255
    fddc:	1006943a 	slli	r3,r2,16
    fde0:	e0bffb17 	ldw	r2,-20(fp)
    fde4:	10c4b03a 	or	r2,r2,r3
    fde8:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    fdec:	e0bfff17 	ldw	r2,-4(fp)
    fdf0:	108000c4 	addi	r2,r2,3
    fdf4:	10800003 	ldbu	r2,0(r2)
    fdf8:	10803fcc 	andi	r2,r2,255
    fdfc:	1006963a 	slli	r3,r2,24
    fe00:	e0bffb17 	ldw	r2,-20(fp)
    fe04:	10c4b03a 	or	r2,r2,r3
    fe08:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    fe0c:	e0bffd17 	ldw	r2,-12(fp)
    fe10:	10800a17 	ldw	r2,40(r2)
    fe14:	1007883a 	mov	r3,r2
    fe18:	e0bffe17 	ldw	r2,-8(fp)
    fe1c:	1885883a 	add	r2,r3,r2
    fe20:	e0fffb17 	ldw	r3,-20(fp)
    fe24:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
    fe28:	e037883a 	mov	sp,fp
    fe2c:	df000017 	ldw	fp,0(sp)
    fe30:	dec00104 	addi	sp,sp,4
    fe34:	f800283a 	ret

0000fe38 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    fe38:	defff304 	addi	sp,sp,-52
    fe3c:	dfc00c15 	stw	ra,48(sp)
    fe40:	df000b15 	stw	fp,44(sp)
    fe44:	df000b04 	addi	fp,sp,44
    fe48:	e13ffc15 	stw	r4,-16(fp)
    fe4c:	e17ffd15 	stw	r5,-12(fp)
    fe50:	e1bffe15 	stw	r6,-8(fp)
    fe54:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    fe58:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    fe5c:	e0bffc17 	ldw	r2,-16(fp)
    fe60:	10800a17 	ldw	r2,40(r2)
    fe64:	1007883a 	mov	r3,r2
    fe68:	e0bffd17 	ldw	r2,-12(fp)
    fe6c:	1885883a 	add	r2,r3,r2
    fe70:	1009883a 	mov	r4,r2
    fe74:	e0bffc17 	ldw	r2,-16(fp)
    fe78:	10c02e17 	ldw	r3,184(r2)
    fe7c:	20c5283a 	div	r2,r4,r3
    fe80:	10c5383a 	mul	r2,r2,r3
    fe84:	2085c83a 	sub	r2,r4,r2
    fe88:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    fe8c:	e0bff917 	ldw	r2,-28(fp)
    fe90:	1005003a 	cmpeq	r2,r2,zero
    fe94:	10003a1e 	bne	r2,zero,ff80 <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    fe98:	e0bffc17 	ldw	r2,-16(fp)
    fe9c:	10c02e17 	ldw	r3,184(r2)
    fea0:	e0bff917 	ldw	r2,-28(fp)
    fea4:	1885c83a 	sub	r2,r3,r2
    fea8:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    feac:	e03ff615 	stw	zero,-40(fp)
    feb0:	00001206 	br	fefc <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    feb4:	e17ff617 	ldw	r5,-40(fp)
    feb8:	e0bffc17 	ldw	r2,-16(fp)
    febc:	10800a17 	ldw	r2,40(r2)
    fec0:	1009883a 	mov	r4,r2
    fec4:	e0fffd17 	ldw	r3,-12(fp)
    fec8:	e0bff917 	ldw	r2,-28(fp)
    fecc:	1887c83a 	sub	r3,r3,r2
    fed0:	e0bff617 	ldw	r2,-40(fp)
    fed4:	1885883a 	add	r2,r3,r2
    fed8:	2085883a 	add	r2,r4,r2
    fedc:	10800023 	ldbuio	r2,0(r2)
    fee0:	1007883a 	mov	r3,r2
    fee4:	e0bffb04 	addi	r2,fp,-20
    fee8:	1145883a 	add	r2,r2,r5
    feec:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    fef0:	e0bff617 	ldw	r2,-40(fp)
    fef4:	10800044 	addi	r2,r2,1
    fef8:	e0bff615 	stw	r2,-40(fp)
    fefc:	e0fff617 	ldw	r3,-40(fp)
    ff00:	e0bff917 	ldw	r2,-28(fp)
    ff04:	18bfeb16 	blt	r3,r2,feb4 <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    ff08:	e03ff615 	stw	zero,-40(fp)
    ff0c:	00000e06 	br	ff48 <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    ff10:	e0fff917 	ldw	r3,-28(fp)
    ff14:	e0bff617 	ldw	r2,-40(fp)
    ff18:	1889883a 	add	r4,r3,r2
    ff1c:	e0bff617 	ldw	r2,-40(fp)
    ff20:	1007883a 	mov	r3,r2
    ff24:	e0bffe17 	ldw	r2,-8(fp)
    ff28:	1885883a 	add	r2,r3,r2
    ff2c:	10c00003 	ldbu	r3,0(r2)
    ff30:	e0bffb04 	addi	r2,fp,-20
    ff34:	1105883a 	add	r2,r2,r4
    ff38:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    ff3c:	e0bff617 	ldw	r2,-40(fp)
    ff40:	10800044 	addi	r2,r2,1
    ff44:	e0bff615 	stw	r2,-40(fp)
    ff48:	e0fff617 	ldw	r3,-40(fp)
    ff4c:	e0bff817 	ldw	r2,-32(fp)
    ff50:	18bfef16 	blt	r3,r2,ff10 <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    ff54:	e0fffd17 	ldw	r3,-12(fp)
    ff58:	e0bff917 	ldw	r2,-28(fp)
    ff5c:	188bc83a 	sub	r5,r3,r2
    ff60:	e1bffb04 	addi	r6,fp,-20
    ff64:	e0800217 	ldw	r2,8(fp)
    ff68:	e13ffc17 	ldw	r4,-16(fp)
    ff6c:	103ee83a 	callr	r2
    ff70:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
    ff74:	e0bff817 	ldw	r2,-32(fp)
    ff78:	e0bff615 	stw	r2,-40(fp)
    ff7c:	00000106 	br	ff84 <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
    ff80:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
    ff84:	e0fffd17 	ldw	r3,-12(fp)
    ff88:	e0bfff17 	ldw	r2,-4(fp)
    ff8c:	1889883a 	add	r4,r3,r2
    ff90:	e0bffc17 	ldw	r2,-16(fp)
    ff94:	10c02e17 	ldw	r3,184(r2)
    ff98:	20c5283a 	div	r2,r4,r3
    ff9c:	10c5383a 	mul	r2,r2,r3
    ffa0:	2085c83a 	sub	r2,r4,r2
    ffa4:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    ffa8:	00001006 	br	ffec <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    ffac:	e0fffd17 	ldw	r3,-12(fp)
    ffb0:	e0bff617 	ldw	r2,-40(fp)
    ffb4:	188b883a 	add	r5,r3,r2
    ffb8:	e0bff617 	ldw	r2,-40(fp)
    ffbc:	1007883a 	mov	r3,r2
    ffc0:	e0bffe17 	ldw	r2,-8(fp)
    ffc4:	188d883a 	add	r6,r3,r2
    ffc8:	e0800217 	ldw	r2,8(fp)
    ffcc:	e13ffc17 	ldw	r4,-16(fp)
    ffd0:	103ee83a 	callr	r2
    ffd4:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
    ffd8:	e0bffc17 	ldw	r2,-16(fp)
    ffdc:	10c02e17 	ldw	r3,184(r2)
    ffe0:	e0bff617 	ldw	r2,-40(fp)
    ffe4:	10c5883a 	add	r2,r2,r3
    ffe8:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    ffec:	e0bffa17 	ldw	r2,-24(fp)
    fff0:	1004c03a 	cmpne	r2,r2,zero
    fff4:	1000051e 	bne	r2,zero,1000c <alt_flash_program_block+0x1d4>
    fff8:	e0ffff17 	ldw	r3,-4(fp)
    fffc:	e0bff717 	ldw	r2,-36(fp)
   10000:	1887c83a 	sub	r3,r3,r2
   10004:	e0bff617 	ldw	r2,-40(fp)
   10008:	10ffe816 	blt	r2,r3,ffac <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   1000c:	e0bff717 	ldw	r2,-36(fp)
   10010:	1005003a 	cmpeq	r2,r2,zero
   10014:	10003c1e 	bne	r2,zero,10108 <alt_flash_program_block+0x2d0>
   10018:	e0bffa17 	ldw	r2,-24(fp)
   1001c:	1004c03a 	cmpne	r2,r2,zero
   10020:	1000391e 	bne	r2,zero,10108 <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   10024:	e0bffc17 	ldw	r2,-16(fp)
   10028:	10c02e17 	ldw	r3,184(r2)
   1002c:	e0bff717 	ldw	r2,-36(fp)
   10030:	1885c83a 	sub	r2,r3,r2
   10034:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   10038:	e03ff515 	stw	zero,-44(fp)
   1003c:	00000e06 	br	10078 <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   10040:	e13ff517 	ldw	r4,-44(fp)
   10044:	e0bff617 	ldw	r2,-40(fp)
   10048:	1007883a 	mov	r3,r2
   1004c:	e0bffe17 	ldw	r2,-8(fp)
   10050:	1887883a 	add	r3,r3,r2
   10054:	e0bff517 	ldw	r2,-44(fp)
   10058:	1885883a 	add	r2,r3,r2
   1005c:	10c00003 	ldbu	r3,0(r2)
   10060:	e0bffb04 	addi	r2,fp,-20
   10064:	1105883a 	add	r2,r2,r4
   10068:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   1006c:	e0bff517 	ldw	r2,-44(fp)
   10070:	10800044 	addi	r2,r2,1
   10074:	e0bff515 	stw	r2,-44(fp)
   10078:	e0fff517 	ldw	r3,-44(fp)
   1007c:	e0bff717 	ldw	r2,-36(fp)
   10080:	18bfef16 	blt	r3,r2,10040 <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   10084:	e03ff515 	stw	zero,-44(fp)
   10088:	00001406 	br	100dc <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   1008c:	e0fff717 	ldw	r3,-36(fp)
   10090:	e0bff517 	ldw	r2,-44(fp)
   10094:	188b883a 	add	r5,r3,r2
   10098:	e0bffc17 	ldw	r2,-16(fp)
   1009c:	10800a17 	ldw	r2,40(r2)
   100a0:	1009883a 	mov	r4,r2
   100a4:	e0fffd17 	ldw	r3,-12(fp)
   100a8:	e0bfff17 	ldw	r2,-4(fp)
   100ac:	1887883a 	add	r3,r3,r2
   100b0:	e0bff517 	ldw	r2,-44(fp)
   100b4:	1885883a 	add	r2,r3,r2
   100b8:	2085883a 	add	r2,r4,r2
   100bc:	10800023 	ldbuio	r2,0(r2)
   100c0:	1007883a 	mov	r3,r2
   100c4:	e0bffb04 	addi	r2,fp,-20
   100c8:	1145883a 	add	r2,r2,r5
   100cc:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   100d0:	e0bff517 	ldw	r2,-44(fp)
   100d4:	10800044 	addi	r2,r2,1
   100d8:	e0bff515 	stw	r2,-44(fp)
   100dc:	e0fff517 	ldw	r3,-44(fp)
   100e0:	e0bff917 	ldw	r2,-28(fp)
   100e4:	18bfe916 	blt	r3,r2,1008c <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   100e8:	e0fffd17 	ldw	r3,-12(fp)
   100ec:	e0bff617 	ldw	r2,-40(fp)
   100f0:	188b883a 	add	r5,r3,r2
   100f4:	e1bffb04 	addi	r6,fp,-20
   100f8:	e0800217 	ldw	r2,8(fp)
   100fc:	e13ffc17 	ldw	r4,-16(fp)
   10100:	103ee83a 	callr	r2
   10104:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
   10108:	e0bffa17 	ldw	r2,-24(fp)
}
   1010c:	e037883a 	mov	sp,fp
   10110:	dfc00117 	ldw	ra,4(sp)
   10114:	df000017 	ldw	fp,0(sp)
   10118:	dec00204 	addi	sp,sp,8
   1011c:	f800283a 	ret

00010120 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   10120:	defffd04 	addi	sp,sp,-12
   10124:	df000215 	stw	fp,8(sp)
   10128:	df000204 	addi	fp,sp,8
   1012c:	e13ffe15 	stw	r4,-8(fp)
   10130:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   10134:	e0bffe17 	ldw	r2,-8(fp)
   10138:	10800a17 	ldw	r2,40(r2)
   1013c:	1007883a 	mov	r3,r2
   10140:	e0bfff17 	ldw	r2,-4(fp)
   10144:	1885883a 	add	r2,r3,r2
   10148:	10800023 	ldbuio	r2,0(r2)
   1014c:	10803fcc 	andi	r2,r2,255
}
   10150:	e037883a 	mov	sp,fp
   10154:	df000017 	ldw	fp,0(sp)
   10158:	dec00104 	addi	sp,sp,4
   1015c:	f800283a 	ret

00010160 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   10160:	defffd04 	addi	sp,sp,-12
   10164:	df000215 	stw	fp,8(sp)
   10168:	df000204 	addi	fp,sp,8
   1016c:	e13ffe15 	stw	r4,-8(fp)
   10170:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   10174:	e0bffe17 	ldw	r2,-8(fp)
   10178:	10800a17 	ldw	r2,40(r2)
   1017c:	1007883a 	mov	r3,r2
   10180:	e0bfff17 	ldw	r2,-4(fp)
   10184:	1085883a 	add	r2,r2,r2
   10188:	1885883a 	add	r2,r3,r2
   1018c:	1080002b 	ldhuio	r2,0(r2)
   10190:	10803fcc 	andi	r2,r2,255
}
   10194:	e037883a 	mov	sp,fp
   10198:	df000017 	ldw	fp,0(sp)
   1019c:	dec00104 	addi	sp,sp,4
   101a0:	f800283a 	ret

000101a4 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   101a4:	defffd04 	addi	sp,sp,-12
   101a8:	df000215 	stw	fp,8(sp)
   101ac:	df000204 	addi	fp,sp,8
   101b0:	e13ffe15 	stw	r4,-8(fp)
   101b4:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   101b8:	e0bffe17 	ldw	r2,-8(fp)
   101bc:	10800a17 	ldw	r2,40(r2)
   101c0:	1007883a 	mov	r3,r2
   101c4:	e0bfff17 	ldw	r2,-4(fp)
   101c8:	1085883a 	add	r2,r2,r2
   101cc:	1085883a 	add	r2,r2,r2
   101d0:	1885883a 	add	r2,r3,r2
   101d4:	10800037 	ldwio	r2,0(r2)
   101d8:	10803fcc 	andi	r2,r2,255
}
   101dc:	e037883a 	mov	sp,fp
   101e0:	df000017 	ldw	fp,0(sp)
   101e4:	dec00104 	addi	sp,sp,4
   101e8:	f800283a 	ret

000101ec <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   101ec:	defffc04 	addi	sp,sp,-16
   101f0:	df000315 	stw	fp,12(sp)
   101f4:	df000304 	addi	fp,sp,12
   101f8:	e13ffd15 	stw	r4,-12(fp)
   101fc:	e17ffe15 	stw	r5,-8(fp)
   10200:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   10204:	e0fffd17 	ldw	r3,-12(fp)
   10208:	e0bffe17 	ldw	r2,-8(fp)
   1020c:	1885883a 	add	r2,r3,r2
   10210:	e0ffff03 	ldbu	r3,-4(fp)
   10214:	10c00025 	stbio	r3,0(r2)
  return;
}
   10218:	e037883a 	mov	sp,fp
   1021c:	df000017 	ldw	fp,0(sp)
   10220:	dec00104 	addi	sp,sp,4
   10224:	f800283a 	ret

00010228 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10228:	defffc04 	addi	sp,sp,-16
   1022c:	df000315 	stw	fp,12(sp)
   10230:	df000304 	addi	fp,sp,12
   10234:	e13ffd15 	stw	r4,-12(fp)
   10238:	e17ffe15 	stw	r5,-8(fp)
   1023c:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
   10240:	e0bffe17 	ldw	r2,-8(fp)
   10244:	1080004c 	andi	r2,r2,1
   10248:	10803fcc 	andi	r2,r2,255
   1024c:	1005003a 	cmpeq	r2,r2,zero
   10250:	1000081e 	bne	r2,zero,10274 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   10254:	e0bffe17 	ldw	r2,-8(fp)
   10258:	1085883a 	add	r2,r2,r2
   1025c:	1007883a 	mov	r3,r2
   10260:	e0bffd17 	ldw	r2,-12(fp)
   10264:	1885883a 	add	r2,r3,r2
   10268:	e0ffff03 	ldbu	r3,-4(fp)
   1026c:	10c00025 	stbio	r3,0(r2)
   10270:	00000806 	br	10294 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   10274:	e0bffe17 	ldw	r2,-8(fp)
   10278:	1085883a 	add	r2,r2,r2
   1027c:	1007883a 	mov	r3,r2
   10280:	e0bffd17 	ldw	r2,-12(fp)
   10284:	1885883a 	add	r2,r3,r2
   10288:	10800044 	addi	r2,r2,1
   1028c:	e0ffff03 	ldbu	r3,-4(fp)
   10290:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
   10294:	e037883a 	mov	sp,fp
   10298:	df000017 	ldw	fp,0(sp)
   1029c:	dec00104 	addi	sp,sp,4
   102a0:	f800283a 	ret

000102a4 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   102a4:	defffc04 	addi	sp,sp,-16
   102a8:	df000315 	stw	fp,12(sp)
   102ac:	df000304 	addi	fp,sp,12
   102b0:	e13ffd15 	stw	r4,-12(fp)
   102b4:	e17ffe15 	stw	r5,-8(fp)
   102b8:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   102bc:	e0bffe17 	ldw	r2,-8(fp)
   102c0:	1085883a 	add	r2,r2,r2
   102c4:	1085883a 	add	r2,r2,r2
   102c8:	1007883a 	mov	r3,r2
   102cc:	e0bffd17 	ldw	r2,-12(fp)
   102d0:	1885883a 	add	r2,r3,r2
   102d4:	e0ffff03 	ldbu	r3,-4(fp)
   102d8:	10c00025 	stbio	r3,0(r2)
  return;
}
   102dc:	e037883a 	mov	sp,fp
   102e0:	df000017 	ldw	fp,0(sp)
   102e4:	dec00104 	addi	sp,sp,4
   102e8:	f800283a 	ret

000102ec <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   102ec:	defffc04 	addi	sp,sp,-16
   102f0:	df000315 	stw	fp,12(sp)
   102f4:	df000304 	addi	fp,sp,12
   102f8:	e13ffd15 	stw	r4,-12(fp)
   102fc:	e17ffe15 	stw	r5,-8(fp)
   10300:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   10304:	e0bffe17 	ldw	r2,-8(fp)
   10308:	1085883a 	add	r2,r2,r2
   1030c:	1007883a 	mov	r3,r2
   10310:	e0bffd17 	ldw	r2,-12(fp)
   10314:	1885883a 	add	r2,r3,r2
   10318:	e0ffff03 	ldbu	r3,-4(fp)
   1031c:	10c0002d 	sthio	r3,0(r2)
  return;
}
   10320:	e037883a 	mov	sp,fp
   10324:	df000017 	ldw	fp,0(sp)
   10328:	dec00104 	addi	sp,sp,4
   1032c:	f800283a 	ret

00010330 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10330:	defffc04 	addi	sp,sp,-16
   10334:	df000315 	stw	fp,12(sp)
   10338:	df000304 	addi	fp,sp,12
   1033c:	e13ffd15 	stw	r4,-12(fp)
   10340:	e17ffe15 	stw	r5,-8(fp)
   10344:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   10348:	e0bffe17 	ldw	r2,-8(fp)
   1034c:	1085883a 	add	r2,r2,r2
   10350:	1085883a 	add	r2,r2,r2
   10354:	1007883a 	mov	r3,r2
   10358:	e0bffd17 	ldw	r2,-12(fp)
   1035c:	1885883a 	add	r2,r3,r2
   10360:	e0ffff03 	ldbu	r3,-4(fp)
   10364:	10c0002d 	sthio	r3,0(r2)
  return;
}
   10368:	e037883a 	mov	sp,fp
   1036c:	df000017 	ldw	fp,0(sp)
   10370:	dec00104 	addi	sp,sp,4
   10374:	f800283a 	ret

00010378 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10378:	defffc04 	addi	sp,sp,-16
   1037c:	df000315 	stw	fp,12(sp)
   10380:	df000304 	addi	fp,sp,12
   10384:	e13ffd15 	stw	r4,-12(fp)
   10388:	e17ffe15 	stw	r5,-8(fp)
   1038c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   10390:	e0bffe17 	ldw	r2,-8(fp)
   10394:	1085883a 	add	r2,r2,r2
   10398:	1085883a 	add	r2,r2,r2
   1039c:	1007883a 	mov	r3,r2
   103a0:	e0bffd17 	ldw	r2,-12(fp)
   103a4:	1885883a 	add	r2,r3,r2
   103a8:	e0ffff03 	ldbu	r3,-4(fp)
   103ac:	10c00035 	stwio	r3,0(r2)
  return;
}
   103b0:	e037883a 	mov	sp,fp
   103b4:	df000017 	ldw	fp,0(sp)
   103b8:	dec00104 	addi	sp,sp,4
   103bc:	f800283a 	ret

000103c0 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   103c0:	defffd04 	addi	sp,sp,-12
   103c4:	df000215 	stw	fp,8(sp)
   103c8:	df000204 	addi	fp,sp,8
   103cc:	e13ffe15 	stw	r4,-8(fp)
   103d0:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   103d4:	e0bfff17 	ldw	r2,-4(fp)
   103d8:	10c03fcc 	andi	r3,r2,255
   103dc:	e0bffe17 	ldw	r2,-8(fp)
   103e0:	10c00025 	stbio	r3,0(r2)
  return;
}
   103e4:	e037883a 	mov	sp,fp
   103e8:	df000017 	ldw	fp,0(sp)
   103ec:	dec00104 	addi	sp,sp,4
   103f0:	f800283a 	ret

000103f4 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   103f4:	defffd04 	addi	sp,sp,-12
   103f8:	df000215 	stw	fp,8(sp)
   103fc:	df000204 	addi	fp,sp,8
   10400:	e13ffe15 	stw	r4,-8(fp)
   10404:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   10408:	e0bfff17 	ldw	r2,-4(fp)
   1040c:	10ffffcc 	andi	r3,r2,65535
   10410:	e0bffe17 	ldw	r2,-8(fp)
   10414:	10c0002d 	sthio	r3,0(r2)
  return;
}
   10418:	e037883a 	mov	sp,fp
   1041c:	df000017 	ldw	fp,0(sp)
   10420:	dec00104 	addi	sp,sp,4
   10424:	f800283a 	ret

00010428 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   10428:	defffd04 	addi	sp,sp,-12
   1042c:	df000215 	stw	fp,8(sp)
   10430:	df000204 	addi	fp,sp,8
   10434:	e13ffe15 	stw	r4,-8(fp)
   10438:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   1043c:	e0ffff17 	ldw	r3,-4(fp)
   10440:	e0bffe17 	ldw	r2,-8(fp)
   10444:	10c00035 	stwio	r3,0(r2)
  return;
}
   10448:	e037883a 	mov	sp,fp
   1044c:	df000017 	ldw	fp,0(sp)
   10450:	dec00104 	addi	sp,sp,4
   10454:	f800283a 	ret

00010458 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   10458:	defffb04 	addi	sp,sp,-20
   1045c:	df000415 	stw	fp,16(sp)
   10460:	df000404 	addi	fp,sp,16
   10464:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
   10468:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
   1046c:	e0bffd17 	ldw	r2,-12(fp)
   10470:	10802e17 	ldw	r2,184(r2)
   10474:	e0bfff15 	stw	r2,-4(fp)
   10478:	e0ffff17 	ldw	r3,-4(fp)
   1047c:	188000a0 	cmpeqi	r2,r3,2
   10480:	1000261e 	bne	r2,zero,1051c <alt_set_flash_width_func+0xc4>
   10484:	e0ffff17 	ldw	r3,-4(fp)
   10488:	18800120 	cmpeqi	r2,r3,4
   1048c:	1000391e 	bne	r2,zero,10574 <alt_set_flash_width_func+0x11c>
   10490:	e0ffff17 	ldw	r3,-4(fp)
   10494:	18800060 	cmpeqi	r2,r3,1
   10498:	1000011e 	bne	r2,zero,104a0 <alt_set_flash_width_func+0x48>
   1049c:	00003e06 	br	10598 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   104a0:	e0fffd17 	ldw	r3,-12(fp)
   104a4:	00800074 	movhi	r2,1
   104a8:	1080f004 	addi	r2,r2,960
   104ac:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
   104b0:	e0bffd17 	ldw	r2,-12(fp)
   104b4:	10802f17 	ldw	r2,188(r2)
   104b8:	10800058 	cmpnei	r2,r2,1
   104bc:	1000051e 	bne	r2,zero,104d4 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   104c0:	e0fffd17 	ldw	r3,-12(fp)
   104c4:	00800074 	movhi	r2,1
   104c8:	10807b04 	addi	r2,r2,492
   104cc:	18803315 	stw	r2,204(r3)
   104d0:	00003306 	br	105a0 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
   104d4:	e0bffd17 	ldw	r2,-12(fp)
   104d8:	10802f17 	ldw	r2,188(r2)
   104dc:	10800098 	cmpnei	r2,r2,2
   104e0:	1000051e 	bne	r2,zero,104f8 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   104e4:	e0fffd17 	ldw	r3,-12(fp)
   104e8:	00800074 	movhi	r2,1
   104ec:	10808a04 	addi	r2,r2,552
   104f0:	18803315 	stw	r2,204(r3)
   104f4:	00002a06 	br	105a0 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   104f8:	e0bffd17 	ldw	r2,-12(fp)
   104fc:	10802f17 	ldw	r2,188(r2)
   10500:	10800118 	cmpnei	r2,r2,4
   10504:	1000261e 	bne	r2,zero,105a0 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   10508:	e0fffd17 	ldw	r3,-12(fp)
   1050c:	00800074 	movhi	r2,1
   10510:	1080a904 	addi	r2,r2,676
   10514:	18803315 	stw	r2,204(r3)
      }
      break;
   10518:	00002106 	br	105a0 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   1051c:	e0fffd17 	ldw	r3,-12(fp)
   10520:	00800074 	movhi	r2,1
   10524:	1080fd04 	addi	r2,r2,1012
   10528:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
   1052c:	e0bffd17 	ldw	r2,-12(fp)
   10530:	10802f17 	ldw	r2,188(r2)
   10534:	10800098 	cmpnei	r2,r2,2
   10538:	1000051e 	bne	r2,zero,10550 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   1053c:	e0fffd17 	ldw	r3,-12(fp)
   10540:	00800074 	movhi	r2,1
   10544:	1080bb04 	addi	r2,r2,748
   10548:	18803315 	stw	r2,204(r3)
   1054c:	00001406 	br	105a0 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   10550:	e0bffd17 	ldw	r2,-12(fp)
   10554:	10802f17 	ldw	r2,188(r2)
   10558:	10800118 	cmpnei	r2,r2,4
   1055c:	1000101e 	bne	r2,zero,105a0 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   10560:	e0fffd17 	ldw	r3,-12(fp)
   10564:	00800074 	movhi	r2,1
   10568:	1080cc04 	addi	r2,r2,816
   1056c:	18803315 	stw	r2,204(r3)
      }

      break;
   10570:	00000b06 	br	105a0 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   10574:	e0fffd17 	ldw	r3,-12(fp)
   10578:	00800074 	movhi	r2,1
   1057c:	10810a04 	addi	r2,r2,1064
   10580:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   10584:	e0fffd17 	ldw	r3,-12(fp)
   10588:	00800074 	movhi	r2,1
   1058c:	1080de04 	addi	r2,r2,888
   10590:	18803315 	stw	r2,204(r3)
      break;
   10594:	00000206 	br	105a0 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
   10598:	00bffcc4 	movi	r2,-13
   1059c:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
   105a0:	e0bffc17 	ldw	r2,-16(fp)
   105a4:	1004c03a 	cmpne	r2,r2,zero
   105a8:	10001e1e 	bne	r2,zero,10624 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
   105ac:	e0bffd17 	ldw	r2,-12(fp)
   105b0:	10802f17 	ldw	r2,188(r2)
   105b4:	e0bffe15 	stw	r2,-8(fp)
   105b8:	e0fffe17 	ldw	r3,-8(fp)
   105bc:	188000a0 	cmpeqi	r2,r3,2
   105c0:	10000c1e 	bne	r2,zero,105f4 <alt_set_flash_width_func+0x19c>
   105c4:	e0fffe17 	ldw	r3,-8(fp)
   105c8:	18800120 	cmpeqi	r2,r3,4
   105cc:	10000e1e 	bne	r2,zero,10608 <alt_set_flash_width_func+0x1b0>
   105d0:	e0fffe17 	ldw	r3,-8(fp)
   105d4:	18800060 	cmpeqi	r2,r3,1
   105d8:	1000011e 	bne	r2,zero,105e0 <alt_set_flash_width_func+0x188>
   105dc:	00000f06 	br	1061c <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   105e0:	e0fffd17 	ldw	r3,-12(fp)
   105e4:	00800074 	movhi	r2,1
   105e8:	10804804 	addi	r2,r2,288
   105ec:	18803415 	stw	r2,208(r3)
        break;
   105f0:	00000c06 	br	10624 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   105f4:	e0fffd17 	ldw	r3,-12(fp)
   105f8:	00800074 	movhi	r2,1
   105fc:	10805804 	addi	r2,r2,352
   10600:	18803415 	stw	r2,208(r3)
        break;
   10604:	00000706 	br	10624 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   10608:	e0fffd17 	ldw	r3,-12(fp)
   1060c:	00800074 	movhi	r2,1
   10610:	10806904 	addi	r2,r2,420
   10614:	18803415 	stw	r2,208(r3)
        break;
   10618:	00000206 	br	10624 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
   1061c:	00bffcc4 	movi	r2,-13
   10620:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
   10624:	e0bffc17 	ldw	r2,-16(fp)
}
   10628:	e037883a 	mov	sp,fp
   1062c:	df000017 	ldw	fp,0(sp)
   10630:	dec00104 	addi	sp,sp,4
   10634:	f800283a 	ret

00010638 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   10638:	defffc04 	addi	sp,sp,-16
   1063c:	df000315 	stw	fp,12(sp)
   10640:	df000304 	addi	fp,sp,12
   10644:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
   10648:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
   1064c:	e0bffe17 	ldw	r2,-8(fp)
   10650:	10802d17 	ldw	r2,180(r2)
   10654:	e0bfff15 	stw	r2,-4(fp)
   10658:	e0ffff17 	ldw	r3,-4(fp)
   1065c:	188000a0 	cmpeqi	r2,r3,2
   10660:	1000071e 	bne	r2,zero,10680 <alt_set_flash_algorithm_func+0x48>
   10664:	e0ffff17 	ldw	r3,-4(fp)
   10668:	188000e0 	cmpeqi	r2,r3,3
   1066c:	10000d1e 	bne	r2,zero,106a4 <alt_set_flash_algorithm_func+0x6c>
   10670:	e0ffff17 	ldw	r3,-4(fp)
   10674:	18800060 	cmpeqi	r2,r3,1
   10678:	10000a1e 	bne	r2,zero,106a4 <alt_set_flash_algorithm_func+0x6c>
   1067c:	00001206 	br	106c8 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   10680:	e0fffe17 	ldw	r3,-8(fp)
   10684:	00800074 	movhi	r2,1
   10688:	1093ef04 	addi	r2,r2,20412
   1068c:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   10690:	e0fffe17 	ldw	r3,-8(fp)
   10694:	00800074 	movhi	r2,1
   10698:	1093d504 	addi	r2,r2,20308
   1069c:	18800915 	stw	r2,36(r3)
      break;
   106a0:	00000b06 	br	106d0 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   106a4:	e0fffe17 	ldw	r3,-8(fp)
   106a8:	00800074 	movhi	r2,1
   106ac:	10950e04 	addi	r2,r2,21560
   106b0:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   106b4:	e0fffe17 	ldw	r3,-8(fp)
   106b8:	00800074 	movhi	r2,1
   106bc:	1094ed04 	addi	r2,r2,21428
   106c0:	18800915 	stw	r2,36(r3)
      break;
   106c4:	00000206 	br	106d0 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
   106c8:	00bffec4 	movi	r2,-5
   106cc:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
   106d0:	e0bffd17 	ldw	r2,-12(fp)
}
   106d4:	e037883a 	mov	sp,fp
   106d8:	df000017 	ldw	fp,0(sp)
   106dc:	dec00104 	addi	sp,sp,4
   106e0:	f800283a 	ret

000106e4 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   106e4:	defffb04 	addi	sp,sp,-20
   106e8:	dfc00415 	stw	ra,16(sp)
   106ec:	df000315 	stw	fp,12(sp)
   106f0:	df000304 	addi	fp,sp,12
   106f4:	e13ffe15 	stw	r4,-8(fp)
   106f8:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   106fc:	e0bffe17 	ldw	r2,-8(fp)
   10700:	10803417 	ldw	r2,208(r2)
   10704:	e13ffe17 	ldw	r4,-8(fp)
   10708:	e17fff17 	ldw	r5,-4(fp)
   1070c:	103ee83a 	callr	r2
   10710:	10803fcc 	andi	r2,r2,255
   10714:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   10718:	e0bffe17 	ldw	r2,-8(fp)
   1071c:	10c03417 	ldw	r3,208(r2)
   10720:	e0bfff17 	ldw	r2,-4(fp)
   10724:	11400044 	addi	r5,r2,1
   10728:	e13ffe17 	ldw	r4,-8(fp)
   1072c:	183ee83a 	callr	r3
   10730:	10803fcc 	andi	r2,r2,255
   10734:	1004923a 	slli	r2,r2,8
   10738:	1007883a 	mov	r3,r2
   1073c:	e0bffd0b 	ldhu	r2,-12(fp)
   10740:	1884b03a 	or	r2,r3,r2
   10744:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   10748:	e0bffd0b 	ldhu	r2,-12(fp)
}
   1074c:	e037883a 	mov	sp,fp
   10750:	dfc00117 	ldw	ra,4(sp)
   10754:	df000017 	ldw	fp,0(sp)
   10758:	dec00204 	addi	sp,sp,8
   1075c:	f800283a 	ret

00010760 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   10760:	defff104 	addi	sp,sp,-60
   10764:	dfc00e15 	stw	ra,56(sp)
   10768:	df000d15 	stw	fp,52(sp)
   1076c:	dc000c15 	stw	r16,48(sp)
   10770:	df000c04 	addi	fp,sp,48
   10774:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   10778:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
   1077c:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   10780:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   10784:	e13ffe17 	ldw	r4,-8(fp)
   10788:	00114ec0 	call	114ec <alt_check_primary_table>
   1078c:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   10790:	e0bffa17 	ldw	r2,-24(fp)
   10794:	1004c03a 	cmpne	r2,r2,zero
   10798:	1001621e 	bne	r2,zero,10d24 <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   1079c:	e0bffe17 	ldw	r2,-8(fp)
   107a0:	10803417 	ldw	r2,208(r2)
   107a4:	e13ffe17 	ldw	r4,-8(fp)
   107a8:	014004c4 	movi	r5,19
   107ac:	103ee83a 	callr	r2
   107b0:	10c03fcc 	andi	r3,r2,255
   107b4:	e0bffe17 	ldw	r2,-8(fp)
   107b8:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   107bc:	e0bffe17 	ldw	r2,-8(fp)
   107c0:	10803417 	ldw	r2,208(r2)
   107c4:	e13ffe17 	ldw	r4,-8(fp)
   107c8:	014007c4 	movi	r5,31
   107cc:	103ee83a 	callr	r2
   107d0:	10803fcc 	andi	r2,r2,255
   107d4:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   107d8:	e0bffe17 	ldw	r2,-8(fp)
   107dc:	10803417 	ldw	r2,208(r2)
   107e0:	e13ffe17 	ldw	r4,-8(fp)
   107e4:	014008c4 	movi	r5,35
   107e8:	103ee83a 	callr	r2
   107ec:	10803fcc 	andi	r2,r2,255
   107f0:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   107f4:	e0bff717 	ldw	r2,-36(fp)
   107f8:	1005003a 	cmpeq	r2,r2,zero
   107fc:	1000031e 	bne	r2,zero,1080c <alt_read_cfi_table+0xac>
   10800:	e0bff617 	ldw	r2,-40(fp)
   10804:	1004c03a 	cmpne	r2,r2,zero
   10808:	1000041e 	bne	r2,zero,1081c <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   1080c:	e0fffe17 	ldw	r3,-8(fp)
   10810:	0080fa04 	movi	r2,1000
   10814:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10818:	00000706 	br	10838 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   1081c:	00c00044 	movi	r3,1
   10820:	e0bff717 	ldw	r2,-36(fp)
   10824:	1886983a 	sll	r3,r3,r2
   10828:	e0bff617 	ldw	r2,-40(fp)
   1082c:	1886983a 	sll	r3,r3,r2
   10830:	e0bffe17 	ldw	r2,-8(fp)
   10834:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   10838:	e0bffe17 	ldw	r2,-8(fp)
   1083c:	10803417 	ldw	r2,208(r2)
   10840:	e13ffe17 	ldw	r4,-8(fp)
   10844:	01400844 	movi	r5,33
   10848:	103ee83a 	callr	r2
   1084c:	10803fcc 	andi	r2,r2,255
   10850:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   10854:	e0bffe17 	ldw	r2,-8(fp)
   10858:	10803417 	ldw	r2,208(r2)
   1085c:	e13ffe17 	ldw	r4,-8(fp)
   10860:	01400944 	movi	r5,37
   10864:	103ee83a 	callr	r2
   10868:	10803fcc 	andi	r2,r2,255
   1086c:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10870:	e0bff717 	ldw	r2,-36(fp)
   10874:	1005003a 	cmpeq	r2,r2,zero
   10878:	1000031e 	bne	r2,zero,10888 <alt_read_cfi_table+0x128>
   1087c:	e0bff617 	ldw	r2,-40(fp)
   10880:	1004c03a 	cmpne	r2,r2,zero
   10884:	1000051e 	bne	r2,zero,1089c <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   10888:	e0fffe17 	ldw	r3,-8(fp)
   1088c:	00804c74 	movhi	r2,305
   10890:	108b4004 	addi	r2,r2,11520
   10894:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10898:	00000806 	br	108bc <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   1089c:	00c00044 	movi	r3,1
   108a0:	e0bff717 	ldw	r2,-36(fp)
   108a4:	1886983a 	sll	r3,r3,r2
   108a8:	e0bff617 	ldw	r2,-40(fp)
   108ac:	1884983a 	sll	r2,r3,r2
   108b0:	10c0fa24 	muli	r3,r2,1000
   108b4:	e0bffe17 	ldw	r2,-8(fp)
   108b8:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   108bc:	e0bffe17 	ldw	r2,-8(fp)
   108c0:	10803417 	ldw	r2,208(r2)
   108c4:	e13ffe17 	ldw	r4,-8(fp)
   108c8:	014009c4 	movi	r5,39
   108cc:	103ee83a 	callr	r2
   108d0:	10c03fcc 	andi	r3,r2,255
   108d4:	00800044 	movi	r2,1
   108d8:	10c4983a 	sll	r2,r2,r3
   108dc:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   108e0:	e0bffe17 	ldw	r2,-8(fp)
   108e4:	10803417 	ldw	r2,208(r2)
   108e8:	e13ffe17 	ldw	r4,-8(fp)
   108ec:	01400b04 	movi	r5,44
   108f0:	103ee83a 	callr	r2
   108f4:	10c03fcc 	andi	r3,r2,255
   108f8:	e0bffe17 	ldw	r2,-8(fp)
   108fc:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   10900:	e0bffe17 	ldw	r2,-8(fp)
   10904:	10800c17 	ldw	r2,48(r2)
   10908:	10800250 	cmplti	r2,r2,9
   1090c:	1000031e 	bne	r2,zero,1091c <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
   10910:	00bffd04 	movi	r2,-12
   10914:	e0bffa15 	stw	r2,-24(fp)
   10918:	00005e06 	br	10a94 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   1091c:	e03ffd15 	stw	zero,-12(fp)
   10920:	00005306 	br	10a70 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   10924:	e43ffd17 	ldw	r16,-12(fp)
   10928:	e0bffd17 	ldw	r2,-12(fp)
   1092c:	1085883a 	add	r2,r2,r2
   10930:	1085883a 	add	r2,r2,r2
   10934:	11400b44 	addi	r5,r2,45
   10938:	e13ffe17 	ldw	r4,-8(fp)
   1093c:	00106e40 	call	106e4 <alt_read_16bit_query_entry>
   10940:	113fffcc 	andi	r4,r2,65535
   10944:	e0fffe17 	ldw	r3,-8(fp)
   10948:	8004913a 	slli	r2,r16,4
   1094c:	10c5883a 	add	r2,r2,r3
   10950:	10800f04 	addi	r2,r2,60
   10954:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   10958:	e17ffd17 	ldw	r5,-12(fp)
   1095c:	e0bffd17 	ldw	r2,-12(fp)
   10960:	e0fffe17 	ldw	r3,-8(fp)
   10964:	1004913a 	slli	r2,r2,4
   10968:	10c5883a 	add	r2,r2,r3
   1096c:	10800f04 	addi	r2,r2,60
   10970:	10800017 	ldw	r2,0(r2)
   10974:	11000044 	addi	r4,r2,1
   10978:	e0fffe17 	ldw	r3,-8(fp)
   1097c:	2804913a 	slli	r2,r5,4
   10980:	10c5883a 	add	r2,r2,r3
   10984:	10800f04 	addi	r2,r2,60
   10988:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   1098c:	e43ffd17 	ldw	r16,-12(fp)
   10990:	e0bffd17 	ldw	r2,-12(fp)
   10994:	1085883a 	add	r2,r2,r2
   10998:	1085883a 	add	r2,r2,r2
   1099c:	11400bc4 	addi	r5,r2,47
   109a0:	e13ffe17 	ldw	r4,-8(fp)
   109a4:	00106e40 	call	106e4 <alt_read_16bit_query_entry>
   109a8:	113fffcc 	andi	r4,r2,65535
   109ac:	e0fffe17 	ldw	r3,-8(fp)
   109b0:	8004913a 	slli	r2,r16,4
   109b4:	10c5883a 	add	r2,r2,r3
   109b8:	10801004 	addi	r2,r2,64
   109bc:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   109c0:	e17ffd17 	ldw	r5,-12(fp)
   109c4:	e0bffd17 	ldw	r2,-12(fp)
   109c8:	e0fffe17 	ldw	r3,-8(fp)
   109cc:	1004913a 	slli	r2,r2,4
   109d0:	10c5883a 	add	r2,r2,r3
   109d4:	10801004 	addi	r2,r2,64
   109d8:	10800017 	ldw	r2,0(r2)
   109dc:	1008923a 	slli	r4,r2,8
   109e0:	e0fffe17 	ldw	r3,-8(fp)
   109e4:	2804913a 	slli	r2,r5,4
   109e8:	10c5883a 	add	r2,r2,r3
   109ec:	10801004 	addi	r2,r2,64
   109f0:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
   109f4:	e17ffd17 	ldw	r5,-12(fp)
   109f8:	e0bffd17 	ldw	r2,-12(fp)
   109fc:	e0fffe17 	ldw	r3,-8(fp)
   10a00:	1004913a 	slli	r2,r2,4
   10a04:	10c5883a 	add	r2,r2,r3
   10a08:	10800f04 	addi	r2,r2,60
   10a0c:	11000017 	ldw	r4,0(r2)
   10a10:	e0bffd17 	ldw	r2,-12(fp)
   10a14:	e0fffe17 	ldw	r3,-8(fp)
   10a18:	1004913a 	slli	r2,r2,4
   10a1c:	10c5883a 	add	r2,r2,r3
   10a20:	10801004 	addi	r2,r2,64
   10a24:	10800017 	ldw	r2,0(r2)
   10a28:	2089383a 	mul	r4,r4,r2
   10a2c:	e0fffe17 	ldw	r3,-8(fp)
   10a30:	2804913a 	slli	r2,r5,4
   10a34:	10c5883a 	add	r2,r2,r3
   10a38:	10800e04 	addi	r2,r2,56
   10a3c:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   10a40:	e0bffd17 	ldw	r2,-12(fp)
   10a44:	e0fffe17 	ldw	r3,-8(fp)
   10a48:	1004913a 	slli	r2,r2,4
   10a4c:	10c5883a 	add	r2,r2,r3
   10a50:	10800e04 	addi	r2,r2,56
   10a54:	10c00017 	ldw	r3,0(r2)
   10a58:	e0bff917 	ldw	r2,-28(fp)
   10a5c:	10c5883a 	add	r2,r2,r3
   10a60:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   10a64:	e0bffd17 	ldw	r2,-12(fp)
   10a68:	10800044 	addi	r2,r2,1
   10a6c:	e0bffd15 	stw	r2,-12(fp)
   10a70:	e0bffe17 	ldw	r2,-8(fp)
   10a74:	10c00c17 	ldw	r3,48(r2)
   10a78:	e0bffd17 	ldw	r2,-12(fp)
   10a7c:	10ffa916 	blt	r2,r3,10924 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   10a80:	e0fff917 	ldw	r3,-28(fp)
   10a84:	e0bffb17 	ldw	r2,-20(fp)
   10a88:	18800226 	beq	r3,r2,10a94 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
   10a8c:	00bffb44 	movi	r2,-19
   10a90:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   10a94:	e0bffe17 	ldw	r2,-8(fp)
   10a98:	10c03417 	ldw	r3,208(r2)
   10a9c:	e0bffe17 	ldw	r2,-8(fp)
   10aa0:	10803217 	ldw	r2,200(r2)
   10aa4:	114003c4 	addi	r5,r2,15
   10aa8:	e13ffe17 	ldw	r4,-8(fp)
   10aac:	183ee83a 	callr	r3
   10ab0:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   10ab4:	e0bffe17 	ldw	r2,-8(fp)
   10ab8:	10802d17 	ldw	r2,180(r2)
   10abc:	10800098 	cmpnei	r2,r2,2
   10ac0:	1000601e 	bne	r2,zero,10c44 <alt_read_cfi_table+0x4e4>
   10ac4:	e0bff403 	ldbu	r2,-48(fp)
   10ac8:	108000d8 	cmpnei	r2,r2,3
   10acc:	10005d1e 	bne	r2,zero,10c44 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   10ad0:	e0bffe17 	ldw	r2,-8(fp)
   10ad4:	10800c17 	ldw	r2,48(r2)
   10ad8:	10bfffc4 	addi	r2,r2,-1
   10adc:	e0bffd15 	stw	r2,-12(fp)
   10ae0:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
   10ae4:	00005406 	br	10c38 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
   10ae8:	e0bffd17 	ldw	r2,-12(fp)
   10aec:	e0fffe17 	ldw	r3,-8(fp)
   10af0:	1004913a 	slli	r2,r2,4
   10af4:	10c5883a 	add	r2,r2,r3
   10af8:	10800e04 	addi	r2,r2,56
   10afc:	10800017 	ldw	r2,0(r2)
   10b00:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
   10b04:	e17ffd17 	ldw	r5,-12(fp)
   10b08:	e0bffc17 	ldw	r2,-16(fp)
   10b0c:	e0fffe17 	ldw	r3,-8(fp)
   10b10:	1004913a 	slli	r2,r2,4
   10b14:	10c5883a 	add	r2,r2,r3
   10b18:	10800e04 	addi	r2,r2,56
   10b1c:	11000017 	ldw	r4,0(r2)
   10b20:	e0fffe17 	ldw	r3,-8(fp)
   10b24:	2804913a 	slli	r2,r5,4
   10b28:	10c5883a 	add	r2,r2,r3
   10b2c:	10800e04 	addi	r2,r2,56
   10b30:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   10b34:	e0bffc17 	ldw	r2,-16(fp)
   10b38:	e0fffe17 	ldw	r3,-8(fp)
   10b3c:	1004913a 	slli	r2,r2,4
   10b40:	10c5883a 	add	r2,r2,r3
   10b44:	10c00e04 	addi	r3,r2,56
   10b48:	e0bff817 	ldw	r2,-32(fp)
   10b4c:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
   10b50:	e0bffd17 	ldw	r2,-12(fp)
   10b54:	e0fffe17 	ldw	r3,-8(fp)
   10b58:	1004913a 	slli	r2,r2,4
   10b5c:	10c5883a 	add	r2,r2,r3
   10b60:	10801004 	addi	r2,r2,64
   10b64:	10800017 	ldw	r2,0(r2)
   10b68:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
   10b6c:	e17ffd17 	ldw	r5,-12(fp)
   10b70:	e0bffc17 	ldw	r2,-16(fp)
   10b74:	e0fffe17 	ldw	r3,-8(fp)
   10b78:	1004913a 	slli	r2,r2,4
   10b7c:	10c5883a 	add	r2,r2,r3
   10b80:	10801004 	addi	r2,r2,64
   10b84:	11000017 	ldw	r4,0(r2)
   10b88:	e0fffe17 	ldw	r3,-8(fp)
   10b8c:	2804913a 	slli	r2,r5,4
   10b90:	10c5883a 	add	r2,r2,r3
   10b94:	10801004 	addi	r2,r2,64
   10b98:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   10b9c:	e0bffc17 	ldw	r2,-16(fp)
   10ba0:	e0fffe17 	ldw	r3,-8(fp)
   10ba4:	1004913a 	slli	r2,r2,4
   10ba8:	10c5883a 	add	r2,r2,r3
   10bac:	10c01004 	addi	r3,r2,64
   10bb0:	e0bff817 	ldw	r2,-32(fp)
   10bb4:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   10bb8:	e0bffd17 	ldw	r2,-12(fp)
   10bbc:	e0fffe17 	ldw	r3,-8(fp)
   10bc0:	1004913a 	slli	r2,r2,4
   10bc4:	10c5883a 	add	r2,r2,r3
   10bc8:	10800f04 	addi	r2,r2,60
   10bcc:	10800017 	ldw	r2,0(r2)
   10bd0:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
   10bd4:	e17ffd17 	ldw	r5,-12(fp)
   10bd8:	e0bffc17 	ldw	r2,-16(fp)
   10bdc:	e0fffe17 	ldw	r3,-8(fp)
   10be0:	1004913a 	slli	r2,r2,4
   10be4:	10c5883a 	add	r2,r2,r3
   10be8:	10800f04 	addi	r2,r2,60
   10bec:	11000017 	ldw	r4,0(r2)
   10bf0:	e0fffe17 	ldw	r3,-8(fp)
   10bf4:	2804913a 	slli	r2,r5,4
   10bf8:	10c5883a 	add	r2,r2,r3
   10bfc:	10800f04 	addi	r2,r2,60
   10c00:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   10c04:	e0bffc17 	ldw	r2,-16(fp)
   10c08:	e0fffe17 	ldw	r3,-8(fp)
   10c0c:	1004913a 	slli	r2,r2,4
   10c10:	10c5883a 	add	r2,r2,r3
   10c14:	10c00f04 	addi	r3,r2,60
   10c18:	e0bff817 	ldw	r2,-32(fp)
   10c1c:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   10c20:	e0bffd17 	ldw	r2,-12(fp)
   10c24:	10bfffc4 	addi	r2,r2,-1
   10c28:	e0bffd15 	stw	r2,-12(fp)
   10c2c:	e0bffc17 	ldw	r2,-16(fp)
   10c30:	10800044 	addi	r2,r2,1
   10c34:	e0bffc15 	stw	r2,-16(fp)
   10c38:	e0fffc17 	ldw	r3,-16(fp)
   10c3c:	e0bffd17 	ldw	r2,-12(fp)
   10c40:	10ffa90e 	bge	r2,r3,10ae8 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10c44:	e03ffd15 	stw	zero,-12(fp)
   10c48:	00001306 	br	10c98 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
   10c4c:	e0bffd17 	ldw	r2,-12(fp)
   10c50:	e0fffe17 	ldw	r3,-8(fp)
   10c54:	1004913a 	slli	r2,r2,4
   10c58:	10c5883a 	add	r2,r2,r3
   10c5c:	10c00d04 	addi	r3,r2,52
   10c60:	e0bff517 	ldw	r2,-44(fp)
   10c64:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
   10c68:	e0bffd17 	ldw	r2,-12(fp)
   10c6c:	e0fffe17 	ldw	r3,-8(fp)
   10c70:	1004913a 	slli	r2,r2,4
   10c74:	10c5883a 	add	r2,r2,r3
   10c78:	10800e04 	addi	r2,r2,56
   10c7c:	10c00017 	ldw	r3,0(r2)
   10c80:	e0bff517 	ldw	r2,-44(fp)
   10c84:	10c5883a 	add	r2,r2,r3
   10c88:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10c8c:	e0bffd17 	ldw	r2,-12(fp)
   10c90:	10800044 	addi	r2,r2,1
   10c94:	e0bffd15 	stw	r2,-12(fp)
   10c98:	e0bffe17 	ldw	r2,-8(fp)
   10c9c:	10c00c17 	ldw	r3,48(r2)
   10ca0:	e0bffd17 	ldw	r2,-12(fp)
   10ca4:	10ffe916 	blt	r2,r3,10c4c <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   10ca8:	e0bffe17 	ldw	r2,-8(fp)
   10cac:	10802d17 	ldw	r2,180(r2)
   10cb0:	e0bfff15 	stw	r2,-4(fp)
   10cb4:	e0ffff17 	ldw	r3,-4(fp)
   10cb8:	188000a0 	cmpeqi	r2,r3,2
   10cbc:	1000071e 	bne	r2,zero,10cdc <alt_read_cfi_table+0x57c>
   10cc0:	e0ffff17 	ldw	r3,-4(fp)
   10cc4:	188000e0 	cmpeqi	r2,r3,3
   10cc8:	10000c1e 	bne	r2,zero,10cfc <alt_read_cfi_table+0x59c>
   10ccc:	e0ffff17 	ldw	r3,-4(fp)
   10cd0:	18800060 	cmpeqi	r2,r3,1
   10cd4:	1000091e 	bne	r2,zero,10cfc <alt_read_cfi_table+0x59c>
   10cd8:	00001006 	br	10d1c <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10cdc:	e0bffe17 	ldw	r2,-8(fp)
   10ce0:	10c03317 	ldw	r3,204(r2)
   10ce4:	e0bffe17 	ldw	r2,-8(fp)
   10ce8:	11000a17 	ldw	r4,40(r2)
   10cec:	01401544 	movi	r5,85
   10cf0:	01803c04 	movi	r6,240
   10cf4:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   10cf8:	00000a06 	br	10d24 <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10cfc:	e0bffe17 	ldw	r2,-8(fp)
   10d00:	10c03317 	ldw	r3,204(r2)
   10d04:	e0bffe17 	ldw	r2,-8(fp)
   10d08:	11000a17 	ldw	r4,40(r2)
   10d0c:	01401544 	movi	r5,85
   10d10:	01803fc4 	movi	r6,255
   10d14:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   10d18:	00000206 	br	10d24 <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
   10d1c:	00bffec4 	movi	r2,-5
   10d20:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
   10d24:	e0bffa17 	ldw	r2,-24(fp)
}
   10d28:	e037883a 	mov	sp,fp
   10d2c:	dfc00217 	ldw	ra,8(sp)
   10d30:	df000117 	ldw	fp,4(sp)
   10d34:	dc000017 	ldw	r16,0(sp)
   10d38:	dec00304 	addi	sp,sp,12
   10d3c:	f800283a 	ret

00010d40 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   10d40:	defff704 	addi	sp,sp,-36
   10d44:	dfc00815 	stw	ra,32(sp)
   10d48:	df000715 	stw	fp,28(sp)
   10d4c:	df000704 	addi	fp,sp,28
   10d50:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   10d54:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10d58:	e0bfff17 	ldw	r2,-4(fp)
   10d5c:	11000a17 	ldw	r4,40(r2)
   10d60:	01401544 	movi	r5,85
   10d64:	01802604 	movi	r6,152
   10d68:	00101ec0 	call	101ec <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   10d6c:	e03ffb15 	stw	zero,-20(fp)
   10d70:	00000f06 	br	10db0 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   10d74:	e13ffb17 	ldw	r4,-20(fp)
   10d78:	e0bfff17 	ldw	r2,-4(fp)
   10d7c:	10800a17 	ldw	r2,40(r2)
   10d80:	1007883a 	mov	r3,r2
   10d84:	e0bffb17 	ldw	r2,-20(fp)
   10d88:	1885883a 	add	r2,r3,r2
   10d8c:	10800404 	addi	r2,r2,16
   10d90:	10800023 	ldbuio	r2,0(r2)
   10d94:	1007883a 	mov	r3,r2
   10d98:	e0bffc04 	addi	r2,fp,-16
   10d9c:	1105883a 	add	r2,r2,r4
   10da0:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   10da4:	e0bffb17 	ldw	r2,-20(fp)
   10da8:	10800044 	addi	r2,r2,1
   10dac:	e0bffb15 	stw	r2,-20(fp)
   10db0:	e0bffb17 	ldw	r2,-20(fp)
   10db4:	108000d0 	cmplti	r2,r2,3
   10db8:	103fee1e 	bne	r2,zero,10d74 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10dbc:	e0bffc03 	ldbu	r2,-16(fp)
   10dc0:	10803fcc 	andi	r2,r2,255
   10dc4:	10801458 	cmpnei	r2,r2,81
   10dc8:	10001d1e 	bne	r2,zero,10e40 <alt_read_cfi_width+0x100>
   10dcc:	e0bffc43 	ldbu	r2,-15(fp)
   10dd0:	10803fcc 	andi	r2,r2,255
   10dd4:	10801498 	cmpnei	r2,r2,82
   10dd8:	1000191e 	bne	r2,zero,10e40 <alt_read_cfi_width+0x100>
   10ddc:	e0bffc83 	ldbu	r2,-14(fp)
   10de0:	10803fcc 	andi	r2,r2,255
   10de4:	10801658 	cmpnei	r2,r2,89
   10de8:	1000151e 	bne	r2,zero,10e40 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   10dec:	e0ffff17 	ldw	r3,-4(fp)
   10df0:	00800044 	movi	r2,1
   10df4:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
   10df8:	e0ffff17 	ldw	r3,-4(fp)
   10dfc:	00800044 	movi	r2,1
   10e00:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   10e04:	e0bfff17 	ldw	r2,-4(fp)
   10e08:	10800a17 	ldw	r2,40(r2)
   10e0c:	10800a04 	addi	r2,r2,40
   10e10:	1080002b 	ldhuio	r2,0(r2)
   10e14:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
   10e18:	e0bffa0b 	ldhu	r2,-24(fp)
   10e1c:	10800044 	addi	r2,r2,1
   10e20:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
   10e24:	e0bffa0b 	ldhu	r2,-24(fp)
   10e28:	1080004c 	andi	r2,r2,1
   10e2c:	1004c03a 	cmpne	r2,r2,zero
   10e30:	1001a81e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
   10e34:	00bffb44 	movi	r2,-19
   10e38:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10e3c:	0001a506 	br	114d4 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10e40:	e0bfff17 	ldw	r2,-4(fp)
   10e44:	11000a17 	ldw	r4,40(r2)
   10e48:	01401544 	movi	r5,85
   10e4c:	01802604 	movi	r6,152
   10e50:	00102280 	call	10228 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   10e54:	e03ffb15 	stw	zero,-20(fp)
   10e58:	00000f06 	br	10e98 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10e5c:	e13ffb17 	ldw	r4,-20(fp)
   10e60:	e0bfff17 	ldw	r2,-4(fp)
   10e64:	10800a17 	ldw	r2,40(r2)
   10e68:	1007883a 	mov	r3,r2
   10e6c:	e0bffb17 	ldw	r2,-20(fp)
   10e70:	1885883a 	add	r2,r3,r2
   10e74:	10800804 	addi	r2,r2,32
   10e78:	10800023 	ldbuio	r2,0(r2)
   10e7c:	1007883a 	mov	r3,r2
   10e80:	e0bffc04 	addi	r2,fp,-16
   10e84:	1105883a 	add	r2,r2,r4
   10e88:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   10e8c:	e0bffb17 	ldw	r2,-20(fp)
   10e90:	10800044 	addi	r2,r2,1
   10e94:	e0bffb15 	stw	r2,-20(fp)
   10e98:	e0bffb17 	ldw	r2,-20(fp)
   10e9c:	10800190 	cmplti	r2,r2,6
   10ea0:	103fee1e 	bne	r2,zero,10e5c <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10ea4:	e0bffc03 	ldbu	r2,-16(fp)
   10ea8:	10803fcc 	andi	r2,r2,255
   10eac:	10801458 	cmpnei	r2,r2,81
   10eb0:	1000291e 	bne	r2,zero,10f58 <alt_read_cfi_width+0x218>
   10eb4:	e0bffc43 	ldbu	r2,-15(fp)
   10eb8:	10803fcc 	andi	r2,r2,255
   10ebc:	10801458 	cmpnei	r2,r2,81
   10ec0:	1000251e 	bne	r2,zero,10f58 <alt_read_cfi_width+0x218>
   10ec4:	e0bffc83 	ldbu	r2,-14(fp)
   10ec8:	10803fcc 	andi	r2,r2,255
   10ecc:	10801498 	cmpnei	r2,r2,82
   10ed0:	1000211e 	bne	r2,zero,10f58 <alt_read_cfi_width+0x218>
   10ed4:	e0bffcc3 	ldbu	r2,-13(fp)
   10ed8:	10803fcc 	andi	r2,r2,255
   10edc:	10801498 	cmpnei	r2,r2,82
   10ee0:	10001d1e 	bne	r2,zero,10f58 <alt_read_cfi_width+0x218>
   10ee4:	e0bffd03 	ldbu	r2,-12(fp)
   10ee8:	10803fcc 	andi	r2,r2,255
   10eec:	10801658 	cmpnei	r2,r2,89
   10ef0:	1000191e 	bne	r2,zero,10f58 <alt_read_cfi_width+0x218>
   10ef4:	e0bffd43 	ldbu	r2,-11(fp)
   10ef8:	10803fcc 	andi	r2,r2,255
   10efc:	10801658 	cmpnei	r2,r2,89
   10f00:	1000151e 	bne	r2,zero,10f58 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   10f04:	e0ffff17 	ldw	r3,-4(fp)
   10f08:	00800044 	movi	r2,1
   10f0c:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
   10f10:	e0ffff17 	ldw	r3,-4(fp)
   10f14:	00800084 	movi	r2,2
   10f18:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10f1c:	e0bfff17 	ldw	r2,-4(fp)
   10f20:	10800a17 	ldw	r2,40(r2)
   10f24:	10801404 	addi	r2,r2,80
   10f28:	1080002b 	ldhuio	r2,0(r2)
   10f2c:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
   10f30:	e0bffa0b 	ldhu	r2,-24(fp)
   10f34:	10800044 	addi	r2,r2,1
   10f38:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
   10f3c:	e0bffa0b 	ldhu	r2,-24(fp)
   10f40:	1080004c 	andi	r2,r2,1
   10f44:	1004c03a 	cmpne	r2,r2,zero
   10f48:	1001621e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
   10f4c:	00bffb44 	movi	r2,-19
   10f50:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10f54:	00015f06 	br	114d4 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10f58:	e0bfff17 	ldw	r2,-4(fp)
   10f5c:	11000a17 	ldw	r4,40(r2)
   10f60:	01401544 	movi	r5,85
   10f64:	01802604 	movi	r6,152
   10f68:	00102ec0 	call	102ec <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   10f6c:	e03ffb15 	stw	zero,-20(fp)
   10f70:	00000f06 	br	10fb0 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10f74:	e13ffb17 	ldw	r4,-20(fp)
   10f78:	e0bfff17 	ldw	r2,-4(fp)
   10f7c:	10800a17 	ldw	r2,40(r2)
   10f80:	1007883a 	mov	r3,r2
   10f84:	e0bffb17 	ldw	r2,-20(fp)
   10f88:	1885883a 	add	r2,r3,r2
   10f8c:	10800804 	addi	r2,r2,32
   10f90:	10800023 	ldbuio	r2,0(r2)
   10f94:	1007883a 	mov	r3,r2
   10f98:	e0bffc04 	addi	r2,fp,-16
   10f9c:	1105883a 	add	r2,r2,r4
   10fa0:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   10fa4:	e0bffb17 	ldw	r2,-20(fp)
   10fa8:	10800044 	addi	r2,r2,1
   10fac:	e0bffb15 	stw	r2,-20(fp)
   10fb0:	e0bffb17 	ldw	r2,-20(fp)
   10fb4:	10800190 	cmplti	r2,r2,6
   10fb8:	103fee1e 	bne	r2,zero,10f74 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10fbc:	e0bffc03 	ldbu	r2,-16(fp)
   10fc0:	10803fcc 	andi	r2,r2,255
   10fc4:	10801458 	cmpnei	r2,r2,81
   10fc8:	1000291e 	bne	r2,zero,11070 <alt_read_cfi_width+0x330>
   10fcc:	e0bffc43 	ldbu	r2,-15(fp)
   10fd0:	10803fcc 	andi	r2,r2,255
   10fd4:	1004c03a 	cmpne	r2,r2,zero
   10fd8:	1000251e 	bne	r2,zero,11070 <alt_read_cfi_width+0x330>
   10fdc:	e0bffc83 	ldbu	r2,-14(fp)
   10fe0:	10803fcc 	andi	r2,r2,255
   10fe4:	10801498 	cmpnei	r2,r2,82
   10fe8:	1000211e 	bne	r2,zero,11070 <alt_read_cfi_width+0x330>
   10fec:	e0bffcc3 	ldbu	r2,-13(fp)
   10ff0:	10803fcc 	andi	r2,r2,255
   10ff4:	1004c03a 	cmpne	r2,r2,zero
   10ff8:	10001d1e 	bne	r2,zero,11070 <alt_read_cfi_width+0x330>
   10ffc:	e0bffd03 	ldbu	r2,-12(fp)
   11000:	10803fcc 	andi	r2,r2,255
   11004:	10801658 	cmpnei	r2,r2,89
   11008:	1000191e 	bne	r2,zero,11070 <alt_read_cfi_width+0x330>
   1100c:	e0bffd43 	ldbu	r2,-11(fp)
   11010:	10803fcc 	andi	r2,r2,255
   11014:	1004c03a 	cmpne	r2,r2,zero
   11018:	1000151e 	bne	r2,zero,11070 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   1101c:	e0ffff17 	ldw	r3,-4(fp)
   11020:	00800084 	movi	r2,2
   11024:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
   11028:	e0ffff17 	ldw	r3,-4(fp)
   1102c:	00800084 	movi	r2,2
   11030:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   11034:	e0bfff17 	ldw	r2,-4(fp)
   11038:	10800a17 	ldw	r2,40(r2)
   1103c:	10801404 	addi	r2,r2,80
   11040:	1080002b 	ldhuio	r2,0(r2)
   11044:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
   11048:	e0bffa0b 	ldhu	r2,-24(fp)
   1104c:	10800044 	addi	r2,r2,1
   11050:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
   11054:	e0bffa0b 	ldhu	r2,-24(fp)
   11058:	1080008c 	andi	r2,r2,2
   1105c:	1004c03a 	cmpne	r2,r2,zero
   11060:	10011c1e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
   11064:	00bffb44 	movi	r2,-19
   11068:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   1106c:	00011906 	br	114d4 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   11070:	e0bfff17 	ldw	r2,-4(fp)
   11074:	11000a17 	ldw	r4,40(r2)
   11078:	01401544 	movi	r5,85
   1107c:	01802604 	movi	r6,152
   11080:	00103780 	call	10378 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   11084:	e03ffb15 	stw	zero,-20(fp)
   11088:	00000f06 	br	110c8 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   1108c:	e13ffb17 	ldw	r4,-20(fp)
   11090:	e0bfff17 	ldw	r2,-4(fp)
   11094:	10800a17 	ldw	r2,40(r2)
   11098:	1007883a 	mov	r3,r2
   1109c:	e0bffb17 	ldw	r2,-20(fp)
   110a0:	1885883a 	add	r2,r3,r2
   110a4:	10801004 	addi	r2,r2,64
   110a8:	10800023 	ldbuio	r2,0(r2)
   110ac:	1007883a 	mov	r3,r2
   110b0:	e0bffc04 	addi	r2,fp,-16
   110b4:	1105883a 	add	r2,r2,r4
   110b8:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   110bc:	e0bffb17 	ldw	r2,-20(fp)
   110c0:	10800044 	addi	r2,r2,1
   110c4:	e0bffb15 	stw	r2,-20(fp)
   110c8:	e0bffb17 	ldw	r2,-20(fp)
   110cc:	10800310 	cmplti	r2,r2,12
   110d0:	103fee1e 	bne	r2,zero,1108c <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   110d4:	e0bffc03 	ldbu	r2,-16(fp)
   110d8:	10803fcc 	andi	r2,r2,255
   110dc:	10801458 	cmpnei	r2,r2,81
   110e0:	1000411e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   110e4:	e0bffc43 	ldbu	r2,-15(fp)
   110e8:	10803fcc 	andi	r2,r2,255
   110ec:	1004c03a 	cmpne	r2,r2,zero
   110f0:	10003d1e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   110f4:	e0bffc83 	ldbu	r2,-14(fp)
   110f8:	10803fcc 	andi	r2,r2,255
   110fc:	1004c03a 	cmpne	r2,r2,zero
   11100:	1000391e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11104:	e0bffcc3 	ldbu	r2,-13(fp)
   11108:	10803fcc 	andi	r2,r2,255
   1110c:	1004c03a 	cmpne	r2,r2,zero
   11110:	1000351e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11114:	e0bffd03 	ldbu	r2,-12(fp)
   11118:	10803fcc 	andi	r2,r2,255
   1111c:	10801498 	cmpnei	r2,r2,82
   11120:	1000311e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11124:	e0bffd43 	ldbu	r2,-11(fp)
   11128:	10803fcc 	andi	r2,r2,255
   1112c:	1004c03a 	cmpne	r2,r2,zero
   11130:	10002d1e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11134:	e0bffd83 	ldbu	r2,-10(fp)
   11138:	10803fcc 	andi	r2,r2,255
   1113c:	1004c03a 	cmpne	r2,r2,zero
   11140:	1000291e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11144:	e0bffdc3 	ldbu	r2,-9(fp)
   11148:	10803fcc 	andi	r2,r2,255
   1114c:	1004c03a 	cmpne	r2,r2,zero
   11150:	1000251e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11154:	e0bffe03 	ldbu	r2,-8(fp)
   11158:	10803fcc 	andi	r2,r2,255
   1115c:	10801658 	cmpnei	r2,r2,89
   11160:	1000211e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11164:	e0bffe43 	ldbu	r2,-7(fp)
   11168:	10803fcc 	andi	r2,r2,255
   1116c:	1004c03a 	cmpne	r2,r2,zero
   11170:	10001d1e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11174:	e0bffe83 	ldbu	r2,-6(fp)
   11178:	10803fcc 	andi	r2,r2,255
   1117c:	1004c03a 	cmpne	r2,r2,zero
   11180:	1000191e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
   11184:	e0bffec3 	ldbu	r2,-5(fp)
   11188:	10803fcc 	andi	r2,r2,255
   1118c:	1004c03a 	cmpne	r2,r2,zero
   11190:	1000151e 	bne	r2,zero,111e8 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   11194:	e0ffff17 	ldw	r3,-4(fp)
   11198:	00800104 	movi	r2,4
   1119c:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
   111a0:	e0ffff17 	ldw	r3,-4(fp)
   111a4:	00800104 	movi	r2,4
   111a8:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   111ac:	e0bfff17 	ldw	r2,-4(fp)
   111b0:	10800a17 	ldw	r2,40(r2)
   111b4:	10802804 	addi	r2,r2,160
   111b8:	10800037 	ldwio	r2,0(r2)
   111bc:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
   111c0:	e0bffa0b 	ldhu	r2,-24(fp)
   111c4:	10800044 	addi	r2,r2,1
   111c8:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
   111cc:	e0bffa0b 	ldhu	r2,-24(fp)
   111d0:	1080010c 	andi	r2,r2,4
   111d4:	1004c03a 	cmpne	r2,r2,zero
   111d8:	1000be1e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
   111dc:	00bffb44 	movi	r2,-19
   111e0:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   111e4:	0000bb06 	br	114d4 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   111e8:	e0bfff17 	ldw	r2,-4(fp)
   111ec:	11000a17 	ldw	r4,40(r2)
   111f0:	01401544 	movi	r5,85
   111f4:	01802604 	movi	r6,152
   111f8:	00103300 	call	10330 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   111fc:	e03ffb15 	stw	zero,-20(fp)
   11200:	00000f06 	br	11240 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11204:	e13ffb17 	ldw	r4,-20(fp)
   11208:	e0bfff17 	ldw	r2,-4(fp)
   1120c:	10800a17 	ldw	r2,40(r2)
   11210:	1007883a 	mov	r3,r2
   11214:	e0bffb17 	ldw	r2,-20(fp)
   11218:	1885883a 	add	r2,r3,r2
   1121c:	10801004 	addi	r2,r2,64
   11220:	10800023 	ldbuio	r2,0(r2)
   11224:	1007883a 	mov	r3,r2
   11228:	e0bffc04 	addi	r2,fp,-16
   1122c:	1105883a 	add	r2,r2,r4
   11230:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   11234:	e0bffb17 	ldw	r2,-20(fp)
   11238:	10800044 	addi	r2,r2,1
   1123c:	e0bffb15 	stw	r2,-20(fp)
   11240:	e0bffb17 	ldw	r2,-20(fp)
   11244:	10800310 	cmplti	r2,r2,12
   11248:	103fee1e 	bne	r2,zero,11204 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   1124c:	e0bffc03 	ldbu	r2,-16(fp)
   11250:	10803fcc 	andi	r2,r2,255
   11254:	10801458 	cmpnei	r2,r2,81
   11258:	1000411e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   1125c:	e0bffc43 	ldbu	r2,-15(fp)
   11260:	10803fcc 	andi	r2,r2,255
   11264:	1004c03a 	cmpne	r2,r2,zero
   11268:	10003d1e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   1126c:	e0bffc83 	ldbu	r2,-14(fp)
   11270:	10803fcc 	andi	r2,r2,255
   11274:	10801458 	cmpnei	r2,r2,81
   11278:	1000391e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   1127c:	e0bffcc3 	ldbu	r2,-13(fp)
   11280:	10803fcc 	andi	r2,r2,255
   11284:	1004c03a 	cmpne	r2,r2,zero
   11288:	1000351e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   1128c:	e0bffd03 	ldbu	r2,-12(fp)
   11290:	10803fcc 	andi	r2,r2,255
   11294:	10801498 	cmpnei	r2,r2,82
   11298:	1000311e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   1129c:	e0bffd43 	ldbu	r2,-11(fp)
   112a0:	10803fcc 	andi	r2,r2,255
   112a4:	1004c03a 	cmpne	r2,r2,zero
   112a8:	10002d1e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   112ac:	e0bffd83 	ldbu	r2,-10(fp)
   112b0:	10803fcc 	andi	r2,r2,255
   112b4:	10801498 	cmpnei	r2,r2,82
   112b8:	1000291e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   112bc:	e0bffdc3 	ldbu	r2,-9(fp)
   112c0:	10803fcc 	andi	r2,r2,255
   112c4:	1004c03a 	cmpne	r2,r2,zero
   112c8:	1000251e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   112cc:	e0bffe03 	ldbu	r2,-8(fp)
   112d0:	10803fcc 	andi	r2,r2,255
   112d4:	10801658 	cmpnei	r2,r2,89
   112d8:	1000211e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   112dc:	e0bffe43 	ldbu	r2,-7(fp)
   112e0:	10803fcc 	andi	r2,r2,255
   112e4:	1004c03a 	cmpne	r2,r2,zero
   112e8:	10001d1e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   112ec:	e0bffe83 	ldbu	r2,-6(fp)
   112f0:	10803fcc 	andi	r2,r2,255
   112f4:	10801658 	cmpnei	r2,r2,89
   112f8:	1000191e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
   112fc:	e0bffec3 	ldbu	r2,-5(fp)
   11300:	10803fcc 	andi	r2,r2,255
   11304:	1004c03a 	cmpne	r2,r2,zero
   11308:	1000151e 	bne	r2,zero,11360 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   1130c:	e0ffff17 	ldw	r3,-4(fp)
   11310:	00800084 	movi	r2,2
   11314:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
   11318:	e0ffff17 	ldw	r3,-4(fp)
   1131c:	00800104 	movi	r2,4
   11320:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   11324:	e0bfff17 	ldw	r2,-4(fp)
   11328:	10800a17 	ldw	r2,40(r2)
   1132c:	10802804 	addi	r2,r2,160
   11330:	10800037 	ldwio	r2,0(r2)
   11334:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
   11338:	e0bffa0b 	ldhu	r2,-24(fp)
   1133c:	10800044 	addi	r2,r2,1
   11340:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
   11344:	e0bffa0b 	ldhu	r2,-24(fp)
   11348:	1080010c 	andi	r2,r2,4
   1134c:	1004c03a 	cmpne	r2,r2,zero
   11350:	1000601e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
   11354:	00bffb44 	movi	r2,-19
   11358:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   1135c:	00005d06 	br	114d4 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   11360:	e0bfff17 	ldw	r2,-4(fp)
   11364:	11000a17 	ldw	r4,40(r2)
   11368:	01401544 	movi	r5,85
   1136c:	01802604 	movi	r6,152
   11370:	00102a40 	call	102a4 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   11374:	e03ffb15 	stw	zero,-20(fp)
   11378:	00000f06 	br	113b8 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   1137c:	e13ffb17 	ldw	r4,-20(fp)
   11380:	e0bfff17 	ldw	r2,-4(fp)
   11384:	10800a17 	ldw	r2,40(r2)
   11388:	1007883a 	mov	r3,r2
   1138c:	e0bffb17 	ldw	r2,-20(fp)
   11390:	1885883a 	add	r2,r3,r2
   11394:	10801004 	addi	r2,r2,64
   11398:	10800023 	ldbuio	r2,0(r2)
   1139c:	1007883a 	mov	r3,r2
   113a0:	e0bffc04 	addi	r2,fp,-16
   113a4:	1105883a 	add	r2,r2,r4
   113a8:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   113ac:	e0bffb17 	ldw	r2,-20(fp)
   113b0:	10800044 	addi	r2,r2,1
   113b4:	e0bffb15 	stw	r2,-20(fp)
   113b8:	e0bffb17 	ldw	r2,-20(fp)
   113bc:	10800310 	cmplti	r2,r2,12
   113c0:	103fee1e 	bne	r2,zero,1137c <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   113c4:	e0bffc03 	ldbu	r2,-16(fp)
   113c8:	10803fcc 	andi	r2,r2,255
   113cc:	10801458 	cmpnei	r2,r2,81
   113d0:	1000401e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   113d4:	e0bffc43 	ldbu	r2,-15(fp)
   113d8:	10803fcc 	andi	r2,r2,255
   113dc:	10801458 	cmpnei	r2,r2,81
   113e0:	10003c1e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   113e4:	e0bffc83 	ldbu	r2,-14(fp)
   113e8:	10803fcc 	andi	r2,r2,255
   113ec:	10801458 	cmpnei	r2,r2,81
   113f0:	1000381e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   113f4:	e0bffcc3 	ldbu	r2,-13(fp)
   113f8:	10803fcc 	andi	r2,r2,255
   113fc:	10801458 	cmpnei	r2,r2,81
   11400:	1000341e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11404:	e0bffd03 	ldbu	r2,-12(fp)
   11408:	10803fcc 	andi	r2,r2,255
   1140c:	10801498 	cmpnei	r2,r2,82
   11410:	1000301e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11414:	e0bffd43 	ldbu	r2,-11(fp)
   11418:	10803fcc 	andi	r2,r2,255
   1141c:	10801498 	cmpnei	r2,r2,82
   11420:	10002c1e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11424:	e0bffd83 	ldbu	r2,-10(fp)
   11428:	10803fcc 	andi	r2,r2,255
   1142c:	10801498 	cmpnei	r2,r2,82
   11430:	1000281e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11434:	e0bffdc3 	ldbu	r2,-9(fp)
   11438:	10803fcc 	andi	r2,r2,255
   1143c:	10801498 	cmpnei	r2,r2,82
   11440:	1000241e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11444:	e0bffe03 	ldbu	r2,-8(fp)
   11448:	10803fcc 	andi	r2,r2,255
   1144c:	10801658 	cmpnei	r2,r2,89
   11450:	1000201e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11454:	e0bffe43 	ldbu	r2,-7(fp)
   11458:	10803fcc 	andi	r2,r2,255
   1145c:	10801658 	cmpnei	r2,r2,89
   11460:	10001c1e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11464:	e0bffe83 	ldbu	r2,-6(fp)
   11468:	10803fcc 	andi	r2,r2,255
   1146c:	10801658 	cmpnei	r2,r2,89
   11470:	1000181e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
   11474:	e0bffec3 	ldbu	r2,-5(fp)
   11478:	10803fcc 	andi	r2,r2,255
   1147c:	10801658 	cmpnei	r2,r2,89
   11480:	1000141e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   11484:	e0ffff17 	ldw	r3,-4(fp)
   11488:	00800044 	movi	r2,1
   1148c:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
   11490:	e0ffff17 	ldw	r3,-4(fp)
   11494:	00800104 	movi	r2,4
   11498:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1149c:	e0bfff17 	ldw	r2,-4(fp)
   114a0:	10800a17 	ldw	r2,40(r2)
   114a4:	10802804 	addi	r2,r2,160
   114a8:	10800037 	ldwio	r2,0(r2)
   114ac:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
   114b0:	e0bffa0b 	ldhu	r2,-24(fp)
   114b4:	10800044 	addi	r2,r2,1
   114b8:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
   114bc:	e0bffa0b 	ldhu	r2,-24(fp)
   114c0:	1080010c 	andi	r2,r2,4
   114c4:	1004c03a 	cmpne	r2,r2,zero
   114c8:	1000021e 	bne	r2,zero,114d4 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
   114cc:	00bffb44 	movi	r2,-19
   114d0:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
   114d4:	e0bff917 	ldw	r2,-28(fp)
}
   114d8:	e037883a 	mov	sp,fp
   114dc:	dfc00117 	ldw	ra,4(sp)
   114e0:	df000017 	ldw	fp,0(sp)
   114e4:	dec00204 	addi	sp,sp,8
   114e8:	f800283a 	ret

000114ec <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   114ec:	defff904 	addi	sp,sp,-28
   114f0:	dfc00615 	stw	ra,24(sp)
   114f4:	df000515 	stw	fp,20(sp)
   114f8:	dc000415 	stw	r16,16(sp)
   114fc:	df000404 	addi	fp,sp,16
   11500:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   11504:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   11508:	e13fff17 	ldw	r4,-4(fp)
   1150c:	01400544 	movi	r5,21
   11510:	00106e40 	call	106e4 <alt_read_16bit_query_entry>
   11514:	10ffffcc 	andi	r3,r2,65535
   11518:	e0bfff17 	ldw	r2,-4(fp)
   1151c:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   11520:	e03ffd15 	stw	zero,-12(fp)
   11524:	00001006 	br	11568 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
   11528:	e43ffd17 	ldw	r16,-12(fp)
   1152c:	e0bfff17 	ldw	r2,-4(fp)
   11530:	11803417 	ldw	r6,208(r2)
   11534:	e0bfff17 	ldw	r2,-4(fp)
   11538:	10c03217 	ldw	r3,200(r2)
   1153c:	e0bffd17 	ldw	r2,-12(fp)
   11540:	188b883a 	add	r5,r3,r2
   11544:	e13fff17 	ldw	r4,-4(fp)
   11548:	303ee83a 	callr	r6
   1154c:	1007883a 	mov	r3,r2
   11550:	e0bffe04 	addi	r2,fp,-8
   11554:	1405883a 	add	r2,r2,r16
   11558:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   1155c:	e0bffd17 	ldw	r2,-12(fp)
   11560:	10800044 	addi	r2,r2,1
   11564:	e0bffd15 	stw	r2,-12(fp)
   11568:	e0bffd17 	ldw	r2,-12(fp)
   1156c:	108000d0 	cmplti	r2,r2,3
   11570:	103fed1e 	bne	r2,zero,11528 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   11574:	e0bffe03 	ldbu	r2,-8(fp)
   11578:	10803fcc 	andi	r2,r2,255
   1157c:	10801418 	cmpnei	r2,r2,80
   11580:	1000081e 	bne	r2,zero,115a4 <alt_check_primary_table+0xb8>
   11584:	e0bffe43 	ldbu	r2,-7(fp)
   11588:	10803fcc 	andi	r2,r2,255
   1158c:	10801498 	cmpnei	r2,r2,82
   11590:	1000041e 	bne	r2,zero,115a4 <alt_check_primary_table+0xb8>
   11594:	e0bffe83 	ldbu	r2,-6(fp)
   11598:	10803fcc 	andi	r2,r2,255
   1159c:	10801260 	cmpeqi	r2,r2,73
   115a0:	1000021e 	bne	r2,zero,115ac <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   115a4:	00bffb44 	movi	r2,-19
   115a8:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
   115ac:	e0bffc17 	ldw	r2,-16(fp)
}
   115b0:	e037883a 	mov	sp,fp
   115b4:	dfc00217 	ldw	ra,8(sp)
   115b8:	df000117 	ldw	fp,4(sp)
   115bc:	dc000017 	ldw	r16,0(sp)
   115c0:	dec00304 	addi	sp,sp,12
   115c4:	f800283a 	ret

000115c8 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   115c8:	defffa04 	addi	sp,sp,-24
   115cc:	dfc00515 	stw	ra,20(sp)
   115d0:	df000415 	stw	fp,16(sp)
   115d4:	df000404 	addi	fp,sp,16
   115d8:	e13ffd15 	stw	r4,-12(fp)
   115dc:	e17ffe15 	stw	r5,-8(fp)
   115e0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   115e4:	e0bffd17 	ldw	r2,-12(fp)
   115e8:	10800017 	ldw	r2,0(r2)
   115ec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   115f0:	e0bffc17 	ldw	r2,-16(fp)
   115f4:	11000a04 	addi	r4,r2,40
   115f8:	e0bffd17 	ldw	r2,-12(fp)
   115fc:	11c00217 	ldw	r7,8(r2)
   11600:	e17ffe17 	ldw	r5,-8(fp)
   11604:	e1bfff17 	ldw	r6,-4(fp)
   11608:	0011c0c0 	call	11c0c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   1160c:	e037883a 	mov	sp,fp
   11610:	dfc00117 	ldw	ra,4(sp)
   11614:	df000017 	ldw	fp,0(sp)
   11618:	dec00204 	addi	sp,sp,8
   1161c:	f800283a 	ret

00011620 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   11620:	defffa04 	addi	sp,sp,-24
   11624:	dfc00515 	stw	ra,20(sp)
   11628:	df000415 	stw	fp,16(sp)
   1162c:	df000404 	addi	fp,sp,16
   11630:	e13ffd15 	stw	r4,-12(fp)
   11634:	e17ffe15 	stw	r5,-8(fp)
   11638:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   1163c:	e0bffd17 	ldw	r2,-12(fp)
   11640:	10800017 	ldw	r2,0(r2)
   11644:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   11648:	e0bffc17 	ldw	r2,-16(fp)
   1164c:	11000a04 	addi	r4,r2,40
   11650:	e0bffd17 	ldw	r2,-12(fp)
   11654:	11c00217 	ldw	r7,8(r2)
   11658:	e17ffe17 	ldw	r5,-8(fp)
   1165c:	e1bfff17 	ldw	r6,-4(fp)
   11660:	0011e300 	call	11e30 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   11664:	e037883a 	mov	sp,fp
   11668:	dfc00117 	ldw	ra,4(sp)
   1166c:	df000017 	ldw	fp,0(sp)
   11670:	dec00204 	addi	sp,sp,8
   11674:	f800283a 	ret

00011678 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   11678:	defffc04 	addi	sp,sp,-16
   1167c:	dfc00315 	stw	ra,12(sp)
   11680:	df000215 	stw	fp,8(sp)
   11684:	df000204 	addi	fp,sp,8
   11688:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   1168c:	e0bfff17 	ldw	r2,-4(fp)
   11690:	10800017 	ldw	r2,0(r2)
   11694:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   11698:	e0bffe17 	ldw	r2,-8(fp)
   1169c:	11000a04 	addi	r4,r2,40
   116a0:	e0bfff17 	ldw	r2,-4(fp)
   116a4:	11400217 	ldw	r5,8(r2)
   116a8:	0011aa40 	call	11aa4 <altera_avalon_jtag_uart_close>
}
   116ac:	e037883a 	mov	sp,fp
   116b0:	dfc00117 	ldw	ra,4(sp)
   116b4:	df000017 	ldw	fp,0(sp)
   116b8:	dec00204 	addi	sp,sp,8
   116bc:	f800283a 	ret

000116c0 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   116c0:	defffa04 	addi	sp,sp,-24
   116c4:	dfc00515 	stw	ra,20(sp)
   116c8:	df000415 	stw	fp,16(sp)
   116cc:	df000404 	addi	fp,sp,16
   116d0:	e13ffd15 	stw	r4,-12(fp)
   116d4:	e17ffe15 	stw	r5,-8(fp)
   116d8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   116dc:	e0bffd17 	ldw	r2,-12(fp)
   116e0:	10800017 	ldw	r2,0(r2)
   116e4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   116e8:	e0bffc17 	ldw	r2,-16(fp)
   116ec:	11000a04 	addi	r4,r2,40
   116f0:	e17ffe17 	ldw	r5,-8(fp)
   116f4:	e1bfff17 	ldw	r6,-4(fp)
   116f8:	0011b180 	call	11b18 <altera_avalon_jtag_uart_ioctl>
}
   116fc:	e037883a 	mov	sp,fp
   11700:	dfc00117 	ldw	ra,4(sp)
   11704:	df000017 	ldw	fp,0(sp)
   11708:	dec00204 	addi	sp,sp,8
   1170c:	f800283a 	ret

00011710 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   11710:	defffb04 	addi	sp,sp,-20
   11714:	dfc00415 	stw	ra,16(sp)
   11718:	df000315 	stw	fp,12(sp)
   1171c:	df000304 	addi	fp,sp,12
   11720:	e13ffd15 	stw	r4,-12(fp)
   11724:	e17ffe15 	stw	r5,-8(fp)
   11728:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1172c:	e0fffd17 	ldw	r3,-12(fp)
   11730:	00800044 	movi	r2,1
   11734:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   11738:	e0bffd17 	ldw	r2,-12(fp)
   1173c:	10800017 	ldw	r2,0(r2)
   11740:	11000104 	addi	r4,r2,4
   11744:	e0bffd17 	ldw	r2,-12(fp)
   11748:	10800817 	ldw	r2,32(r2)
   1174c:	1007883a 	mov	r3,r2
   11750:	2005883a 	mov	r2,r4
   11754:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   11758:	e13fff17 	ldw	r4,-4(fp)
   1175c:	e17ffd17 	ldw	r5,-12(fp)
   11760:	01800074 	movhi	r6,1
   11764:	3185f204 	addi	r6,r6,6088
   11768:	00019140 	call	1914 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   1176c:	e0bffd17 	ldw	r2,-12(fp)
   11770:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   11774:	e0bffd17 	ldw	r2,-12(fp)
   11778:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1177c:	00820034 	movhi	r2,2048
   11780:	10896804 	addi	r2,r2,9632
   11784:	10800017 	ldw	r2,0(r2)
   11788:	100b883a 	mov	r5,r2
   1178c:	01800074 	movhi	r6,1
   11790:	31867d04 	addi	r6,r6,6644
   11794:	e1fffd17 	ldw	r7,-12(fp)
   11798:	00144540 	call	14454 <alt_alarm_start>
   1179c:	1004403a 	cmpge	r2,r2,zero
   117a0:	1000041e 	bne	r2,zero,117b4 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   117a4:	e0fffd17 	ldw	r3,-12(fp)
   117a8:	00a00034 	movhi	r2,32768
   117ac:	10bfffc4 	addi	r2,r2,-1
   117b0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   117b4:	e037883a 	mov	sp,fp
   117b8:	dfc00117 	ldw	ra,4(sp)
   117bc:	df000017 	ldw	fp,0(sp)
   117c0:	dec00204 	addi	sp,sp,8
   117c4:	f800283a 	ret

000117c8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   117c8:	defff704 	addi	sp,sp,-36
   117cc:	df000815 	stw	fp,32(sp)
   117d0:	df000804 	addi	fp,sp,32
   117d4:	e13ffe15 	stw	r4,-8(fp)
   117d8:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   117dc:	e0bffe17 	ldw	r2,-8(fp)
   117e0:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
   117e4:	e0bffd17 	ldw	r2,-12(fp)
   117e8:	10800017 	ldw	r2,0(r2)
   117ec:	e0bffc15 	stw	r2,-16(fp)
   117f0:	00000006 	br	117f4 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   117f4:	e0bffc17 	ldw	r2,-16(fp)
   117f8:	10800104 	addi	r2,r2,4
   117fc:	10800037 	ldwio	r2,0(r2)
   11800:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   11804:	e0bffb17 	ldw	r2,-20(fp)
   11808:	1080c00c 	andi	r2,r2,768
   1180c:	1005003a 	cmpeq	r2,r2,zero
   11810:	1000741e 	bne	r2,zero,119e4 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   11814:	e0bffb17 	ldw	r2,-20(fp)
   11818:	1080400c 	andi	r2,r2,256
   1181c:	1005003a 	cmpeq	r2,r2,zero
   11820:	1000351e 	bne	r2,zero,118f8 <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   11824:	00800074 	movhi	r2,1
   11828:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1182c:	e0bffd17 	ldw	r2,-12(fp)
   11830:	10800a17 	ldw	r2,40(r2)
   11834:	10800044 	addi	r2,r2,1
   11838:	1081ffcc 	andi	r2,r2,2047
   1183c:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
   11840:	e0bffd17 	ldw	r2,-12(fp)
   11844:	10c00b17 	ldw	r3,44(r2)
   11848:	e0bff917 	ldw	r2,-28(fp)
   1184c:	18801626 	beq	r3,r2,118a8 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   11850:	e0bffc17 	ldw	r2,-16(fp)
   11854:	10800037 	ldwio	r2,0(r2)
   11858:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   1185c:	e0bffa17 	ldw	r2,-24(fp)
   11860:	10a0000c 	andi	r2,r2,32768
   11864:	1005003a 	cmpeq	r2,r2,zero
   11868:	10000f1e 	bne	r2,zero,118a8 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   1186c:	e0bffd17 	ldw	r2,-12(fp)
   11870:	10c00a17 	ldw	r3,40(r2)
   11874:	e0bffa17 	ldw	r2,-24(fp)
   11878:	1009883a 	mov	r4,r2
   1187c:	e0bffd17 	ldw	r2,-12(fp)
   11880:	1885883a 	add	r2,r3,r2
   11884:	10800e04 	addi	r2,r2,56
   11888:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1188c:	e0bffd17 	ldw	r2,-12(fp)
   11890:	10800a17 	ldw	r2,40(r2)
   11894:	10800044 	addi	r2,r2,1
   11898:	10c1ffcc 	andi	r3,r2,2047
   1189c:	e0bffd17 	ldw	r2,-12(fp)
   118a0:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   118a4:	003fe106 	br	1182c <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   118a8:	e0bffa17 	ldw	r2,-24(fp)
   118ac:	10bfffec 	andhi	r2,r2,65535
   118b0:	1005003a 	cmpeq	r2,r2,zero
   118b4:	1000101e 	bne	r2,zero,118f8 <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   118b8:	e0bffd17 	ldw	r2,-12(fp)
   118bc:	10c00817 	ldw	r3,32(r2)
   118c0:	00bfff84 	movi	r2,-2
   118c4:	1886703a 	and	r3,r3,r2
   118c8:	e0bffd17 	ldw	r2,-12(fp)
   118cc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   118d0:	e0bffc17 	ldw	r2,-16(fp)
   118d4:	11000104 	addi	r4,r2,4
   118d8:	e0bffd17 	ldw	r2,-12(fp)
   118dc:	10800817 	ldw	r2,32(r2)
   118e0:	1007883a 	mov	r3,r2
   118e4:	2005883a 	mov	r2,r4
   118e8:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   118ec:	e0bffc17 	ldw	r2,-16(fp)
   118f0:	10800104 	addi	r2,r2,4
   118f4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   118f8:	e0bffb17 	ldw	r2,-20(fp)
   118fc:	1080800c 	andi	r2,r2,512
   11900:	1005003a 	cmpeq	r2,r2,zero
   11904:	103fbb1e 	bne	r2,zero,117f4 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   11908:	e0bffb17 	ldw	r2,-20(fp)
   1190c:	10bfffec 	andhi	r2,r2,65535
   11910:	1004d43a 	srli	r2,r2,16
   11914:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   11918:	00001506 	br	11970 <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   1191c:	e13ffc17 	ldw	r4,-16(fp)
   11920:	e0bffd17 	ldw	r2,-12(fp)
   11924:	10c00d17 	ldw	r3,52(r2)
   11928:	e0bffd17 	ldw	r2,-12(fp)
   1192c:	1885883a 	add	r2,r3,r2
   11930:	10820e04 	addi	r2,r2,2104
   11934:	10800003 	ldbu	r2,0(r2)
   11938:	10c03fcc 	andi	r3,r2,255
   1193c:	18c0201c 	xori	r3,r3,128
   11940:	18ffe004 	addi	r3,r3,-128
   11944:	2005883a 	mov	r2,r4
   11948:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1194c:	e0bffd17 	ldw	r2,-12(fp)
   11950:	10800d17 	ldw	r2,52(r2)
   11954:	10800044 	addi	r2,r2,1
   11958:	10c1ffcc 	andi	r3,r2,2047
   1195c:	e0bffd17 	ldw	r2,-12(fp)
   11960:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   11964:	e0bff817 	ldw	r2,-32(fp)
   11968:	10bfffc4 	addi	r2,r2,-1
   1196c:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   11970:	e0bff817 	ldw	r2,-32(fp)
   11974:	1005003a 	cmpeq	r2,r2,zero
   11978:	1000051e 	bne	r2,zero,11990 <altera_avalon_jtag_uart_irq+0x1c8>
   1197c:	e0bffd17 	ldw	r2,-12(fp)
   11980:	10c00d17 	ldw	r3,52(r2)
   11984:	e0bffd17 	ldw	r2,-12(fp)
   11988:	10800c17 	ldw	r2,48(r2)
   1198c:	18bfe31e 	bne	r3,r2,1191c <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   11990:	e0bff817 	ldw	r2,-32(fp)
   11994:	1005003a 	cmpeq	r2,r2,zero
   11998:	103f961e 	bne	r2,zero,117f4 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   1199c:	e0bffd17 	ldw	r2,-12(fp)
   119a0:	10c00817 	ldw	r3,32(r2)
   119a4:	00bfff44 	movi	r2,-3
   119a8:	1886703a 	and	r3,r3,r2
   119ac:	e0bffd17 	ldw	r2,-12(fp)
   119b0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   119b4:	e0bffd17 	ldw	r2,-12(fp)
   119b8:	10800017 	ldw	r2,0(r2)
   119bc:	11000104 	addi	r4,r2,4
   119c0:	e0bffd17 	ldw	r2,-12(fp)
   119c4:	10800817 	ldw	r2,32(r2)
   119c8:	1007883a 	mov	r3,r2
   119cc:	2005883a 	mov	r2,r4
   119d0:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   119d4:	e0bffc17 	ldw	r2,-16(fp)
   119d8:	10800104 	addi	r2,r2,4
   119dc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   119e0:	003f8406 	br	117f4 <altera_avalon_jtag_uart_irq+0x2c>
}
   119e4:	e037883a 	mov	sp,fp
   119e8:	df000017 	ldw	fp,0(sp)
   119ec:	dec00104 	addi	sp,sp,4
   119f0:	f800283a 	ret

000119f4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   119f4:	defffc04 	addi	sp,sp,-16
   119f8:	df000315 	stw	fp,12(sp)
   119fc:	df000304 	addi	fp,sp,12
   11a00:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   11a04:	e0bfff17 	ldw	r2,-4(fp)
   11a08:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   11a0c:	e0bffe17 	ldw	r2,-8(fp)
   11a10:	10800017 	ldw	r2,0(r2)
   11a14:	10800104 	addi	r2,r2,4
   11a18:	10800037 	ldwio	r2,0(r2)
   11a1c:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   11a20:	e0bffd17 	ldw	r2,-12(fp)
   11a24:	1081000c 	andi	r2,r2,1024
   11a28:	1005003a 	cmpeq	r2,r2,zero
   11a2c:	10000c1e 	bne	r2,zero,11a60 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   11a30:	e0bffe17 	ldw	r2,-8(fp)
   11a34:	10800017 	ldw	r2,0(r2)
   11a38:	11000104 	addi	r4,r2,4
   11a3c:	e0bffe17 	ldw	r2,-8(fp)
   11a40:	10800817 	ldw	r2,32(r2)
   11a44:	10810014 	ori	r2,r2,1024
   11a48:	1007883a 	mov	r3,r2
   11a4c:	2005883a 	mov	r2,r4
   11a50:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
   11a54:	e0bffe17 	ldw	r2,-8(fp)
   11a58:	10000915 	stw	zero,36(r2)
   11a5c:	00000a06 	br	11a88 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   11a60:	e0bffe17 	ldw	r2,-8(fp)
   11a64:	10c00917 	ldw	r3,36(r2)
   11a68:	00a00034 	movhi	r2,32768
   11a6c:	10bfff04 	addi	r2,r2,-4
   11a70:	10c00536 	bltu	r2,r3,11a88 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
   11a74:	e0bffe17 	ldw	r2,-8(fp)
   11a78:	10800917 	ldw	r2,36(r2)
   11a7c:	10c00044 	addi	r3,r2,1
   11a80:	e0bffe17 	ldw	r2,-8(fp)
   11a84:	10c00915 	stw	r3,36(r2)
   11a88:	00820034 	movhi	r2,2048
   11a8c:	10896804 	addi	r2,r2,9632
   11a90:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   11a94:	e037883a 	mov	sp,fp
   11a98:	df000017 	ldw	fp,0(sp)
   11a9c:	dec00104 	addi	sp,sp,4
   11aa0:	f800283a 	ret

00011aa4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   11aa4:	defffc04 	addi	sp,sp,-16
   11aa8:	df000315 	stw	fp,12(sp)
   11aac:	df000304 	addi	fp,sp,12
   11ab0:	e13ffd15 	stw	r4,-12(fp)
   11ab4:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   11ab8:	00000706 	br	11ad8 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   11abc:	e0bffe17 	ldw	r2,-8(fp)
   11ac0:	1090000c 	andi	r2,r2,16384
   11ac4:	1005003a 	cmpeq	r2,r2,zero
   11ac8:	1000031e 	bne	r2,zero,11ad8 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
   11acc:	00bffd44 	movi	r2,-11
   11ad0:	e0bfff15 	stw	r2,-4(fp)
   11ad4:	00000b06 	br	11b04 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   11ad8:	e0bffd17 	ldw	r2,-12(fp)
   11adc:	10c00d17 	ldw	r3,52(r2)
   11ae0:	e0bffd17 	ldw	r2,-12(fp)
   11ae4:	10800c17 	ldw	r2,48(r2)
   11ae8:	18800526 	beq	r3,r2,11b00 <altera_avalon_jtag_uart_close+0x5c>
   11aec:	e0bffd17 	ldw	r2,-12(fp)
   11af0:	10c00917 	ldw	r3,36(r2)
   11af4:	e0bffd17 	ldw	r2,-12(fp)
   11af8:	10800117 	ldw	r2,4(r2)
   11afc:	18bfef36 	bltu	r3,r2,11abc <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   11b00:	e03fff15 	stw	zero,-4(fp)
   11b04:	e0bfff17 	ldw	r2,-4(fp)
}
   11b08:	e037883a 	mov	sp,fp
   11b0c:	df000017 	ldw	fp,0(sp)
   11b10:	dec00104 	addi	sp,sp,4
   11b14:	f800283a 	ret

00011b18 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   11b18:	defff804 	addi	sp,sp,-32
   11b1c:	df000715 	stw	fp,28(sp)
   11b20:	df000704 	addi	fp,sp,28
   11b24:	e13ffb15 	stw	r4,-20(fp)
   11b28:	e17ffc15 	stw	r5,-16(fp)
   11b2c:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
   11b30:	00bff9c4 	movi	r2,-25
   11b34:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
   11b38:	e0bffc17 	ldw	r2,-16(fp)
   11b3c:	e0bfff15 	stw	r2,-4(fp)
   11b40:	e0ffff17 	ldw	r3,-4(fp)
   11b44:	189a8060 	cmpeqi	r2,r3,27137
   11b48:	1000041e 	bne	r2,zero,11b5c <altera_avalon_jtag_uart_ioctl+0x44>
   11b4c:	e0ffff17 	ldw	r3,-4(fp)
   11b50:	189a80a0 	cmpeqi	r2,r3,27138
   11b54:	10001b1e 	bne	r2,zero,11bc4 <altera_avalon_jtag_uart_ioctl+0xac>
   11b58:	00002706 	br	11bf8 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   11b5c:	e0bffb17 	ldw	r2,-20(fp)
   11b60:	10c00117 	ldw	r3,4(r2)
   11b64:	00a00034 	movhi	r2,32768
   11b68:	10bfffc4 	addi	r2,r2,-1
   11b6c:	18802226 	beq	r3,r2,11bf8 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
   11b70:	e0bffd17 	ldw	r2,-12(fp)
   11b74:	10800017 	ldw	r2,0(r2)
   11b78:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   11b7c:	e0bff917 	ldw	r2,-28(fp)
   11b80:	10800090 	cmplti	r2,r2,2
   11b84:	1000071e 	bne	r2,zero,11ba4 <altera_avalon_jtag_uart_ioctl+0x8c>
   11b88:	e0fff917 	ldw	r3,-28(fp)
   11b8c:	00a00034 	movhi	r2,32768
   11b90:	10bfffc4 	addi	r2,r2,-1
   11b94:	18800326 	beq	r3,r2,11ba4 <altera_avalon_jtag_uart_ioctl+0x8c>
   11b98:	e0bff917 	ldw	r2,-28(fp)
   11b9c:	e0bffe15 	stw	r2,-8(fp)
   11ba0:	00000306 	br	11bb0 <altera_avalon_jtag_uart_ioctl+0x98>
   11ba4:	00e00034 	movhi	r3,32768
   11ba8:	18ffff84 	addi	r3,r3,-2
   11bac:	e0fffe15 	stw	r3,-8(fp)
   11bb0:	e0bffb17 	ldw	r2,-20(fp)
   11bb4:	e0fffe17 	ldw	r3,-8(fp)
   11bb8:	10c00115 	stw	r3,4(r2)
      rc = 0;
   11bbc:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
   11bc0:	00000d06 	br	11bf8 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   11bc4:	e0bffb17 	ldw	r2,-20(fp)
   11bc8:	10c00117 	ldw	r3,4(r2)
   11bcc:	00a00034 	movhi	r2,32768
   11bd0:	10bfffc4 	addi	r2,r2,-1
   11bd4:	18800826 	beq	r3,r2,11bf8 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   11bd8:	e13ffd17 	ldw	r4,-12(fp)
   11bdc:	e0bffb17 	ldw	r2,-20(fp)
   11be0:	10c00917 	ldw	r3,36(r2)
   11be4:	e0bffb17 	ldw	r2,-20(fp)
   11be8:	10800117 	ldw	r2,4(r2)
   11bec:	1885803a 	cmpltu	r2,r3,r2
   11bf0:	20800015 	stw	r2,0(r4)
      rc = 0;
   11bf4:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
   11bf8:	e0bffa17 	ldw	r2,-24(fp)
}
   11bfc:	e037883a 	mov	sp,fp
   11c00:	df000017 	ldw	fp,0(sp)
   11c04:	dec00104 	addi	sp,sp,4
   11c08:	f800283a 	ret

00011c0c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   11c0c:	defff204 	addi	sp,sp,-56
   11c10:	dfc00d15 	stw	ra,52(sp)
   11c14:	df000c15 	stw	fp,48(sp)
   11c18:	df000c04 	addi	fp,sp,48
   11c1c:	e13ffb15 	stw	r4,-20(fp)
   11c20:	e17ffc15 	stw	r5,-16(fp)
   11c24:	e1bffd15 	stw	r6,-12(fp)
   11c28:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
   11c2c:	e0bffc17 	ldw	r2,-16(fp)
   11c30:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11c34:	00004806 	br	11d58 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   11c38:	e0bffb17 	ldw	r2,-20(fp)
   11c3c:	10800a17 	ldw	r2,40(r2)
   11c40:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   11c44:	e0bffb17 	ldw	r2,-20(fp)
   11c48:	10800b17 	ldw	r2,44(r2)
   11c4c:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
   11c50:	e0fff717 	ldw	r3,-36(fp)
   11c54:	e0bff617 	ldw	r2,-40(fp)
   11c58:	18800536 	bltu	r3,r2,11c70 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   11c5c:	e0bff717 	ldw	r2,-36(fp)
   11c60:	e0fff617 	ldw	r3,-40(fp)
   11c64:	10c5c83a 	sub	r2,r2,r3
   11c68:	e0bff815 	stw	r2,-32(fp)
   11c6c:	00000406 	br	11c80 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   11c70:	00820004 	movi	r2,2048
   11c74:	e0fff617 	ldw	r3,-40(fp)
   11c78:	10c5c83a 	sub	r2,r2,r3
   11c7c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11c80:	e0bff817 	ldw	r2,-32(fp)
   11c84:	1005003a 	cmpeq	r2,r2,zero
   11c88:	10001f1e 	bne	r2,zero,11d08 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
   11c8c:	e0fffd17 	ldw	r3,-12(fp)
   11c90:	e0bff817 	ldw	r2,-32(fp)
   11c94:	1880022e 	bgeu	r3,r2,11ca0 <altera_avalon_jtag_uart_read+0x94>
        n = space;
   11c98:	e0bffd17 	ldw	r2,-12(fp)
   11c9c:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   11ca0:	e0bffb17 	ldw	r2,-20(fp)
   11ca4:	10c00e04 	addi	r3,r2,56
   11ca8:	e0bff617 	ldw	r2,-40(fp)
   11cac:	1887883a 	add	r3,r3,r2
   11cb0:	e0bffa17 	ldw	r2,-24(fp)
   11cb4:	1009883a 	mov	r4,r2
   11cb8:	180b883a 	mov	r5,r3
   11cbc:	e1bff817 	ldw	r6,-32(fp)
   11cc0:	00053380 	call	5338 <memcpy>
      ptr   += n;
   11cc4:	e0fff817 	ldw	r3,-32(fp)
   11cc8:	e0bffa17 	ldw	r2,-24(fp)
   11ccc:	10c5883a 	add	r2,r2,r3
   11cd0:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
   11cd4:	e0fffd17 	ldw	r3,-12(fp)
   11cd8:	e0bff817 	ldw	r2,-32(fp)
   11cdc:	1885c83a 	sub	r2,r3,r2
   11ce0:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11ce4:	e0fff617 	ldw	r3,-40(fp)
   11ce8:	e0bff817 	ldw	r2,-32(fp)
   11cec:	1885883a 	add	r2,r3,r2
   11cf0:	10c1ffcc 	andi	r3,r2,2047
   11cf4:	e0bffb17 	ldw	r2,-20(fp)
   11cf8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   11cfc:	e0bffd17 	ldw	r2,-12(fp)
   11d00:	10800048 	cmpgei	r2,r2,1
   11d04:	103fcc1e 	bne	r2,zero,11c38 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
   11d08:	e0fffa17 	ldw	r3,-24(fp)
   11d0c:	e0bffc17 	ldw	r2,-16(fp)
   11d10:	1880141e 	bne	r3,r2,11d64 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   11d14:	e0bffe17 	ldw	r2,-8(fp)
   11d18:	1090000c 	andi	r2,r2,16384
   11d1c:	1004c03a 	cmpne	r2,r2,zero
   11d20:	1000101e 	bne	r2,zero,11d64 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   11d24:	e0bffb17 	ldw	r2,-20(fp)
   11d28:	10c00a17 	ldw	r3,40(r2)
   11d2c:	e0bff717 	ldw	r2,-36(fp)
   11d30:	1880051e 	bne	r3,r2,11d48 <altera_avalon_jtag_uart_read+0x13c>
   11d34:	e0bffb17 	ldw	r2,-20(fp)
   11d38:	10c00917 	ldw	r3,36(r2)
   11d3c:	e0bffb17 	ldw	r2,-20(fp)
   11d40:	10800117 	ldw	r2,4(r2)
   11d44:	18bff736 	bltu	r3,r2,11d24 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   11d48:	e0bffb17 	ldw	r2,-20(fp)
   11d4c:	10c00a17 	ldw	r3,40(r2)
   11d50:	e0bff717 	ldw	r2,-36(fp)
   11d54:	18800326 	beq	r3,r2,11d64 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11d58:	e0bffd17 	ldw	r2,-12(fp)
   11d5c:	10800048 	cmpgei	r2,r2,1
   11d60:	103fb51e 	bne	r2,zero,11c38 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   11d64:	e0fffa17 	ldw	r3,-24(fp)
   11d68:	e0bffc17 	ldw	r2,-16(fp)
   11d6c:	18801926 	beq	r3,r2,11dd4 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11d70:	0005303a 	rdctl	r2,status
   11d74:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11d78:	e0fff517 	ldw	r3,-44(fp)
   11d7c:	00bfff84 	movi	r2,-2
   11d80:	1884703a 	and	r2,r3,r2
   11d84:	1001703a 	wrctl	status,r2
  
  return context;
   11d88:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   11d8c:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11d90:	e0bffb17 	ldw	r2,-20(fp)
   11d94:	10800817 	ldw	r2,32(r2)
   11d98:	10c00054 	ori	r3,r2,1
   11d9c:	e0bffb17 	ldw	r2,-20(fp)
   11da0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11da4:	e0bffb17 	ldw	r2,-20(fp)
   11da8:	10800017 	ldw	r2,0(r2)
   11dac:	11000104 	addi	r4,r2,4
   11db0:	e0bffb17 	ldw	r2,-20(fp)
   11db4:	10800817 	ldw	r2,32(r2)
   11db8:	1007883a 	mov	r3,r2
   11dbc:	2005883a 	mov	r2,r4
   11dc0:	10c00035 	stwio	r3,0(r2)
   11dc4:	e0bff917 	ldw	r2,-28(fp)
   11dc8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11dcc:	e0bff417 	ldw	r2,-48(fp)
   11dd0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   11dd4:	e0fffa17 	ldw	r3,-24(fp)
   11dd8:	e0bffc17 	ldw	r2,-16(fp)
   11ddc:	18800526 	beq	r3,r2,11df4 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
   11de0:	e0fffa17 	ldw	r3,-24(fp)
   11de4:	e0bffc17 	ldw	r2,-16(fp)
   11de8:	1887c83a 	sub	r3,r3,r2
   11dec:	e0ffff15 	stw	r3,-4(fp)
   11df0:	00000906 	br	11e18 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
   11df4:	e0bffe17 	ldw	r2,-8(fp)
   11df8:	1090000c 	andi	r2,r2,16384
   11dfc:	1005003a 	cmpeq	r2,r2,zero
   11e00:	1000031e 	bne	r2,zero,11e10 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   11e04:	00bffd44 	movi	r2,-11
   11e08:	e0bfff15 	stw	r2,-4(fp)
   11e0c:	00000206 	br	11e18 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
   11e10:	00bffec4 	movi	r2,-5
   11e14:	e0bfff15 	stw	r2,-4(fp)
   11e18:	e0bfff17 	ldw	r2,-4(fp)
}
   11e1c:	e037883a 	mov	sp,fp
   11e20:	dfc00117 	ldw	ra,4(sp)
   11e24:	df000017 	ldw	fp,0(sp)
   11e28:	dec00204 	addi	sp,sp,8
   11e2c:	f800283a 	ret

00011e30 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   11e30:	defff204 	addi	sp,sp,-56
   11e34:	dfc00d15 	stw	ra,52(sp)
   11e38:	df000c15 	stw	fp,48(sp)
   11e3c:	df000c04 	addi	fp,sp,48
   11e40:	e13ffb15 	stw	r4,-20(fp)
   11e44:	e17ffc15 	stw	r5,-16(fp)
   11e48:	e1bffd15 	stw	r6,-12(fp)
   11e4c:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   11e50:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   11e54:	e0bffc17 	ldw	r2,-16(fp)
   11e58:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11e5c:	00003a06 	br	11f48 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   11e60:	e0bffb17 	ldw	r2,-20(fp)
   11e64:	10800c17 	ldw	r2,48(r2)
   11e68:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
   11e6c:	e0bffb17 	ldw	r2,-20(fp)
   11e70:	10800d17 	ldw	r2,52(r2)
   11e74:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
   11e78:	e0fffa17 	ldw	r3,-24(fp)
   11e7c:	e0bff917 	ldw	r2,-28(fp)
   11e80:	1880062e 	bgeu	r3,r2,11e9c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   11e84:	e0fff917 	ldw	r3,-28(fp)
   11e88:	e0bffa17 	ldw	r2,-24(fp)
   11e8c:	1885c83a 	sub	r2,r3,r2
   11e90:	10bfffc4 	addi	r2,r2,-1
   11e94:	e0bff815 	stw	r2,-32(fp)
   11e98:	00000c06 	br	11ecc <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
   11e9c:	e0bff917 	ldw	r2,-28(fp)
   11ea0:	1005003a 	cmpeq	r2,r2,zero
   11ea4:	1000051e 	bne	r2,zero,11ebc <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   11ea8:	00820004 	movi	r2,2048
   11eac:	e0fffa17 	ldw	r3,-24(fp)
   11eb0:	10c5c83a 	sub	r2,r2,r3
   11eb4:	e0bff815 	stw	r2,-32(fp)
   11eb8:	00000406 	br	11ecc <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   11ebc:	0081ffc4 	movi	r2,2047
   11ec0:	e0fffa17 	ldw	r3,-24(fp)
   11ec4:	10c5c83a 	sub	r2,r2,r3
   11ec8:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11ecc:	e0bff817 	ldw	r2,-32(fp)
   11ed0:	1005003a 	cmpeq	r2,r2,zero
   11ed4:	10001f1e 	bne	r2,zero,11f54 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
   11ed8:	e0fffd17 	ldw	r3,-12(fp)
   11edc:	e0bff817 	ldw	r2,-32(fp)
   11ee0:	1880022e 	bgeu	r3,r2,11eec <altera_avalon_jtag_uart_write+0xbc>
        n = count;
   11ee4:	e0bffd17 	ldw	r2,-12(fp)
   11ee8:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   11eec:	e0bffb17 	ldw	r2,-20(fp)
   11ef0:	10c20e04 	addi	r3,r2,2104
   11ef4:	e0bffa17 	ldw	r2,-24(fp)
   11ef8:	1885883a 	add	r2,r3,r2
   11efc:	e0fffc17 	ldw	r3,-16(fp)
   11f00:	1009883a 	mov	r4,r2
   11f04:	180b883a 	mov	r5,r3
   11f08:	e1bff817 	ldw	r6,-32(fp)
   11f0c:	00053380 	call	5338 <memcpy>
      ptr   += n;
   11f10:	e0fff817 	ldw	r3,-32(fp)
   11f14:	e0bffc17 	ldw	r2,-16(fp)
   11f18:	10c5883a 	add	r2,r2,r3
   11f1c:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
   11f20:	e0fffd17 	ldw	r3,-12(fp)
   11f24:	e0bff817 	ldw	r2,-32(fp)
   11f28:	1885c83a 	sub	r2,r3,r2
   11f2c:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11f30:	e0fffa17 	ldw	r3,-24(fp)
   11f34:	e0bff817 	ldw	r2,-32(fp)
   11f38:	1885883a 	add	r2,r3,r2
   11f3c:	10c1ffcc 	andi	r3,r2,2047
   11f40:	e0bffb17 	ldw	r2,-20(fp)
   11f44:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11f48:	e0bffd17 	ldw	r2,-12(fp)
   11f4c:	10800048 	cmpgei	r2,r2,1
   11f50:	103fc31e 	bne	r2,zero,11e60 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11f54:	0005303a 	rdctl	r2,status
   11f58:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11f5c:	e0fff517 	ldw	r3,-44(fp)
   11f60:	00bfff84 	movi	r2,-2
   11f64:	1884703a 	and	r2,r3,r2
   11f68:	1001703a 	wrctl	status,r2
  
  return context;
   11f6c:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   11f70:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11f74:	e0bffb17 	ldw	r2,-20(fp)
   11f78:	10800817 	ldw	r2,32(r2)
   11f7c:	10c00094 	ori	r3,r2,2
   11f80:	e0bffb17 	ldw	r2,-20(fp)
   11f84:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11f88:	e0bffb17 	ldw	r2,-20(fp)
   11f8c:	10800017 	ldw	r2,0(r2)
   11f90:	11000104 	addi	r4,r2,4
   11f94:	e0bffb17 	ldw	r2,-20(fp)
   11f98:	10800817 	ldw	r2,32(r2)
   11f9c:	1007883a 	mov	r3,r2
   11fa0:	2005883a 	mov	r2,r4
   11fa4:	10c00035 	stwio	r3,0(r2)
   11fa8:	e0bff717 	ldw	r2,-36(fp)
   11fac:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11fb0:	e0bff417 	ldw	r2,-48(fp)
   11fb4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   11fb8:	e0bffd17 	ldw	r2,-12(fp)
   11fbc:	10800050 	cmplti	r2,r2,1
   11fc0:	1000111e 	bne	r2,zero,12008 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
   11fc4:	e0bffe17 	ldw	r2,-8(fp)
   11fc8:	1090000c 	andi	r2,r2,16384
   11fcc:	1004c03a 	cmpne	r2,r2,zero
   11fd0:	1000101e 	bne	r2,zero,12014 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   11fd4:	e0bffb17 	ldw	r2,-20(fp)
   11fd8:	10c00d17 	ldw	r3,52(r2)
   11fdc:	e0bff917 	ldw	r2,-28(fp)
   11fe0:	1880051e 	bne	r3,r2,11ff8 <altera_avalon_jtag_uart_write+0x1c8>
   11fe4:	e0bffb17 	ldw	r2,-20(fp)
   11fe8:	10c00917 	ldw	r3,36(r2)
   11fec:	e0bffb17 	ldw	r2,-20(fp)
   11ff0:	10800117 	ldw	r2,4(r2)
   11ff4:	18bff736 	bltu	r3,r2,11fd4 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
   11ff8:	e0bffb17 	ldw	r2,-20(fp)
   11ffc:	10c00d17 	ldw	r3,52(r2)
   12000:	e0bff917 	ldw	r2,-28(fp)
   12004:	18800326 	beq	r3,r2,12014 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
   12008:	e0bffd17 	ldw	r2,-12(fp)
   1200c:	10800048 	cmpgei	r2,r2,1
   12010:	103fcd1e 	bne	r2,zero,11f48 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   12014:	e0fffc17 	ldw	r3,-16(fp)
   12018:	e0bff617 	ldw	r2,-40(fp)
   1201c:	18800526 	beq	r3,r2,12034 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
   12020:	e0fffc17 	ldw	r3,-16(fp)
   12024:	e0bff617 	ldw	r2,-40(fp)
   12028:	1887c83a 	sub	r3,r3,r2
   1202c:	e0ffff15 	stw	r3,-4(fp)
   12030:	00000906 	br	12058 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
   12034:	e0bffe17 	ldw	r2,-8(fp)
   12038:	1090000c 	andi	r2,r2,16384
   1203c:	1005003a 	cmpeq	r2,r2,zero
   12040:	1000031e 	bne	r2,zero,12050 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
   12044:	00bffd44 	movi	r2,-11
   12048:	e0bfff15 	stw	r2,-4(fp)
   1204c:	00000206 	br	12058 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   12050:	00bffec4 	movi	r2,-5
   12054:	e0bfff15 	stw	r2,-4(fp)
   12058:	e0bfff17 	ldw	r2,-4(fp)
}
   1205c:	e037883a 	mov	sp,fp
   12060:	dfc00117 	ldw	ra,4(sp)
   12064:	df000017 	ldw	fp,0(sp)
   12068:	dec00204 	addi	sp,sp,8
   1206c:	f800283a 	ret

00012070 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   12070:	defffa04 	addi	sp,sp,-24
   12074:	dfc00515 	stw	ra,20(sp)
   12078:	df000415 	stw	fp,16(sp)
   1207c:	df000404 	addi	fp,sp,16
   12080:	e13ffe15 	stw	r4,-8(fp)
   12084:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   12088:	e0bffe17 	ldw	r2,-8(fp)
   1208c:	10800017 	ldw	r2,0(r2)
   12090:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   12094:	008003f4 	movhi	r2,15
   12098:	10909004 	addi	r2,r2,16960
   1209c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   120a0:	e0bffe17 	ldw	r2,-8(fp)
   120a4:	10800803 	ldbu	r2,32(r2)
   120a8:	10803fcc 	andi	r2,r2,255
   120ac:	1080201c 	xori	r2,r2,128
   120b0:	10bfe004 	addi	r2,r2,-128
   120b4:	1004c03a 	cmpne	r2,r2,zero
   120b8:	1000161e 	bne	r2,zero,12114 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   120bc:	00000a06 	br	120e8 <lcd_write_command+0x78>
    if (--i == 0)
   120c0:	e0bffc17 	ldw	r2,-16(fp)
   120c4:	10bfffc4 	addi	r2,r2,-1
   120c8:	e0bffc15 	stw	r2,-16(fp)
   120cc:	e0bffc17 	ldw	r2,-16(fp)
   120d0:	1004c03a 	cmpne	r2,r2,zero
   120d4:	1000041e 	bne	r2,zero,120e8 <lcd_write_command+0x78>
    {
      sp->broken = 1;
   120d8:	e0fffe17 	ldw	r3,-8(fp)
   120dc:	00800044 	movi	r2,1
   120e0:	18800805 	stb	r2,32(r3)
      return;
   120e4:	00000b06 	br	12114 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   120e8:	e0bffd17 	ldw	r2,-12(fp)
   120ec:	10800104 	addi	r2,r2,4
   120f0:	10800037 	ldwio	r2,0(r2)
   120f4:	1080200c 	andi	r2,r2,128
   120f8:	1004c03a 	cmpne	r2,r2,zero
   120fc:	103ff01e 	bne	r2,zero,120c0 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   12100:	01001904 	movi	r4,100
   12104:	0014f040 	call	14f04 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   12108:	e0bffd17 	ldw	r2,-12(fp)
   1210c:	e0ffff03 	ldbu	r3,-4(fp)
   12110:	10c00035 	stwio	r3,0(r2)
}
   12114:	e037883a 	mov	sp,fp
   12118:	dfc00117 	ldw	ra,4(sp)
   1211c:	df000017 	ldw	fp,0(sp)
   12120:	dec00204 	addi	sp,sp,8
   12124:	f800283a 	ret

00012128 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   12128:	defffa04 	addi	sp,sp,-24
   1212c:	dfc00515 	stw	ra,20(sp)
   12130:	df000415 	stw	fp,16(sp)
   12134:	df000404 	addi	fp,sp,16
   12138:	e13ffe15 	stw	r4,-8(fp)
   1213c:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   12140:	e0bffe17 	ldw	r2,-8(fp)
   12144:	10800017 	ldw	r2,0(r2)
   12148:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   1214c:	008003f4 	movhi	r2,15
   12150:	10909004 	addi	r2,r2,16960
   12154:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   12158:	e0bffe17 	ldw	r2,-8(fp)
   1215c:	10800803 	ldbu	r2,32(r2)
   12160:	10803fcc 	andi	r2,r2,255
   12164:	1080201c 	xori	r2,r2,128
   12168:	10bfe004 	addi	r2,r2,-128
   1216c:	1004c03a 	cmpne	r2,r2,zero
   12170:	10001d1e 	bne	r2,zero,121e8 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12174:	00000a06 	br	121a0 <lcd_write_data+0x78>
    if (--i == 0)
   12178:	e0bffc17 	ldw	r2,-16(fp)
   1217c:	10bfffc4 	addi	r2,r2,-1
   12180:	e0bffc15 	stw	r2,-16(fp)
   12184:	e0bffc17 	ldw	r2,-16(fp)
   12188:	1004c03a 	cmpne	r2,r2,zero
   1218c:	1000041e 	bne	r2,zero,121a0 <lcd_write_data+0x78>
    {
      sp->broken = 1;
   12190:	e0fffe17 	ldw	r3,-8(fp)
   12194:	00800044 	movi	r2,1
   12198:	18800805 	stb	r2,32(r3)
      return;
   1219c:	00001206 	br	121e8 <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   121a0:	e0bffd17 	ldw	r2,-12(fp)
   121a4:	10800104 	addi	r2,r2,4
   121a8:	10800037 	ldwio	r2,0(r2)
   121ac:	1080200c 	andi	r2,r2,128
   121b0:	1004c03a 	cmpne	r2,r2,zero
   121b4:	103ff01e 	bne	r2,zero,12178 <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   121b8:	01001904 	movi	r4,100
   121bc:	0014f040 	call	14f04 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   121c0:	e0bffd17 	ldw	r2,-12(fp)
   121c4:	10800204 	addi	r2,r2,8
   121c8:	e0ffff03 	ldbu	r3,-4(fp)
   121cc:	10c00035 	stwio	r3,0(r2)

  sp->address++;
   121d0:	e0bffe17 	ldw	r2,-8(fp)
   121d4:	108008c3 	ldbu	r2,35(r2)
   121d8:	10800044 	addi	r2,r2,1
   121dc:	1007883a 	mov	r3,r2
   121e0:	e0bffe17 	ldw	r2,-8(fp)
   121e4:	10c008c5 	stb	r3,35(r2)
}
   121e8:	e037883a 	mov	sp,fp
   121ec:	dfc00117 	ldw	ra,4(sp)
   121f0:	df000017 	ldw	fp,0(sp)
   121f4:	dec00204 	addi	sp,sp,8
   121f8:	f800283a 	ret

000121fc <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   121fc:	defffc04 	addi	sp,sp,-16
   12200:	dfc00315 	stw	ra,12(sp)
   12204:	df000215 	stw	fp,8(sp)
   12208:	df000204 	addi	fp,sp,8
   1220c:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   12210:	e13fff17 	ldw	r4,-4(fp)
   12214:	01400044 	movi	r5,1
   12218:	00120700 	call	12070 <lcd_write_command>

  sp->x = 0;
   1221c:	e0bfff17 	ldw	r2,-4(fp)
   12220:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   12224:	e0bfff17 	ldw	r2,-4(fp)
   12228:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   1222c:	e0bfff17 	ldw	r2,-4(fp)
   12230:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12234:	e03ffe15 	stw	zero,-8(fp)
   12238:	00001906 	br	122a0 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   1223c:	e0bffe17 	ldw	r2,-8(fp)
   12240:	10801924 	muli	r2,r2,100
   12244:	10c01004 	addi	r3,r2,64
   12248:	e0bfff17 	ldw	r2,-4(fp)
   1224c:	1889883a 	add	r4,r3,r2
   12250:	01400804 	movi	r5,32
   12254:	01801444 	movi	r6,81
   12258:	00053d80 	call	53d8 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   1225c:	e0bffe17 	ldw	r2,-8(fp)
   12260:	10801924 	muli	r2,r2,100
   12264:	10c00c04 	addi	r3,r2,48
   12268:	e0bfff17 	ldw	r2,-4(fp)
   1226c:	1889883a 	add	r4,r3,r2
   12270:	01400804 	movi	r5,32
   12274:	01800404 	movi	r6,16
   12278:	00053d80 	call	53d8 <memset>
    sp->line[y].width = 0;
   1227c:	e0bffe17 	ldw	r2,-8(fp)
   12280:	e0ffff17 	ldw	r3,-4(fp)
   12284:	10801924 	muli	r2,r2,100
   12288:	10c5883a 	add	r2,r2,r3
   1228c:	10802404 	addi	r2,r2,144
   12290:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12294:	e0bffe17 	ldw	r2,-8(fp)
   12298:	10800044 	addi	r2,r2,1
   1229c:	e0bffe15 	stw	r2,-8(fp)
   122a0:	e0bffe17 	ldw	r2,-8(fp)
   122a4:	10800090 	cmplti	r2,r2,2
   122a8:	103fe41e 	bne	r2,zero,1223c <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   122ac:	e037883a 	mov	sp,fp
   122b0:	dfc00117 	ldw	ra,4(sp)
   122b4:	df000017 	ldw	fp,0(sp)
   122b8:	dec00204 	addi	sp,sp,8
   122bc:	f800283a 	ret

000122c0 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   122c0:	defff704 	addi	sp,sp,-36
   122c4:	dfc00815 	stw	ra,32(sp)
   122c8:	df000715 	stw	fp,28(sp)
   122cc:	df000704 	addi	fp,sp,28
   122d0:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   122d4:	e0bfff17 	ldw	r2,-4(fp)
   122d8:	10800943 	ldbu	r2,37(r2)
   122dc:	10803fcc 	andi	r2,r2,255
   122e0:	1080201c 	xori	r2,r2,128
   122e4:	10bfe004 	addi	r2,r2,-128
   122e8:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   122ec:	e03ffe15 	stw	zero,-8(fp)
   122f0:	00006606 	br	1248c <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   122f4:	e0bffe17 	ldw	r2,-8(fp)
   122f8:	e0ffff17 	ldw	r3,-4(fp)
   122fc:	10801924 	muli	r2,r2,100
   12300:	10c5883a 	add	r2,r2,r3
   12304:	10802404 	addi	r2,r2,144
   12308:	10800043 	ldbu	r2,1(r2)
   1230c:	10803fcc 	andi	r2,r2,255
   12310:	1080201c 	xori	r2,r2,128
   12314:	10bfe004 	addi	r2,r2,-128
   12318:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   1231c:	e0bffe17 	ldw	r2,-8(fp)
   12320:	e0ffff17 	ldw	r3,-4(fp)
   12324:	10801924 	muli	r2,r2,100
   12328:	10c5883a 	add	r2,r2,r3
   1232c:	10802404 	addi	r2,r2,144
   12330:	10800083 	ldbu	r2,2(r2)
   12334:	10c03fcc 	andi	r3,r2,255
   12338:	e0bffc17 	ldw	r2,-16(fp)
   1233c:	1885383a 	mul	r2,r3,r2
   12340:	1005d23a 	srai	r2,r2,8
   12344:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
   12348:	e0fffa17 	ldw	r3,-24(fp)
   1234c:	e0bffb17 	ldw	r2,-20(fp)
   12350:	18800116 	blt	r3,r2,12358 <lcd_repaint_screen+0x98>
      offset = 0;
   12354:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   12358:	e03ffd15 	stw	zero,-12(fp)
   1235c:	00004506 	br	12474 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   12360:	e17ffe17 	ldw	r5,-8(fp)
   12364:	e0fffd17 	ldw	r3,-12(fp)
   12368:	e0bffa17 	ldw	r2,-24(fp)
   1236c:	1889883a 	add	r4,r3,r2
   12370:	e0bffb17 	ldw	r2,-20(fp)
   12374:	2087283a 	div	r3,r4,r2
   12378:	e0bffb17 	ldw	r2,-20(fp)
   1237c:	1885383a 	mul	r2,r3,r2
   12380:	2089c83a 	sub	r4,r4,r2
   12384:	e0ffff17 	ldw	r3,-4(fp)
   12388:	28801924 	muli	r2,r5,100
   1238c:	10c5883a 	add	r2,r2,r3
   12390:	1105883a 	add	r2,r2,r4
   12394:	10801004 	addi	r2,r2,64
   12398:	10800003 	ldbu	r2,0(r2)
   1239c:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   123a0:	e0bffe17 	ldw	r2,-8(fp)
   123a4:	e13ffd17 	ldw	r4,-12(fp)
   123a8:	e0ffff17 	ldw	r3,-4(fp)
   123ac:	10801924 	muli	r2,r2,100
   123b0:	10c5883a 	add	r2,r2,r3
   123b4:	1105883a 	add	r2,r2,r4
   123b8:	10800c04 	addi	r2,r2,48
   123bc:	10800003 	ldbu	r2,0(r2)
   123c0:	10c03fcc 	andi	r3,r2,255
   123c4:	18c0201c 	xori	r3,r3,128
   123c8:	18ffe004 	addi	r3,r3,-128
   123cc:	e0bff947 	ldb	r2,-27(fp)
   123d0:	18802526 	beq	r3,r2,12468 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   123d4:	e0fffe17 	ldw	r3,-8(fp)
   123d8:	d0a01204 	addi	r2,gp,-32696
   123dc:	1885883a 	add	r2,r3,r2
   123e0:	10800003 	ldbu	r2,0(r2)
   123e4:	1007883a 	mov	r3,r2
   123e8:	e0bffd17 	ldw	r2,-12(fp)
   123ec:	1885883a 	add	r2,r3,r2
   123f0:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
   123f4:	e0fff903 	ldbu	r3,-28(fp)
   123f8:	e0bfff17 	ldw	r2,-4(fp)
   123fc:	108008c3 	ldbu	r2,35(r2)
   12400:	10803fcc 	andi	r2,r2,255
   12404:	1080201c 	xori	r2,r2,128
   12408:	10bfe004 	addi	r2,r2,-128
   1240c:	18800926 	beq	r3,r2,12434 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   12410:	e0fff903 	ldbu	r3,-28(fp)
   12414:	00bfe004 	movi	r2,-128
   12418:	1884b03a 	or	r2,r3,r2
   1241c:	11403fcc 	andi	r5,r2,255
   12420:	e13fff17 	ldw	r4,-4(fp)
   12424:	00120700 	call	12070 <lcd_write_command>
          sp->address = address;
   12428:	e0fff903 	ldbu	r3,-28(fp)
   1242c:	e0bfff17 	ldw	r2,-4(fp)
   12430:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   12434:	e0bff943 	ldbu	r2,-27(fp)
   12438:	11403fcc 	andi	r5,r2,255
   1243c:	e13fff17 	ldw	r4,-4(fp)
   12440:	00121280 	call	12128 <lcd_write_data>
        sp->line[y].visible[x] = c;
   12444:	e0bffe17 	ldw	r2,-8(fp)
   12448:	e13ffd17 	ldw	r4,-12(fp)
   1244c:	e0ffff17 	ldw	r3,-4(fp)
   12450:	10801924 	muli	r2,r2,100
   12454:	10c5883a 	add	r2,r2,r3
   12458:	1105883a 	add	r2,r2,r4
   1245c:	10c00c04 	addi	r3,r2,48
   12460:	e0bff943 	ldbu	r2,-27(fp)
   12464:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   12468:	e0bffd17 	ldw	r2,-12(fp)
   1246c:	10800044 	addi	r2,r2,1
   12470:	e0bffd15 	stw	r2,-12(fp)
   12474:	e0bffd17 	ldw	r2,-12(fp)
   12478:	10800410 	cmplti	r2,r2,16
   1247c:	103fb81e 	bne	r2,zero,12360 <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12480:	e0bffe17 	ldw	r2,-8(fp)
   12484:	10800044 	addi	r2,r2,1
   12488:	e0bffe15 	stw	r2,-8(fp)
   1248c:	e0bffe17 	ldw	r2,-8(fp)
   12490:	10800090 	cmplti	r2,r2,2
   12494:	103f971e 	bne	r2,zero,122f4 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   12498:	e037883a 	mov	sp,fp
   1249c:	dfc00117 	ldw	ra,4(sp)
   124a0:	df000017 	ldw	fp,0(sp)
   124a4:	dec00204 	addi	sp,sp,8
   124a8:	f800283a 	ret

000124ac <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   124ac:	defffc04 	addi	sp,sp,-16
   124b0:	dfc00315 	stw	ra,12(sp)
   124b4:	df000215 	stw	fp,8(sp)
   124b8:	df000204 	addi	fp,sp,8
   124bc:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   124c0:	e03ffe15 	stw	zero,-8(fp)
   124c4:	00001d06 	br	1253c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   124c8:	e0bffe17 	ldw	r2,-8(fp)
   124cc:	10800048 	cmpgei	r2,r2,1
   124d0:	10000f1e 	bne	r2,zero,12510 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   124d4:	e0bffe17 	ldw	r2,-8(fp)
   124d8:	10801924 	muli	r2,r2,100
   124dc:	10c01004 	addi	r3,r2,64
   124e0:	e0bfff17 	ldw	r2,-4(fp)
   124e4:	1889883a 	add	r4,r3,r2
   124e8:	e0bffe17 	ldw	r2,-8(fp)
   124ec:	10800044 	addi	r2,r2,1
   124f0:	10801924 	muli	r2,r2,100
   124f4:	10c01004 	addi	r3,r2,64
   124f8:	e0bfff17 	ldw	r2,-4(fp)
   124fc:	1885883a 	add	r2,r3,r2
   12500:	100b883a 	mov	r5,r2
   12504:	01801404 	movi	r6,80
   12508:	00053380 	call	5338 <memcpy>
   1250c:	00000806 	br	12530 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   12510:	e0bffe17 	ldw	r2,-8(fp)
   12514:	10801924 	muli	r2,r2,100
   12518:	10c01004 	addi	r3,r2,64
   1251c:	e0bfff17 	ldw	r2,-4(fp)
   12520:	1889883a 	add	r4,r3,r2
   12524:	01400804 	movi	r5,32
   12528:	01801404 	movi	r6,80
   1252c:	00053d80 	call	53d8 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12530:	e0bffe17 	ldw	r2,-8(fp)
   12534:	10800044 	addi	r2,r2,1
   12538:	e0bffe15 	stw	r2,-8(fp)
   1253c:	e0bffe17 	ldw	r2,-8(fp)
   12540:	10800090 	cmplti	r2,r2,2
   12544:	103fe01e 	bne	r2,zero,124c8 <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   12548:	e0bfff17 	ldw	r2,-4(fp)
   1254c:	10800883 	ldbu	r2,34(r2)
   12550:	10bfffc4 	addi	r2,r2,-1
   12554:	1007883a 	mov	r3,r2
   12558:	e0bfff17 	ldw	r2,-4(fp)
   1255c:	10c00885 	stb	r3,34(r2)
}
   12560:	e037883a 	mov	sp,fp
   12564:	dfc00117 	ldw	ra,4(sp)
   12568:	df000017 	ldw	fp,0(sp)
   1256c:	dec00204 	addi	sp,sp,8
   12570:	f800283a 	ret

00012574 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   12574:	defff804 	addi	sp,sp,-32
   12578:	dfc00715 	stw	ra,28(sp)
   1257c:	df000615 	stw	fp,24(sp)
   12580:	df000604 	addi	fp,sp,24
   12584:	e13ffd15 	stw	r4,-12(fp)
   12588:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
   1258c:	e03ffc15 	stw	zero,-16(fp)
   12590:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
   12594:	e0bffd17 	ldw	r2,-12(fp)
   12598:	10800a03 	ldbu	r2,40(r2)
   1259c:	10803fcc 	andi	r2,r2,255
   125a0:	1080201c 	xori	r2,r2,128
   125a4:	10bfe004 	addi	r2,r2,-128
   125a8:	108016d8 	cmpnei	r2,r2,91
   125ac:	1000491e 	bne	r2,zero,126d4 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
   125b0:	e0bffd17 	ldw	r2,-12(fp)
   125b4:	10800a04 	addi	r2,r2,40
   125b8:	10800044 	addi	r2,r2,1
   125bc:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
   125c0:	00000d06 	br	125f8 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   125c4:	e0bffc17 	ldw	r2,-16(fp)
   125c8:	10c002a4 	muli	r3,r2,10
   125cc:	e0bffa17 	ldw	r2,-24(fp)
   125d0:	10800003 	ldbu	r2,0(r2)
   125d4:	10803fcc 	andi	r2,r2,255
   125d8:	1080201c 	xori	r2,r2,128
   125dc:	10bfe004 	addi	r2,r2,-128
   125e0:	1885883a 	add	r2,r3,r2
   125e4:	10bff404 	addi	r2,r2,-48
   125e8:	e0bffc15 	stw	r2,-16(fp)
   125ec:	e0bffa17 	ldw	r2,-24(fp)
   125f0:	10800044 	addi	r2,r2,1
   125f4:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   125f8:	e0bffa17 	ldw	r2,-24(fp)
   125fc:	10800003 	ldbu	r2,0(r2)
   12600:	10803fcc 	andi	r2,r2,255
   12604:	1080201c 	xori	r2,r2,128
   12608:	10bfe004 	addi	r2,r2,-128
   1260c:	1007883a 	mov	r3,r2
   12610:	00820034 	movhi	r2,2048
   12614:	10894104 	addi	r2,r2,9476
   12618:	10800017 	ldw	r2,0(r2)
   1261c:	1885883a 	add	r2,r3,r2
   12620:	10800003 	ldbu	r2,0(r2)
   12624:	10803fcc 	andi	r2,r2,255
   12628:	1080010c 	andi	r2,r2,4
   1262c:	1004c03a 	cmpne	r2,r2,zero
   12630:	103fe41e 	bne	r2,zero,125c4 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   12634:	e0bffa17 	ldw	r2,-24(fp)
   12638:	10800003 	ldbu	r2,0(r2)
   1263c:	10803fcc 	andi	r2,r2,255
   12640:	1080201c 	xori	r2,r2,128
   12644:	10bfe004 	addi	r2,r2,-128
   12648:	10800ed8 	cmpnei	r2,r2,59
   1264c:	1000231e 	bne	r2,zero,126dc <lcd_handle_escape+0x168>
    {
      ptr++;
   12650:	e0bffa17 	ldw	r2,-24(fp)
   12654:	10800044 	addi	r2,r2,1
   12658:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
   1265c:	00000d06 	br	12694 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   12660:	e0bffb17 	ldw	r2,-20(fp)
   12664:	10c002a4 	muli	r3,r2,10
   12668:	e0bffa17 	ldw	r2,-24(fp)
   1266c:	10800003 	ldbu	r2,0(r2)
   12670:	10803fcc 	andi	r2,r2,255
   12674:	1080201c 	xori	r2,r2,128
   12678:	10bfe004 	addi	r2,r2,-128
   1267c:	1885883a 	add	r2,r3,r2
   12680:	10bff404 	addi	r2,r2,-48
   12684:	e0bffb15 	stw	r2,-20(fp)
   12688:	e0bffa17 	ldw	r2,-24(fp)
   1268c:	10800044 	addi	r2,r2,1
   12690:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   12694:	e0bffa17 	ldw	r2,-24(fp)
   12698:	10800003 	ldbu	r2,0(r2)
   1269c:	10803fcc 	andi	r2,r2,255
   126a0:	1080201c 	xori	r2,r2,128
   126a4:	10bfe004 	addi	r2,r2,-128
   126a8:	1007883a 	mov	r3,r2
   126ac:	00820034 	movhi	r2,2048
   126b0:	10894104 	addi	r2,r2,9476
   126b4:	10800017 	ldw	r2,0(r2)
   126b8:	1885883a 	add	r2,r3,r2
   126bc:	10800003 	ldbu	r2,0(r2)
   126c0:	10803fcc 	andi	r2,r2,255
   126c4:	1080010c 	andi	r2,r2,4
   126c8:	1004c03a 	cmpne	r2,r2,zero
   126cc:	103fe41e 	bne	r2,zero,12660 <lcd_handle_escape+0xec>
   126d0:	00000206 	br	126dc <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   126d4:	00bfffc4 	movi	r2,-1
   126d8:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
   126dc:	e0bffe07 	ldb	r2,-8(fp)
   126e0:	e0bfff15 	stw	r2,-4(fp)
   126e4:	e0ffff17 	ldw	r3,-4(fp)
   126e8:	188012a0 	cmpeqi	r2,r3,74
   126ec:	10002f1e 	bne	r2,zero,127ac <lcd_handle_escape+0x238>
   126f0:	e0ffff17 	ldw	r3,-4(fp)
   126f4:	188012c8 	cmpgei	r2,r3,75
   126f8:	1000041e 	bne	r2,zero,1270c <lcd_handle_escape+0x198>
   126fc:	e0ffff17 	ldw	r3,-4(fp)
   12700:	18801220 	cmpeqi	r2,r3,72
   12704:	1000081e 	bne	r2,zero,12728 <lcd_handle_escape+0x1b4>
   12708:	00004906 	br	12830 <lcd_handle_escape+0x2bc>
   1270c:	e0ffff17 	ldw	r3,-4(fp)
   12710:	188012e0 	cmpeqi	r2,r3,75
   12714:	10002b1e 	bne	r2,zero,127c4 <lcd_handle_escape+0x250>
   12718:	e0ffff17 	ldw	r3,-4(fp)
   1271c:	188019a0 	cmpeqi	r2,r3,102
   12720:	1000011e 	bne	r2,zero,12728 <lcd_handle_escape+0x1b4>
   12724:	00004206 	br	12830 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   12728:	e0bffb17 	ldw	r2,-20(fp)
   1272c:	10800050 	cmplti	r2,r2,1
   12730:	1000051e 	bne	r2,zero,12748 <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
   12734:	e0bffb17 	ldw	r2,-20(fp)
   12738:	10bfffc4 	addi	r2,r2,-1
   1273c:	1007883a 	mov	r3,r2
   12740:	e0bffd17 	ldw	r2,-12(fp)
   12744:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   12748:	e0bffc17 	ldw	r2,-16(fp)
   1274c:	10800050 	cmplti	r2,r2,1
   12750:	1000371e 	bne	r2,zero,12830 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
   12754:	e0bffc17 	ldw	r2,-16(fp)
   12758:	10bfffc4 	addi	r2,r2,-1
   1275c:	1007883a 	mov	r3,r2
   12760:	e0bffd17 	ldw	r2,-12(fp)
   12764:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   12768:	e0bffd17 	ldw	r2,-12(fp)
   1276c:	10800883 	ldbu	r2,34(r2)
   12770:	10803fcc 	andi	r2,r2,255
   12774:	10800170 	cmpltui	r2,r2,5
   12778:	1000061e 	bne	r2,zero,12794 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
   1277c:	e0fffd17 	ldw	r3,-12(fp)
   12780:	00800104 	movi	r2,4
   12784:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
   12788:	00000206 	br	12794 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
   1278c:	e13ffd17 	ldw	r4,-12(fp)
   12790:	00124ac0 	call	124ac <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   12794:	e0bffd17 	ldw	r2,-12(fp)
   12798:	10800883 	ldbu	r2,34(r2)
   1279c:	10803fcc 	andi	r2,r2,255
   127a0:	108000e8 	cmpgeui	r2,r2,3
   127a4:	103ff91e 	bne	r2,zero,1278c <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
   127a8:	00002106 	br	12830 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   127ac:	e0bffc17 	ldw	r2,-16(fp)
   127b0:	10800098 	cmpnei	r2,r2,2
   127b4:	10001e1e 	bne	r2,zero,12830 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
   127b8:	e13ffd17 	ldw	r4,-12(fp)
   127bc:	00121fc0 	call	121fc <lcd_clear_screen>
    break;
   127c0:	00001b06 	br	12830 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   127c4:	e0bffc17 	ldw	r2,-16(fp)
   127c8:	10800048 	cmpgei	r2,r2,1
   127cc:	1000181e 	bne	r2,zero,12830 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   127d0:	e0bffd17 	ldw	r2,-12(fp)
   127d4:	10800843 	ldbu	r2,33(r2)
   127d8:	10803fcc 	andi	r2,r2,255
   127dc:	10801428 	cmpgeui	r2,r2,80
   127e0:	1000131e 	bne	r2,zero,12830 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   127e4:	e0bffd17 	ldw	r2,-12(fp)
   127e8:	10800883 	ldbu	r2,34(r2)
   127ec:	10803fcc 	andi	r2,r2,255
   127f0:	10801924 	muli	r2,r2,100
   127f4:	10c01004 	addi	r3,r2,64
   127f8:	e0bffd17 	ldw	r2,-12(fp)
   127fc:	1887883a 	add	r3,r3,r2
   12800:	e0bffd17 	ldw	r2,-12(fp)
   12804:	10800843 	ldbu	r2,33(r2)
   12808:	10803fcc 	andi	r2,r2,255
   1280c:	1889883a 	add	r4,r3,r2
   12810:	e0bffd17 	ldw	r2,-12(fp)
   12814:	10800843 	ldbu	r2,33(r2)
   12818:	10c03fcc 	andi	r3,r2,255
   1281c:	00801404 	movi	r2,80
   12820:	10c5c83a 	sub	r2,r2,r3
   12824:	100d883a 	mov	r6,r2
   12828:	01400804 	movi	r5,32
   1282c:	00053d80 	call	53d8 <memset>
    }
    break;
  }
}
   12830:	e037883a 	mov	sp,fp
   12834:	dfc00117 	ldw	ra,4(sp)
   12838:	df000017 	ldw	fp,0(sp)
   1283c:	dec00204 	addi	sp,sp,8
   12840:	f800283a 	ret

00012844 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   12844:	defff304 	addi	sp,sp,-52
   12848:	dfc00c15 	stw	ra,48(sp)
   1284c:	df000b15 	stw	fp,44(sp)
   12850:	df000b04 	addi	fp,sp,44
   12854:	e13ffc15 	stw	r4,-16(fp)
   12858:	e17ffd15 	stw	r5,-12(fp)
   1285c:	e1bffe15 	stw	r6,-8(fp)
   12860:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   12864:	e0bffe17 	ldw	r2,-8(fp)
   12868:	1007883a 	mov	r3,r2
   1286c:	e0bffd17 	ldw	r2,-12(fp)
   12870:	10c5883a 	add	r2,r2,r3
   12874:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   12878:	e0fffc17 	ldw	r3,-16(fp)
   1287c:	00800044 	movi	r2,1
   12880:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
   12884:	0000a206 	br	12b10 <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
   12888:	e0bffd17 	ldw	r2,-12(fp)
   1288c:	10800003 	ldbu	r2,0(r2)
   12890:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
   12894:	e0bffc17 	ldw	r2,-16(fp)
   12898:	10800903 	ldbu	r2,36(r2)
   1289c:	10803fcc 	andi	r2,r2,255
   128a0:	1080201c 	xori	r2,r2,128
   128a4:	10bfe004 	addi	r2,r2,-128
   128a8:	1004803a 	cmplt	r2,r2,zero
   128ac:	10003b1e 	bne	r2,zero,1299c <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
   128b0:	e0bffc17 	ldw	r2,-16(fp)
   128b4:	10800903 	ldbu	r2,36(r2)
   128b8:	10803fcc 	andi	r2,r2,255
   128bc:	1080201c 	xori	r2,r2,128
   128c0:	10bfe004 	addi	r2,r2,-128
   128c4:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   128c8:	e0bff717 	ldw	r2,-36(fp)
   128cc:	1004c03a 	cmpne	r2,r2,zero
   128d0:	1000031e 	bne	r2,zero,128e0 <altera_avalon_lcd_16207_write+0x9c>
   128d4:	e0bff807 	ldb	r2,-32(fp)
   128d8:	108016d8 	cmpnei	r2,r2,91
   128dc:	1000111e 	bne	r2,zero,12924 <altera_avalon_lcd_16207_write+0xe0>
   128e0:	e0bff717 	ldw	r2,-36(fp)
   128e4:	1005003a 	cmpeq	r2,r2,zero
   128e8:	10001a1e 	bne	r2,zero,12954 <altera_avalon_lcd_16207_write+0x110>
   128ec:	e0bff807 	ldb	r2,-32(fp)
   128f0:	1007883a 	mov	r3,r2
   128f4:	00820034 	movhi	r2,2048
   128f8:	10894104 	addi	r2,r2,9476
   128fc:	10800017 	ldw	r2,0(r2)
   12900:	1885883a 	add	r2,r3,r2
   12904:	10800003 	ldbu	r2,0(r2)
   12908:	10803fcc 	andi	r2,r2,255
   1290c:	1080010c 	andi	r2,r2,4
   12910:	1004c03a 	cmpne	r2,r2,zero
   12914:	10000f1e 	bne	r2,zero,12954 <altera_avalon_lcd_16207_write+0x110>
   12918:	e0bff807 	ldb	r2,-32(fp)
   1291c:	10800ee0 	cmpeqi	r2,r2,59
   12920:	10000c1e 	bne	r2,zero,12954 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
   12924:	e0fff717 	ldw	r3,-36(fp)
   12928:	e0bffc17 	ldw	r2,-16(fp)
   1292c:	1885883a 	add	r2,r3,r2
   12930:	10800a04 	addi	r2,r2,40
   12934:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   12938:	e17ff807 	ldb	r5,-32(fp)
   1293c:	e13ffc17 	ldw	r4,-16(fp)
   12940:	00125740 	call	12574 <lcd_handle_escape>

        sp->esccount = -1;
   12944:	e0fffc17 	ldw	r3,-16(fp)
   12948:	00bfffc4 	movi	r2,-1
   1294c:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   12950:	00006c06 	br	12b04 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   12954:	e0bffc17 	ldw	r2,-16(fp)
   12958:	10800903 	ldbu	r2,36(r2)
   1295c:	10803fcc 	andi	r2,r2,255
   12960:	108001e8 	cmpgeui	r2,r2,7
   12964:	1000671e 	bne	r2,zero,12b04 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
   12968:	e0fff717 	ldw	r3,-36(fp)
   1296c:	e0bffc17 	ldw	r2,-16(fp)
   12970:	1885883a 	add	r2,r3,r2
   12974:	10c00a04 	addi	r3,r2,40
   12978:	e0bff803 	ldbu	r2,-32(fp)
   1297c:	18800005 	stb	r2,0(r3)
        sp->esccount++;
   12980:	e0bffc17 	ldw	r2,-16(fp)
   12984:	10800903 	ldbu	r2,36(r2)
   12988:	10800044 	addi	r2,r2,1
   1298c:	1007883a 	mov	r3,r2
   12990:	e0bffc17 	ldw	r2,-16(fp)
   12994:	10c00905 	stb	r3,36(r2)
   12998:	00005a06 	br	12b04 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
   1299c:	e0bff807 	ldb	r2,-32(fp)
   129a0:	108006d8 	cmpnei	r2,r2,27
   129a4:	1000031e 	bne	r2,zero,129b4 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
   129a8:	e0bffc17 	ldw	r2,-16(fp)
   129ac:	10000905 	stb	zero,36(r2)
   129b0:	00005406 	br	12b04 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
   129b4:	e0bff807 	ldb	r2,-32(fp)
   129b8:	10800358 	cmpnei	r2,r2,13
   129bc:	1000031e 	bne	r2,zero,129cc <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
   129c0:	e0bffc17 	ldw	r2,-16(fp)
   129c4:	10000845 	stb	zero,33(r2)
   129c8:	00004e06 	br	12b04 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
   129cc:	e0bff807 	ldb	r2,-32(fp)
   129d0:	10800298 	cmpnei	r2,r2,10
   129d4:	1000101e 	bne	r2,zero,12a18 <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
   129d8:	e0bffc17 	ldw	r2,-16(fp)
   129dc:	10000845 	stb	zero,33(r2)
      sp->y++;
   129e0:	e0bffc17 	ldw	r2,-16(fp)
   129e4:	10800883 	ldbu	r2,34(r2)
   129e8:	10800044 	addi	r2,r2,1
   129ec:	1007883a 	mov	r3,r2
   129f0:	e0bffc17 	ldw	r2,-16(fp)
   129f4:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   129f8:	e0bffc17 	ldw	r2,-16(fp)
   129fc:	10800883 	ldbu	r2,34(r2)
   12a00:	10803fcc 	andi	r2,r2,255
   12a04:	108000f0 	cmpltui	r2,r2,3
   12a08:	10003e1e 	bne	r2,zero,12b04 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
   12a0c:	e13ffc17 	ldw	r4,-16(fp)
   12a10:	00124ac0 	call	124ac <lcd_scroll_up>
   12a14:	00003b06 	br	12b04 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
   12a18:	e0bff807 	ldb	r2,-32(fp)
   12a1c:	10800218 	cmpnei	r2,r2,8
   12a20:	10000c1e 	bne	r2,zero,12a54 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
   12a24:	e0bffc17 	ldw	r2,-16(fp)
   12a28:	10800843 	ldbu	r2,33(r2)
   12a2c:	10803fcc 	andi	r2,r2,255
   12a30:	1005003a 	cmpeq	r2,r2,zero
   12a34:	1000331e 	bne	r2,zero,12b04 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
   12a38:	e0bffc17 	ldw	r2,-16(fp)
   12a3c:	10800843 	ldbu	r2,33(r2)
   12a40:	10bfffc4 	addi	r2,r2,-1
   12a44:	1007883a 	mov	r3,r2
   12a48:	e0bffc17 	ldw	r2,-16(fp)
   12a4c:	10c00845 	stb	r3,33(r2)
   12a50:	00002c06 	br	12b04 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
   12a54:	e0bff807 	ldb	r2,-32(fp)
   12a58:	1007883a 	mov	r3,r2
   12a5c:	00820034 	movhi	r2,2048
   12a60:	10894104 	addi	r2,r2,9476
   12a64:	10800017 	ldw	r2,0(r2)
   12a68:	1885883a 	add	r2,r3,r2
   12a6c:	10800003 	ldbu	r2,0(r2)
   12a70:	10803fcc 	andi	r2,r2,255
   12a74:	1080201c 	xori	r2,r2,128
   12a78:	10bfe004 	addi	r2,r2,-128
   12a7c:	108025cc 	andi	r2,r2,151
   12a80:	1005003a 	cmpeq	r2,r2,zero
   12a84:	10001f1e 	bne	r2,zero,12b04 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   12a88:	e0bffc17 	ldw	r2,-16(fp)
   12a8c:	10800883 	ldbu	r2,34(r2)
   12a90:	10803fcc 	andi	r2,r2,255
   12a94:	108000b0 	cmpltui	r2,r2,2
   12a98:	1000021e 	bne	r2,zero,12aa4 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
   12a9c:	e13ffc17 	ldw	r4,-16(fp)
   12aa0:	00124ac0 	call	124ac <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   12aa4:	e0bffc17 	ldw	r2,-16(fp)
   12aa8:	10800843 	ldbu	r2,33(r2)
   12aac:	10803fcc 	andi	r2,r2,255
   12ab0:	10801428 	cmpgeui	r2,r2,80
   12ab4:	10000d1e 	bne	r2,zero,12aec <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
   12ab8:	e0bffc17 	ldw	r2,-16(fp)
   12abc:	10800883 	ldbu	r2,34(r2)
   12ac0:	11003fcc 	andi	r4,r2,255
   12ac4:	e0bffc17 	ldw	r2,-16(fp)
   12ac8:	10800843 	ldbu	r2,33(r2)
   12acc:	11403fcc 	andi	r5,r2,255
   12ad0:	e0fffc17 	ldw	r3,-16(fp)
   12ad4:	20801924 	muli	r2,r4,100
   12ad8:	10c5883a 	add	r2,r2,r3
   12adc:	1145883a 	add	r2,r2,r5
   12ae0:	10c01004 	addi	r3,r2,64
   12ae4:	e0bff803 	ldbu	r2,-32(fp)
   12ae8:	18800005 	stb	r2,0(r3)

      sp->x++;
   12aec:	e0bffc17 	ldw	r2,-16(fp)
   12af0:	10800843 	ldbu	r2,33(r2)
   12af4:	10800044 	addi	r2,r2,1
   12af8:	1007883a 	mov	r3,r2
   12afc:	e0bffc17 	ldw	r2,-16(fp)
   12b00:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   12b04:	e0bffd17 	ldw	r2,-12(fp)
   12b08:	10800044 	addi	r2,r2,1
   12b0c:	e0bffd15 	stw	r2,-12(fp)
   12b10:	e0fffd17 	ldw	r3,-12(fp)
   12b14:	e0bffb17 	ldw	r2,-20(fp)
   12b18:	18bf5b36 	bltu	r3,r2,12888 <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   12b1c:	00800404 	movi	r2,16
   12b20:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12b24:	e03ffa15 	stw	zero,-24(fp)
   12b28:	00003606 	br	12c04 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12b2c:	00801404 	movi	r2,80
   12b30:	e0bff615 	stw	r2,-40(fp)
   12b34:	00001106 	br	12b7c <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
   12b38:	e13ffa17 	ldw	r4,-24(fp)
   12b3c:	e0bff617 	ldw	r2,-40(fp)
   12b40:	117fffc4 	addi	r5,r2,-1
   12b44:	e0fffc17 	ldw	r3,-16(fp)
   12b48:	20801924 	muli	r2,r4,100
   12b4c:	10c5883a 	add	r2,r2,r3
   12b50:	1145883a 	add	r2,r2,r5
   12b54:	10801004 	addi	r2,r2,64
   12b58:	10800003 	ldbu	r2,0(r2)
   12b5c:	10803fcc 	andi	r2,r2,255
   12b60:	1080201c 	xori	r2,r2,128
   12b64:	10bfe004 	addi	r2,r2,-128
   12b68:	10800818 	cmpnei	r2,r2,32
   12b6c:	1000061e 	bne	r2,zero,12b88 <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12b70:	e0bff617 	ldw	r2,-40(fp)
   12b74:	10bfffc4 	addi	r2,r2,-1
   12b78:	e0bff615 	stw	r2,-40(fp)
   12b7c:	e0bff617 	ldw	r2,-40(fp)
   12b80:	10800048 	cmpgei	r2,r2,1
   12b84:	103fec1e 	bne	r2,zero,12b38 <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   12b88:	e0bff617 	ldw	r2,-40(fp)
   12b8c:	10800448 	cmpgei	r2,r2,17
   12b90:	1000031e 	bne	r2,zero,12ba0 <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
   12b94:	00800404 	movi	r2,16
   12b98:	e0bff615 	stw	r2,-40(fp)
   12b9c:	00000306 	br	12bac <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
   12ba0:	e0bff617 	ldw	r2,-40(fp)
   12ba4:	10800044 	addi	r2,r2,1
   12ba8:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
   12bac:	e13ffa17 	ldw	r4,-24(fp)
   12bb0:	e0bff617 	ldw	r2,-40(fp)
   12bb4:	100b883a 	mov	r5,r2
   12bb8:	e0fffc17 	ldw	r3,-16(fp)
   12bbc:	20801924 	muli	r2,r4,100
   12bc0:	10c5883a 	add	r2,r2,r3
   12bc4:	10802404 	addi	r2,r2,144
   12bc8:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
   12bcc:	e0fff917 	ldw	r3,-28(fp)
   12bd0:	e0bff617 	ldw	r2,-40(fp)
   12bd4:	1880020e 	bge	r3,r2,12be0 <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
   12bd8:	e0bff617 	ldw	r2,-40(fp)
   12bdc:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   12be0:	e0bffa17 	ldw	r2,-24(fp)
   12be4:	e0fffc17 	ldw	r3,-16(fp)
   12be8:	10801924 	muli	r2,r2,100
   12bec:	10c5883a 	add	r2,r2,r3
   12bf0:	10802404 	addi	r2,r2,144
   12bf4:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12bf8:	e0bffa17 	ldw	r2,-24(fp)
   12bfc:	10800044 	addi	r2,r2,1
   12c00:	e0bffa15 	stw	r2,-24(fp)
   12c04:	e0bffa17 	ldw	r2,-24(fp)
   12c08:	10800090 	cmplti	r2,r2,2
   12c0c:	103fc71e 	bne	r2,zero,12b2c <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   12c10:	e0bff917 	ldw	r2,-28(fp)
   12c14:	10800448 	cmpgei	r2,r2,17
   12c18:	1000031e 	bne	r2,zero,12c28 <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
   12c1c:	e0bffc17 	ldw	r2,-16(fp)
   12c20:	10000985 	stb	zero,38(r2)
   12c24:	00002d06 	br	12cdc <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
   12c28:	e0bff917 	ldw	r2,-28(fp)
   12c2c:	1085883a 	add	r2,r2,r2
   12c30:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
   12c34:	e0bff917 	ldw	r2,-28(fp)
   12c38:	1007883a 	mov	r3,r2
   12c3c:	e0bffc17 	ldw	r2,-16(fp)
   12c40:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12c44:	e03ffa15 	stw	zero,-24(fp)
   12c48:	00002106 	br	12cd0 <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   12c4c:	e0bffa17 	ldw	r2,-24(fp)
   12c50:	e0fffc17 	ldw	r3,-16(fp)
   12c54:	10801924 	muli	r2,r2,100
   12c58:	10c5883a 	add	r2,r2,r3
   12c5c:	10802404 	addi	r2,r2,144
   12c60:	10800043 	ldbu	r2,1(r2)
   12c64:	10803fcc 	andi	r2,r2,255
   12c68:	1080201c 	xori	r2,r2,128
   12c6c:	10bfe004 	addi	r2,r2,-128
   12c70:	10800450 	cmplti	r2,r2,17
   12c74:	1000131e 	bne	r2,zero,12cc4 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   12c78:	e17ffa17 	ldw	r5,-24(fp)
   12c7c:	e0bffa17 	ldw	r2,-24(fp)
   12c80:	e0fffc17 	ldw	r3,-16(fp)
   12c84:	10801924 	muli	r2,r2,100
   12c88:	10c5883a 	add	r2,r2,r3
   12c8c:	10802404 	addi	r2,r2,144
   12c90:	10800043 	ldbu	r2,1(r2)
   12c94:	10803fcc 	andi	r2,r2,255
   12c98:	1080201c 	xori	r2,r2,128
   12c9c:	10bfe004 	addi	r2,r2,-128
   12ca0:	1006923a 	slli	r3,r2,8
   12ca4:	e0bff917 	ldw	r2,-28(fp)
   12ca8:	1885283a 	div	r2,r3,r2
   12cac:	1009883a 	mov	r4,r2
   12cb0:	e0fffc17 	ldw	r3,-16(fp)
   12cb4:	28801924 	muli	r2,r5,100
   12cb8:	10c5883a 	add	r2,r2,r3
   12cbc:	10802404 	addi	r2,r2,144
   12cc0:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12cc4:	e0bffa17 	ldw	r2,-24(fp)
   12cc8:	10800044 	addi	r2,r2,1
   12ccc:	e0bffa15 	stw	r2,-24(fp)
   12cd0:	e0bffa17 	ldw	r2,-24(fp)
   12cd4:	10800090 	cmplti	r2,r2,2
   12cd8:	103fdc1e 	bne	r2,zero,12c4c <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   12cdc:	e0bffc17 	ldw	r2,-16(fp)
   12ce0:	10800943 	ldbu	r2,37(r2)
   12ce4:	10803fcc 	andi	r2,r2,255
   12ce8:	1080201c 	xori	r2,r2,128
   12cec:	10bfe004 	addi	r2,r2,-128
   12cf0:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
   12cf4:	e13ffc17 	ldw	r4,-16(fp)
   12cf8:	00122c00 	call	122c0 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   12cfc:	e0bffc17 	ldw	r2,-16(fp)
   12d00:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   12d04:	e0bffc17 	ldw	r2,-16(fp)
   12d08:	10800943 	ldbu	r2,37(r2)
   12d0c:	10c03fcc 	andi	r3,r2,255
   12d10:	18c0201c 	xori	r3,r3,128
   12d14:	18ffe004 	addi	r3,r3,-128
   12d18:	e0bff517 	ldw	r2,-44(fp)
   12d1c:	18800426 	beq	r3,r2,12d30 <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   12d20:	e0fffc17 	ldw	r3,-16(fp)
   12d24:	00800044 	movi	r2,1
   12d28:	188009c5 	stb	r2,39(r3)
  }
   12d2c:	003feb06 	br	12cdc <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   12d30:	e0bffe17 	ldw	r2,-8(fp)
}
   12d34:	e037883a 	mov	sp,fp
   12d38:	dfc00117 	ldw	ra,4(sp)
   12d3c:	df000017 	ldw	fp,0(sp)
   12d40:	dec00204 	addi	sp,sp,8
   12d44:	f800283a 	ret

00012d48 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   12d48:	defffc04 	addi	sp,sp,-16
   12d4c:	dfc00315 	stw	ra,12(sp)
   12d50:	df000215 	stw	fp,8(sp)
   12d54:	df000204 	addi	fp,sp,8
   12d58:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   12d5c:	e0bfff17 	ldw	r2,-4(fp)
   12d60:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   12d64:	e0bffe17 	ldw	r2,-8(fp)
   12d68:	10800943 	ldbu	r2,37(r2)
   12d6c:	10803fcc 	andi	r2,r2,255
   12d70:	1080201c 	xori	r2,r2,128
   12d74:	10bfe004 	addi	r2,r2,-128
   12d78:	10c00044 	addi	r3,r2,1
   12d7c:	e0bffe17 	ldw	r2,-8(fp)
   12d80:	10800983 	ldbu	r2,38(r2)
   12d84:	10803fcc 	andi	r2,r2,255
   12d88:	1080201c 	xori	r2,r2,128
   12d8c:	10bfe004 	addi	r2,r2,-128
   12d90:	18800316 	blt	r3,r2,12da0 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
   12d94:	e0bffe17 	ldw	r2,-8(fp)
   12d98:	10000945 	stb	zero,37(r2)
   12d9c:	00000606 	br	12db8 <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
   12da0:	e0bffe17 	ldw	r2,-8(fp)
   12da4:	10800943 	ldbu	r2,37(r2)
   12da8:	10800044 	addi	r2,r2,1
   12dac:	1007883a 	mov	r3,r2
   12db0:	e0bffe17 	ldw	r2,-8(fp)
   12db4:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   12db8:	e0bffe17 	ldw	r2,-8(fp)
   12dbc:	10800983 	ldbu	r2,38(r2)
   12dc0:	10803fcc 	andi	r2,r2,255
   12dc4:	1080201c 	xori	r2,r2,128
   12dc8:	10bfe004 	addi	r2,r2,-128
   12dcc:	10800050 	cmplti	r2,r2,1
   12dd0:	1000091e 	bne	r2,zero,12df8 <alt_lcd_16207_timeout+0xb0>
   12dd4:	e0bffe17 	ldw	r2,-8(fp)
   12dd8:	108009c3 	ldbu	r2,39(r2)
   12ddc:	10803fcc 	andi	r2,r2,255
   12de0:	1080201c 	xori	r2,r2,128
   12de4:	10bfe004 	addi	r2,r2,-128
   12de8:	1004c03a 	cmpne	r2,r2,zero
   12dec:	1000021e 	bne	r2,zero,12df8 <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
   12df0:	e13ffe17 	ldw	r4,-8(fp)
   12df4:	00122c00 	call	122c0 <lcd_repaint_screen>

  return sp->period;
   12df8:	e0bffe17 	ldw	r2,-8(fp)
   12dfc:	10800717 	ldw	r2,28(r2)
}
   12e00:	e037883a 	mov	sp,fp
   12e04:	dfc00117 	ldw	ra,4(sp)
   12e08:	df000017 	ldw	fp,0(sp)
   12e0c:	dec00204 	addi	sp,sp,8
   12e10:	f800283a 	ret

00012e14 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   12e14:	defffc04 	addi	sp,sp,-16
   12e18:	dfc00315 	stw	ra,12(sp)
   12e1c:	df000215 	stw	fp,8(sp)
   12e20:	df000204 	addi	fp,sp,8
   12e24:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   12e28:	e0bfff17 	ldw	r2,-4(fp)
   12e2c:	10800017 	ldw	r2,0(r2)
   12e30:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   12e34:	e0bfff17 	ldw	r2,-4(fp)
   12e38:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   12e3c:	010ea604 	movi	r4,15000
   12e40:	0014f040 	call	14f04 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12e44:	e0bffe17 	ldw	r2,-8(fp)
   12e48:	1007883a 	mov	r3,r2
   12e4c:	00800c04 	movi	r2,48
   12e50:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   12e54:	01040104 	movi	r4,4100
   12e58:	0014f040 	call	14f04 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12e5c:	e0bffe17 	ldw	r2,-8(fp)
   12e60:	1007883a 	mov	r3,r2
   12e64:	00800c04 	movi	r2,48
   12e68:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   12e6c:	0100fa04 	movi	r4,1000
   12e70:	0014f040 	call	14f04 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12e74:	e0bffe17 	ldw	r2,-8(fp)
   12e78:	1007883a 	mov	r3,r2
   12e7c:	00800c04 	movi	r2,48
   12e80:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   12e84:	e13fff17 	ldw	r4,-4(fp)
   12e88:	01400e04 	movi	r5,56
   12e8c:	00120700 	call	12070 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   12e90:	e13fff17 	ldw	r4,-4(fp)
   12e94:	01400204 	movi	r5,8
   12e98:	00120700 	call	12070 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   12e9c:	e13fff17 	ldw	r4,-4(fp)
   12ea0:	00121fc0 	call	121fc <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   12ea4:	e13fff17 	ldw	r4,-4(fp)
   12ea8:	01400184 	movi	r5,6
   12eac:	00120700 	call	12070 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   12eb0:	e13fff17 	ldw	r4,-4(fp)
   12eb4:	01400304 	movi	r5,12
   12eb8:	00120700 	call	12070 <lcd_write_command>

  sp->esccount = -1;
   12ebc:	e0ffff17 	ldw	r3,-4(fp)
   12ec0:	00bfffc4 	movi	r2,-1
   12ec4:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
   12ec8:	e0bfff17 	ldw	r2,-4(fp)
   12ecc:	11000a04 	addi	r4,r2,40
   12ed0:	000b883a 	mov	r5,zero
   12ed4:	01800204 	movi	r6,8
   12ed8:	00053d80 	call	53d8 <memset>

  sp->scrollpos = 0;
   12edc:	e0bfff17 	ldw	r2,-4(fp)
   12ee0:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   12ee4:	e0bfff17 	ldw	r2,-4(fp)
   12ee8:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   12eec:	e0bfff17 	ldw	r2,-4(fp)
   12ef0:	100009c5 	stb	zero,39(r2)
   12ef4:	00820034 	movhi	r2,2048
   12ef8:	10896804 	addi	r2,r2,9632
   12efc:	10800017 	ldw	r2,0(r2)
   12f00:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   12f04:	00800284 	movi	r2,10
   12f08:	1885203a 	divu	r2,r3,r2
   12f0c:	1007883a 	mov	r3,r2
   12f10:	e0bfff17 	ldw	r2,-4(fp)
   12f14:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   12f18:	e0bfff17 	ldw	r2,-4(fp)
   12f1c:	11000104 	addi	r4,r2,4
   12f20:	e0bfff17 	ldw	r2,-4(fp)
   12f24:	10800717 	ldw	r2,28(r2)
   12f28:	100b883a 	mov	r5,r2
   12f2c:	01800074 	movhi	r6,1
   12f30:	318b5204 	addi	r6,r6,11592
   12f34:	e1ffff17 	ldw	r7,-4(fp)
   12f38:	00144540 	call	14454 <alt_alarm_start>
}
   12f3c:	e037883a 	mov	sp,fp
   12f40:	dfc00117 	ldw	ra,4(sp)
   12f44:	df000017 	ldw	fp,0(sp)
   12f48:	dec00204 	addi	sp,sp,8
   12f4c:	f800283a 	ret

00012f50 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12f50:	defffa04 	addi	sp,sp,-24
   12f54:	dfc00515 	stw	ra,20(sp)
   12f58:	df000415 	stw	fp,16(sp)
   12f5c:	df000404 	addi	fp,sp,16
   12f60:	e13ffd15 	stw	r4,-12(fp)
   12f64:	e17ffe15 	stw	r5,-8(fp)
   12f68:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   12f6c:	e0bffd17 	ldw	r2,-12(fp)
   12f70:	10800017 	ldw	r2,0(r2)
   12f74:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   12f78:	e0bffc17 	ldw	r2,-16(fp)
   12f7c:	11000a04 	addi	r4,r2,40
   12f80:	e0bffd17 	ldw	r2,-12(fp)
   12f84:	11c00217 	ldw	r7,8(r2)
   12f88:	e17ffe17 	ldw	r5,-8(fp)
   12f8c:	e1bfff17 	ldw	r6,-4(fp)
   12f90:	00128440 	call	12844 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   12f94:	e037883a 	mov	sp,fp
   12f98:	dfc00117 	ldw	ra,4(sp)
   12f9c:	df000017 	ldw	fp,0(sp)
   12fa0:	dec00204 	addi	sp,sp,8
   12fa4:	f800283a 	ret

00012fa8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   12fa8:	defff904 	addi	sp,sp,-28
   12fac:	dfc00615 	stw	ra,24(sp)
   12fb0:	df000515 	stw	fp,20(sp)
   12fb4:	df000504 	addi	fp,sp,20
   12fb8:	e13ffe15 	stw	r4,-8(fp)
   12fbc:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   12fc0:	e0bffe17 	ldw	r2,-8(fp)
   12fc4:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   12fc8:	e0bffe17 	ldw	r2,-8(fp)
   12fcc:	10800104 	addi	r2,r2,4
   12fd0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12fd4:	0005303a 	rdctl	r2,status
   12fd8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12fdc:	e0fffc17 	ldw	r3,-16(fp)
   12fe0:	00bfff84 	movi	r2,-2
   12fe4:	1884703a 	and	r2,r3,r2
   12fe8:	1001703a 	wrctl	status,r2
  
  return context;
   12fec:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   12ff0:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
   12ff4:	0014df80 	call	14df8 <alt_tick>
   12ff8:	e0bffd17 	ldw	r2,-12(fp)
   12ffc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13000:	e0bffb17 	ldw	r2,-20(fp)
   13004:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   13008:	e037883a 	mov	sp,fp
   1300c:	dfc00117 	ldw	ra,4(sp)
   13010:	df000017 	ldw	fp,0(sp)
   13014:	dec00204 	addi	sp,sp,8
   13018:	f800283a 	ret

0001301c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   1301c:	defff904 	addi	sp,sp,-28
   13020:	dfc00615 	stw	ra,24(sp)
   13024:	df000515 	stw	fp,20(sp)
   13028:	df000504 	addi	fp,sp,20
   1302c:	e13ffc15 	stw	r4,-16(fp)
   13030:	e17ffd15 	stw	r5,-12(fp)
   13034:	e1bffe15 	stw	r6,-8(fp)
   13038:	e1ffff15 	stw	r7,-4(fp)
   1303c:	e0bfff17 	ldw	r2,-4(fp)
   13040:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   13044:	00820034 	movhi	r2,2048
   13048:	10896804 	addi	r2,r2,9632
   1304c:	10800017 	ldw	r2,0(r2)
   13050:	1004c03a 	cmpne	r2,r2,zero
   13054:	1000041e 	bne	r2,zero,13068 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   13058:	00c20034 	movhi	r3,2048
   1305c:	18c96804 	addi	r3,r3,9632
   13060:	e0bffb17 	ldw	r2,-20(fp)
   13064:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   13068:	e0bffc17 	ldw	r2,-16(fp)
   1306c:	10800104 	addi	r2,r2,4
   13070:	1007883a 	mov	r3,r2
   13074:	008001c4 	movi	r2,7
   13078:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   1307c:	e13ffe17 	ldw	r4,-8(fp)
   13080:	e17ffc17 	ldw	r5,-16(fp)
   13084:	01800074 	movhi	r6,1
   13088:	318bea04 	addi	r6,r6,12200
   1308c:	00019140 	call	1914 <alt_irq_register>
#endif  
}
   13090:	e037883a 	mov	sp,fp
   13094:	dfc00117 	ldw	ra,4(sp)
   13098:	df000017 	ldw	fp,0(sp)
   1309c:	dec00204 	addi	sp,sp,8
   130a0:	f800283a 	ret

000130a4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   130a4:	defffa04 	addi	sp,sp,-24
   130a8:	dfc00515 	stw	ra,20(sp)
   130ac:	df000415 	stw	fp,16(sp)
   130b0:	df000404 	addi	fp,sp,16
   130b4:	e13ffd15 	stw	r4,-12(fp)
   130b8:	e17ffe15 	stw	r5,-8(fp)
   130bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   130c0:	e0bffd17 	ldw	r2,-12(fp)
   130c4:	10800017 	ldw	r2,0(r2)
   130c8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   130cc:	e0bffc17 	ldw	r2,-16(fp)
   130d0:	11000a04 	addi	r4,r2,40
   130d4:	e0bffd17 	ldw	r2,-12(fp)
   130d8:	11c00217 	ldw	r7,8(r2)
   130dc:	e17ffe17 	ldw	r5,-8(fp)
   130e0:	e1bfff17 	ldw	r6,-4(fp)
   130e4:	00135980 	call	13598 <altera_avalon_uart_read>
      fd->fd_flags);
}
   130e8:	e037883a 	mov	sp,fp
   130ec:	dfc00117 	ldw	ra,4(sp)
   130f0:	df000017 	ldw	fp,0(sp)
   130f4:	dec00204 	addi	sp,sp,8
   130f8:	f800283a 	ret

000130fc <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   130fc:	defffa04 	addi	sp,sp,-24
   13100:	dfc00515 	stw	ra,20(sp)
   13104:	df000415 	stw	fp,16(sp)
   13108:	df000404 	addi	fp,sp,16
   1310c:	e13ffd15 	stw	r4,-12(fp)
   13110:	e17ffe15 	stw	r5,-8(fp)
   13114:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   13118:	e0bffd17 	ldw	r2,-12(fp)
   1311c:	10800017 	ldw	r2,0(r2)
   13120:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   13124:	e0bffc17 	ldw	r2,-16(fp)
   13128:	11000a04 	addi	r4,r2,40
   1312c:	e0bffd17 	ldw	r2,-12(fp)
   13130:	11c00217 	ldw	r7,8(r2)
   13134:	e17ffe17 	ldw	r5,-8(fp)
   13138:	e1bfff17 	ldw	r6,-4(fp)
   1313c:	00138280 	call	13828 <altera_avalon_uart_write>
      fd->fd_flags);
}
   13140:	e037883a 	mov	sp,fp
   13144:	dfc00117 	ldw	ra,4(sp)
   13148:	df000017 	ldw	fp,0(sp)
   1314c:	dec00204 	addi	sp,sp,8
   13150:	f800283a 	ret

00013154 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   13154:	defffc04 	addi	sp,sp,-16
   13158:	dfc00315 	stw	ra,12(sp)
   1315c:	df000215 	stw	fp,8(sp)
   13160:	df000204 	addi	fp,sp,8
   13164:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   13168:	e0bfff17 	ldw	r2,-4(fp)
   1316c:	10800017 	ldw	r2,0(r2)
   13170:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   13174:	e0bffe17 	ldw	r2,-8(fp)
   13178:	11000a04 	addi	r4,r2,40
   1317c:	e0bfff17 	ldw	r2,-4(fp)
   13180:	11400217 	ldw	r5,8(r2)
   13184:	00135380 	call	13538 <altera_avalon_uart_close>
}
   13188:	e037883a 	mov	sp,fp
   1318c:	dfc00117 	ldw	ra,4(sp)
   13190:	df000017 	ldw	fp,0(sp)
   13194:	dec00204 	addi	sp,sp,8
   13198:	f800283a 	ret

0001319c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   1319c:	defff804 	addi	sp,sp,-32
   131a0:	dfc00715 	stw	ra,28(sp)
   131a4:	df000615 	stw	fp,24(sp)
   131a8:	df000604 	addi	fp,sp,24
   131ac:	e13ffc15 	stw	r4,-16(fp)
   131b0:	e17ffd15 	stw	r5,-12(fp)
   131b4:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
   131b8:	e0bffc17 	ldw	r2,-16(fp)
   131bc:	10800017 	ldw	r2,0(r2)
   131c0:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   131c4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   131c8:	1004c03a 	cmpne	r2,r2,zero
   131cc:	1000061e 	bne	r2,zero,131e8 <altera_avalon_uart_init+0x4c>
   131d0:	0005883a 	mov	r2,zero
   131d4:	1004c03a 	cmpne	r2,r2,zero
   131d8:	1000031e 	bne	r2,zero,131e8 <altera_avalon_uart_init+0x4c>
   131dc:	0005883a 	mov	r2,zero
   131e0:	1005003a 	cmpeq	r2,r2,zero
   131e4:	1000031e 	bne	r2,zero,131f4 <altera_avalon_uart_init+0x58>
   131e8:	00800044 	movi	r2,1
   131ec:	e0bfff15 	stw	r2,-4(fp)
   131f0:	00000106 	br	131f8 <altera_avalon_uart_init+0x5c>
   131f4:	e03fff15 	stw	zero,-4(fp)
   131f8:	e0bfff17 	ldw	r2,-4(fp)
   131fc:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   13200:	e0bffa17 	ldw	r2,-24(fp)
   13204:	1004c03a 	cmpne	r2,r2,zero
   13208:	10000f1e 	bne	r2,zero,13248 <altera_avalon_uart_init+0xac>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   1320c:	e0fffc17 	ldw	r3,-16(fp)
   13210:	00832004 	movi	r2,3200
   13214:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   13218:	e0bffb17 	ldw	r2,-20(fp)
   1321c:	11000304 	addi	r4,r2,12
   13220:	e0bffc17 	ldw	r2,-16(fp)
   13224:	10800117 	ldw	r2,4(r2)
   13228:	1007883a 	mov	r3,r2
   1322c:	2005883a 	mov	r2,r4
   13230:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   13234:	e13ffe17 	ldw	r4,-8(fp)
   13238:	e17ffc17 	ldw	r5,-16(fp)
   1323c:	01800074 	movhi	r6,1
   13240:	318c9704 	addi	r6,r6,12892
   13244:	00019140 	call	1914 <alt_irq_register>
#endif  
  }
}
   13248:	e037883a 	mov	sp,fp
   1324c:	dfc00117 	ldw	ra,4(sp)
   13250:	df000017 	ldw	fp,0(sp)
   13254:	dec00204 	addi	sp,sp,8
   13258:	f800283a 	ret

0001325c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   1325c:	defff904 	addi	sp,sp,-28
   13260:	dfc00615 	stw	ra,24(sp)
   13264:	df000515 	stw	fp,20(sp)
   13268:	df000504 	addi	fp,sp,20
   1326c:	e13ffe15 	stw	r4,-8(fp)
   13270:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   13274:	e0bffe17 	ldw	r2,-8(fp)
   13278:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
   1327c:	e0bffc17 	ldw	r2,-16(fp)
   13280:	10800017 	ldw	r2,0(r2)
   13284:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   13288:	e0bffb17 	ldw	r2,-20(fp)
   1328c:	10800204 	addi	r2,r2,8
   13290:	10800037 	ldwio	r2,0(r2)
   13294:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   13298:	e0bffb17 	ldw	r2,-20(fp)
   1329c:	10800204 	addi	r2,r2,8
   132a0:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   132a4:	e0bffb17 	ldw	r2,-20(fp)
   132a8:	10800204 	addi	r2,r2,8
   132ac:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   132b0:	e0bffd17 	ldw	r2,-12(fp)
   132b4:	1080200c 	andi	r2,r2,128
   132b8:	1005003a 	cmpeq	r2,r2,zero
   132bc:	1000031e 	bne	r2,zero,132cc <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   132c0:	e13ffc17 	ldw	r4,-16(fp)
   132c4:	e17ffd17 	ldw	r5,-12(fp)
   132c8:	00132fc0 	call	132fc <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   132cc:	e0bffd17 	ldw	r2,-12(fp)
   132d0:	1081100c 	andi	r2,r2,1088
   132d4:	1005003a 	cmpeq	r2,r2,zero
   132d8:	1000031e 	bne	r2,zero,132e8 <altera_avalon_uart_irq+0x8c>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   132dc:	e13ffc17 	ldw	r4,-16(fp)
   132e0:	e17ffd17 	ldw	r5,-12(fp)
   132e4:	00133dc0 	call	133dc <altera_avalon_uart_txirq>
  }
  

}
   132e8:	e037883a 	mov	sp,fp
   132ec:	dfc00117 	ldw	ra,4(sp)
   132f0:	df000017 	ldw	fp,0(sp)
   132f4:	dec00204 	addi	sp,sp,8
   132f8:	f800283a 	ret

000132fc <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   132fc:	defffc04 	addi	sp,sp,-16
   13300:	df000315 	stw	fp,12(sp)
   13304:	df000304 	addi	fp,sp,12
   13308:	e13ffe15 	stw	r4,-8(fp)
   1330c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   13310:	e0bfff17 	ldw	r2,-4(fp)
   13314:	108000cc 	andi	r2,r2,3
   13318:	1004c03a 	cmpne	r2,r2,zero
   1331c:	10002b1e 	bne	r2,zero,133cc <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   13320:	e0bffe17 	ldw	r2,-8(fp)
   13324:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13328:	e0bffe17 	ldw	r2,-8(fp)
   1332c:	10800317 	ldw	r2,12(r2)
   13330:	10800044 	addi	r2,r2,1
   13334:	10800fcc 	andi	r2,r2,63
   13338:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   1333c:	e0bffe17 	ldw	r2,-8(fp)
   13340:	11000317 	ldw	r4,12(r2)
   13344:	e0bffe17 	ldw	r2,-8(fp)
   13348:	10800017 	ldw	r2,0(r2)
   1334c:	10800037 	ldwio	r2,0(r2)
   13350:	1007883a 	mov	r3,r2
   13354:	e0bffe17 	ldw	r2,-8(fp)
   13358:	2085883a 	add	r2,r4,r2
   1335c:	10800704 	addi	r2,r2,28
   13360:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
   13364:	e0fffe17 	ldw	r3,-8(fp)
   13368:	e0bffd17 	ldw	r2,-12(fp)
   1336c:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13370:	e0bffe17 	ldw	r2,-8(fp)
   13374:	10800317 	ldw	r2,12(r2)
   13378:	10800044 	addi	r2,r2,1
   1337c:	10800fcc 	andi	r2,r2,63
   13380:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   13384:	e0bffe17 	ldw	r2,-8(fp)
   13388:	10c00217 	ldw	r3,8(r2)
   1338c:	e0bffd17 	ldw	r2,-12(fp)
   13390:	18800e1e 	bne	r3,r2,133cc <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13394:	e0bffe17 	ldw	r2,-8(fp)
   13398:	10c00117 	ldw	r3,4(r2)
   1339c:	00bfdfc4 	movi	r2,-129
   133a0:	1886703a 	and	r3,r3,r2
   133a4:	e0bffe17 	ldw	r2,-8(fp)
   133a8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   133ac:	e0bffe17 	ldw	r2,-8(fp)
   133b0:	10800017 	ldw	r2,0(r2)
   133b4:	11000304 	addi	r4,r2,12
   133b8:	e0bffe17 	ldw	r2,-8(fp)
   133bc:	10800117 	ldw	r2,4(r2)
   133c0:	1007883a 	mov	r3,r2
   133c4:	2005883a 	mov	r2,r4
   133c8:	10c00035 	stwio	r3,0(r2)
  }   
}
   133cc:	e037883a 	mov	sp,fp
   133d0:	df000017 	ldw	fp,0(sp)
   133d4:	dec00104 	addi	sp,sp,4
   133d8:	f800283a 	ret

000133dc <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   133dc:	defffd04 	addi	sp,sp,-12
   133e0:	df000215 	stw	fp,8(sp)
   133e4:	df000204 	addi	fp,sp,8
   133e8:	e13ffe15 	stw	r4,-8(fp)
   133ec:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   133f0:	e0bffe17 	ldw	r2,-8(fp)
   133f4:	10c00417 	ldw	r3,16(r2)
   133f8:	e0bffe17 	ldw	r2,-8(fp)
   133fc:	10800517 	ldw	r2,20(r2)
   13400:	18803626 	beq	r3,r2,134dc <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13404:	e0bffe17 	ldw	r2,-8(fp)
   13408:	10800617 	ldw	r2,24(r2)
   1340c:	1080008c 	andi	r2,r2,2
   13410:	1005003a 	cmpeq	r2,r2,zero
   13414:	1000041e 	bne	r2,zero,13428 <altera_avalon_uart_txirq+0x4c>
   13418:	e0bfff17 	ldw	r2,-4(fp)
   1341c:	1082000c 	andi	r2,r2,2048
   13420:	1005003a 	cmpeq	r2,r2,zero
   13424:	10001e1e 	bne	r2,zero,134a0 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   13428:	e0bffe17 	ldw	r2,-8(fp)
   1342c:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   13430:	e0bffe17 	ldw	r2,-8(fp)
   13434:	10800017 	ldw	r2,0(r2)
   13438:	11000104 	addi	r4,r2,4
   1343c:	e0bffe17 	ldw	r2,-8(fp)
   13440:	10c00417 	ldw	r3,16(r2)
   13444:	e0bffe17 	ldw	r2,-8(fp)
   13448:	1885883a 	add	r2,r3,r2
   1344c:	10801704 	addi	r2,r2,92
   13450:	10800003 	ldbu	r2,0(r2)
   13454:	10c03fcc 	andi	r3,r2,255
   13458:	2005883a 	mov	r2,r4
   1345c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   13460:	e0bffe17 	ldw	r2,-8(fp)
   13464:	10800417 	ldw	r2,16(r2)
   13468:	10c00044 	addi	r3,r2,1
   1346c:	e0bffe17 	ldw	r2,-8(fp)
   13470:	10c00415 	stw	r3,16(r2)
   13474:	e0bffe17 	ldw	r2,-8(fp)
   13478:	10800417 	ldw	r2,16(r2)
   1347c:	10c00fcc 	andi	r3,r2,63
   13480:	e0bffe17 	ldw	r2,-8(fp)
   13484:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   13488:	e0bffe17 	ldw	r2,-8(fp)
   1348c:	10800117 	ldw	r2,4(r2)
   13490:	10c01014 	ori	r3,r2,64
   13494:	e0bffe17 	ldw	r2,-8(fp)
   13498:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1349c:	00000f06 	br	134dc <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   134a0:	e0bffe17 	ldw	r2,-8(fp)
   134a4:	10800017 	ldw	r2,0(r2)
   134a8:	10800204 	addi	r2,r2,8
   134ac:	10800037 	ldwio	r2,0(r2)
   134b0:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   134b4:	e0bfff17 	ldw	r2,-4(fp)
   134b8:	1082000c 	andi	r2,r2,2048
   134bc:	1004c03a 	cmpne	r2,r2,zero
   134c0:	1000061e 	bne	r2,zero,134dc <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   134c4:	e0bffe17 	ldw	r2,-8(fp)
   134c8:	10c00117 	ldw	r3,4(r2)
   134cc:	00bfefc4 	movi	r2,-65
   134d0:	1886703a 	and	r3,r3,r2
   134d4:	e0bffe17 	ldw	r2,-8(fp)
   134d8:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   134dc:	e0bffe17 	ldw	r2,-8(fp)
   134e0:	10c00417 	ldw	r3,16(r2)
   134e4:	e0bffe17 	ldw	r2,-8(fp)
   134e8:	10800517 	ldw	r2,20(r2)
   134ec:	1880061e 	bne	r3,r2,13508 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   134f0:	e0bffe17 	ldw	r2,-8(fp)
   134f4:	10c00117 	ldw	r3,4(r2)
   134f8:	00beefc4 	movi	r2,-1089
   134fc:	1886703a 	and	r3,r3,r2
   13500:	e0bffe17 	ldw	r2,-8(fp)
   13504:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13508:	e0bffe17 	ldw	r2,-8(fp)
   1350c:	10800017 	ldw	r2,0(r2)
   13510:	11000304 	addi	r4,r2,12
   13514:	e0bffe17 	ldw	r2,-8(fp)
   13518:	10800117 	ldw	r2,4(r2)
   1351c:	1007883a 	mov	r3,r2
   13520:	2005883a 	mov	r2,r4
   13524:	10c00035 	stwio	r3,0(r2)
}
   13528:	e037883a 	mov	sp,fp
   1352c:	df000017 	ldw	fp,0(sp)
   13530:	dec00104 	addi	sp,sp,4
   13534:	f800283a 	ret

00013538 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   13538:	defffc04 	addi	sp,sp,-16
   1353c:	df000315 	stw	fp,12(sp)
   13540:	df000304 	addi	fp,sp,12
   13544:	e13ffd15 	stw	r4,-12(fp)
   13548:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1354c:	00000706 	br	1356c <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   13550:	e0bffe17 	ldw	r2,-8(fp)
   13554:	1090000c 	andi	r2,r2,16384
   13558:	1005003a 	cmpeq	r2,r2,zero
   1355c:	1000031e 	bne	r2,zero,1356c <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
   13560:	00bffd44 	movi	r2,-11
   13564:	e0bfff15 	stw	r2,-4(fp)
   13568:	00000606 	br	13584 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1356c:	e0bffd17 	ldw	r2,-12(fp)
   13570:	10c00417 	ldw	r3,16(r2)
   13574:	e0bffd17 	ldw	r2,-12(fp)
   13578:	10800517 	ldw	r2,20(r2)
   1357c:	18bff41e 	bne	r3,r2,13550 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   13580:	e03fff15 	stw	zero,-4(fp)
   13584:	e0bfff17 	ldw	r2,-4(fp)
}
   13588:	e037883a 	mov	sp,fp
   1358c:	df000017 	ldw	fp,0(sp)
   13590:	dec00104 	addi	sp,sp,4
   13594:	f800283a 	ret

00013598 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   13598:	defff004 	addi	sp,sp,-64
   1359c:	dfc00f15 	stw	ra,60(sp)
   135a0:	df000e15 	stw	fp,56(sp)
   135a4:	df000e04 	addi	fp,sp,56
   135a8:	e13ffb15 	stw	r4,-20(fp)
   135ac:	e17ffc15 	stw	r5,-16(fp)
   135b0:	e1bffd15 	stw	r6,-12(fp)
   135b4:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
   135b8:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
   135bc:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   135c0:	e0bffe17 	ldw	r2,-8(fp)
   135c4:	1090000c 	andi	r2,r2,16384
   135c8:	1005003a 	cmpeq	r2,r2,zero
   135cc:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
   135d0:	e0bffb17 	ldw	r2,-20(fp)
   135d4:	10800217 	ldw	r2,8(r2)
   135d8:	10800044 	addi	r2,r2,1
   135dc:	10800fcc 	andi	r2,r2,63
   135e0:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   135e4:	00001906 	br	1364c <altera_avalon_uart_read+0xb4>
    {
      count++;
   135e8:	e0bff617 	ldw	r2,-40(fp)
   135ec:	10800044 	addi	r2,r2,1
   135f0:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   135f4:	e0bffb17 	ldw	r2,-20(fp)
   135f8:	10c00217 	ldw	r3,8(r2)
   135fc:	e0bffb17 	ldw	r2,-20(fp)
   13600:	1885883a 	add	r2,r3,r2
   13604:	10800704 	addi	r2,r2,28
   13608:	10800003 	ldbu	r2,0(r2)
   1360c:	1007883a 	mov	r3,r2
   13610:	e0bffc17 	ldw	r2,-16(fp)
   13614:	10c00005 	stb	r3,0(r2)
   13618:	e0bffc17 	ldw	r2,-16(fp)
   1361c:	10800044 	addi	r2,r2,1
   13620:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
   13624:	e0bffb17 	ldw	r2,-20(fp)
   13628:	10800217 	ldw	r2,8(r2)
   1362c:	10c00044 	addi	r3,r2,1
   13630:	e0bffb17 	ldw	r2,-20(fp)
   13634:	10c00215 	stw	r3,8(r2)
   13638:	e0bffb17 	ldw	r2,-20(fp)
   1363c:	10800217 	ldw	r2,8(r2)
   13640:	10c00fcc 	andi	r3,r2,63
   13644:	e0bffb17 	ldw	r2,-20(fp)
   13648:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   1364c:	e0fff617 	ldw	r3,-40(fp)
   13650:	e0bffd17 	ldw	r2,-12(fp)
   13654:	1880050e 	bge	r3,r2,1366c <altera_avalon_uart_read+0xd4>
   13658:	e0bffb17 	ldw	r2,-20(fp)
   1365c:	10c00217 	ldw	r3,8(r2)
   13660:	e0bffb17 	ldw	r2,-20(fp)
   13664:	10800317 	ldw	r2,12(r2)
   13668:	18bfdf1e 	bne	r3,r2,135e8 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   1366c:	e0bff617 	ldw	r2,-40(fp)
   13670:	1004c03a 	cmpne	r2,r2,zero
   13674:	1000271e 	bne	r2,zero,13714 <altera_avalon_uart_read+0x17c>
   13678:	e0bffb17 	ldw	r2,-20(fp)
   1367c:	10c00217 	ldw	r3,8(r2)
   13680:	e0bffb17 	ldw	r2,-20(fp)
   13684:	10800317 	ldw	r2,12(r2)
   13688:	1880221e 	bne	r3,r2,13714 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
   1368c:	e0bff917 	ldw	r2,-28(fp)
   13690:	1004c03a 	cmpne	r2,r2,zero
   13694:	1000061e 	bne	r2,zero,136b0 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   13698:	00137c80 	call	137c8 <alt_get_errno>
   1369c:	00c002c4 	movi	r3,11
   136a0:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
   136a4:	00800044 	movi	r2,1
   136a8:	e0bff705 	stb	r2,-36(fp)
        break;
   136ac:	00001f06 	br	1372c <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   136b0:	0005303a 	rdctl	r2,status
   136b4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   136b8:	e0fff517 	ldw	r3,-44(fp)
   136bc:	00bfff84 	movi	r2,-2
   136c0:	1884703a 	and	r2,r3,r2
   136c4:	1001703a 	wrctl	status,r2
  
  return context;
   136c8:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   136cc:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   136d0:	e0bffb17 	ldw	r2,-20(fp)
   136d4:	10800117 	ldw	r2,4(r2)
   136d8:	10c02014 	ori	r3,r2,128
   136dc:	e0bffb17 	ldw	r2,-20(fp)
   136e0:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   136e4:	e0bffb17 	ldw	r2,-20(fp)
   136e8:	10800017 	ldw	r2,0(r2)
   136ec:	11000304 	addi	r4,r2,12
   136f0:	e0bffb17 	ldw	r2,-20(fp)
   136f4:	10800117 	ldw	r2,4(r2)
   136f8:	1007883a 	mov	r3,r2
   136fc:	2005883a 	mov	r2,r4
   13700:	10c00035 	stwio	r3,0(r2)
   13704:	e0bffa17 	ldw	r2,-24(fp)
   13708:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1370c:	e0bff417 	ldw	r2,-48(fp)
   13710:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   13714:	e0bff617 	ldw	r2,-40(fp)
   13718:	1004c03a 	cmpne	r2,r2,zero
   1371c:	1000031e 	bne	r2,zero,1372c <altera_avalon_uart_read+0x194>
   13720:	e0bffd17 	ldw	r2,-12(fp)
   13724:	1004c03a 	cmpne	r2,r2,zero
   13728:	103fc81e 	bne	r2,zero,1364c <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1372c:	0005303a 	rdctl	r2,status
   13730:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13734:	e0fff317 	ldw	r3,-52(fp)
   13738:	00bfff84 	movi	r2,-2
   1373c:	1884703a 	and	r2,r3,r2
   13740:	1001703a 	wrctl	status,r2
  
  return context;
   13744:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   13748:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1374c:	e0bffb17 	ldw	r2,-20(fp)
   13750:	10800117 	ldw	r2,4(r2)
   13754:	10c02014 	ori	r3,r2,128
   13758:	e0bffb17 	ldw	r2,-20(fp)
   1375c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13760:	e0bffb17 	ldw	r2,-20(fp)
   13764:	10800017 	ldw	r2,0(r2)
   13768:	11000304 	addi	r4,r2,12
   1376c:	e0bffb17 	ldw	r2,-20(fp)
   13770:	10800117 	ldw	r2,4(r2)
   13774:	1007883a 	mov	r3,r2
   13778:	2005883a 	mov	r2,r4
   1377c:	10c00035 	stwio	r3,0(r2)
   13780:	e0bffa17 	ldw	r2,-24(fp)
   13784:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13788:	e0bff217 	ldw	r2,-56(fp)
   1378c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   13790:	e0bff703 	ldbu	r2,-36(fp)
   13794:	1005003a 	cmpeq	r2,r2,zero
   13798:	1000031e 	bne	r2,zero,137a8 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
   1379c:	00bffd04 	movi	r2,-12
   137a0:	e0bfff15 	stw	r2,-4(fp)
   137a4:	00000206 	br	137b0 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
   137a8:	e0bff617 	ldw	r2,-40(fp)
   137ac:	e0bfff15 	stw	r2,-4(fp)
   137b0:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   137b4:	e037883a 	mov	sp,fp
   137b8:	dfc00117 	ldw	ra,4(sp)
   137bc:	df000017 	ldw	fp,0(sp)
   137c0:	dec00204 	addi	sp,sp,8
   137c4:	f800283a 	ret

000137c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   137c8:	defffd04 	addi	sp,sp,-12
   137cc:	dfc00215 	stw	ra,8(sp)
   137d0:	df000115 	stw	fp,4(sp)
   137d4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   137d8:	00820034 	movhi	r2,2048
   137dc:	10893904 	addi	r2,r2,9444
   137e0:	10800017 	ldw	r2,0(r2)
   137e4:	1005003a 	cmpeq	r2,r2,zero
   137e8:	1000061e 	bne	r2,zero,13804 <alt_get_errno+0x3c>
   137ec:	00820034 	movhi	r2,2048
   137f0:	10893904 	addi	r2,r2,9444
   137f4:	10800017 	ldw	r2,0(r2)
   137f8:	103ee83a 	callr	r2
   137fc:	e0bfff15 	stw	r2,-4(fp)
   13800:	00000306 	br	13810 <alt_get_errno+0x48>
   13804:	00820034 	movhi	r2,2048
   13808:	10896304 	addi	r2,r2,9612
   1380c:	e0bfff15 	stw	r2,-4(fp)
   13810:	e0bfff17 	ldw	r2,-4(fp)
}
   13814:	e037883a 	mov	sp,fp
   13818:	dfc00117 	ldw	ra,4(sp)
   1381c:	df000017 	ldw	fp,0(sp)
   13820:	dec00204 	addi	sp,sp,8
   13824:	f800283a 	ret

00013828 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   13828:	defff204 	addi	sp,sp,-56
   1382c:	dfc00d15 	stw	ra,52(sp)
   13830:	df000c15 	stw	fp,48(sp)
   13834:	df000c04 	addi	fp,sp,48
   13838:	e13ffc15 	stw	r4,-16(fp)
   1383c:	e17ffd15 	stw	r5,-12(fp)
   13840:	e1bffe15 	stw	r6,-8(fp)
   13844:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   13848:	e0bffe17 	ldw	r2,-8(fp)
   1384c:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   13850:	e0bfff17 	ldw	r2,-4(fp)
   13854:	1090000c 	andi	r2,r2,16384
   13858:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1385c:	00004006 	br	13960 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13860:	e0bffc17 	ldw	r2,-16(fp)
   13864:	10800517 	ldw	r2,20(r2)
   13868:	10800044 	addi	r2,r2,1
   1386c:	10800fcc 	andi	r2,r2,63
   13870:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   13874:	e0bffc17 	ldw	r2,-16(fp)
   13878:	10c00417 	ldw	r3,16(r2)
   1387c:	e0bff917 	ldw	r2,-28(fp)
   13880:	1880251e 	bne	r3,r2,13918 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
   13884:	e0bffa17 	ldw	r2,-24(fp)
   13888:	1005003a 	cmpeq	r2,r2,zero
   1388c:	1000051e 	bne	r2,zero,138a4 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   13890:	00139f00 	call	139f0 <alt_get_errno>
   13894:	1007883a 	mov	r3,r2
   13898:	008002c4 	movi	r2,11
   1389c:	18800015 	stw	r2,0(r3)
        break;
   138a0:	00003206 	br	1396c <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   138a4:	0005303a 	rdctl	r2,status
   138a8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   138ac:	e0fff717 	ldw	r3,-36(fp)
   138b0:	00bfff84 	movi	r2,-2
   138b4:	1884703a 	and	r2,r3,r2
   138b8:	1001703a 	wrctl	status,r2
  
  return context;
   138bc:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   138c0:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   138c4:	e0bffc17 	ldw	r2,-16(fp)
   138c8:	10800117 	ldw	r2,4(r2)
   138cc:	10c11014 	ori	r3,r2,1088
   138d0:	e0bffc17 	ldw	r2,-16(fp)
   138d4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   138d8:	e0bffc17 	ldw	r2,-16(fp)
   138dc:	10800017 	ldw	r2,0(r2)
   138e0:	11000304 	addi	r4,r2,12
   138e4:	e0bffc17 	ldw	r2,-16(fp)
   138e8:	10800117 	ldw	r2,4(r2)
   138ec:	1007883a 	mov	r3,r2
   138f0:	2005883a 	mov	r2,r4
   138f4:	10c00035 	stwio	r3,0(r2)
   138f8:	e0bffb17 	ldw	r2,-20(fp)
   138fc:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13900:	e0bff617 	ldw	r2,-40(fp)
   13904:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   13908:	e0bffc17 	ldw	r2,-16(fp)
   1390c:	10c00417 	ldw	r3,16(r2)
   13910:	e0bff917 	ldw	r2,-28(fp)
   13914:	18bffc26 	beq	r3,r2,13908 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
   13918:	e0bff817 	ldw	r2,-32(fp)
   1391c:	10bfffc4 	addi	r2,r2,-1
   13920:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   13924:	e0bffc17 	ldw	r2,-16(fp)
   13928:	10c00517 	ldw	r3,20(r2)
   1392c:	e0bffd17 	ldw	r2,-12(fp)
   13930:	10800003 	ldbu	r2,0(r2)
   13934:	1009883a 	mov	r4,r2
   13938:	e0bffc17 	ldw	r2,-16(fp)
   1393c:	1885883a 	add	r2,r3,r2
   13940:	10801704 	addi	r2,r2,92
   13944:	11000005 	stb	r4,0(r2)
   13948:	e0bffd17 	ldw	r2,-12(fp)
   1394c:	10800044 	addi	r2,r2,1
   13950:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
   13954:	e0fffc17 	ldw	r3,-16(fp)
   13958:	e0bff917 	ldw	r2,-28(fp)
   1395c:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13960:	e0bff817 	ldw	r2,-32(fp)
   13964:	1004c03a 	cmpne	r2,r2,zero
   13968:	103fbd1e 	bne	r2,zero,13860 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1396c:	0005303a 	rdctl	r2,status
   13970:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13974:	e0fff517 	ldw	r3,-44(fp)
   13978:	00bfff84 	movi	r2,-2
   1397c:	1884703a 	and	r2,r3,r2
   13980:	1001703a 	wrctl	status,r2
  
  return context;
   13984:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   13988:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1398c:	e0bffc17 	ldw	r2,-16(fp)
   13990:	10800117 	ldw	r2,4(r2)
   13994:	10c11014 	ori	r3,r2,1088
   13998:	e0bffc17 	ldw	r2,-16(fp)
   1399c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   139a0:	e0bffc17 	ldw	r2,-16(fp)
   139a4:	10800017 	ldw	r2,0(r2)
   139a8:	11000304 	addi	r4,r2,12
   139ac:	e0bffc17 	ldw	r2,-16(fp)
   139b0:	10800117 	ldw	r2,4(r2)
   139b4:	1007883a 	mov	r3,r2
   139b8:	2005883a 	mov	r2,r4
   139bc:	10c00035 	stwio	r3,0(r2)
   139c0:	e0bffb17 	ldw	r2,-20(fp)
   139c4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   139c8:	e0bff417 	ldw	r2,-48(fp)
   139cc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   139d0:	e0fffe17 	ldw	r3,-8(fp)
   139d4:	e0bff817 	ldw	r2,-32(fp)
   139d8:	1885c83a 	sub	r2,r3,r2
}
   139dc:	e037883a 	mov	sp,fp
   139e0:	dfc00117 	ldw	ra,4(sp)
   139e4:	df000017 	ldw	fp,0(sp)
   139e8:	dec00204 	addi	sp,sp,8
   139ec:	f800283a 	ret

000139f0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   139f0:	defffd04 	addi	sp,sp,-12
   139f4:	dfc00215 	stw	ra,8(sp)
   139f8:	df000115 	stw	fp,4(sp)
   139fc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   13a00:	00820034 	movhi	r2,2048
   13a04:	10893904 	addi	r2,r2,9444
   13a08:	10800017 	ldw	r2,0(r2)
   13a0c:	1005003a 	cmpeq	r2,r2,zero
   13a10:	1000061e 	bne	r2,zero,13a2c <alt_get_errno+0x3c>
   13a14:	00820034 	movhi	r2,2048
   13a18:	10893904 	addi	r2,r2,9444
   13a1c:	10800017 	ldw	r2,0(r2)
   13a20:	103ee83a 	callr	r2
   13a24:	e0bfff15 	stw	r2,-4(fp)
   13a28:	00000306 	br	13a38 <alt_get_errno+0x48>
   13a2c:	00820034 	movhi	r2,2048
   13a30:	10896304 	addi	r2,r2,9612
   13a34:	e0bfff15 	stw	r2,-4(fp)
   13a38:	e0bfff17 	ldw	r2,-4(fp)
}
   13a3c:	e037883a 	mov	sp,fp
   13a40:	dfc00117 	ldw	ra,4(sp)
   13a44:	df000017 	ldw	fp,0(sp)
   13a48:	dec00204 	addi	sp,sp,8
   13a4c:	f800283a 	ret

00013a50 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   13a50:	defffd04 	addi	sp,sp,-12
   13a54:	df000215 	stw	fp,8(sp)
   13a58:	df000204 	addi	fp,sp,8
   13a5c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   13a60:	e0bfff17 	ldw	r2,-4(fp)
   13a64:	1080400c 	andi	r2,r2,256
   13a68:	1004d23a 	srli	r2,r2,8
   13a6c:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   13a70:	e0bffe03 	ldbu	r2,-8(fp)
}
   13a74:	e037883a 	mov	sp,fp
   13a78:	df000017 	ldw	fp,0(sp)
   13a7c:	dec00104 	addi	sp,sp,4
   13a80:	f800283a 	ret

00013a84 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   13a84:	defffd04 	addi	sp,sp,-12
   13a88:	df000215 	stw	fp,8(sp)
   13a8c:	df000204 	addi	fp,sp,8
   13a90:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   13a94:	e0bfff17 	ldw	r2,-4(fp)
   13a98:	1080004c 	andi	r2,r2,1
   13a9c:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13aa0:	e0bffe03 	ldbu	r2,-8(fp)
}
   13aa4:	e037883a 	mov	sp,fp
   13aa8:	df000017 	ldw	fp,0(sp)
   13aac:	dec00104 	addi	sp,sp,4
   13ab0:	f800283a 	ret

00013ab4 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   13ab4:	defffd04 	addi	sp,sp,-12
   13ab8:	df000215 	stw	fp,8(sp)
   13abc:	df000204 	addi	fp,sp,8
   13ac0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   13ac4:	e0bfff17 	ldw	r2,-4(fp)
   13ac8:	1081000c 	andi	r2,r2,1024
   13acc:	1004d2ba 	srli	r2,r2,10
   13ad0:	e0bffe05 	stb	r2,-8(fp)
	return re;
   13ad4:	e0bffe03 	ldbu	r2,-8(fp)
}
   13ad8:	e037883a 	mov	sp,fp
   13adc:	df000017 	ldw	fp,0(sp)
   13ae0:	dec00104 	addi	sp,sp,4
   13ae4:	f800283a 	ret

00013ae8 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   13ae8:	defffd04 	addi	sp,sp,-12
   13aec:	df000215 	stw	fp,8(sp)
   13af0:	df000204 	addi	fp,sp,8
   13af4:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   13af8:	e0bfff17 	ldw	r2,-4(fp)
   13afc:	10bfffec 	andhi	r2,r2,65535
   13b00:	1004d43a 	srli	r2,r2,16
   13b04:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   13b08:	e0bffe0b 	ldhu	r2,-8(fp)
}
   13b0c:	e037883a 	mov	sp,fp
   13b10:	df000017 	ldw	fp,0(sp)
   13b14:	dec00104 	addi	sp,sp,4
   13b18:	f800283a 	ret

00013b1c <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   13b1c:	defffd04 	addi	sp,sp,-12
   13b20:	df000215 	stw	fp,8(sp)
   13b24:	df000204 	addi	fp,sp,8
   13b28:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   13b2c:	e0bfff17 	ldw	r2,-4(fp)
   13b30:	10a0000c 	andi	r2,r2,32768
   13b34:	1004d3fa 	srli	r2,r2,15
   13b38:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   13b3c:	e0bffe03 	ldbu	r2,-8(fp)
}
   13b40:	e037883a 	mov	sp,fp
   13b44:	df000017 	ldw	fp,0(sp)
   13b48:	dec00104 	addi	sp,sp,4
   13b4c:	f800283a 	ret

00013b50 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   13b50:	defffd04 	addi	sp,sp,-12
   13b54:	df000215 	stw	fp,8(sp)
   13b58:	df000204 	addi	fp,sp,8
   13b5c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   13b60:	e0bfff17 	ldw	r2,-4(fp)
   13b64:	e0bffe05 	stb	r2,-8(fp)
	return data;
   13b68:	e0bffe03 	ldbu	r2,-8(fp)
}
   13b6c:	e037883a 	mov	sp,fp
   13b70:	df000017 	ldw	fp,0(sp)
   13b74:	dec00104 	addi	sp,sp,4
   13b78:	f800283a 	ret

00013b7c <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   13b7c:	defffb04 	addi	sp,sp,-20
   13b80:	dfc00415 	stw	ra,16(sp)
   13b84:	df000315 	stw	fp,12(sp)
   13b88:	df000304 	addi	fp,sp,12
   13b8c:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   13b90:	e13fff17 	ldw	r4,-4(fp)
   13b94:	01403fc4 	movi	r5,255
   13b98:	0013ddc0 	call	13ddc <alt_up_ps2_write_data_byte_with_ack>
   13b9c:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   13ba0:	e0bffd17 	ldw	r2,-12(fp)
   13ba4:	1004c03a 	cmpne	r2,r2,zero
   13ba8:	1000221e 	bne	r2,zero,13c34 <alt_up_ps2_init+0xb8>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13bac:	e17ffe04 	addi	r5,fp,-8
   13bb0:	e13fff17 	ldw	r4,-4(fp)
   13bb4:	0013e480 	call	13e48 <alt_up_ps2_read_data_byte_timeout>
   13bb8:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   13bbc:	e0bffd17 	ldw	r2,-12(fp)
   13bc0:	1004c03a 	cmpne	r2,r2,zero
   13bc4:	10001b1e 	bne	r2,zero,13c34 <alt_up_ps2_init+0xb8>
   13bc8:	e0bffe03 	ldbu	r2,-8(fp)
   13bcc:	10803fcc 	andi	r2,r2,255
   13bd0:	10802a98 	cmpnei	r2,r2,170
   13bd4:	1000171e 	bne	r2,zero,13c34 <alt_up_ps2_init+0xb8>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   13bd8:	e17ffe04 	addi	r5,fp,-8
   13bdc:	e13fff17 	ldw	r4,-4(fp)
   13be0:	0013e480 	call	13e48 <alt_up_ps2_read_data_byte_timeout>
   13be4:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   13be8:	e0bffd17 	ldw	r2,-12(fp)
   13bec:	10bfe318 	cmpnei	r2,r2,-116
   13bf0:	1000041e 	bne	r2,zero,13c04 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   13bf4:	e0ffff17 	ldw	r3,-4(fp)
   13bf8:	00800044 	movi	r2,1
   13bfc:	18800d15 	stw	r2,52(r3)
   13c00:	00000c06 	br	13c34 <alt_up_ps2_init+0xb8>
			}
			else if (status == 0 && byte == 0x00)
   13c04:	e0bffd17 	ldw	r2,-12(fp)
   13c08:	1004c03a 	cmpne	r2,r2,zero
   13c0c:	1000091e 	bne	r2,zero,13c34 <alt_up_ps2_init+0xb8>
   13c10:	e0bffe03 	ldbu	r2,-8(fp)
   13c14:	10803fcc 	andi	r2,r2,255
   13c18:	1004c03a 	cmpne	r2,r2,zero
   13c1c:	1000051e 	bne	r2,zero,13c34 <alt_up_ps2_init+0xb8>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   13c20:	e0bfff17 	ldw	r2,-4(fp)
   13c24:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   13c28:	e13fff17 	ldw	r4,-4(fp)
   13c2c:	01403d04 	movi	r5,244
   13c30:	0013cf40 	call	13cf4 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   13c34:	e037883a 	mov	sp,fp
   13c38:	dfc00117 	ldw	ra,4(sp)
   13c3c:	df000017 	ldw	fp,0(sp)
   13c40:	dec00204 	addi	sp,sp,8
   13c44:	f800283a 	ret

00013c48 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13c48:	defffd04 	addi	sp,sp,-12
   13c4c:	df000215 	stw	fp,8(sp)
   13c50:	df000204 	addi	fp,sp,8
   13c54:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13c58:	e0bfff17 	ldw	r2,-4(fp)
   13c5c:	10800a17 	ldw	r2,40(r2)
   13c60:	10800104 	addi	r2,r2,4
   13c64:	10800037 	ldwio	r2,0(r2)
   13c68:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13c6c:	e0bffe17 	ldw	r2,-8(fp)
   13c70:	10800054 	ori	r2,r2,1
   13c74:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13c78:	e0bfff17 	ldw	r2,-4(fp)
   13c7c:	10800a17 	ldw	r2,40(r2)
   13c80:	10800104 	addi	r2,r2,4
   13c84:	e0fffe17 	ldw	r3,-8(fp)
   13c88:	10c00035 	stwio	r3,0(r2)
}
   13c8c:	e037883a 	mov	sp,fp
   13c90:	df000017 	ldw	fp,0(sp)
   13c94:	dec00104 	addi	sp,sp,4
   13c98:	f800283a 	ret

00013c9c <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   13c9c:	defffd04 	addi	sp,sp,-12
   13ca0:	df000215 	stw	fp,8(sp)
   13ca4:	df000204 	addi	fp,sp,8
   13ca8:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   13cac:	e0bfff17 	ldw	r2,-4(fp)
   13cb0:	10800a17 	ldw	r2,40(r2)
   13cb4:	10800104 	addi	r2,r2,4
   13cb8:	10800037 	ldwio	r2,0(r2)
   13cbc:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   13cc0:	e0fffe17 	ldw	r3,-8(fp)
   13cc4:	00bfff84 	movi	r2,-2
   13cc8:	1884703a 	and	r2,r3,r2
   13ccc:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   13cd0:	e0bfff17 	ldw	r2,-4(fp)
   13cd4:	10800a17 	ldw	r2,40(r2)
   13cd8:	10800104 	addi	r2,r2,4
   13cdc:	e0fffe17 	ldw	r3,-8(fp)
   13ce0:	10c00035 	stwio	r3,0(r2)
}
   13ce4:	e037883a 	mov	sp,fp
   13ce8:	df000017 	ldw	fp,0(sp)
   13cec:	dec00104 	addi	sp,sp,4
   13cf0:	f800283a 	ret

00013cf4 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13cf4:	defffa04 	addi	sp,sp,-24
   13cf8:	dfc00515 	stw	ra,20(sp)
   13cfc:	df000415 	stw	fp,16(sp)
   13d00:	df000404 	addi	fp,sp,16
   13d04:	e13ffd15 	stw	r4,-12(fp)
   13d08:	e17ffe05 	stb	r5,-8(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   13d0c:	e0bffd17 	ldw	r2,-12(fp)
   13d10:	10800a17 	ldw	r2,40(r2)
   13d14:	e0fffe03 	ldbu	r3,-8(fp)
   13d18:	10c00025 	stbio	r3,0(r2)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   13d1c:	e0bffd17 	ldw	r2,-12(fp)
   13d20:	10800a17 	ldw	r2,40(r2)
   13d24:	10800104 	addi	r2,r2,4
   13d28:	10800037 	ldwio	r2,0(r2)
   13d2c:	e0bffc15 	stw	r2,-16(fp)
	if (read_CE_bit(ctrl_reg))
   13d30:	e13ffc17 	ldw	r4,-16(fp)
   13d34:	0013ab40 	call	13ab4 <read_CE_bit>
   13d38:	10803fcc 	andi	r2,r2,255
   13d3c:	1005003a 	cmpeq	r2,r2,zero
   13d40:	1000031e 	bne	r2,zero,13d50 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   13d44:	00bffec4 	movi	r2,-5
   13d48:	e0bfff15 	stw	r2,-4(fp)
   13d4c:	00000106 	br	13d54 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   13d50:	e03fff15 	stw	zero,-4(fp)
   13d54:	e0bfff17 	ldw	r2,-4(fp)
}
   13d58:	e037883a 	mov	sp,fp
   13d5c:	dfc00117 	ldw	ra,4(sp)
   13d60:	df000017 	ldw	fp,0(sp)
   13d64:	dec00204 	addi	sp,sp,8
   13d68:	f800283a 	ret

00013d6c <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   13d6c:	defffb04 	addi	sp,sp,-20
   13d70:	dfc00415 	stw	ra,16(sp)
   13d74:	df000315 	stw	fp,12(sp)
   13d78:	df000304 	addi	fp,sp,12
   13d7c:	e13ffe15 	stw	r4,-8(fp)
	unsigned char data = 0;
   13d80:	e03ffd45 	stb	zero,-11(fp)
	unsigned char status = 0;
   13d84:	e03ffd05 	stb	zero,-12(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   13d88:	e17ffd44 	addi	r5,fp,-11
   13d8c:	e13ffe17 	ldw	r4,-8(fp)
   13d90:	0013e480 	call	13e48 <alt_up_ps2_read_data_byte_timeout>
   13d94:	e0bffd05 	stb	r2,-12(fp)
		if ( status == 0)
   13d98:	e0bffd03 	ldbu	r2,-12(fp)
   13d9c:	1004c03a 	cmpne	r2,r2,zero
   13da0:	1000061e 	bne	r2,zero,13dbc <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   13da4:	e0bffd43 	ldbu	r2,-11(fp)
   13da8:	10803fcc 	andi	r2,r2,255
   13dac:	10803e98 	cmpnei	r2,r2,250
   13db0:	103ff51e 	bne	r2,zero,13d88 <alt_up_ps2_wait_for_ack+0x1c>
				return 0;
   13db4:	e03fff15 	stw	zero,-4(fp)
   13db8:	00000206 	br	13dc4 <alt_up_ps2_wait_for_ack+0x58>
		}
		else 
		{
			return status;
   13dbc:	e0bffd03 	ldbu	r2,-12(fp)
   13dc0:	e0bfff15 	stw	r2,-4(fp)
   13dc4:	e0bfff17 	ldw	r2,-4(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   13dc8:	e037883a 	mov	sp,fp
   13dcc:	dfc00117 	ldw	ra,4(sp)
   13dd0:	df000017 	ldw	fp,0(sp)
   13dd4:	dec00204 	addi	sp,sp,8
   13dd8:	f800283a 	ret

00013ddc <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   13ddc:	defff904 	addi	sp,sp,-28
   13de0:	dfc00615 	stw	ra,24(sp)
   13de4:	df000515 	stw	fp,20(sp)
   13de8:	df000504 	addi	fp,sp,20
   13dec:	e13ffd15 	stw	r4,-12(fp)
   13df0:	e17ffe05 	stb	r5,-8(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   13df4:	e17ffe03 	ldbu	r5,-8(fp)
   13df8:	e13ffd17 	ldw	r4,-12(fp)
   13dfc:	0013cf40 	call	13cf4 <alt_up_ps2_write_data_byte>
   13e00:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   13e04:	e0bffc17 	ldw	r2,-16(fp)
   13e08:	1005003a 	cmpeq	r2,r2,zero
   13e0c:	1000031e 	bne	r2,zero,13e1c <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   13e10:	e0bffc17 	ldw	r2,-16(fp)
   13e14:	e0bfff15 	stw	r2,-4(fp)
   13e18:	00000506 	br	13e30 <alt_up_ps2_write_data_byte_with_ack+0x54>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   13e1c:	e13ffd17 	ldw	r4,-12(fp)
   13e20:	0013d6c0 	call	13d6c <alt_up_ps2_wait_for_ack>
   13e24:	e0bffb15 	stw	r2,-20(fp)
	return ack_status;
   13e28:	e0bffb17 	ldw	r2,-20(fp)
   13e2c:	e0bfff15 	stw	r2,-4(fp)
   13e30:	e0bfff17 	ldw	r2,-4(fp)
}
   13e34:	e037883a 	mov	sp,fp
   13e38:	dfc00117 	ldw	ra,4(sp)
   13e3c:	df000017 	ldw	fp,0(sp)
   13e40:	dec00204 	addi	sp,sp,8
   13e44:	f800283a 	ret

00013e48 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13e48:	defff904 	addi	sp,sp,-28
   13e4c:	dfc00615 	stw	ra,24(sp)
   13e50:	df000515 	stw	fp,20(sp)
   13e54:	df000504 	addi	fp,sp,20
   13e58:	e13ffd15 	stw	r4,-12(fp)
   13e5c:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13e60:	e03ffc15 	stw	zero,-16(fp)
	unsigned int count = 0;
   13e64:	e03ffb15 	stw	zero,-20(fp)
   13e68:	00000006 	br	13e6c <alt_up_ps2_read_data_byte_timeout+0x24>
	do {
		count++;
   13e6c:	e0bffb17 	ldw	r2,-20(fp)
   13e70:	10800044 	addi	r2,r2,1
   13e74:	e0bffb15 	stw	r2,-20(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13e78:	e0bffd17 	ldw	r2,-12(fp)
   13e7c:	10800a17 	ldw	r2,40(r2)
   13e80:	10800037 	ldwio	r2,0(r2)
   13e84:	e0bffc15 	stw	r2,-16(fp)
		if (read_data_valid(data_reg))
   13e88:	e13ffc17 	ldw	r4,-16(fp)
   13e8c:	0013b1c0 	call	13b1c <read_data_valid>
   13e90:	10803fcc 	andi	r2,r2,255
   13e94:	1005003a 	cmpeq	r2,r2,zero
   13e98:	1000071e 	bne	r2,zero,13eb8 <alt_up_ps2_read_data_byte_timeout+0x70>
		{
			*byte = read_data_byte(data_reg);
   13e9c:	e13ffc17 	ldw	r4,-16(fp)
   13ea0:	0013b500 	call	13b50 <read_data_byte>
   13ea4:	1007883a 	mov	r3,r2
   13ea8:	e0bffe17 	ldw	r2,-8(fp)
   13eac:	10c00005 	stb	r3,0(r2)
			return 0;
   13eb0:	e03fff15 	stw	zero,-4(fp)
   13eb4:	00000a06 	br	13ee0 <alt_up_ps2_read_data_byte_timeout+0x98>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   13eb8:	e0bffd17 	ldw	r2,-12(fp)
   13ebc:	10800c17 	ldw	r2,48(r2)
   13ec0:	1005003a 	cmpeq	r2,r2,zero
   13ec4:	103fe91e 	bne	r2,zero,13e6c <alt_up_ps2_read_data_byte_timeout+0x24>
   13ec8:	e0bffd17 	ldw	r2,-12(fp)
   13ecc:	10c00c17 	ldw	r3,48(r2)
   13ed0:	e0bffb17 	ldw	r2,-20(fp)
   13ed4:	18bfe52e 	bgeu	r3,r2,13e6c <alt_up_ps2_read_data_byte_timeout+0x24>
		{
			return -ETIMEDOUT;
   13ed8:	00bfe304 	movi	r2,-116
   13edc:	e0bfff15 	stw	r2,-4(fp)
		}
	} while (1);
   13ee0:	e0bfff17 	ldw	r2,-4(fp)
}
   13ee4:	e037883a 	mov	sp,fp
   13ee8:	dfc00117 	ldw	ra,4(sp)
   13eec:	df000017 	ldw	fp,0(sp)
   13ef0:	dec00204 	addi	sp,sp,8
   13ef4:	f800283a 	ret

00013ef8 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   13ef8:	defffa04 	addi	sp,sp,-24
   13efc:	dfc00515 	stw	ra,20(sp)
   13f00:	df000415 	stw	fp,16(sp)
   13f04:	df000404 	addi	fp,sp,16
   13f08:	e13ffd15 	stw	r4,-12(fp)
   13f0c:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
   13f10:	e03ffc15 	stw	zero,-16(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13f14:	e0bffd17 	ldw	r2,-12(fp)
   13f18:	10800a17 	ldw	r2,40(r2)
   13f1c:	10800037 	ldwio	r2,0(r2)
   13f20:	e0bffc15 	stw	r2,-16(fp)
	if (read_data_valid(data_reg))
   13f24:	e13ffc17 	ldw	r4,-16(fp)
   13f28:	0013b1c0 	call	13b1c <read_data_valid>
   13f2c:	10803fcc 	andi	r2,r2,255
   13f30:	1005003a 	cmpeq	r2,r2,zero
   13f34:	1000071e 	bne	r2,zero,13f54 <alt_up_ps2_read_data_byte+0x5c>
	{
		*byte = read_data_byte(data_reg);
   13f38:	e13ffc17 	ldw	r4,-16(fp)
   13f3c:	0013b500 	call	13b50 <read_data_byte>
   13f40:	1007883a 	mov	r3,r2
   13f44:	e0bffe17 	ldw	r2,-8(fp)
   13f48:	10c00005 	stb	r3,0(r2)
		return 0;
   13f4c:	e03fff15 	stw	zero,-4(fp)
   13f50:	00000206 	br	13f5c <alt_up_ps2_read_data_byte+0x64>
	}
	return -1;
   13f54:	00bfffc4 	movi	r2,-1
   13f58:	e0bfff15 	stw	r2,-4(fp)
   13f5c:	e0bfff17 	ldw	r2,-4(fp)
}
   13f60:	e037883a 	mov	sp,fp
   13f64:	dfc00117 	ldw	ra,4(sp)
   13f68:	df000017 	ldw	fp,0(sp)
   13f6c:	dec00204 	addi	sp,sp,8
   13f70:	f800283a 	ret

00013f74 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   13f74:	defffb04 	addi	sp,sp,-20
   13f78:	dfc00415 	stw	ra,16(sp)
   13f7c:	df000315 	stw	fp,12(sp)
   13f80:	df000304 	addi	fp,sp,12
   13f84:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   13f88:	e03ffe0d 	sth	zero,-8(fp)
	unsigned int data_reg = 0;
   13f8c:	e03ffd15 	stw	zero,-12(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   13f90:	e0bfff17 	ldw	r2,-4(fp)
   13f94:	10800a17 	ldw	r2,40(r2)
   13f98:	10800037 	ldwio	r2,0(r2)
   13f9c:	e0bffd15 	stw	r2,-12(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   13fa0:	e13ffd17 	ldw	r4,-12(fp)
   13fa4:	0013ae80 	call	13ae8 <read_num_bytes_available>
   13fa8:	e0bffe0d 	sth	r2,-8(fp)
	} while (num > 0);
   13fac:	e0bffe0b 	ldhu	r2,-8(fp)
   13fb0:	1004c03a 	cmpne	r2,r2,zero
   13fb4:	103ff61e 	bne	r2,zero,13f90 <alt_up_ps2_clear_fifo+0x1c>
}
   13fb8:	e037883a 	mov	sp,fp
   13fbc:	dfc00117 	ldw	ra,4(sp)
   13fc0:	df000017 	ldw	fp,0(sp)
   13fc4:	dec00204 	addi	sp,sp,8
   13fc8:	f800283a 	ret

00013fcc <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   13fcc:	defff704 	addi	sp,sp,-36
   13fd0:	dfc00815 	stw	ra,32(sp)
   13fd4:	df000715 	stw	fp,28(sp)
   13fd8:	df000704 	addi	fp,sp,28
   13fdc:	e13ffc15 	stw	r4,-16(fp)
   13fe0:	e17ffd15 	stw	r5,-12(fp)
   13fe4:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   13fe8:	e0bffc17 	ldw	r2,-16(fp)
   13fec:	10800017 	ldw	r2,0(r2)
   13ff0:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   13ff4:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   13ff8:	e03ff915 	stw	zero,-28(fp)
	while (count < len);
   13ffc:	e0fff917 	ldw	r3,-28(fp)
   14000:	e0bffe17 	ldw	r2,-8(fp)
   14004:	18bffd16 	blt	r3,r2,13ffc <alt_up_ps2_read_fd+0x30>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, ptr++);
   14008:	e17ffd17 	ldw	r5,-12(fp)
   1400c:	e0bffd17 	ldw	r2,-12(fp)
   14010:	10800044 	addi	r2,r2,1
   14014:	e0bffd15 	stw	r2,-12(fp)
   14018:	e13ffb17 	ldw	r4,-20(fp)
   1401c:	0013e480 	call	13e48 <alt_up_ps2_read_data_byte_timeout>
   14020:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   14024:	e0bffa17 	ldw	r2,-24(fp)
   14028:	1005003a 	cmpeq	r2,r2,zero
   1402c:	1000031e 	bne	r2,zero,1403c <alt_up_ps2_read_fd+0x70>
			return count;
   14030:	e0bff917 	ldw	r2,-28(fp)
   14034:	e0bfff15 	stw	r2,-4(fp)
   14038:	00000506 	br	14050 <alt_up_ps2_read_fd+0x84>
		count++;
   1403c:	e0bff917 	ldw	r2,-28(fp)
   14040:	10800044 	addi	r2,r2,1
   14044:	e0bff915 	stw	r2,-28(fp)
	} 
	return count;
   14048:	e0bff917 	ldw	r2,-28(fp)
   1404c:	e0bfff15 	stw	r2,-4(fp)
   14050:	e0bfff17 	ldw	r2,-4(fp)
}
   14054:	e037883a 	mov	sp,fp
   14058:	dfc00117 	ldw	ra,4(sp)
   1405c:	df000017 	ldw	fp,0(sp)
   14060:	dec00204 	addi	sp,sp,8
   14064:	f800283a 	ret

00014068 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   14068:	defff704 	addi	sp,sp,-36
   1406c:	dfc00815 	stw	ra,32(sp)
   14070:	df000715 	stw	fp,28(sp)
   14074:	df000704 	addi	fp,sp,28
   14078:	e13ffc15 	stw	r4,-16(fp)
   1407c:	e17ffd15 	stw	r5,-12(fp)
   14080:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   14084:	e0bffc17 	ldw	r2,-16(fp)
   14088:	10800017 	ldw	r2,0(r2)
   1408c:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   14090:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
   14094:	e03ff915 	stw	zero,-28(fp)
	while (count < len)
   14098:	00001206 	br	140e4 <alt_up_ps2_write_fd+0x7c>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   1409c:	e0bffd17 	ldw	r2,-12(fp)
   140a0:	10800003 	ldbu	r2,0(r2)
   140a4:	11403fcc 	andi	r5,r2,255
   140a8:	e0bffd17 	ldw	r2,-12(fp)
   140ac:	10800044 	addi	r2,r2,1
   140b0:	e0bffd15 	stw	r2,-12(fp)
   140b4:	e13ffb17 	ldw	r4,-20(fp)
   140b8:	0013cf40 	call	13cf4 <alt_up_ps2_write_data_byte>
   140bc:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
   140c0:	e0bffa17 	ldw	r2,-24(fp)
   140c4:	1005003a 	cmpeq	r2,r2,zero
   140c8:	1000031e 	bne	r2,zero,140d8 <alt_up_ps2_write_fd+0x70>
			return count;
   140cc:	e0bff917 	ldw	r2,-28(fp)
   140d0:	e0bfff15 	stw	r2,-4(fp)
   140d4:	00000806 	br	140f8 <alt_up_ps2_write_fd+0x90>
		count++;
   140d8:	e0bff917 	ldw	r2,-28(fp)
   140dc:	10800044 	addi	r2,r2,1
   140e0:	e0bff915 	stw	r2,-28(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   140e4:	e0fff917 	ldw	r3,-28(fp)
   140e8:	e0bffe17 	ldw	r2,-8(fp)
   140ec:	18bfeb16 	blt	r3,r2,1409c <alt_up_ps2_write_fd+0x34>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   140f0:	e0bff917 	ldw	r2,-28(fp)
   140f4:	e0bfff15 	stw	r2,-4(fp)
   140f8:	e0bfff17 	ldw	r2,-4(fp)
}
   140fc:	e037883a 	mov	sp,fp
   14100:	dfc00117 	ldw	ra,4(sp)
   14104:	df000017 	ldw	fp,0(sp)
   14108:	dec00204 	addi	sp,sp,8
   1410c:	f800283a 	ret

00014110 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   14110:	defffc04 	addi	sp,sp,-16
   14114:	dfc00315 	stw	ra,12(sp)
   14118:	df000215 	stw	fp,8(sp)
   1411c:	df000204 	addi	fp,sp,8
   14120:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   14124:	e13fff17 	ldw	r4,-4(fp)
   14128:	01420034 	movhi	r5,2048
   1412c:	29493604 	addi	r5,r5,9432
   14130:	00147fc0 	call	147fc <alt_find_dev>
   14134:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   14138:	e0bffe17 	ldw	r2,-8(fp)
}
   1413c:	e037883a 	mov	sp,fp
   14140:	dfc00117 	ldw	ra,4(sp)
   14144:	df000017 	ldw	fp,0(sp)
   14148:	dec00204 	addi	sp,sp,8
   1414c:	f800283a 	ret

00014150 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   14150:	defffc04 	addi	sp,sp,-16
   14154:	dfc00315 	stw	ra,12(sp)
   14158:	df000215 	stw	fp,8(sp)
   1415c:	df000204 	addi	fp,sp,8
   14160:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   14164:	e0bfff17 	ldw	r2,-4(fp)
   14168:	10800217 	ldw	r2,8(r2)
   1416c:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   14170:	00000c06 	br	141a4 <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   14174:	e13ffe17 	ldw	r4,-8(fp)
   14178:	01420034 	movhi	r5,2048
   1417c:	29411704 	addi	r5,r5,1116
   14180:	000c0fc0 	call	c0fc <strcmp>
   14184:	1004c03a 	cmpne	r2,r2,zero
   14188:	1000031e 	bne	r2,zero,14198 <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
   1418c:	e0bffe17 	ldw	r2,-8(fp)
   14190:	10000005 	stb	zero,0(r2)
			break;
   14194:	00000a06 	br	141c0 <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   14198:	e0bffe17 	ldw	r2,-8(fp)
   1419c:	10800044 	addi	r2,r2,1
   141a0:	e0bffe15 	stw	r2,-8(fp)
   141a4:	e0bffe17 	ldw	r2,-8(fp)
   141a8:	10800003 	ldbu	r2,0(r2)
   141ac:	10803fcc 	andi	r2,r2,255
   141b0:	1080201c 	xori	r2,r2,128
   141b4:	10bfe004 	addi	r2,r2,-128
   141b8:	1004c03a 	cmpne	r2,r2,zero
   141bc:	103fed1e 	bne	r2,zero,14174 <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
   141c0:	e037883a 	mov	sp,fp
   141c4:	dfc00117 	ldw	ra,4(sp)
   141c8:	df000017 	ldw	fp,0(sp)
   141cc:	dec00204 	addi	sp,sp,8
   141d0:	f800283a 	ret

000141d4 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   141d4:	defffc04 	addi	sp,sp,-16
   141d8:	dfc00315 	stw	ra,12(sp)
   141dc:	df000215 	stw	fp,8(sp)
   141e0:	df000204 	addi	fp,sp,8
   141e4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   141e8:	e13fff17 	ldw	r4,-4(fp)
   141ec:	01420034 	movhi	r5,2048
   141f0:	29493604 	addi	r5,r5,9432
   141f4:	00147fc0 	call	147fc <alt_find_dev>
   141f8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   141fc:	e0bffe17 	ldw	r2,-8(fp)
}
   14200:	e037883a 	mov	sp,fp
   14204:	dfc00117 	ldw	ra,4(sp)
   14208:	df000017 	ldw	fp,0(sp)
   1420c:	dec00204 	addi	sp,sp,8
   14210:	f800283a 	ret

00014214 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   14214:	defff904 	addi	sp,sp,-28
   14218:	df000615 	stw	fp,24(sp)
   1421c:	df000604 	addi	fp,sp,24
   14220:	e13ffb15 	stw	r4,-20(fp)
   14224:	e1bffd15 	stw	r6,-12(fp)
   14228:	e1fffe15 	stw	r7,-8(fp)
   1422c:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   14230:	e0bffb17 	ldw	r2,-20(fp)
   14234:	10c00c17 	ldw	r3,48(r2)
   14238:	e0bffd17 	ldw	r2,-12(fp)
   1423c:	10c0042e 	bgeu	r2,r3,14250 <alt_up_char_buffer_draw+0x3c>
   14240:	e0bffb17 	ldw	r2,-20(fp)
   14244:	10c00d17 	ldw	r3,52(r2)
   14248:	e0bffe17 	ldw	r2,-8(fp)
   1424c:	10c00336 	bltu	r2,r3,1425c <alt_up_char_buffer_draw+0x48>
		return -1;
   14250:	00bfffc4 	movi	r2,-1
   14254:	e0bfff15 	stw	r2,-4(fp)
   14258:	00001d06 	br	142d0 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   1425c:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   14260:	e0bffb17 	ldw	r2,-20(fp)
   14264:	10c00f17 	ldw	r3,60(r2)
   14268:	e0bffd17 	ldw	r2,-12(fp)
   1426c:	1886703a 	and	r3,r3,r2
   14270:	e0bffb17 	ldw	r2,-20(fp)
   14274:	10800e17 	ldw	r2,56(r2)
   14278:	1886983a 	sll	r3,r3,r2
   1427c:	e0bffa17 	ldw	r2,-24(fp)
   14280:	10c4b03a 	or	r2,r2,r3
   14284:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   14288:	e0bffb17 	ldw	r2,-20(fp)
   1428c:	10c01117 	ldw	r3,68(r2)
   14290:	e0bffe17 	ldw	r2,-8(fp)
   14294:	1886703a 	and	r3,r3,r2
   14298:	e0bffb17 	ldw	r2,-20(fp)
   1429c:	10801017 	ldw	r2,64(r2)
   142a0:	1886983a 	sll	r3,r3,r2
   142a4:	e0bffa17 	ldw	r2,-24(fp)
   142a8:	10c4b03a 	or	r2,r2,r3
   142ac:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   142b0:	e0bffb17 	ldw	r2,-20(fp)
   142b4:	10800b17 	ldw	r2,44(r2)
   142b8:	1007883a 	mov	r3,r2
   142bc:	e0bffa17 	ldw	r2,-24(fp)
   142c0:	1885883a 	add	r2,r3,r2
   142c4:	e0fffc03 	ldbu	r3,-16(fp)
   142c8:	10c00025 	stbio	r3,0(r2)

	return 0;
   142cc:	e03fff15 	stw	zero,-4(fp)
   142d0:	e0bfff17 	ldw	r2,-4(fp)
}
   142d4:	e037883a 	mov	sp,fp
   142d8:	df000017 	ldw	fp,0(sp)
   142dc:	dec00104 	addi	sp,sp,4
   142e0:	f800283a 	ret

000142e4 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   142e4:	defff904 	addi	sp,sp,-28
   142e8:	df000615 	stw	fp,24(sp)
   142ec:	df000604 	addi	fp,sp,24
   142f0:	e13ffb15 	stw	r4,-20(fp)
   142f4:	e17ffc15 	stw	r5,-16(fp)
   142f8:	e1bffd15 	stw	r6,-12(fp)
   142fc:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   14300:	e0bffb17 	ldw	r2,-20(fp)
   14304:	10c00c17 	ldw	r3,48(r2)
   14308:	e0bffd17 	ldw	r2,-12(fp)
   1430c:	10c0042e 	bgeu	r2,r3,14320 <alt_up_char_buffer_string+0x3c>
   14310:	e0bffb17 	ldw	r2,-20(fp)
   14314:	10c00d17 	ldw	r3,52(r2)
   14318:	e0bffe17 	ldw	r2,-8(fp)
   1431c:	10c00336 	bltu	r2,r3,1432c <alt_up_char_buffer_string+0x48>
		return -1;
   14320:	00bfffc4 	movi	r2,-1
   14324:	e0bfff15 	stw	r2,-4(fp)
   14328:	00002e06 	br	143e4 <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
   1432c:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   14330:	e0bffb17 	ldw	r2,-20(fp)
   14334:	10801017 	ldw	r2,64(r2)
   14338:	1007883a 	mov	r3,r2
   1433c:	e0bffe17 	ldw	r2,-8(fp)
   14340:	10c6983a 	sll	r3,r2,r3
   14344:	e0bffd17 	ldw	r2,-12(fp)
   14348:	1885883a 	add	r2,r3,r2
   1434c:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
   14350:	00001c06 	br	143c4 <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   14354:	e0bffb17 	ldw	r2,-20(fp)
   14358:	10800b17 	ldw	r2,44(r2)
   1435c:	1007883a 	mov	r3,r2
   14360:	e0bffa17 	ldw	r2,-24(fp)
   14364:	1889883a 	add	r4,r3,r2
   14368:	e0bffc17 	ldw	r2,-16(fp)
   1436c:	10800003 	ldbu	r2,0(r2)
   14370:	10c03fcc 	andi	r3,r2,255
   14374:	18c0201c 	xori	r3,r3,128
   14378:	18ffe004 	addi	r3,r3,-128
   1437c:	2005883a 	mov	r2,r4
   14380:	10c00025 	stbio	r3,0(r2)
		++ptr;
   14384:	e0bffc17 	ldw	r2,-16(fp)
   14388:	10800044 	addi	r2,r2,1
   1438c:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
   14390:	e0bffd17 	ldw	r2,-12(fp)
   14394:	10800044 	addi	r2,r2,1
   14398:	e0bffd15 	stw	r2,-12(fp)
   1439c:	e0bffb17 	ldw	r2,-20(fp)
   143a0:	10c00c17 	ldw	r3,48(r2)
   143a4:	e0bffd17 	ldw	r2,-12(fp)
   143a8:	10c00336 	bltu	r2,r3,143b8 <alt_up_char_buffer_string+0xd4>
			return -1;
   143ac:	00bfffc4 	movi	r2,-1
   143b0:	e0bfff15 	stw	r2,-4(fp)
   143b4:	00000b06 	br	143e4 <alt_up_char_buffer_string+0x100>
		++offset;
   143b8:	e0bffa17 	ldw	r2,-24(fp)
   143bc:	10800044 	addi	r2,r2,1
   143c0:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   143c4:	e0bffc17 	ldw	r2,-16(fp)
   143c8:	10800003 	ldbu	r2,0(r2)
   143cc:	10803fcc 	andi	r2,r2,255
   143d0:	1080201c 	xori	r2,r2,128
   143d4:	10bfe004 	addi	r2,r2,-128
   143d8:	1004c03a 	cmpne	r2,r2,zero
   143dc:	103fdd1e 	bne	r2,zero,14354 <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   143e0:	e03fff15 	stw	zero,-4(fp)
   143e4:	e0bfff17 	ldw	r2,-4(fp)
}
   143e8:	e037883a 	mov	sp,fp
   143ec:	df000017 	ldw	fp,0(sp)
   143f0:	dec00104 	addi	sp,sp,4
   143f4:	f800283a 	ret

000143f8 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   143f8:	defffe04 	addi	sp,sp,-8
   143fc:	df000115 	stw	fp,4(sp)
   14400:	df000104 	addi	fp,sp,4
   14404:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   14408:	e0bfff17 	ldw	r2,-4(fp)
   1440c:	10800a17 	ldw	r2,40(r2)
   14410:	10800084 	addi	r2,r2,2
   14414:	1007883a 	mov	r3,r2
   14418:	00800044 	movi	r2,1
   1441c:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   14420:	e0bfff17 	ldw	r2,-4(fp)
   14424:	10800a17 	ldw	r2,40(r2)
   14428:	10800084 	addi	r2,r2,2
   1442c:	10800023 	ldbuio	r2,0(r2)
   14430:	1080004c 	andi	r2,r2,1
   14434:	10803fcc 	andi	r2,r2,255
   14438:	1004c03a 	cmpne	r2,r2,zero
   1443c:	103ff81e 	bne	r2,zero,14420 <alt_up_char_buffer_clear+0x28>
	return 0;
   14440:	0005883a 	mov	r2,zero
}
   14444:	e037883a 	mov	sp,fp
   14448:	df000017 	ldw	fp,0(sp)
   1444c:	dec00104 	addi	sp,sp,4
   14450:	f800283a 	ret

00014454 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   14454:	defff404 	addi	sp,sp,-48
   14458:	df000b15 	stw	fp,44(sp)
   1445c:	df000b04 	addi	fp,sp,44
   14460:	e13ffb15 	stw	r4,-20(fp)
   14464:	e17ffc15 	stw	r5,-16(fp)
   14468:	e1bffd15 	stw	r6,-12(fp)
   1446c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   14470:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   14474:	00820034 	movhi	r2,2048
   14478:	10896804 	addi	r2,r2,9632
   1447c:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
   14480:	1005003a 	cmpeq	r2,r2,zero
   14484:	1000411e 	bne	r2,zero,1458c <alt_alarm_start+0x138>
  {
    if (alarm)
   14488:	e0bffb17 	ldw	r2,-20(fp)
   1448c:	1005003a 	cmpeq	r2,r2,zero
   14490:	10003b1e 	bne	r2,zero,14580 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
   14494:	e0fffb17 	ldw	r3,-20(fp)
   14498:	e0bffd17 	ldw	r2,-12(fp)
   1449c:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
   144a0:	e0fffb17 	ldw	r3,-20(fp)
   144a4:	e0bffe17 	ldw	r2,-8(fp)
   144a8:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   144ac:	0005303a 	rdctl	r2,status
   144b0:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   144b4:	e0fff817 	ldw	r3,-32(fp)
   144b8:	00bfff84 	movi	r2,-2
   144bc:	1884703a 	and	r2,r3,r2
   144c0:	1001703a 	wrctl	status,r2
  
  return context;
   144c4:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
   144c8:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   144cc:	00820034 	movhi	r2,2048
   144d0:	10896904 	addi	r2,r2,9636
   144d4:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
   144d8:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   144dc:	e0fffc17 	ldw	r3,-16(fp)
   144e0:	e0bff917 	ldw	r2,-28(fp)
   144e4:	1885883a 	add	r2,r3,r2
   144e8:	10c00044 	addi	r3,r2,1
   144ec:	e0bffb17 	ldw	r2,-20(fp)
   144f0:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   144f4:	e0bffb17 	ldw	r2,-20(fp)
   144f8:	10c00217 	ldw	r3,8(r2)
   144fc:	e0bff917 	ldw	r2,-28(fp)
   14500:	1880042e 	bgeu	r3,r2,14514 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
   14504:	e0fffb17 	ldw	r3,-20(fp)
   14508:	00800044 	movi	r2,1
   1450c:	18800405 	stb	r2,16(r3)
   14510:	00000206 	br	1451c <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
   14514:	e0bffb17 	ldw	r2,-20(fp)
   14518:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1451c:	e0fffb17 	ldw	r3,-20(fp)
   14520:	00820034 	movhi	r2,2048
   14524:	10893f04 	addi	r2,r2,9468
   14528:	e0bff615 	stw	r2,-40(fp)
   1452c:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14530:	e0fff717 	ldw	r3,-36(fp)
   14534:	e0bff617 	ldw	r2,-40(fp)
   14538:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   1453c:	e0bff617 	ldw	r2,-40(fp)
   14540:	10c00017 	ldw	r3,0(r2)
   14544:	e0bff717 	ldw	r2,-36(fp)
   14548:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1454c:	e0bff617 	ldw	r2,-40(fp)
   14550:	10c00017 	ldw	r3,0(r2)
   14554:	e0bff717 	ldw	r2,-36(fp)
   14558:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   1455c:	e0fff617 	ldw	r3,-40(fp)
   14560:	e0bff717 	ldw	r2,-36(fp)
   14564:	18800015 	stw	r2,0(r3)
   14568:	e0bffa17 	ldw	r2,-24(fp)
   1456c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14570:	e0bff517 	ldw	r2,-44(fp)
   14574:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   14578:	e03fff15 	stw	zero,-4(fp)
   1457c:	00000506 	br	14594 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
   14580:	00bffa84 	movi	r2,-22
   14584:	e0bfff15 	stw	r2,-4(fp)
   14588:	00000206 	br	14594 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
   1458c:	00bfde84 	movi	r2,-134
   14590:	e0bfff15 	stw	r2,-4(fp)
   14594:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   14598:	e037883a 	mov	sp,fp
   1459c:	df000017 	ldw	fp,0(sp)
   145a0:	dec00104 	addi	sp,sp,4
   145a4:	f800283a 	ret

000145a8 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   145a8:	defffb04 	addi	sp,sp,-20
   145ac:	df000415 	stw	fp,16(sp)
   145b0:	df000404 	addi	fp,sp,16
   145b4:	e13ffe15 	stw	r4,-8(fp)
   145b8:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   145bc:	e0fffe17 	ldw	r3,-8(fp)
   145c0:	e0bfff17 	ldw	r2,-4(fp)
   145c4:	1885883a 	add	r2,r3,r2
   145c8:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   145cc:	e0bffe17 	ldw	r2,-8(fp)
   145d0:	e0bffd15 	stw	r2,-12(fp)
   145d4:	00000506 	br	145ec <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   145d8:	e0bffd17 	ldw	r2,-12(fp)
   145dc:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   145e0:	e0bffd17 	ldw	r2,-12(fp)
   145e4:	10800804 	addi	r2,r2,32
   145e8:	e0bffd15 	stw	r2,-12(fp)
   145ec:	e0fffd17 	ldw	r3,-12(fp)
   145f0:	e0bffc17 	ldw	r2,-16(fp)
   145f4:	18bff836 	bltu	r3,r2,145d8 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   145f8:	e0bffe17 	ldw	r2,-8(fp)
   145fc:	108007cc 	andi	r2,r2,31
   14600:	1005003a 	cmpeq	r2,r2,zero
   14604:	1000021e 	bne	r2,zero,14610 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
   14608:	e0bffd17 	ldw	r2,-12(fp)
   1460c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   14610:	e037883a 	mov	sp,fp
   14614:	df000017 	ldw	fp,0(sp)
   14618:	dec00104 	addi	sp,sp,4
   1461c:	f800283a 	ret

00014620 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   14620:	defff904 	addi	sp,sp,-28
   14624:	dfc00615 	stw	ra,24(sp)
   14628:	df000515 	stw	fp,20(sp)
   1462c:	df000504 	addi	fp,sp,20
   14630:	e13ffd15 	stw	r4,-12(fp)
   14634:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   14638:	e0bffd17 	ldw	r2,-12(fp)
   1463c:	1005003a 	cmpeq	r2,r2,zero
   14640:	1000041e 	bne	r2,zero,14654 <alt_dev_llist_insert+0x34>
   14644:	e0bffd17 	ldw	r2,-12(fp)
   14648:	10800217 	ldw	r2,8(r2)
   1464c:	1004c03a 	cmpne	r2,r2,zero
   14650:	1000071e 	bne	r2,zero,14670 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   14654:	00146d40 	call	146d4 <alt_get_errno>
   14658:	1007883a 	mov	r3,r2
   1465c:	00800584 	movi	r2,22
   14660:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   14664:	00bffa84 	movi	r2,-22
   14668:	e0bfff15 	stw	r2,-4(fp)
   1466c:	00001306 	br	146bc <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   14670:	e0fffd17 	ldw	r3,-12(fp)
   14674:	e0bffe17 	ldw	r2,-8(fp)
   14678:	e0bffb15 	stw	r2,-20(fp)
   1467c:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14680:	e0fffc17 	ldw	r3,-16(fp)
   14684:	e0bffb17 	ldw	r2,-20(fp)
   14688:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   1468c:	e0bffb17 	ldw	r2,-20(fp)
   14690:	10c00017 	ldw	r3,0(r2)
   14694:	e0bffc17 	ldw	r2,-16(fp)
   14698:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1469c:	e0bffb17 	ldw	r2,-20(fp)
   146a0:	10c00017 	ldw	r3,0(r2)
   146a4:	e0bffc17 	ldw	r2,-16(fp)
   146a8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   146ac:	e0fffb17 	ldw	r3,-20(fp)
   146b0:	e0bffc17 	ldw	r2,-16(fp)
   146b4:	18800015 	stw	r2,0(r3)

  return 0;  
   146b8:	e03fff15 	stw	zero,-4(fp)
   146bc:	e0bfff17 	ldw	r2,-4(fp)
}
   146c0:	e037883a 	mov	sp,fp
   146c4:	dfc00117 	ldw	ra,4(sp)
   146c8:	df000017 	ldw	fp,0(sp)
   146cc:	dec00204 	addi	sp,sp,8
   146d0:	f800283a 	ret

000146d4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   146d4:	defffd04 	addi	sp,sp,-12
   146d8:	dfc00215 	stw	ra,8(sp)
   146dc:	df000115 	stw	fp,4(sp)
   146e0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   146e4:	00820034 	movhi	r2,2048
   146e8:	10893904 	addi	r2,r2,9444
   146ec:	10800017 	ldw	r2,0(r2)
   146f0:	1005003a 	cmpeq	r2,r2,zero
   146f4:	1000061e 	bne	r2,zero,14710 <alt_get_errno+0x3c>
   146f8:	00820034 	movhi	r2,2048
   146fc:	10893904 	addi	r2,r2,9444
   14700:	10800017 	ldw	r2,0(r2)
   14704:	103ee83a 	callr	r2
   14708:	e0bfff15 	stw	r2,-4(fp)
   1470c:	00000306 	br	1471c <alt_get_errno+0x48>
   14710:	00820034 	movhi	r2,2048
   14714:	10896304 	addi	r2,r2,9612
   14718:	e0bfff15 	stw	r2,-4(fp)
   1471c:	e0bfff17 	ldw	r2,-4(fp)
}
   14720:	e037883a 	mov	sp,fp
   14724:	dfc00117 	ldw	ra,4(sp)
   14728:	df000017 	ldw	fp,0(sp)
   1472c:	dec00204 	addi	sp,sp,8
   14730:	f800283a 	ret

00014734 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   14734:	defffd04 	addi	sp,sp,-12
   14738:	dfc00215 	stw	ra,8(sp)
   1473c:	df000115 	stw	fp,4(sp)
   14740:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   14744:	00bfff04 	movi	r2,-4
   14748:	00c00074 	movhi	r3,1
   1474c:	18d7ac04 	addi	r3,r3,24240
   14750:	1885883a 	add	r2,r3,r2
   14754:	e0bfff15 	stw	r2,-4(fp)
   14758:	00000606 	br	14774 <_do_ctors+0x40>
        (*ctor) (); 
   1475c:	e0bfff17 	ldw	r2,-4(fp)
   14760:	10800017 	ldw	r2,0(r2)
   14764:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   14768:	e0bfff17 	ldw	r2,-4(fp)
   1476c:	10bfff04 	addi	r2,r2,-4
   14770:	e0bfff15 	stw	r2,-4(fp)
   14774:	e0ffff17 	ldw	r3,-4(fp)
   14778:	00800074 	movhi	r2,1
   1477c:	1097ab04 	addi	r2,r2,24236
   14780:	18bff62e 	bgeu	r3,r2,1475c <_do_ctors+0x28>
        (*ctor) (); 
}
   14784:	e037883a 	mov	sp,fp
   14788:	dfc00117 	ldw	ra,4(sp)
   1478c:	df000017 	ldw	fp,0(sp)
   14790:	dec00204 	addi	sp,sp,8
   14794:	f800283a 	ret

00014798 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   14798:	defffd04 	addi	sp,sp,-12
   1479c:	dfc00215 	stw	ra,8(sp)
   147a0:	df000115 	stw	fp,4(sp)
   147a4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   147a8:	00bfff04 	movi	r2,-4
   147ac:	00c00074 	movhi	r3,1
   147b0:	18d7ac04 	addi	r3,r3,24240
   147b4:	1885883a 	add	r2,r3,r2
   147b8:	e0bfff15 	stw	r2,-4(fp)
   147bc:	00000606 	br	147d8 <_do_dtors+0x40>
        (*dtor) (); 
   147c0:	e0bfff17 	ldw	r2,-4(fp)
   147c4:	10800017 	ldw	r2,0(r2)
   147c8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   147cc:	e0bfff17 	ldw	r2,-4(fp)
   147d0:	10bfff04 	addi	r2,r2,-4
   147d4:	e0bfff15 	stw	r2,-4(fp)
   147d8:	e0ffff17 	ldw	r3,-4(fp)
   147dc:	00800074 	movhi	r2,1
   147e0:	1097ac04 	addi	r2,r2,24240
   147e4:	18bff62e 	bgeu	r3,r2,147c0 <_do_dtors+0x28>
        (*dtor) (); 
}
   147e8:	e037883a 	mov	sp,fp
   147ec:	dfc00117 	ldw	ra,4(sp)
   147f0:	df000017 	ldw	fp,0(sp)
   147f4:	dec00204 	addi	sp,sp,8
   147f8:	f800283a 	ret

000147fc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   147fc:	defff904 	addi	sp,sp,-28
   14800:	dfc00615 	stw	ra,24(sp)
   14804:	df000515 	stw	fp,20(sp)
   14808:	df000504 	addi	fp,sp,20
   1480c:	e13ffd15 	stw	r4,-12(fp)
   14810:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   14814:	e0bffe17 	ldw	r2,-8(fp)
   14818:	10800017 	ldw	r2,0(r2)
   1481c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   14820:	e13ffd17 	ldw	r4,-12(fp)
   14824:	000559c0 	call	559c <strlen>
   14828:	10800044 	addi	r2,r2,1
   1482c:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   14830:	00000d06 	br	14868 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   14834:	e0bffc17 	ldw	r2,-16(fp)
   14838:	11000217 	ldw	r4,8(r2)
   1483c:	e1bffb17 	ldw	r6,-20(fp)
   14840:	e17ffd17 	ldw	r5,-12(fp)
   14844:	00052c40 	call	52c4 <memcmp>
   14848:	1004c03a 	cmpne	r2,r2,zero
   1484c:	1000031e 	bne	r2,zero,1485c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   14850:	e0bffc17 	ldw	r2,-16(fp)
   14854:	e0bfff15 	stw	r2,-4(fp)
   14858:	00000706 	br	14878 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   1485c:	e0bffc17 	ldw	r2,-16(fp)
   14860:	10800017 	ldw	r2,0(r2)
   14864:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   14868:	e0fffe17 	ldw	r3,-8(fp)
   1486c:	e0bffc17 	ldw	r2,-16(fp)
   14870:	10fff01e 	bne	r2,r3,14834 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   14874:	e03fff15 	stw	zero,-4(fp)
   14878:	e0bfff17 	ldw	r2,-4(fp)
}
   1487c:	e037883a 	mov	sp,fp
   14880:	dfc00117 	ldw	ra,4(sp)
   14884:	df000017 	ldw	fp,0(sp)
   14888:	dec00204 	addi	sp,sp,8
   1488c:	f800283a 	ret

00014890 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   14890:	defffb04 	addi	sp,sp,-20
   14894:	dfc00415 	stw	ra,16(sp)
   14898:	df000315 	stw	fp,12(sp)
   1489c:	df000304 	addi	fp,sp,12
   148a0:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   148a4:	e13ffe17 	ldw	r4,-8(fp)
   148a8:	d1601304 	addi	r5,gp,-32692
   148ac:	00147fc0 	call	147fc <alt_find_dev>
   148b0:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
   148b4:	e0bffd17 	ldw	r2,-12(fp)
   148b8:	1005003a 	cmpeq	r2,r2,zero
   148bc:	10000b1e 	bne	r2,zero,148ec <alt_flash_open_dev+0x5c>
   148c0:	e0bffd17 	ldw	r2,-12(fp)
   148c4:	10800317 	ldw	r2,12(r2)
   148c8:	1005003a 	cmpeq	r2,r2,zero
   148cc:	1000071e 	bne	r2,zero,148ec <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
   148d0:	e0bffd17 	ldw	r2,-12(fp)
   148d4:	10800317 	ldw	r2,12(r2)
   148d8:	e13ffd17 	ldw	r4,-12(fp)
   148dc:	e17ffe17 	ldw	r5,-8(fp)
   148e0:	103ee83a 	callr	r2
   148e4:	e0bfff15 	stw	r2,-4(fp)
   148e8:	00000206 	br	148f4 <alt_flash_open_dev+0x64>
  }

  return dev;
   148ec:	e0bffd17 	ldw	r2,-12(fp)
   148f0:	e0bfff15 	stw	r2,-4(fp)
   148f4:	e0bfff17 	ldw	r2,-4(fp)
}
   148f8:	e037883a 	mov	sp,fp
   148fc:	dfc00117 	ldw	ra,4(sp)
   14900:	df000017 	ldw	fp,0(sp)
   14904:	dec00204 	addi	sp,sp,8
   14908:	f800283a 	ret

0001490c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1490c:	defffd04 	addi	sp,sp,-12
   14910:	dfc00215 	stw	ra,8(sp)
   14914:	df000115 	stw	fp,4(sp)
   14918:	df000104 	addi	fp,sp,4
   1491c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   14920:	e0bfff17 	ldw	r2,-4(fp)
   14924:	1005003a 	cmpeq	r2,r2,zero
   14928:	1000081e 	bne	r2,zero,1494c <alt_flash_close_dev+0x40>
   1492c:	e0bfff17 	ldw	r2,-4(fp)
   14930:	10800417 	ldw	r2,16(r2)
   14934:	1005003a 	cmpeq	r2,r2,zero
   14938:	1000041e 	bne	r2,zero,1494c <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
   1493c:	e0bfff17 	ldw	r2,-4(fp)
   14940:	10800417 	ldw	r2,16(r2)
   14944:	e13fff17 	ldw	r4,-4(fp)
   14948:	103ee83a 	callr	r2
  }
  return;
}
   1494c:	e037883a 	mov	sp,fp
   14950:	dfc00117 	ldw	ra,4(sp)
   14954:	df000017 	ldw	fp,0(sp)
   14958:	dec00204 	addi	sp,sp,8
   1495c:	f800283a 	ret

00014960 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   14960:	defff904 	addi	sp,sp,-28
   14964:	dfc00615 	stw	ra,24(sp)
   14968:	df000515 	stw	fp,20(sp)
   1496c:	df000504 	addi	fp,sp,20
   14970:	e13ffc15 	stw	r4,-16(fp)
   14974:	e17ffd15 	stw	r5,-12(fp)
   14978:	e1bffe15 	stw	r6,-8(fp)
   1497c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   14980:	e13ffd17 	ldw	r4,-12(fp)
   14984:	e17ffe17 	ldw	r5,-8(fp)
   14988:	e1bfff17 	ldw	r6,-4(fp)
   1498c:	0014b780 	call	14b78 <open>
   14990:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   14994:	e0bffb17 	ldw	r2,-20(fp)
   14998:	1004803a 	cmplt	r2,r2,zero
   1499c:	10001c1e 	bne	r2,zero,14a10 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   149a0:	e0bffb17 	ldw	r2,-20(fp)
   149a4:	00c20034 	movhi	r3,2048
   149a8:	18c3ce04 	addi	r3,r3,3896
   149ac:	10800324 	muli	r2,r2,12
   149b0:	10c5883a 	add	r2,r2,r3
   149b4:	10c00017 	ldw	r3,0(r2)
   149b8:	e0bffc17 	ldw	r2,-16(fp)
   149bc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   149c0:	e0bffb17 	ldw	r2,-20(fp)
   149c4:	00c20034 	movhi	r3,2048
   149c8:	18c3ce04 	addi	r3,r3,3896
   149cc:	10800324 	muli	r2,r2,12
   149d0:	10c5883a 	add	r2,r2,r3
   149d4:	10800104 	addi	r2,r2,4
   149d8:	10c00017 	ldw	r3,0(r2)
   149dc:	e0bffc17 	ldw	r2,-16(fp)
   149e0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   149e4:	e0bffb17 	ldw	r2,-20(fp)
   149e8:	00c20034 	movhi	r3,2048
   149ec:	18c3ce04 	addi	r3,r3,3896
   149f0:	10800324 	muli	r2,r2,12
   149f4:	10c5883a 	add	r2,r2,r3
   149f8:	10800204 	addi	r2,r2,8
   149fc:	10c00017 	ldw	r3,0(r2)
   14a00:	e0bffc17 	ldw	r2,-16(fp)
   14a04:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   14a08:	e13ffb17 	ldw	r4,-20(fp)
   14a0c:	000f1d40 	call	f1d4 <alt_release_fd>
  }
} 
   14a10:	e037883a 	mov	sp,fp
   14a14:	dfc00117 	ldw	ra,4(sp)
   14a18:	df000017 	ldw	fp,0(sp)
   14a1c:	dec00204 	addi	sp,sp,8
   14a20:	f800283a 	ret

00014a24 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   14a24:	defffb04 	addi	sp,sp,-20
   14a28:	dfc00415 	stw	ra,16(sp)
   14a2c:	df000315 	stw	fp,12(sp)
   14a30:	df000304 	addi	fp,sp,12
   14a34:	e13ffd15 	stw	r4,-12(fp)
   14a38:	e17ffe15 	stw	r5,-8(fp)
   14a3c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   14a40:	01020034 	movhi	r4,2048
   14a44:	2103d104 	addi	r4,r4,3908
   14a48:	e17ffd17 	ldw	r5,-12(fp)
   14a4c:	01800044 	movi	r6,1
   14a50:	01c07fc4 	movi	r7,511
   14a54:	00149600 	call	14960 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   14a58:	01020034 	movhi	r4,2048
   14a5c:	2103ce04 	addi	r4,r4,3896
   14a60:	e17ffe17 	ldw	r5,-8(fp)
   14a64:	000d883a 	mov	r6,zero
   14a68:	01c07fc4 	movi	r7,511
   14a6c:	00149600 	call	14960 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   14a70:	01020034 	movhi	r4,2048
   14a74:	2103d404 	addi	r4,r4,3920
   14a78:	e17fff17 	ldw	r5,-4(fp)
   14a7c:	01800044 	movi	r6,1
   14a80:	01c07fc4 	movi	r7,511
   14a84:	00149600 	call	14960 <alt_open_fd>
}  
   14a88:	e037883a 	mov	sp,fp
   14a8c:	dfc00117 	ldw	ra,4(sp)
   14a90:	df000017 	ldw	fp,0(sp)
   14a94:	dec00204 	addi	sp,sp,8
   14a98:	f800283a 	ret

00014a9c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   14a9c:	defffc04 	addi	sp,sp,-16
   14aa0:	df000315 	stw	fp,12(sp)
   14aa4:	df000304 	addi	fp,sp,12
   14aa8:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   14aac:	e0bffe17 	ldw	r2,-8(fp)
   14ab0:	10800217 	ldw	r2,8(r2)
   14ab4:	10d00034 	orhi	r3,r2,16384
   14ab8:	e0bffe17 	ldw	r2,-8(fp)
   14abc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14ac0:	e03ffd15 	stw	zero,-12(fp)
   14ac4:	00002006 	br	14b48 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   14ac8:	e0bffd17 	ldw	r2,-12(fp)
   14acc:	00c20034 	movhi	r3,2048
   14ad0:	18c3ce04 	addi	r3,r3,3896
   14ad4:	10800324 	muli	r2,r2,12
   14ad8:	10c5883a 	add	r2,r2,r3
   14adc:	10c00017 	ldw	r3,0(r2)
   14ae0:	e0bffe17 	ldw	r2,-8(fp)
   14ae4:	10800017 	ldw	r2,0(r2)
   14ae8:	1880141e 	bne	r3,r2,14b3c <alt_file_locked+0xa0>
   14aec:	e0bffd17 	ldw	r2,-12(fp)
   14af0:	00c20034 	movhi	r3,2048
   14af4:	18c3ce04 	addi	r3,r3,3896
   14af8:	10800324 	muli	r2,r2,12
   14afc:	10c5883a 	add	r2,r2,r3
   14b00:	10800204 	addi	r2,r2,8
   14b04:	10800017 	ldw	r2,0(r2)
   14b08:	1004403a 	cmpge	r2,r2,zero
   14b0c:	10000b1e 	bne	r2,zero,14b3c <alt_file_locked+0xa0>
   14b10:	e0bffd17 	ldw	r2,-12(fp)
   14b14:	10800324 	muli	r2,r2,12
   14b18:	1007883a 	mov	r3,r2
   14b1c:	00820034 	movhi	r2,2048
   14b20:	1083ce04 	addi	r2,r2,3896
   14b24:	1887883a 	add	r3,r3,r2
   14b28:	e0bffe17 	ldw	r2,-8(fp)
   14b2c:	18800326 	beq	r3,r2,14b3c <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   14b30:	00bffcc4 	movi	r2,-13
   14b34:	e0bfff15 	stw	r2,-4(fp)
   14b38:	00000a06 	br	14b64 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14b3c:	e0bffd17 	ldw	r2,-12(fp)
   14b40:	10800044 	addi	r2,r2,1
   14b44:	e0bffd15 	stw	r2,-12(fp)
   14b48:	00820034 	movhi	r2,2048
   14b4c:	10893804 	addi	r2,r2,9440
   14b50:	10800017 	ldw	r2,0(r2)
   14b54:	1007883a 	mov	r3,r2
   14b58:	e0bffd17 	ldw	r2,-12(fp)
   14b5c:	18bfda2e 	bgeu	r3,r2,14ac8 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   14b60:	e03fff15 	stw	zero,-4(fp)
   14b64:	e0bfff17 	ldw	r2,-4(fp)
}
   14b68:	e037883a 	mov	sp,fp
   14b6c:	df000017 	ldw	fp,0(sp)
   14b70:	dec00104 	addi	sp,sp,4
   14b74:	f800283a 	ret

00014b78 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   14b78:	defff404 	addi	sp,sp,-48
   14b7c:	dfc00b15 	stw	ra,44(sp)
   14b80:	df000a15 	stw	fp,40(sp)
   14b84:	df000a04 	addi	fp,sp,40
   14b88:	e13ffb15 	stw	r4,-20(fp)
   14b8c:	e17ffc15 	stw	r5,-16(fp)
   14b90:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   14b94:	00bfffc4 	movi	r2,-1
   14b98:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   14b9c:	00bffb44 	movi	r2,-19
   14ba0:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   14ba4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   14ba8:	e13ffb17 	ldw	r4,-20(fp)
   14bac:	01420034 	movhi	r5,2048
   14bb0:	29493604 	addi	r5,r5,9432
   14bb4:	00147fc0 	call	147fc <alt_find_dev>
   14bb8:	e0bffa15 	stw	r2,-24(fp)
   14bbc:	e0bffa17 	ldw	r2,-24(fp)
   14bc0:	1004c03a 	cmpne	r2,r2,zero
   14bc4:	1000051e 	bne	r2,zero,14bdc <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   14bc8:	e13ffb17 	ldw	r4,-20(fp)
   14bcc:	00159400 	call	15940 <alt_find_file>
   14bd0:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   14bd4:	00800044 	movi	r2,1
   14bd8:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14bdc:	e0bffa17 	ldw	r2,-24(fp)
   14be0:	1005003a 	cmpeq	r2,r2,zero
   14be4:	1000301e 	bne	r2,zero,14ca8 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   14be8:	e13ffa17 	ldw	r4,-24(fp)
   14bec:	0015a600 	call	15a60 <alt_get_fd>
   14bf0:	e0bff815 	stw	r2,-32(fp)
   14bf4:	e0bff817 	ldw	r2,-32(fp)
   14bf8:	1004403a 	cmpge	r2,r2,zero
   14bfc:	1000031e 	bne	r2,zero,14c0c <open+0x94>
    {
      status = index;
   14c00:	e0bff817 	ldw	r2,-32(fp)
   14c04:	e0bff715 	stw	r2,-36(fp)
   14c08:	00002906 	br	14cb0 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   14c0c:	e0bff817 	ldw	r2,-32(fp)
   14c10:	10800324 	muli	r2,r2,12
   14c14:	1007883a 	mov	r3,r2
   14c18:	00820034 	movhi	r2,2048
   14c1c:	1083ce04 	addi	r2,r2,3896
   14c20:	1885883a 	add	r2,r3,r2
   14c24:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   14c28:	e0fffc17 	ldw	r3,-16(fp)
   14c2c:	00900034 	movhi	r2,16384
   14c30:	10bfffc4 	addi	r2,r2,-1
   14c34:	1886703a 	and	r3,r3,r2
   14c38:	e0bff917 	ldw	r2,-28(fp)
   14c3c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   14c40:	e0bff617 	ldw	r2,-40(fp)
   14c44:	1004c03a 	cmpne	r2,r2,zero
   14c48:	1000061e 	bne	r2,zero,14c64 <open+0xec>
   14c4c:	e13ff917 	ldw	r4,-28(fp)
   14c50:	0014a9c0 	call	14a9c <alt_file_locked>
   14c54:	e0bff715 	stw	r2,-36(fp)
   14c58:	e0bff717 	ldw	r2,-36(fp)
   14c5c:	1004803a 	cmplt	r2,r2,zero
   14c60:	1000131e 	bne	r2,zero,14cb0 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   14c64:	e0bffa17 	ldw	r2,-24(fp)
   14c68:	10800317 	ldw	r2,12(r2)
   14c6c:	1005003a 	cmpeq	r2,r2,zero
   14c70:	1000091e 	bne	r2,zero,14c98 <open+0x120>
   14c74:	e0bffa17 	ldw	r2,-24(fp)
   14c78:	10800317 	ldw	r2,12(r2)
   14c7c:	e13ff917 	ldw	r4,-28(fp)
   14c80:	e17ffb17 	ldw	r5,-20(fp)
   14c84:	e1bffc17 	ldw	r6,-16(fp)
   14c88:	e1fffd17 	ldw	r7,-12(fp)
   14c8c:	103ee83a 	callr	r2
   14c90:	e0bfff15 	stw	r2,-4(fp)
   14c94:	00000106 	br	14c9c <open+0x124>
   14c98:	e03fff15 	stw	zero,-4(fp)
   14c9c:	e0bfff17 	ldw	r2,-4(fp)
   14ca0:	e0bff715 	stw	r2,-36(fp)
   14ca4:	00000206 	br	14cb0 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   14ca8:	00bffb44 	movi	r2,-19
   14cac:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   14cb0:	e0bff717 	ldw	r2,-36(fp)
   14cb4:	1004403a 	cmpge	r2,r2,zero
   14cb8:	1000091e 	bne	r2,zero,14ce0 <open+0x168>
  {
    alt_release_fd (index);  
   14cbc:	e13ff817 	ldw	r4,-32(fp)
   14cc0:	000f1d40 	call	f1d4 <alt_release_fd>
    ALT_ERRNO = -status;
   14cc4:	0014d000 	call	14d00 <alt_get_errno>
   14cc8:	e0fff717 	ldw	r3,-36(fp)
   14ccc:	00c7c83a 	sub	r3,zero,r3
   14cd0:	10c00015 	stw	r3,0(r2)
    return -1;
   14cd4:	00bfffc4 	movi	r2,-1
   14cd8:	e0bffe15 	stw	r2,-8(fp)
   14cdc:	00000206 	br	14ce8 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   14ce0:	e0bff817 	ldw	r2,-32(fp)
   14ce4:	e0bffe15 	stw	r2,-8(fp)
   14ce8:	e0bffe17 	ldw	r2,-8(fp)
}
   14cec:	e037883a 	mov	sp,fp
   14cf0:	dfc00117 	ldw	ra,4(sp)
   14cf4:	df000017 	ldw	fp,0(sp)
   14cf8:	dec00204 	addi	sp,sp,8
   14cfc:	f800283a 	ret

00014d00 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14d00:	defffd04 	addi	sp,sp,-12
   14d04:	dfc00215 	stw	ra,8(sp)
   14d08:	df000115 	stw	fp,4(sp)
   14d0c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   14d10:	00820034 	movhi	r2,2048
   14d14:	10893904 	addi	r2,r2,9444
   14d18:	10800017 	ldw	r2,0(r2)
   14d1c:	1005003a 	cmpeq	r2,r2,zero
   14d20:	1000061e 	bne	r2,zero,14d3c <alt_get_errno+0x3c>
   14d24:	00820034 	movhi	r2,2048
   14d28:	10893904 	addi	r2,r2,9444
   14d2c:	10800017 	ldw	r2,0(r2)
   14d30:	103ee83a 	callr	r2
   14d34:	e0bfff15 	stw	r2,-4(fp)
   14d38:	00000306 	br	14d48 <alt_get_errno+0x48>
   14d3c:	00820034 	movhi	r2,2048
   14d40:	10896304 	addi	r2,r2,9612
   14d44:	e0bfff15 	stw	r2,-4(fp)
   14d48:	e0bfff17 	ldw	r2,-4(fp)
}
   14d4c:	e037883a 	mov	sp,fp
   14d50:	dfc00117 	ldw	ra,4(sp)
   14d54:	df000017 	ldw	fp,0(sp)
   14d58:	dec00204 	addi	sp,sp,8
   14d5c:	f800283a 	ret

00014d60 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   14d60:	defffa04 	addi	sp,sp,-24
   14d64:	df000515 	stw	fp,20(sp)
   14d68:	df000504 	addi	fp,sp,20
   14d6c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14d70:	0005303a 	rdctl	r2,status
   14d74:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14d78:	e0fffd17 	ldw	r3,-12(fp)
   14d7c:	00bfff84 	movi	r2,-2
   14d80:	1884703a 	and	r2,r3,r2
   14d84:	1001703a 	wrctl	status,r2
  
  return context;
   14d88:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   14d8c:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   14d90:	e0bfff17 	ldw	r2,-4(fp)
   14d94:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   14d98:	e0bffc17 	ldw	r2,-16(fp)
   14d9c:	10c00017 	ldw	r3,0(r2)
   14da0:	e0bffc17 	ldw	r2,-16(fp)
   14da4:	10800117 	ldw	r2,4(r2)
   14da8:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   14dac:	e0bffc17 	ldw	r2,-16(fp)
   14db0:	10c00117 	ldw	r3,4(r2)
   14db4:	e0bffc17 	ldw	r2,-16(fp)
   14db8:	10800017 	ldw	r2,0(r2)
   14dbc:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   14dc0:	e0fffc17 	ldw	r3,-16(fp)
   14dc4:	e0bffc17 	ldw	r2,-16(fp)
   14dc8:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   14dcc:	e0fffc17 	ldw	r3,-16(fp)
   14dd0:	e0bffc17 	ldw	r2,-16(fp)
   14dd4:	18800015 	stw	r2,0(r3)
   14dd8:	e0bffe17 	ldw	r2,-8(fp)
   14ddc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14de0:	e0bffb17 	ldw	r2,-20(fp)
   14de4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   14de8:	e037883a 	mov	sp,fp
   14dec:	df000017 	ldw	fp,0(sp)
   14df0:	dec00104 	addi	sp,sp,4
   14df4:	f800283a 	ret

00014df8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   14df8:	defffb04 	addi	sp,sp,-20
   14dfc:	dfc00415 	stw	ra,16(sp)
   14e00:	df000315 	stw	fp,12(sp)
   14e04:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   14e08:	d0a01517 	ldw	r2,-32684(gp)
   14e0c:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   14e10:	d0a03f17 	ldw	r2,-32516(gp)
   14e14:	10800044 	addi	r2,r2,1
   14e18:	d0a03f15 	stw	r2,-32516(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14e1c:	00003106 	br	14ee4 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   14e20:	e0bffe17 	ldw	r2,-8(fp)
   14e24:	10800017 	ldw	r2,0(r2)
   14e28:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   14e2c:	e0bffe17 	ldw	r2,-8(fp)
   14e30:	10800403 	ldbu	r2,16(r2)
   14e34:	10803fcc 	andi	r2,r2,255
   14e38:	1005003a 	cmpeq	r2,r2,zero
   14e3c:	1000051e 	bne	r2,zero,14e54 <alt_tick+0x5c>
   14e40:	d0a03f17 	ldw	r2,-32516(gp)
   14e44:	1004c03a 	cmpne	r2,r2,zero
   14e48:	1000021e 	bne	r2,zero,14e54 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   14e4c:	e0bffe17 	ldw	r2,-8(fp)
   14e50:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   14e54:	e0bffe17 	ldw	r2,-8(fp)
   14e58:	10c00217 	ldw	r3,8(r2)
   14e5c:	d0a03f17 	ldw	r2,-32516(gp)
   14e60:	10c01e36 	bltu	r2,r3,14edc <alt_tick+0xe4>
   14e64:	e0bffe17 	ldw	r2,-8(fp)
   14e68:	10800403 	ldbu	r2,16(r2)
   14e6c:	10803fcc 	andi	r2,r2,255
   14e70:	1004c03a 	cmpne	r2,r2,zero
   14e74:	1000191e 	bne	r2,zero,14edc <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   14e78:	e0bffe17 	ldw	r2,-8(fp)
   14e7c:	10c00317 	ldw	r3,12(r2)
   14e80:	e0bffe17 	ldw	r2,-8(fp)
   14e84:	11000517 	ldw	r4,20(r2)
   14e88:	183ee83a 	callr	r3
   14e8c:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   14e90:	e0bffd17 	ldw	r2,-12(fp)
   14e94:	1004c03a 	cmpne	r2,r2,zero
   14e98:	1000031e 	bne	r2,zero,14ea8 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   14e9c:	e13ffe17 	ldw	r4,-8(fp)
   14ea0:	0014d600 	call	14d60 <alt_alarm_stop>
   14ea4:	00000d06 	br	14edc <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   14ea8:	e0bffe17 	ldw	r2,-8(fp)
   14eac:	10c00217 	ldw	r3,8(r2)
   14eb0:	e0bffd17 	ldw	r2,-12(fp)
   14eb4:	1887883a 	add	r3,r3,r2
   14eb8:	e0bffe17 	ldw	r2,-8(fp)
   14ebc:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   14ec0:	e0bffe17 	ldw	r2,-8(fp)
   14ec4:	10c00217 	ldw	r3,8(r2)
   14ec8:	d0a03f17 	ldw	r2,-32516(gp)
   14ecc:	1880032e 	bgeu	r3,r2,14edc <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   14ed0:	e0fffe17 	ldw	r3,-8(fp)
   14ed4:	00800044 	movi	r2,1
   14ed8:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   14edc:	e0bfff17 	ldw	r2,-4(fp)
   14ee0:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14ee4:	d0e01504 	addi	r3,gp,-32684
   14ee8:	e0bffe17 	ldw	r2,-8(fp)
   14eec:	10ffcc1e 	bne	r2,r3,14e20 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   14ef0:	e037883a 	mov	sp,fp
   14ef4:	dfc00117 	ldw	ra,4(sp)
   14ef8:	df000017 	ldw	fp,0(sp)
   14efc:	dec00204 	addi	sp,sp,8
   14f00:	f800283a 	ret

00014f04 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   14f04:	defffd04 	addi	sp,sp,-12
   14f08:	dfc00215 	stw	ra,8(sp)
   14f0c:	df000115 	stw	fp,4(sp)
   14f10:	df000104 	addi	fp,sp,4
   14f14:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   14f18:	e13fff17 	ldw	r4,-4(fp)
   14f1c:	00158140 	call	15814 <alt_busy_sleep>
}
   14f20:	e037883a 	mov	sp,fp
   14f24:	dfc00117 	ldw	ra,4(sp)
   14f28:	df000017 	ldw	fp,0(sp)
   14f2c:	dec00204 	addi	sp,sp,8
   14f30:	f800283a 	ret

00014f34 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   14f34:	deffff04 	addi	sp,sp,-4
   14f38:	df000015 	stw	fp,0(sp)
   14f3c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   14f40:	000170fa 	wrctl	ienable,zero
}
   14f44:	e037883a 	mov	sp,fp
   14f48:	df000017 	ldw	fp,0(sp)
   14f4c:	dec00104 	addi	sp,sp,4
   14f50:	f800283a 	ret

00014f54 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   14f54:	defff704 	addi	sp,sp,-36
   14f58:	dfc00815 	stw	ra,32(sp)
   14f5c:	df000715 	stw	fp,28(sp)
   14f60:	df000704 	addi	fp,sp,28
   14f64:	e13ffc15 	stw	r4,-16(fp)
   14f68:	e17ffd15 	stw	r5,-12(fp)
   14f6c:	e1bffe15 	stw	r6,-8(fp)
   14f70:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   14f74:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14f78:	e0bffc17 	ldw	r2,-16(fp)
   14f7c:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   14f80:	e1bfff17 	ldw	r6,-4(fp)
   14f84:	00800074 	movhi	r2,1
   14f88:	1094be04 	addi	r2,r2,21240
   14f8c:	d8800015 	stw	r2,0(sp)
   14f90:	e13ffa17 	ldw	r4,-24(fp)
   14f94:	e17ffe17 	ldw	r5,-8(fp)
   14f98:	e1c00217 	ldw	r7,8(fp)
   14f9c:	000fe380 	call	fe38 <alt_flash_program_block>
   14fa0:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
   14fa4:	e0bffb17 	ldw	r2,-20(fp)
}
   14fa8:	e037883a 	mov	sp,fp
   14fac:	dfc00117 	ldw	ra,4(sp)
   14fb0:	df000017 	ldw	fp,0(sp)
   14fb4:	dec00204 	addi	sp,sp,8
   14fb8:	f800283a 	ret

00014fbc <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   14fbc:	defff804 	addi	sp,sp,-32
   14fc0:	dfc00715 	stw	ra,28(sp)
   14fc4:	df000615 	stw	fp,24(sp)
   14fc8:	df000604 	addi	fp,sp,24
   14fcc:	e13ffe15 	stw	r4,-8(fp)
   14fd0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   14fd4:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14fd8:	e0bffe17 	ldw	r2,-8(fp)
   14fdc:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   14fe0:	e0bffa17 	ldw	r2,-24(fp)
   14fe4:	10c03317 	ldw	r3,204(r2)
   14fe8:	e0bffa17 	ldw	r2,-24(fp)
   14fec:	11000a17 	ldw	r4,40(r2)
   14ff0:	01415544 	movi	r5,1365
   14ff4:	01802a84 	movi	r6,170
   14ff8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   14ffc:	e0bffa17 	ldw	r2,-24(fp)
   15000:	10c03317 	ldw	r3,204(r2)
   15004:	e0bffa17 	ldw	r2,-24(fp)
   15008:	11000a17 	ldw	r4,40(r2)
   1500c:	0140aa84 	movi	r5,682
   15010:	01801544 	movi	r6,85
   15014:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   15018:	e0bffa17 	ldw	r2,-24(fp)
   1501c:	10c03317 	ldw	r3,204(r2)
   15020:	e0bffa17 	ldw	r2,-24(fp)
   15024:	11000a17 	ldw	r4,40(r2)
   15028:	01415544 	movi	r5,1365
   1502c:	01802004 	movi	r6,128
   15030:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   15034:	e0bffa17 	ldw	r2,-24(fp)
   15038:	10c03317 	ldw	r3,204(r2)
   1503c:	e0bffa17 	ldw	r2,-24(fp)
   15040:	11000a17 	ldw	r4,40(r2)
   15044:	01415544 	movi	r5,1365
   15048:	01802a84 	movi	r6,170
   1504c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   15050:	e0bffa17 	ldw	r2,-24(fp)
   15054:	10c03317 	ldw	r3,204(r2)
   15058:	e0bffa17 	ldw	r2,-24(fp)
   1505c:	11000a17 	ldw	r4,40(r2)
   15060:	0140aa84 	movi	r5,682
   15064:	01801544 	movi	r6,85
   15068:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1506c:	e0bffa17 	ldw	r2,-24(fp)
   15070:	11803517 	ldw	r6,212(r2)
   15074:	e0bffa17 	ldw	r2,-24(fp)
   15078:	10800a17 	ldw	r2,40(r2)
   1507c:	1007883a 	mov	r3,r2
   15080:	e0bfff17 	ldw	r2,-4(fp)
   15084:	1889883a 	add	r4,r3,r2
   15088:	01400c04 	movi	r5,48
   1508c:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   15090:	0109c404 	movi	r4,10000
   15094:	0014f040 	call	14f04 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   15098:	00800c84 	movi	r2,50
   1509c:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   150a0:	e0bffa17 	ldw	r2,-24(fp)
   150a4:	10800a17 	ldw	r2,40(r2)
   150a8:	1007883a 	mov	r3,r2
   150ac:	e0bfff17 	ldw	r2,-4(fp)
   150b0:	1885883a 	add	r2,r3,r2
   150b4:	10800023 	ldbuio	r2,0(r2)
   150b8:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   150bc:	0100fa04 	movi	r4,1000
   150c0:	0014f040 	call	14f04 <usleep>
    timeout--;
   150c4:	e0bffb17 	ldw	r2,-20(fp)
   150c8:	10bfffc4 	addi	r2,r2,-1
   150cc:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   150d0:	e0bffd03 	ldbu	r2,-12(fp)
   150d4:	10803fcc 	andi	r2,r2,255
   150d8:	1080020c 	andi	r2,r2,8
   150dc:	1004c03a 	cmpne	r2,r2,zero
   150e0:	1000031e 	bne	r2,zero,150f0 <alt_erase_block_amd+0x134>
   150e4:	e0bffb17 	ldw	r2,-20(fp)
   150e8:	10800048 	cmpgei	r2,r2,1
   150ec:	103fec1e 	bne	r2,zero,150a0 <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
   150f0:	e0bffa17 	ldw	r2,-24(fp)
   150f4:	10803117 	ldw	r2,196(r2)
   150f8:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   150fc:	00001706 	br	1515c <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15100:	e0bffa17 	ldw	r2,-24(fp)
   15104:	10800a17 	ldw	r2,40(r2)
   15108:	1007883a 	mov	r3,r2
   1510c:	e0bfff17 	ldw	r2,-4(fp)
   15110:	1885883a 	add	r2,r3,r2
   15114:	10800023 	ldbuio	r2,0(r2)
   15118:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   1511c:	e0bffd03 	ldbu	r2,-12(fp)
   15120:	10803fcc 	andi	r2,r2,255
   15124:	1080201c 	xori	r2,r2,128
   15128:	10bfe004 	addi	r2,r2,-128
   1512c:	1004803a 	cmplt	r2,r2,zero
   15130:	10000d1e 	bne	r2,zero,15168 <alt_erase_block_amd+0x1ac>
   15134:	e0bffd03 	ldbu	r2,-12(fp)
   15138:	10803fcc 	andi	r2,r2,255
   1513c:	1080080c 	andi	r2,r2,32
   15140:	1004c03a 	cmpne	r2,r2,zero
   15144:	1000081e 	bne	r2,zero,15168 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   15148:	0100fa04 	movi	r4,1000
   1514c:	0014f040 	call	14f04 <usleep>
    timeout -= 1000;
   15150:	e0bffb17 	ldw	r2,-20(fp)
   15154:	10bf0604 	addi	r2,r2,-1000
   15158:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1515c:	e0bffb17 	ldw	r2,-20(fp)
   15160:	10800048 	cmpgei	r2,r2,1
   15164:	103fe61e 	bne	r2,zero,15100 <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   15168:	e0bffb17 	ldw	r2,-20(fp)
   1516c:	10800048 	cmpgei	r2,r2,1
   15170:	1000031e 	bne	r2,zero,15180 <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
   15174:	00bfe304 	movi	r2,-116
   15178:	e0bffc15 	stw	r2,-16(fp)
   1517c:	00000f06 	br	151bc <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   15180:	e0bffa17 	ldw	r2,-24(fp)
   15184:	10800a17 	ldw	r2,40(r2)
   15188:	1007883a 	mov	r3,r2
   1518c:	e0bfff17 	ldw	r2,-4(fp)
   15190:	1885883a 	add	r2,r3,r2
   15194:	10800023 	ldbuio	r2,0(r2)
   15198:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   1519c:	e0bffd03 	ldbu	r2,-12(fp)
   151a0:	10803fcc 	andi	r2,r2,255
   151a4:	1080201c 	xori	r2,r2,128
   151a8:	10bfe004 	addi	r2,r2,-128
   151ac:	1004803a 	cmplt	r2,r2,zero
   151b0:	1000021e 	bne	r2,zero,151bc <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
   151b4:	00bffec4 	movi	r2,-5
   151b8:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
   151bc:	e0bffc17 	ldw	r2,-16(fp)
}
   151c0:	e037883a 	mov	sp,fp
   151c4:	dfc00117 	ldw	ra,4(sp)
   151c8:	df000017 	ldw	fp,0(sp)
   151cc:	dec00204 	addi	sp,sp,8
   151d0:	f800283a 	ret

000151d4 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   151d4:	defff804 	addi	sp,sp,-32
   151d8:	dfc00715 	stw	ra,28(sp)
   151dc:	df000615 	stw	fp,24(sp)
   151e0:	df000604 	addi	fp,sp,24
   151e4:	e13ffd15 	stw	r4,-12(fp)
   151e8:	e17ffe15 	stw	r5,-8(fp)
   151ec:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   151f0:	e0bffd17 	ldw	r2,-12(fp)
   151f4:	10803017 	ldw	r2,192(r2)
   151f8:	10801924 	muli	r2,r2,100
   151fc:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
   15200:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   15204:	e0bffd17 	ldw	r2,-12(fp)
   15208:	10800a17 	ldw	r2,40(r2)
   1520c:	1007883a 	mov	r3,r2
   15210:	e0bffe17 	ldw	r2,-8(fp)
   15214:	1885883a 	add	r2,r3,r2
   15218:	10800023 	ldbuio	r2,0(r2)
   1521c:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   15220:	00001706 	br	15280 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   15224:	e0bffc03 	ldbu	r2,-16(fp)
   15228:	10803fcc 	andi	r2,r2,255
   1522c:	10c0200c 	andi	r3,r2,128
   15230:	e0bfff03 	ldbu	r2,-4(fp)
   15234:	1080200c 	andi	r2,r2,128
   15238:	18801426 	beq	r3,r2,1528c <alt_wait_for_command_to_complete_amd+0xb8>
   1523c:	e0bffc03 	ldbu	r2,-16(fp)
   15240:	10803fcc 	andi	r2,r2,255
   15244:	1080080c 	andi	r2,r2,32
   15248:	1004c03a 	cmpne	r2,r2,zero
   1524c:	10000f1e 	bne	r2,zero,1528c <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   15250:	01000044 	movi	r4,1
   15254:	0014f040 	call	14f04 <usleep>
    timeout--;
   15258:	e0bffb17 	ldw	r2,-20(fp)
   1525c:	10bfffc4 	addi	r2,r2,-1
   15260:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   15264:	e0bffd17 	ldw	r2,-12(fp)
   15268:	10800a17 	ldw	r2,40(r2)
   1526c:	1007883a 	mov	r3,r2
   15270:	e0bffe17 	ldw	r2,-8(fp)
   15274:	1885883a 	add	r2,r3,r2
   15278:	10800023 	ldbuio	r2,0(r2)
   1527c:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   15280:	e0bffb17 	ldw	r2,-20(fp)
   15284:	10800048 	cmpgei	r2,r2,1
   15288:	103fe61e 	bne	r2,zero,15224 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1528c:	e0bffb17 	ldw	r2,-20(fp)
   15290:	1004c03a 	cmpne	r2,r2,zero
   15294:	1000031e 	bne	r2,zero,152a4 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
   15298:	00bfe304 	movi	r2,-116
   1529c:	e0bffa15 	stw	r2,-24(fp)
   152a0:	00000f06 	br	152e0 <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   152a4:	e0bffd17 	ldw	r2,-12(fp)
   152a8:	10800a17 	ldw	r2,40(r2)
   152ac:	1007883a 	mov	r3,r2
   152b0:	e0bffe17 	ldw	r2,-8(fp)
   152b4:	1885883a 	add	r2,r3,r2
   152b8:	10800023 	ldbuio	r2,0(r2)
   152bc:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   152c0:	e0bffc03 	ldbu	r2,-16(fp)
   152c4:	10803fcc 	andi	r2,r2,255
   152c8:	10c0200c 	andi	r3,r2,128
   152cc:	e0bfff03 	ldbu	r2,-4(fp)
   152d0:	1080200c 	andi	r2,r2,128
   152d4:	18800226 	beq	r3,r2,152e0 <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
   152d8:	00bffec4 	movi	r2,-5
   152dc:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
   152e0:	e0bffa17 	ldw	r2,-24(fp)
}
   152e4:	e037883a 	mov	sp,fp
   152e8:	dfc00117 	ldw	ra,4(sp)
   152ec:	df000017 	ldw	fp,0(sp)
   152f0:	dec00204 	addi	sp,sp,8
   152f4:	f800283a 	ret

000152f8 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   152f8:	defff904 	addi	sp,sp,-28
   152fc:	dfc00615 	stw	ra,24(sp)
   15300:	df000515 	stw	fp,20(sp)
   15304:	df000504 	addi	fp,sp,20
   15308:	e13ffd15 	stw	r4,-12(fp)
   1530c:	e17ffe15 	stw	r5,-8(fp)
   15310:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   15314:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   15318:	e0bffd17 	ldw	r2,-12(fp)
   1531c:	10c03317 	ldw	r3,204(r2)
   15320:	e0bffd17 	ldw	r2,-12(fp)
   15324:	11000a17 	ldw	r4,40(r2)
   15328:	01415544 	movi	r5,1365
   1532c:	01802a84 	movi	r6,170
   15330:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   15334:	e0bffd17 	ldw	r2,-12(fp)
   15338:	10c03317 	ldw	r3,204(r2)
   1533c:	e0bffd17 	ldw	r2,-12(fp)
   15340:	11000a17 	ldw	r4,40(r2)
   15344:	0140aa84 	movi	r5,682
   15348:	01801544 	movi	r6,85
   1534c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   15350:	e0bffd17 	ldw	r2,-12(fp)
   15354:	10c03317 	ldw	r3,204(r2)
   15358:	e0bffd17 	ldw	r2,-12(fp)
   1535c:	11000a17 	ldw	r4,40(r2)
   15360:	01415544 	movi	r5,1365
   15364:	01802804 	movi	r6,160
   15368:	183ee83a 	callr	r3
  
  value = *src_addr;
   1536c:	e0bfff17 	ldw	r2,-4(fp)
   15370:	10800003 	ldbu	r2,0(r2)
   15374:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   15378:	e13ffd17 	ldw	r4,-12(fp)
   1537c:	e17ffe17 	ldw	r5,-8(fp)
   15380:	e1bfff17 	ldw	r6,-4(fp)
   15384:	000fcd40 	call	fcd4 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   15388:	e1bffb03 	ldbu	r6,-20(fp)
   1538c:	e13ffd17 	ldw	r4,-12(fp)
   15390:	e17ffe17 	ldw	r5,-8(fp)
   15394:	00151d40 	call	151d4 <alt_wait_for_command_to_complete_amd>
   15398:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1539c:	e0bffc17 	ldw	r2,-16(fp)
  
}
   153a0:	e037883a 	mov	sp,fp
   153a4:	dfc00117 	ldw	ra,4(sp)
   153a8:	df000017 	ldw	fp,0(sp)
   153ac:	dec00204 	addi	sp,sp,8
   153b0:	f800283a 	ret

000153b4 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   153b4:	defff704 	addi	sp,sp,-36
   153b8:	dfc00815 	stw	ra,32(sp)
   153bc:	df000715 	stw	fp,28(sp)
   153c0:	df000704 	addi	fp,sp,28
   153c4:	e13ffc15 	stw	r4,-16(fp)
   153c8:	e17ffd15 	stw	r5,-12(fp)
   153cc:	e1bffe15 	stw	r6,-8(fp)
   153d0:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   153d4:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   153d8:	e0bffc17 	ldw	r2,-16(fp)
   153dc:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   153e0:	e13ffa17 	ldw	r4,-24(fp)
   153e4:	e17ffd17 	ldw	r5,-12(fp)
   153e8:	00155ac0 	call	155ac <alt_unlock_block_intel>
   153ec:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
   153f0:	e0bffb17 	ldw	r2,-20(fp)
   153f4:	1004c03a 	cmpne	r2,r2,zero
   153f8:	1000091e 	bne	r2,zero,15420 <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   153fc:	e1bfff17 	ldw	r6,-4(fp)
   15400:	00800074 	movhi	r2,1
   15404:	1095ce04 	addi	r2,r2,22328
   15408:	d8800015 	stw	r2,0(sp)
   1540c:	e13ffa17 	ldw	r4,-24(fp)
   15410:	e17ffe17 	ldw	r5,-8(fp)
   15414:	e1c00217 	ldw	r7,8(fp)
   15418:	000fe380 	call	fe38 <alt_flash_program_block>
   1541c:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   15420:	e0bffb17 	ldw	r2,-20(fp)
}
   15424:	e037883a 	mov	sp,fp
   15428:	dfc00117 	ldw	ra,4(sp)
   1542c:	df000017 	ldw	fp,0(sp)
   15430:	dec00204 	addi	sp,sp,8
   15434:	f800283a 	ret

00015438 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   15438:	defff804 	addi	sp,sp,-32
   1543c:	dfc00715 	stw	ra,28(sp)
   15440:	df000615 	stw	fp,24(sp)
   15444:	df000604 	addi	fp,sp,24
   15448:	e13ffe15 	stw	r4,-8(fp)
   1544c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   15450:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   15454:	e0bffe17 	ldw	r2,-8(fp)
   15458:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1545c:	e0bffb17 	ldw	r2,-20(fp)
   15460:	10803117 	ldw	r2,196(r2)
   15464:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   15468:	e13ffb17 	ldw	r4,-20(fp)
   1546c:	e17fff17 	ldw	r5,-4(fp)
   15470:	00155ac0 	call	155ac <alt_unlock_block_intel>
   15474:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
   15478:	e0bffc17 	ldw	r2,-16(fp)
   1547c:	1004c03a 	cmpne	r2,r2,zero
   15480:	1000441e 	bne	r2,zero,15594 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   15484:	e0bffb17 	ldw	r2,-20(fp)
   15488:	11803517 	ldw	r6,212(r2)
   1548c:	e0bffb17 	ldw	r2,-20(fp)
   15490:	10800a17 	ldw	r2,40(r2)
   15494:	1007883a 	mov	r3,r2
   15498:	e0bfff17 	ldw	r2,-4(fp)
   1549c:	1889883a 	add	r4,r3,r2
   154a0:	01400804 	movi	r5,32
   154a4:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   154a8:	e0bffb17 	ldw	r2,-20(fp)
   154ac:	11803517 	ldw	r6,212(r2)
   154b0:	e0bffb17 	ldw	r2,-20(fp)
   154b4:	10800a17 	ldw	r2,40(r2)
   154b8:	1007883a 	mov	r3,r2
   154bc:	e0bfff17 	ldw	r2,-4(fp)
   154c0:	1889883a 	add	r4,r3,r2
   154c4:	01403404 	movi	r5,208
   154c8:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   154cc:	e0bffb17 	ldw	r2,-20(fp)
   154d0:	10800a17 	ldw	r2,40(r2)
   154d4:	1007883a 	mov	r3,r2
   154d8:	e0bfff17 	ldw	r2,-4(fp)
   154dc:	1885883a 	add	r2,r3,r2
   154e0:	10800023 	ldbuio	r2,0(r2)
   154e4:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   154e8:	e0bffd03 	ldbu	r2,-12(fp)
   154ec:	10803fcc 	andi	r2,r2,255
   154f0:	1080201c 	xori	r2,r2,128
   154f4:	10bfe004 	addi	r2,r2,-128
   154f8:	1004803a 	cmplt	r2,r2,zero
   154fc:	1000081e 	bne	r2,zero,15520 <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
   15500:	0100fa04 	movi	r4,1000
   15504:	0014f040 	call	14f04 <usleep>
      timeout -= 1000;
   15508:	e0bffa17 	ldw	r2,-24(fp)
   1550c:	10bf0604 	addi	r2,r2,-1000
   15510:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
   15514:	e0bffa17 	ldw	r2,-24(fp)
   15518:	10800048 	cmpgei	r2,r2,1
   1551c:	103feb1e 	bne	r2,zero,154cc <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
   15520:	e0bffa17 	ldw	r2,-24(fp)
   15524:	10800048 	cmpgei	r2,r2,1
   15528:	1000031e 	bne	r2,zero,15538 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
   1552c:	00bfe304 	movi	r2,-116
   15530:	e0bffc15 	stw	r2,-16(fp)
   15534:	00000e06 	br	15570 <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
   15538:	e0bffd03 	ldbu	r2,-12(fp)
   1553c:	10803fcc 	andi	r2,r2,255
   15540:	10801fcc 	andi	r2,r2,127
   15544:	1005003a 	cmpeq	r2,r2,zero
   15548:	1000091e 	bne	r2,zero,15570 <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1554c:	00bffec4 	movi	r2,-5
   15550:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   15554:	e0bffb17 	ldw	r2,-20(fp)
   15558:	10800a17 	ldw	r2,40(r2)
   1555c:	1007883a 	mov	r3,r2
   15560:	e0bfff17 	ldw	r2,-4(fp)
   15564:	1885883a 	add	r2,r3,r2
   15568:	10800023 	ldbuio	r2,0(r2)
   1556c:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   15570:	e0bffb17 	ldw	r2,-20(fp)
   15574:	11803517 	ldw	r6,212(r2)
   15578:	e0bffb17 	ldw	r2,-20(fp)
   1557c:	10800a17 	ldw	r2,40(r2)
   15580:	1007883a 	mov	r3,r2
   15584:	e0bfff17 	ldw	r2,-4(fp)
   15588:	1889883a 	add	r4,r3,r2
   1558c:	01403fc4 	movi	r5,255
   15590:	303ee83a 	callr	r6
  }
  
  return ret_code;
   15594:	e0bffc17 	ldw	r2,-16(fp)
}
   15598:	e037883a 	mov	sp,fp
   1559c:	dfc00117 	ldw	ra,4(sp)
   155a0:	df000017 	ldw	fp,0(sp)
   155a4:	dec00204 	addi	sp,sp,8
   155a8:	f800283a 	ret

000155ac <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   155ac:	defff904 	addi	sp,sp,-28
   155b0:	dfc00615 	stw	ra,24(sp)
   155b4:	df000515 	stw	fp,20(sp)
   155b8:	df000504 	addi	fp,sp,20
   155bc:	e13ffe15 	stw	r4,-8(fp)
   155c0:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   155c4:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
   155c8:	e0bffe17 	ldw	r2,-8(fp)
   155cc:	10803017 	ldw	r2,192(r2)
   155d0:	10801924 	muli	r2,r2,100
   155d4:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   155d8:	e0bffe17 	ldw	r2,-8(fp)
   155dc:	11803517 	ldw	r6,212(r2)
   155e0:	e0bffe17 	ldw	r2,-8(fp)
   155e4:	10800a17 	ldw	r2,40(r2)
   155e8:	1007883a 	mov	r3,r2
   155ec:	e0bfff17 	ldw	r2,-4(fp)
   155f0:	1889883a 	add	r4,r3,r2
   155f4:	01402404 	movi	r5,144
   155f8:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   155fc:	e0bffe17 	ldw	r2,-8(fp)
   15600:	10800a17 	ldw	r2,40(r2)
   15604:	1007883a 	mov	r3,r2
   15608:	e0bfff17 	ldw	r2,-4(fp)
   1560c:	1885883a 	add	r2,r3,r2
   15610:	10800104 	addi	r2,r2,4
   15614:	10800023 	ldbuio	r2,0(r2)
   15618:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
   1561c:	e0bffd43 	ldbu	r2,-11(fp)
   15620:	1080004c 	andi	r2,r2,1
   15624:	10803fcc 	andi	r2,r2,255
   15628:	1005003a 	cmpeq	r2,r2,zero
   1562c:	1000331e 	bne	r2,zero,156fc <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   15630:	e0bffe17 	ldw	r2,-8(fp)
   15634:	11803517 	ldw	r6,212(r2)
   15638:	e0bffe17 	ldw	r2,-8(fp)
   1563c:	10800a17 	ldw	r2,40(r2)
   15640:	1007883a 	mov	r3,r2
   15644:	e0bfff17 	ldw	r2,-4(fp)
   15648:	1889883a 	add	r4,r3,r2
   1564c:	01401804 	movi	r5,96
   15650:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   15654:	e0bffe17 	ldw	r2,-8(fp)
   15658:	11803517 	ldw	r6,212(r2)
   1565c:	e0bffe17 	ldw	r2,-8(fp)
   15660:	10800a17 	ldw	r2,40(r2)
   15664:	1007883a 	mov	r3,r2
   15668:	e0bfff17 	ldw	r2,-4(fp)
   1566c:	1889883a 	add	r4,r3,r2
   15670:	01403404 	movi	r5,208
   15674:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   15678:	e0bffe17 	ldw	r2,-8(fp)
   1567c:	10800a17 	ldw	r2,40(r2)
   15680:	1007883a 	mov	r3,r2
   15684:	e0bfff17 	ldw	r2,-4(fp)
   15688:	1885883a 	add	r2,r3,r2
   1568c:	10800023 	ldbuio	r2,0(r2)
   15690:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   15694:	e0bffd03 	ldbu	r2,-12(fp)
   15698:	10803fcc 	andi	r2,r2,255
   1569c:	1080201c 	xori	r2,r2,128
   156a0:	10bfe004 	addi	r2,r2,-128
   156a4:	1004803a 	cmplt	r2,r2,zero
   156a8:	1000081e 	bne	r2,zero,156cc <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
   156ac:	e0bffb17 	ldw	r2,-20(fp)
   156b0:	10bfffc4 	addi	r2,r2,-1
   156b4:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
   156b8:	01000044 	movi	r4,1
   156bc:	0014f040 	call	14f04 <usleep>
    }while(timeout > 0);
   156c0:	e0bffb17 	ldw	r2,-20(fp)
   156c4:	10800048 	cmpgei	r2,r2,1
   156c8:	103feb1e 	bne	r2,zero,15678 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
   156cc:	e0bffb17 	ldw	r2,-20(fp)
   156d0:	1004c03a 	cmpne	r2,r2,zero
   156d4:	1000031e 	bne	r2,zero,156e4 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
   156d8:	00bfe304 	movi	r2,-116
   156dc:	e0bffc15 	stw	r2,-16(fp)
   156e0:	00000606 	br	156fc <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
   156e4:	e0bffd03 	ldbu	r2,-12(fp)
   156e8:	10801fcc 	andi	r2,r2,127
   156ec:	1005003a 	cmpeq	r2,r2,zero
   156f0:	1000021e 	bne	r2,zero,156fc <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   156f4:	00bffec4 	movi	r2,-5
   156f8:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   156fc:	e0bffe17 	ldw	r2,-8(fp)
   15700:	11803517 	ldw	r6,212(r2)
   15704:	e0bffe17 	ldw	r2,-8(fp)
   15708:	10800a17 	ldw	r2,40(r2)
   1570c:	1007883a 	mov	r3,r2
   15710:	e0bfff17 	ldw	r2,-4(fp)
   15714:	1889883a 	add	r4,r3,r2
   15718:	01403fc4 	movi	r5,255
   1571c:	303ee83a 	callr	r6

  return ret_code;
   15720:	e0bffc17 	ldw	r2,-16(fp)
}
   15724:	e037883a 	mov	sp,fp
   15728:	dfc00117 	ldw	ra,4(sp)
   1572c:	df000017 	ldw	fp,0(sp)
   15730:	dec00204 	addi	sp,sp,8
   15734:	f800283a 	ret

00015738 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   15738:	defff904 	addi	sp,sp,-28
   1573c:	dfc00615 	stw	ra,24(sp)
   15740:	df000515 	stw	fp,20(sp)
   15744:	df000504 	addi	fp,sp,20
   15748:	e13ffd15 	stw	r4,-12(fp)
   1574c:	e17ffe15 	stw	r5,-8(fp)
   15750:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   15754:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   15758:	e0bffd17 	ldw	r2,-12(fp)
   1575c:	11803517 	ldw	r6,212(r2)
   15760:	e0bffd17 	ldw	r2,-12(fp)
   15764:	10800a17 	ldw	r2,40(r2)
   15768:	1007883a 	mov	r3,r2
   1576c:	e0bffe17 	ldw	r2,-8(fp)
   15770:	1889883a 	add	r4,r3,r2
   15774:	01401004 	movi	r5,64
   15778:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
   1577c:	e13ffd17 	ldw	r4,-12(fp)
   15780:	e17ffe17 	ldw	r5,-8(fp)
   15784:	e1bfff17 	ldw	r6,-4(fp)
   15788:	000fcd40 	call	fcd4 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1578c:	e0bffd17 	ldw	r2,-12(fp)
   15790:	10800a17 	ldw	r2,40(r2)
   15794:	1007883a 	mov	r3,r2
   15798:	e0bffe17 	ldw	r2,-8(fp)
   1579c:	1885883a 	add	r2,r3,r2
   157a0:	10800023 	ldbuio	r2,0(r2)
   157a4:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
   157a8:	e0bffb03 	ldbu	r2,-20(fp)
   157ac:	10803fcc 	andi	r2,r2,255
   157b0:	1080201c 	xori	r2,r2,128
   157b4:	10bfe004 	addi	r2,r2,-128
   157b8:	1004403a 	cmpge	r2,r2,zero
   157bc:	103ff31e 	bne	r2,zero,1578c <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   157c0:	e0bffb03 	ldbu	r2,-20(fp)
   157c4:	10801fcc 	andi	r2,r2,127
   157c8:	1005003a 	cmpeq	r2,r2,zero
   157cc:	1000021e 	bne	r2,zero,157d8 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
   157d0:	00bffec4 	movi	r2,-5
   157d4:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   157d8:	e0bffd17 	ldw	r2,-12(fp)
   157dc:	11803517 	ldw	r6,212(r2)
   157e0:	e0bffd17 	ldw	r2,-12(fp)
   157e4:	10800a17 	ldw	r2,40(r2)
   157e8:	1007883a 	mov	r3,r2
   157ec:	e0bffe17 	ldw	r2,-8(fp)
   157f0:	1889883a 	add	r4,r3,r2
   157f4:	01403fc4 	movi	r5,255
   157f8:	303ee83a 	callr	r6
  
  return ret_code;
   157fc:	e0bffc17 	ldw	r2,-16(fp)
}
   15800:	e037883a 	mov	sp,fp
   15804:	dfc00117 	ldw	ra,4(sp)
   15808:	df000017 	ldw	fp,0(sp)
   1580c:	dec00204 	addi	sp,sp,8
   15810:	f800283a 	ret

00015814 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   15814:	defffb04 	addi	sp,sp,-20
   15818:	df000415 	stw	fp,16(sp)
   1581c:	df000404 	addi	fp,sp,16
   15820:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   15824:	008000c4 	movi	r2,3
   15828:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
   1582c:	e0fffc17 	ldw	r3,-16(fp)
   15830:	008003f4 	movhi	r2,15
   15834:	10909004 	addi	r2,r2,16960
   15838:	1887383a 	mul	r3,r3,r2
   1583c:	00817db4 	movhi	r2,1526
   15840:	10b84004 	addi	r2,r2,-7936
   15844:	10c7203a 	divu	r3,r2,r3
   15848:	00a00034 	movhi	r2,32768
   1584c:	10bfffc4 	addi	r2,r2,-1
   15850:	10c7203a 	divu	r3,r2,r3
   15854:	e0bfff17 	ldw	r2,-4(fp)
   15858:	10c5203a 	divu	r2,r2,r3
   1585c:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   15860:	e0bffd17 	ldw	r2,-12(fp)
   15864:	1005003a 	cmpeq	r2,r2,zero
   15868:	1000251e 	bne	r2,zero,15900 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
   1586c:	e03ffe15 	stw	zero,-8(fp)
   15870:	00001406 	br	158c4 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   15874:	00a00034 	movhi	r2,32768
   15878:	10bfffc4 	addi	r2,r2,-1
   1587c:	10bfffc4 	addi	r2,r2,-1
   15880:	103ffe1e 	bne	r2,zero,1587c <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   15884:	e0fffc17 	ldw	r3,-16(fp)
   15888:	008003f4 	movhi	r2,15
   1588c:	10909004 	addi	r2,r2,16960
   15890:	1887383a 	mul	r3,r3,r2
   15894:	00817db4 	movhi	r2,1526
   15898:	10b84004 	addi	r2,r2,-7936
   1589c:	10c7203a 	divu	r3,r2,r3
   158a0:	00a00034 	movhi	r2,32768
   158a4:	10bfffc4 	addi	r2,r2,-1
   158a8:	10c7203a 	divu	r3,r2,r3
   158ac:	e0bfff17 	ldw	r2,-4(fp)
   158b0:	10c5c83a 	sub	r2,r2,r3
   158b4:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   158b8:	e0bffe17 	ldw	r2,-8(fp)
   158bc:	10800044 	addi	r2,r2,1
   158c0:	e0bffe15 	stw	r2,-8(fp)
   158c4:	e0fffe17 	ldw	r3,-8(fp)
   158c8:	e0bffd17 	ldw	r2,-12(fp)
   158cc:	18bfe916 	blt	r3,r2,15874 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   158d0:	e0fffc17 	ldw	r3,-16(fp)
   158d4:	008003f4 	movhi	r2,15
   158d8:	10909004 	addi	r2,r2,16960
   158dc:	1887383a 	mul	r3,r3,r2
   158e0:	00817db4 	movhi	r2,1526
   158e4:	10b84004 	addi	r2,r2,-7936
   158e8:	10c7203a 	divu	r3,r2,r3
   158ec:	e0bfff17 	ldw	r2,-4(fp)
   158f0:	1885383a 	mul	r2,r3,r2
   158f4:	10bfffc4 	addi	r2,r2,-1
   158f8:	103ffe1e 	bne	r2,zero,158f4 <alt_busy_sleep+0xe0>
   158fc:	00000b06 	br	1592c <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   15900:	e0fffc17 	ldw	r3,-16(fp)
   15904:	008003f4 	movhi	r2,15
   15908:	10909004 	addi	r2,r2,16960
   1590c:	1887383a 	mul	r3,r3,r2
   15910:	00817db4 	movhi	r2,1526
   15914:	10b84004 	addi	r2,r2,-7936
   15918:	10c7203a 	divu	r3,r2,r3
   1591c:	e0bfff17 	ldw	r2,-4(fp)
   15920:	1885383a 	mul	r2,r3,r2
   15924:	10bfffc4 	addi	r2,r2,-1
   15928:	00bffe16 	blt	zero,r2,15924 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1592c:	0005883a 	mov	r2,zero
}
   15930:	e037883a 	mov	sp,fp
   15934:	df000017 	ldw	fp,0(sp)
   15938:	dec00104 	addi	sp,sp,4
   1593c:	f800283a 	ret

00015940 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   15940:	defffa04 	addi	sp,sp,-24
   15944:	dfc00515 	stw	ra,20(sp)
   15948:	df000415 	stw	fp,16(sp)
   1594c:	df000404 	addi	fp,sp,16
   15950:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   15954:	00820034 	movhi	r2,2048
   15958:	10893404 	addi	r2,r2,9424
   1595c:	10800017 	ldw	r2,0(r2)
   15960:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   15964:	00003306 	br	15a34 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   15968:	e0bffd17 	ldw	r2,-12(fp)
   1596c:	11000217 	ldw	r4,8(r2)
   15970:	000559c0 	call	559c <strlen>
   15974:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   15978:	e0bffd17 	ldw	r2,-12(fp)
   1597c:	10c00217 	ldw	r3,8(r2)
   15980:	e0bffc17 	ldw	r2,-16(fp)
   15984:	1885883a 	add	r2,r3,r2
   15988:	10bfffc4 	addi	r2,r2,-1
   1598c:	10800003 	ldbu	r2,0(r2)
   15990:	10803fcc 	andi	r2,r2,255
   15994:	1080201c 	xori	r2,r2,128
   15998:	10bfe004 	addi	r2,r2,-128
   1599c:	10800bd8 	cmpnei	r2,r2,47
   159a0:	1000031e 	bne	r2,zero,159b0 <alt_find_file+0x70>
    {
      len -= 1;
   159a4:	e0bffc17 	ldw	r2,-16(fp)
   159a8:	10bfffc4 	addi	r2,r2,-1
   159ac:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   159b0:	e0bffc17 	ldw	r2,-16(fp)
   159b4:	1007883a 	mov	r3,r2
   159b8:	e0bffe17 	ldw	r2,-8(fp)
   159bc:	1885883a 	add	r2,r3,r2
   159c0:	10800003 	ldbu	r2,0(r2)
   159c4:	10803fcc 	andi	r2,r2,255
   159c8:	1080201c 	xori	r2,r2,128
   159cc:	10bfe004 	addi	r2,r2,-128
   159d0:	10800be0 	cmpeqi	r2,r2,47
   159d4:	10000a1e 	bne	r2,zero,15a00 <alt_find_file+0xc0>
   159d8:	e0bffc17 	ldw	r2,-16(fp)
   159dc:	1007883a 	mov	r3,r2
   159e0:	e0bffe17 	ldw	r2,-8(fp)
   159e4:	1885883a 	add	r2,r3,r2
   159e8:	10800003 	ldbu	r2,0(r2)
   159ec:	10803fcc 	andi	r2,r2,255
   159f0:	1080201c 	xori	r2,r2,128
   159f4:	10bfe004 	addi	r2,r2,-128
   159f8:	1004c03a 	cmpne	r2,r2,zero
   159fc:	10000a1e 	bne	r2,zero,15a28 <alt_find_file+0xe8>
   15a00:	e0bffd17 	ldw	r2,-12(fp)
   15a04:	11000217 	ldw	r4,8(r2)
   15a08:	e1bffc17 	ldw	r6,-16(fp)
   15a0c:	e17ffe17 	ldw	r5,-8(fp)
   15a10:	00052c40 	call	52c4 <memcmp>
   15a14:	1004c03a 	cmpne	r2,r2,zero
   15a18:	1000031e 	bne	r2,zero,15a28 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   15a1c:	e0bffd17 	ldw	r2,-12(fp)
   15a20:	e0bfff15 	stw	r2,-4(fp)
   15a24:	00000806 	br	15a48 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   15a28:	e0bffd17 	ldw	r2,-12(fp)
   15a2c:	10800017 	ldw	r2,0(r2)
   15a30:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   15a34:	00c20034 	movhi	r3,2048
   15a38:	18c93404 	addi	r3,r3,9424
   15a3c:	e0bffd17 	ldw	r2,-12(fp)
   15a40:	10ffc91e 	bne	r2,r3,15968 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   15a44:	e03fff15 	stw	zero,-4(fp)
   15a48:	e0bfff17 	ldw	r2,-4(fp)
}
   15a4c:	e037883a 	mov	sp,fp
   15a50:	dfc00117 	ldw	ra,4(sp)
   15a54:	df000017 	ldw	fp,0(sp)
   15a58:	dec00204 	addi	sp,sp,8
   15a5c:	f800283a 	ret

00015a60 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   15a60:	defffc04 	addi	sp,sp,-16
   15a64:	df000315 	stw	fp,12(sp)
   15a68:	df000304 	addi	fp,sp,12
   15a6c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   15a70:	00bffa04 	movi	r2,-24
   15a74:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   15a78:	e03ffe15 	stw	zero,-8(fp)
   15a7c:	00001e06 	br	15af8 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   15a80:	e0bffe17 	ldw	r2,-8(fp)
   15a84:	00c20034 	movhi	r3,2048
   15a88:	18c3ce04 	addi	r3,r3,3896
   15a8c:	10800324 	muli	r2,r2,12
   15a90:	10c5883a 	add	r2,r2,r3
   15a94:	10800017 	ldw	r2,0(r2)
   15a98:	1004c03a 	cmpne	r2,r2,zero
   15a9c:	1000131e 	bne	r2,zero,15aec <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   15aa0:	e0bffe17 	ldw	r2,-8(fp)
   15aa4:	00c20034 	movhi	r3,2048
   15aa8:	18c3ce04 	addi	r3,r3,3896
   15aac:	10800324 	muli	r2,r2,12
   15ab0:	10c7883a 	add	r3,r2,r3
   15ab4:	e0bfff17 	ldw	r2,-4(fp)
   15ab8:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   15abc:	00820034 	movhi	r2,2048
   15ac0:	10893804 	addi	r2,r2,9440
   15ac4:	10c00017 	ldw	r3,0(r2)
   15ac8:	e0bffe17 	ldw	r2,-8(fp)
   15acc:	1880040e 	bge	r3,r2,15ae0 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   15ad0:	00c20034 	movhi	r3,2048
   15ad4:	18c93804 	addi	r3,r3,9440
   15ad8:	e0bffe17 	ldw	r2,-8(fp)
   15adc:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   15ae0:	e0bffe17 	ldw	r2,-8(fp)
   15ae4:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   15ae8:	00000606 	br	15b04 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   15aec:	e0bffe17 	ldw	r2,-8(fp)
   15af0:	10800044 	addi	r2,r2,1
   15af4:	e0bffe15 	stw	r2,-8(fp)
   15af8:	e0bffe17 	ldw	r2,-8(fp)
   15afc:	10800810 	cmplti	r2,r2,32
   15b00:	103fdf1e 	bne	r2,zero,15a80 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   15b04:	e0bffd17 	ldw	r2,-12(fp)
}
   15b08:	e037883a 	mov	sp,fp
   15b0c:	df000017 	ldw	fp,0(sp)
   15b10:	dec00104 	addi	sp,sp,4
   15b14:	f800283a 	ret

00015b18 <atexit>:
   15b18:	200b883a 	mov	r5,r4
   15b1c:	000d883a 	mov	r6,zero
   15b20:	0009883a 	mov	r4,zero
   15b24:	000f883a 	mov	r7,zero
   15b28:	0015b641 	jmpi	15b64 <__register_exitproc>

00015b2c <exit>:
   15b2c:	defffe04 	addi	sp,sp,-8
   15b30:	000b883a 	mov	r5,zero
   15b34:	dc000015 	stw	r16,0(sp)
   15b38:	dfc00115 	stw	ra,4(sp)
   15b3c:	2021883a 	mov	r16,r4
   15b40:	0015c9c0 	call	15c9c <__call_exitprocs>
   15b44:	00820034 	movhi	r2,2048
   15b48:	10892f04 	addi	r2,r2,9404
   15b4c:	11000017 	ldw	r4,0(r2)
   15b50:	20800f17 	ldw	r2,60(r4)
   15b54:	10000126 	beq	r2,zero,15b5c <exit+0x30>
   15b58:	103ee83a 	callr	r2
   15b5c:	8009883a 	mov	r4,r16
   15b60:	0015e8c0 	call	15e8c <_exit>

00015b64 <__register_exitproc>:
   15b64:	defffa04 	addi	sp,sp,-24
   15b68:	00820034 	movhi	r2,2048
   15b6c:	10892f04 	addi	r2,r2,9404
   15b70:	dc000015 	stw	r16,0(sp)
   15b74:	14000017 	ldw	r16,0(r2)
   15b78:	dd000415 	stw	r20,16(sp)
   15b7c:	2829883a 	mov	r20,r5
   15b80:	81405217 	ldw	r5,328(r16)
   15b84:	dcc00315 	stw	r19,12(sp)
   15b88:	dc800215 	stw	r18,8(sp)
   15b8c:	dc400115 	stw	r17,4(sp)
   15b90:	dfc00515 	stw	ra,20(sp)
   15b94:	2023883a 	mov	r17,r4
   15b98:	3027883a 	mov	r19,r6
   15b9c:	3825883a 	mov	r18,r7
   15ba0:	28002526 	beq	r5,zero,15c38 <__register_exitproc+0xd4>
   15ba4:	29000117 	ldw	r4,4(r5)
   15ba8:	008007c4 	movi	r2,31
   15bac:	11002716 	blt	r2,r4,15c4c <__register_exitproc+0xe8>
   15bb0:	8800101e 	bne	r17,zero,15bf4 <__register_exitproc+0x90>
   15bb4:	2105883a 	add	r2,r4,r4
   15bb8:	1085883a 	add	r2,r2,r2
   15bbc:	20c00044 	addi	r3,r4,1
   15bc0:	1145883a 	add	r2,r2,r5
   15bc4:	0009883a 	mov	r4,zero
   15bc8:	15000215 	stw	r20,8(r2)
   15bcc:	28c00115 	stw	r3,4(r5)
   15bd0:	2005883a 	mov	r2,r4
   15bd4:	dfc00517 	ldw	ra,20(sp)
   15bd8:	dd000417 	ldw	r20,16(sp)
   15bdc:	dcc00317 	ldw	r19,12(sp)
   15be0:	dc800217 	ldw	r18,8(sp)
   15be4:	dc400117 	ldw	r17,4(sp)
   15be8:	dc000017 	ldw	r16,0(sp)
   15bec:	dec00604 	addi	sp,sp,24
   15bf0:	f800283a 	ret
   15bf4:	29802204 	addi	r6,r5,136
   15bf8:	00800044 	movi	r2,1
   15bfc:	110e983a 	sll	r7,r2,r4
   15c00:	30c04017 	ldw	r3,256(r6)
   15c04:	2105883a 	add	r2,r4,r4
   15c08:	1085883a 	add	r2,r2,r2
   15c0c:	1185883a 	add	r2,r2,r6
   15c10:	19c6b03a 	or	r3,r3,r7
   15c14:	14802015 	stw	r18,128(r2)
   15c18:	14c00015 	stw	r19,0(r2)
   15c1c:	00800084 	movi	r2,2
   15c20:	30c04015 	stw	r3,256(r6)
   15c24:	88bfe31e 	bne	r17,r2,15bb4 <__register_exitproc+0x50>
   15c28:	30804117 	ldw	r2,260(r6)
   15c2c:	11c4b03a 	or	r2,r2,r7
   15c30:	30804115 	stw	r2,260(r6)
   15c34:	003fdf06 	br	15bb4 <__register_exitproc+0x50>
   15c38:	00820234 	movhi	r2,2056
   15c3c:	10be2704 	addi	r2,r2,-1892
   15c40:	100b883a 	mov	r5,r2
   15c44:	80805215 	stw	r2,328(r16)
   15c48:	003fd606 	br	15ba4 <__register_exitproc+0x40>
   15c4c:	00800034 	movhi	r2,0
   15c50:	10800004 	addi	r2,r2,0
   15c54:	1000021e 	bne	r2,zero,15c60 <__register_exitproc+0xfc>
   15c58:	013fffc4 	movi	r4,-1
   15c5c:	003fdc06 	br	15bd0 <__register_exitproc+0x6c>
   15c60:	01006404 	movi	r4,400
   15c64:	103ee83a 	callr	r2
   15c68:	1007883a 	mov	r3,r2
   15c6c:	103ffa26 	beq	r2,zero,15c58 <__register_exitproc+0xf4>
   15c70:	80805217 	ldw	r2,328(r16)
   15c74:	180b883a 	mov	r5,r3
   15c78:	18000115 	stw	zero,4(r3)
   15c7c:	18800015 	stw	r2,0(r3)
   15c80:	80c05215 	stw	r3,328(r16)
   15c84:	18006215 	stw	zero,392(r3)
   15c88:	18006315 	stw	zero,396(r3)
   15c8c:	0009883a 	mov	r4,zero
   15c90:	883fc826 	beq	r17,zero,15bb4 <__register_exitproc+0x50>
   15c94:	003fd706 	br	15bf4 <__register_exitproc+0x90>

00015c98 <register_fini>:
   15c98:	f800283a 	ret

00015c9c <__call_exitprocs>:
   15c9c:	00820034 	movhi	r2,2048
   15ca0:	10892f04 	addi	r2,r2,9404
   15ca4:	10800017 	ldw	r2,0(r2)
   15ca8:	defff304 	addi	sp,sp,-52
   15cac:	df000b15 	stw	fp,44(sp)
   15cb0:	d8800115 	stw	r2,4(sp)
   15cb4:	00800034 	movhi	r2,0
   15cb8:	10800004 	addi	r2,r2,0
   15cbc:	1005003a 	cmpeq	r2,r2,zero
   15cc0:	d8800215 	stw	r2,8(sp)
   15cc4:	d8800117 	ldw	r2,4(sp)
   15cc8:	dd400815 	stw	r21,32(sp)
   15ccc:	dd000715 	stw	r20,28(sp)
   15cd0:	10805204 	addi	r2,r2,328
   15cd4:	dfc00c15 	stw	ra,48(sp)
   15cd8:	ddc00a15 	stw	r23,40(sp)
   15cdc:	dd800915 	stw	r22,36(sp)
   15ce0:	dcc00615 	stw	r19,24(sp)
   15ce4:	dc800515 	stw	r18,20(sp)
   15ce8:	dc400415 	stw	r17,16(sp)
   15cec:	dc000315 	stw	r16,12(sp)
   15cf0:	282b883a 	mov	r21,r5
   15cf4:	2039883a 	mov	fp,r4
   15cf8:	d8800015 	stw	r2,0(sp)
   15cfc:	2829003a 	cmpeq	r20,r5,zero
   15d00:	d8800117 	ldw	r2,4(sp)
   15d04:	14405217 	ldw	r17,328(r2)
   15d08:	88001026 	beq	r17,zero,15d4c <__call_exitprocs+0xb0>
   15d0c:	ddc00017 	ldw	r23,0(sp)
   15d10:	88800117 	ldw	r2,4(r17)
   15d14:	8c802204 	addi	r18,r17,136
   15d18:	143fffc4 	addi	r16,r2,-1
   15d1c:	80000916 	blt	r16,zero,15d44 <__call_exitprocs+0xa8>
   15d20:	05bfffc4 	movi	r22,-1
   15d24:	a000151e 	bne	r20,zero,15d7c <__call_exitprocs+0xe0>
   15d28:	8409883a 	add	r4,r16,r16
   15d2c:	2105883a 	add	r2,r4,r4
   15d30:	1485883a 	add	r2,r2,r18
   15d34:	10c02017 	ldw	r3,128(r2)
   15d38:	a8c01126 	beq	r21,r3,15d80 <__call_exitprocs+0xe4>
   15d3c:	843fffc4 	addi	r16,r16,-1
   15d40:	85bff81e 	bne	r16,r22,15d24 <__call_exitprocs+0x88>
   15d44:	d8800217 	ldw	r2,8(sp)
   15d48:	10003126 	beq	r2,zero,15e10 <__call_exitprocs+0x174>
   15d4c:	dfc00c17 	ldw	ra,48(sp)
   15d50:	df000b17 	ldw	fp,44(sp)
   15d54:	ddc00a17 	ldw	r23,40(sp)
   15d58:	dd800917 	ldw	r22,36(sp)
   15d5c:	dd400817 	ldw	r21,32(sp)
   15d60:	dd000717 	ldw	r20,28(sp)
   15d64:	dcc00617 	ldw	r19,24(sp)
   15d68:	dc800517 	ldw	r18,20(sp)
   15d6c:	dc400417 	ldw	r17,16(sp)
   15d70:	dc000317 	ldw	r16,12(sp)
   15d74:	dec00d04 	addi	sp,sp,52
   15d78:	f800283a 	ret
   15d7c:	8409883a 	add	r4,r16,r16
   15d80:	88c00117 	ldw	r3,4(r17)
   15d84:	2105883a 	add	r2,r4,r4
   15d88:	1445883a 	add	r2,r2,r17
   15d8c:	18ffffc4 	addi	r3,r3,-1
   15d90:	11800217 	ldw	r6,8(r2)
   15d94:	1c001526 	beq	r3,r16,15dec <__call_exitprocs+0x150>
   15d98:	10000215 	stw	zero,8(r2)
   15d9c:	303fe726 	beq	r6,zero,15d3c <__call_exitprocs+0xa0>
   15da0:	00c00044 	movi	r3,1
   15da4:	1c06983a 	sll	r3,r3,r16
   15da8:	90804017 	ldw	r2,256(r18)
   15dac:	8cc00117 	ldw	r19,4(r17)
   15db0:	1884703a 	and	r2,r3,r2
   15db4:	10001426 	beq	r2,zero,15e08 <__call_exitprocs+0x16c>
   15db8:	90804117 	ldw	r2,260(r18)
   15dbc:	1884703a 	and	r2,r3,r2
   15dc0:	10000c1e 	bne	r2,zero,15df4 <__call_exitprocs+0x158>
   15dc4:	2105883a 	add	r2,r4,r4
   15dc8:	1485883a 	add	r2,r2,r18
   15dcc:	11400017 	ldw	r5,0(r2)
   15dd0:	e009883a 	mov	r4,fp
   15dd4:	303ee83a 	callr	r6
   15dd8:	88800117 	ldw	r2,4(r17)
   15ddc:	98bfc81e 	bne	r19,r2,15d00 <__call_exitprocs+0x64>
   15de0:	b8800017 	ldw	r2,0(r23)
   15de4:	147fd526 	beq	r2,r17,15d3c <__call_exitprocs+0xa0>
   15de8:	003fc506 	br	15d00 <__call_exitprocs+0x64>
   15dec:	8c000115 	stw	r16,4(r17)
   15df0:	003fea06 	br	15d9c <__call_exitprocs+0x100>
   15df4:	2105883a 	add	r2,r4,r4
   15df8:	1485883a 	add	r2,r2,r18
   15dfc:	11000017 	ldw	r4,0(r2)
   15e00:	303ee83a 	callr	r6
   15e04:	003ff406 	br	15dd8 <__call_exitprocs+0x13c>
   15e08:	303ee83a 	callr	r6
   15e0c:	003ff206 	br	15dd8 <__call_exitprocs+0x13c>
   15e10:	88800117 	ldw	r2,4(r17)
   15e14:	1000081e 	bne	r2,zero,15e38 <__call_exitprocs+0x19c>
   15e18:	89000017 	ldw	r4,0(r17)
   15e1c:	20000726 	beq	r4,zero,15e3c <__call_exitprocs+0x1a0>
   15e20:	b9000015 	stw	r4,0(r23)
   15e24:	8809883a 	mov	r4,r17
   15e28:	00000000 	call	0 <__alt_mem_onchip_memory>
   15e2c:	bc400017 	ldw	r17,0(r23)
   15e30:	883fb71e 	bne	r17,zero,15d10 <__call_exitprocs+0x74>
   15e34:	003fc506 	br	15d4c <__call_exitprocs+0xb0>
   15e38:	89000017 	ldw	r4,0(r17)
   15e3c:	882f883a 	mov	r23,r17
   15e40:	2023883a 	mov	r17,r4
   15e44:	883fb21e 	bne	r17,zero,15d10 <__call_exitprocs+0x74>
   15e48:	003fc006 	br	15d4c <__call_exitprocs+0xb0>

00015e4c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   15e4c:	defffd04 	addi	sp,sp,-12
   15e50:	df000215 	stw	fp,8(sp)
   15e54:	df000204 	addi	fp,sp,8
   15e58:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   15e5c:	e0bfff17 	ldw	r2,-4(fp)
   15e60:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   15e64:	e0bffe17 	ldw	r2,-8(fp)
   15e68:	1005003a 	cmpeq	r2,r2,zero
   15e6c:	1000021e 	bne	r2,zero,15e78 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   15e70:	002af070 	cmpltui	zero,zero,43969
   15e74:	00000106 	br	15e7c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   15e78:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   15e7c:	e037883a 	mov	sp,fp
   15e80:	df000017 	ldw	fp,0(sp)
   15e84:	dec00104 	addi	sp,sp,4
   15e88:	f800283a 	ret

00015e8c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   15e8c:	defffd04 	addi	sp,sp,-12
   15e90:	dfc00215 	stw	ra,8(sp)
   15e94:	df000115 	stw	fp,4(sp)
   15e98:	df000104 	addi	fp,sp,4
   15e9c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   15ea0:	e13fff17 	ldw	r4,-4(fp)
   15ea4:	0015e4c0 	call	15e4c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   15ea8:	003fff06 	br	15ea8 <_exit+0x1c>
   15eac:	00015c98 	cmpnei	zero,zero,1394
