hdl_lib_name = filterbanks
hdl_library_clause_name = filterbanks_lib
hdl_lib_uses_synth = common technology axi4
hdl_lib_uses_sim = 
hdl_lib_technology =

synth_files =
    src/vhdl/capture128bit.vhd
    src/vhdl/correlatorFBMem.vhd
    src/vhdl/correlatorFFT25wrapper.vhd
    src/vhdl/fb_DSP.vhd
    src/vhdl/PSSFBtesttop.vhd
    src/vhdl/PSTFBtesttop.vhd
    src/vhdl/correlatorFBtesttop.vhd
    src/vhdl/correlatorFFTwrapper.vhd
    src/vhdl/FB_top.vhd
    src/vhdl/PSSFBTop.vhd
    src/vhdl/PSTFBTop.vhd
    src/vhdl/correlatorFBTop25.vhd
    src/vhdl/FBDistFIFOWrapper.vhd
    src/vhdl/PSSFFTwrapper.vhd
    src/vhdl/PSTFFTwrapper.vhd
    src/vhdl/correlatorFBTop.vhd
    src/vhdl/fb_DSP25.vhd
    src/vhdl/PSSFBmem.vhd
    src/vhdl/PSTFBmem.vhd
    src/vhdl/URAMWrapper.vhd

test_bench_files =

regression_test_vhdl =

[modelsim_project_file]


[quartus_project_file]


[vivado_project_file]
