vendor_name = ModelSim
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/halfAdder.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/fullAdder.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/BLogic.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/1BitAU.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/4BitAU.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/41MUX.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/1BitLU.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/4BitLU.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/4Bit21MUX.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/4bitALU.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/FDDLab3.bdf
source_file = 1, C:/Users/19776219/Desktop/FDDLab3/db/FDDLab3.cbx.xml
design_name = FDDLab3
instance = comp, \Cout~output\, Cout~output, FDDLab3, 1
instance = comp, \G[0]~output\, G[0]~output, FDDLab3, 1
instance = comp, \G[1]~output\, G[1]~output, FDDLab3, 1
instance = comp, \G[2]~output\, G[2]~output, FDDLab3, 1
instance = comp, \G[3]~output\, G[3]~output, FDDLab3, 1
instance = comp, \S[0]~input\, S[0]~input, FDDLab3, 1
instance = comp, \S[1]~input\, S[1]~input, FDDLab3, 1
instance = comp, \inst3|inst8|inst|inst1|inst1~0\, inst3|inst8|inst|inst1|inst1~0, FDDLab3, 1
instance = comp, \S2~input\, S2~input, FDDLab3, 1
instance = comp, \inst9|inst5~0\, inst9|inst5~0, FDDLab3, 1
instance = comp, \inst9|inst7~0\, inst9|inst7~0, FDDLab3, 1
instance = comp, \inst9|inst10~0\, inst9|inst10~0, FDDLab3, 1
