- name: CNTPS_CTL_EL1
  long_name: "Counter-timer Physical Secure Timer Control register"
  purpose: |
       "
       Control register for the secure physical timer, usually accessible at
       EL3 but configurably accessible at EL1 in Secure state.
       "
  size: 64
  arch: armv8a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x7
        op2: 0x1
        crm: 0x2
        crn: 0xe
        operand_mnemonic: CNTPS_CTL_EL1

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x7
        op2: 0x1
        crm: 0x2
        crn: 0xe
        operand_mnemonic: CNTPS_CTL_EL1

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: ENABLE
            lsb: 0
            msb: 0

          - name: IMASK
            lsb: 1
            msb: 1

          - name: ISTATUS
            lsb: 2
            msb: 2

          - name: 0
            lsb: 3
            msb: 63
            reserved0: True
