$date
	Fri Feb 28 08:54:17 2025
$end
$version
	QuestaSim Version 2024.3_1
$end
$timescale
	1ns
$end

$scope module top $end
$var reg 1 ! clk $end
$var reg 1 " rst $end

$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var reg 1 & q $end
$var reg 1 ' qbar $end
$upscope $end

$scope module intf $end
$var wire 1 # clk $end
$var wire 1 % rst $end
$var reg 1 ( d $end
$var reg 1 ) q $end
$var reg 1 * qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0%
0#
0!
0"
x&
x'
x(
x)
x*
$end
#10
1!
1"
1#
1%
0&
1'
1(
1*
0)
1$
#20
0!
0"
0#
0%
#30
1!
1#
#40
0!
0#
#50
1!
1#
0(
0$
#60
0!
0#
#70
1!
1#
1&
0'
1(
0*
1)
1$
#80
0!
0#
#90
1!
1#
0&
1'
0(
1*
0)
0$
