--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Prueba_2.twx Prueba_2.ncd -o Prueba_2.twr Prueba_2.pcf -ucf
Pines_Prueba_2.ucf

Design file:              Prueba_2.ncd
Physical constraint file: Prueba_2.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ps2_clk     |    2.876(R)|      SLOW  |   -1.405(R)|      FAST  |clk_i_BUFGP       |   0.000|
ps2_data    |    4.767(R)|      SLOW  |   -2.389(R)|      FAST  |clk_i_BUFGP       |   0.000|
rst_i       |    3.691(R)|      SLOW  |   -1.178(R)|      FAST  |clk_i_BUFGP       |   0.000|
rx_en       |    3.977(R)|      SLOW  |   -1.007(R)|      FAST  |clk_i_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Alarm_o     |        11.656(R)|      SLOW  |         4.864(R)|      FAST  |clk_i_BUFGP       |   0.000|
Elect_o     |        11.114(R)|      SLOW  |         4.706(R)|      FAST  |clk_i_BUFGP       |   0.000|
Ing_o       |         9.151(R)|      SLOW  |         3.825(R)|      FAST  |clk_i_BUFGP       |   0.000|
Pres_o      |         9.077(R)|      SLOW  |         3.775(R)|      FAST  |clk_i_BUFGP       |   0.000|
Temp_o<0>   |         9.561(R)|      SLOW  |         4.100(R)|      FAST  |clk_i_BUFGP       |   0.000|
Temp_o<1>   |         9.597(R)|      SLOW  |         4.145(R)|      FAST  |clk_i_BUFGP       |   0.000|
Temp_o<2>   |         9.878(R)|      SLOW  |         4.353(R)|      FAST  |clk_i_BUFGP       |   0.000|
Temp_o<3>   |         9.310(R)|      SLOW  |         3.996(R)|      FAST  |clk_i_BUFGP       |   0.000|
Temp_o<4>   |         8.797(R)|      SLOW  |         3.608(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<0> |        11.900(R)|      SLOW  |         5.051(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<3> |        11.592(R)|      SLOW  |         4.729(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<6> |        11.271(R)|      SLOW  |         4.498(R)|      FAST  |clk_i_BUFGP       |   0.000|
data_o_o    |        10.766(R)|      SLOW  |         4.376(R)|      FAST  |clk_i_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    3.729|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 17 15:09:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



