{"vcs1":{"timestamp_begin":1726833613.941087053, "rt":1.42, "ut":0.30, "st":0.24}}
{"vcselab":{"timestamp_begin":1726833615.443924512, "rt":0.85, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1726833616.368052243, "rt":0.39, "ut":0.17, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726833613.361045480}
{"VCS_COMP_START_TIME": 1726833613.361045480}
{"VCS_COMP_END_TIME": 1726833617.957264135}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329748}}
{"stitch_vcselab": {"peak_mem": 215160}}
