<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element pcie_stream_out_0.buf_avs
   {
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element pcie_stream_in_0.buf_avs
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element pcie_stream_out_0.ctrl_avs
   {
      datum baseAddress
      {
         value = "16";
         type = "String";
      }
   }
   element pcie_stream_in_0.ctrl_avs
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element dc_fifo_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element dc_fifo_1
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element pcie_hard_ip_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pcie_stream_in_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pcie_stream_out_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX230KF40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="DE4_BERI.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="refclk"
   internal="pcie_hard_ip_0.refclk"
   type="conduit"
   dir="end" />
 <interface
   name="test_in"
   internal="pcie_hard_ip_0.test_in"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_rstn"
   internal="pcie_hard_ip_0.pcie_rstn"
   type="conduit"
   dir="end" />
 <interface
   name="clocks_sim"
   internal="pcie_hard_ip_0.clocks_sim"
   type="conduit"
   dir="end" />
 <interface
   name="reconfig_busy"
   internal="pcie_hard_ip_0.reconfig_busy"
   type="conduit"
   dir="end" />
 <interface
   name="pipe_ext"
   internal="pcie_hard_ip_0.pipe_ext"
   type="conduit"
   dir="end" />
 <interface
   name="powerdown"
   internal="pcie_hard_ip_0.powerdown"
   type="conduit"
   dir="end" />
 <interface
   name="tx_out"
   internal="pcie_hard_ip_0.tx_out"
   type="conduit"
   dir="end" />
 <interface name="rx_in" internal="pcie_hard_ip_0.rx_in" type="conduit" dir="end" />
 <interface
   name="fixedclk"
   internal="pcie_hard_ip_0.fixedclk"
   type="clock"
   dir="end" />
 <interface
   name="stream_in"
   internal="dc_fifo_1.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="stream_out"
   internal="dc_fifo_0.out"
   type="avalon_streaming"
   dir="start" />
 <interface name="stream_clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="stream_reset"
   internal="clk_0.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="reconfig_gxbclk"
   internal="pcie_hard_ip_0.reconfig_gxbclk"
   type="clock"
   dir="end" />
 <interface
   name="reconfig_togxb"
   internal="pcie_hard_ip_0.reconfig_togxb"
   type="conduit"
   dir="end" />
 <interface
   name="reconfig_fromgxb_0"
   internal="pcie_hard_ip_0.reconfig_fromgxb_0"
   type="conduit"
   dir="end" />
 <interface
   name="cal_blk_clk"
   internal="pcie_hard_ip_0.cal_blk_clk"
   type="clock"
   dir="end" />
 <module
   kind="altera_pcie_hard_ip"
   version="13.1"
   enabled="1"
   name="pcie_hard_ip_0">
  <parameter name="under_test" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="max_link_width" value="4" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="BAR Type">64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used</parameter>
  <parameter name="vendor_id" value="4466" />
  <parameter name="device_id" value="3556" />
  <parameter name="revision_id" value="1" />
  <parameter name="class_code" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="port_link_number" value="1" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="dll_active_report_support" value="false" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="credit_buffer_allocation_aux" value="ABSOLUTE" />
  <parameter name="RX_BUF" value="9" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="CB_PCIE_MODE" value="1" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="20" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="0" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="2" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="20" />
  <parameter name="PCIe Address 63:32">0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000</parameter>
  <parameter name="PCIe Address 31:0">0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000</parameter>
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="5" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1_0" value="17" />
  <parameter name="SLAVE_ADDRESS_MAP_3_2" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5_4" value="0" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CAL_BLK_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
 </module>
 <module
   kind="pcie_stream_in"
   version="1.0"
   enabled="1"
   name="pcie_stream_in_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="125000000" />
 </module>
 <module
   kind="pcie_stream_out"
   version="1.0"
   enabled="1"
   name="pcie_stream_out_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="125000000" />
 </module>
 <module
   kind="altera_avalon_dc_fifo"
   version="13.1"
   enabled="1"
   name="dc_fifo_0">
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="WR_SYNC_DEPTH" value="2" />
  <parameter name="RD_SYNC_DEPTH" value="2" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_dc_fifo"
   version="13.1"
   enabled="1"
   name="dc_fifo_1">
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="WR_SYNC_DEPTH" value="2" />
  <parameter name="RD_SYNC_DEPTH" value="2" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module kind="clock_source" version="13.1" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="avalon"
   version="13.1"
   start="pcie_hard_ip_0.bar1_0"
   end="pcie_stream_in_0.buf_avs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="pcie_hard_ip_0.bar1_0"
   end="pcie_stream_out_0.buf_avs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="pcie_hard_ip_0.bar2"
   end="pcie_stream_out_0.ctrl_avs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="pcie_hard_ip_0.bar2"
   end="pcie_stream_in_0.ctrl_avs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="pcie_stream_in_0.aso"
   end="dc_fifo_0.in" />
 <connection
   kind="clock"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="dc_fifo_0.in_clk" />
 <connection
   kind="clock"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="pcie_stream_in_0.clock" />
 <connection
   kind="reset"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="pcie_stream_in_0.clock_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="dc_fifo_0.in_clk_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="pcie_stream_out_0.clock" />
 <connection
   kind="reset"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="pcie_stream_out_0.clock_reset" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="dc_fifo_1.out"
   end="pcie_stream_out_0.asi" />
 <connection
   kind="clock"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="dc_fifo_1.out_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="dc_fifo_1.out_clk_reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="dc_fifo_1.in_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="dc_fifo_1.in_clk_reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="dc_fifo_0.out_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="dc_fifo_0.out_clk_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="false" />
</system>
