/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [5:0] _06_;
  wire [4:0] _07_;
  wire [6:0] _08_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [34:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [8:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [21:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_51z;
  wire [10:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_59z;
  wire [32:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [7:0] celloutsig_0_73z;
  wire celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_22z[20] ? celloutsig_0_28z : celloutsig_0_33z);
  assign celloutsig_0_38z = ~(celloutsig_0_19z | celloutsig_0_14z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_4z[11] | in_data[89]);
  assign celloutsig_0_49z = ~((celloutsig_0_12z | celloutsig_0_11z) & celloutsig_0_5z[18]);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_5z[7]) & celloutsig_0_0z[0]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[13] | in_data[106]) & celloutsig_1_1z[3]);
  assign celloutsig_0_20z = ~((1'h0 | celloutsig_0_4z[10]) & 1'h0);
  assign celloutsig_0_26z = ~((celloutsig_0_13z[3] | celloutsig_0_4z[3]) & in_data[88]);
  assign celloutsig_0_45z = ~((celloutsig_0_1z | celloutsig_0_1z) & (_02_ | celloutsig_0_3z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] | in_data[16]) & (in_data[1] | celloutsig_0_0z[3]));
  assign celloutsig_0_42z = celloutsig_0_24z | ~(celloutsig_0_26z);
  assign celloutsig_0_19z = celloutsig_0_11z | ~(celloutsig_0_5z[26]);
  assign celloutsig_1_18z = celloutsig_1_0z[13] ^ celloutsig_1_1z[4];
  assign celloutsig_0_24z = ~(in_data[27] ^ celloutsig_0_3z);
  reg [4:0] _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 5'h00;
    else _24_ <= celloutsig_1_0z[7:3];
  assign { _04_, _07_[3:2], _00_, _01_ } = _24_;
  reg [6:0] _25_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 7'h00;
    else _25_ <= { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_14z };
  assign { _08_[6:1], _05_ } = _25_;
  reg [5:0] _26_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 6'h00;
    else _26_ <= celloutsig_0_4z[16:11];
  assign { _02_, _06_[4], _03_, _06_[2:0] } = _26_;
  assign celloutsig_0_4z = { in_data[86:70], celloutsig_0_0z } & { in_data[57:39], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_0z[16:5], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } & in_data[183:160];
  assign celloutsig_0_35z = celloutsig_0_16z / { 1'h1, celloutsig_0_16z[3:2], celloutsig_0_25z };
  assign celloutsig_0_22z = { in_data[23:7], 3'h0, celloutsig_0_2z[2:1], 1'h0, celloutsig_0_10z, celloutsig_0_13z[8:1], celloutsig_0_13z[1], celloutsig_0_12z, celloutsig_0_12z } / { 1'h1, celloutsig_0_13z[8:1], celloutsig_0_13z[1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[78:73], 3'h0, celloutsig_0_2z[2:1], 1'h0 } === in_data[91:80];
  assign celloutsig_0_34z = celloutsig_0_0z[3:1] <= _08_[4:2];
  assign celloutsig_0_15z = { celloutsig_0_0z[4:3], celloutsig_0_9z, celloutsig_0_11z } <= { celloutsig_0_4z[5], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_33z = ! { in_data[27:7], celloutsig_0_27z };
  assign celloutsig_0_36z = ! { celloutsig_0_22z[26:16], celloutsig_0_26z, celloutsig_0_2z[2:1] };
  assign celloutsig_1_5z = ! { _07_[2], _00_, _01_, _04_, _07_[3:2], _00_, _01_ };
  assign celloutsig_1_7z = ! celloutsig_1_1z[5:1];
  assign celloutsig_0_9z = ! { celloutsig_0_5z[8:7], celloutsig_0_0z, celloutsig_0_4z[5:1] };
  assign celloutsig_0_12z = ! { celloutsig_0_4z[14:10], celloutsig_0_3z };
  assign celloutsig_0_28z = ! { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_2z & ~(_04_);
  assign celloutsig_0_11z = celloutsig_0_0z[4] & ~(in_data[11]);
  assign celloutsig_1_19z = { celloutsig_1_10z[12:9], celloutsig_1_5z } % { 1'h1, in_data[146:143] };
  assign celloutsig_0_0z = in_data[69] ? in_data[28:24] : in_data[15:11];
  assign celloutsig_0_41z = celloutsig_0_11z ? { celloutsig_0_4z[16:5], _08_[6:1], _05_, celloutsig_0_37z } : { celloutsig_0_4z[18:2], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_36z };
  assign celloutsig_1_0z = in_data[131] ? in_data[165:149] : in_data[128:112];
  assign celloutsig_1_1z = in_data[172] ? celloutsig_1_0z[6:0] : celloutsig_1_0z[10:4];
  assign celloutsig_1_6z = in_data[186] ? { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } : celloutsig_1_0z[14:5];
  assign celloutsig_0_25z = celloutsig_0_4z[3] ? { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_3z } : { celloutsig_0_4z[4], 1'h0, celloutsig_0_4z[2] };
  assign celloutsig_0_27z = { celloutsig_0_5z[17:11], celloutsig_0_20z, celloutsig_0_4z[5:1] } != { 3'h0, celloutsig_0_2z[2:1], celloutsig_0_19z, _08_[6:1], _05_ };
  assign celloutsig_0_59z = ~ { celloutsig_0_2z[2:1], celloutsig_0_26z };
  assign celloutsig_0_39z = ~^ { celloutsig_0_35z[3:2], celloutsig_0_14z, celloutsig_0_38z };
  assign celloutsig_0_23z = ~^ celloutsig_0_5z[21:1];
  assign celloutsig_0_72z = ^ { celloutsig_0_22z[2], celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_5z = in_data[86:54] >>> { in_data[95:89], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_4z[5:1] } >>> { celloutsig_0_4z[16:12], celloutsig_0_14z };
  assign celloutsig_0_46z = { celloutsig_0_36z, _08_[6:1], _05_, celloutsig_0_15z } ^ { in_data[29], celloutsig_0_45z, _02_, _06_[4], _03_, _06_[2:0], celloutsig_0_34z };
  assign celloutsig_0_51z = { celloutsig_0_22z[6:4], celloutsig_0_42z, celloutsig_0_4z[5:1] } ^ { celloutsig_0_16z[5:4], celloutsig_0_23z, celloutsig_0_35z };
  assign celloutsig_0_52z = { celloutsig_0_51z[8:5], celloutsig_0_49z, celloutsig_0_36z, celloutsig_0_0z } ^ { celloutsig_0_41z[15:14], celloutsig_0_46z };
  assign celloutsig_0_73z = celloutsig_0_52z[9:2] ^ { celloutsig_0_35z[5:3], celloutsig_0_42z, celloutsig_0_59z, celloutsig_0_24z };
  assign celloutsig_0_18z = ~((celloutsig_0_1z & celloutsig_0_5z[17]) | 1'h0);
  assign celloutsig_0_2z[2:1] = in_data[56:55] ^ { celloutsig_0_1z, celloutsig_0_1z };
  assign { celloutsig_0_13z[2:1], celloutsig_0_13z[8:3] } = ~ { celloutsig_0_9z, celloutsig_0_6z, in_data[18:13] };
  assign { _06_[5], _06_[3] } = { _02_, _03_ };
  assign { _07_[4], _07_[1:0] } = { _04_, _00_, _01_ };
  assign _08_[0] = _05_;
  assign celloutsig_0_13z[0] = celloutsig_0_13z[1];
  assign { celloutsig_0_2z[5:3], celloutsig_0_2z[0] } = 4'h0;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
