5 18 181 3 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (static_afunc1.vcd) 2 -o (static_afunc1.cdd) 2 -v (static_afunc1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 static_afunc1.v 9 40 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 foo 1 13 1070015 1 0 5 0 6 17 0 3f 0 3f 0 0
1 FOO_SIZE 2 0 c0000 1 0 31 0 32 17 6 0 0 0 0 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 static_afunc1.v 0 19 1
2 2 0 16 70009 1 61004 0 0 32 16 0 0
2 3 1 16 10003 0 1410 0 0 6 1 foo
2 4 37 16 10009 1 16 2 3
2 5 0 17 20002 1 1008 0 0 32 48 5 0
2 6 2c 17 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 18 7000a 1 61008 0 0 32 16 ff 0
2 8 1 18 10003 0 1410 0 0 6 1 foo
2 9 37 18 1000a 1 1a 7 8
4 4 16 1 11 6 6 4
4 6 17 1 0 9 0 4
4 9 18 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 static_afunc1.v 0 28 1
3 5 main.div2 "main.div2" 0 static_afunc1.v 30 38 1
2 10 3d 32 20006 7 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 div2 3 30 109001a 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 a 4 31 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 10 32 2 11 0 0 10
3 7 main.div2.$u2 "main.div2.$u2" 0 static_afunc1.v 0 37 1
2 11 0 33 c000c 0 1810 0 0 32 48 0 0
2 12 1 33 80008 7 180c 0 0 32 1 a
2 13 e 33 8000c 7 182c 11 12 1 18 0 1 1 1 0 0
2 14 39 33 4000e 7 82e 13 0
2 15 0 36 d000d 0 1810 0 0 32 48 0 0
2 16 1 36 60009 0 1c10 0 0 32 1 div2
2 17 37 36 6000d 1 836 15 16
2 18 0 34 1e001e 0 1810 0 0 32 48 1 0
2 19 0 34 180018 0 1810 0 0 32 48 1 0
2 20 1 34 130013 6 1808 0 0 32 1 a
2 21 10 34 130018 6 182c 19 20 32 18 0 ffffffff ffffffff 1f 0 0
2 22 47 34 130018 6 82c 21 0 div2.a
2 23 3a 34 d001a 6 581c 0 22 32 18 0 ffffffff ffffffff 7 0 0 div2
2 24 6 34 d001e 6 1838 18 23 32 18 0 ffffffff fffffffe 1 6 1
2 25 1 34 60009 0 1c10 0 0 32 1 div2
2 26 37 34 6001e 6 83a 24 25
4 14 33 4 11 26 17 14
4 26 34 6 0 0 0 14
4 17 36 6 0 0 0 14
