#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 26 02:06:14 2023
# Process ID: 33268
# Current directory: D:/FPGA_DATA/lab_practise/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log updown_2_Counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source updown_2_Counter.tcl
# Log file: D:/FPGA_DATA/lab_practise/project_2/project_2.runs/synth_1/updown_2_Counter.vds
# Journal file: D:/FPGA_DATA/lab_practise/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source updown_2_Counter.tcl -notrace
