

================================================================
== Vitis HLS Report for 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1'
================================================================
* Date:           Mon Apr  7 11:33:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.517 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_A_and_B_VITIS_LOOP_28_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [loop_pipeline.cpp:28]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [loop_pipeline.cpp:26]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 0, i1 %stream_in_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 0, i1 %stream_in2_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in2_V_last_V, i4 %stream_in2_V_strb_V, i4 %stream_in2_V_keep_V, i32 %stream_in2_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i4 %stream_in_V_strb_V, i4 %stream_in_V_keep_V, i32 %stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 0, i3 %i" [loop_pipeline.cpp:26]   --->   Operation 13 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 0, i3 %j" [loop_pipeline.cpp:28]   --->   Operation 14 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [loop_pipeline.cpp:26]   --->   Operation 15 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [loop_pipeline.cpp:26]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%icmp_ln26 = icmp_eq  i5 %indvar_flatten_load, i5 16" [loop_pipeline.cpp:26]   --->   Operation 17 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %indvar_flatten_load, i5 1" [loop_pipeline.cpp:26]   --->   Operation 18 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc19, void %VITIS_LOOP_41_3.preheader.exitStub" [loop_pipeline.cpp:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %indvar_flatten" [loop_pipeline.cpp:26]   --->   Operation 20 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [loop_pipeline.cpp:28]   --->   Operation 21 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [loop_pipeline.cpp:26]   --->   Operation 22 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_A_and_B_VITIS_LOOP_28_1_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.65ns)   --->   "%icmp_ln28 = icmp_eq  i3 %j_load, i3 4" [loop_pipeline.cpp:28]   --->   Operation 25 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i3 0, i3 %j_load" [loop_pipeline.cpp:26]   --->   Operation 26 'select' 'select_ln26' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.65ns)   --->   "%add_ln26_1 = add i3 %i_load, i3 1" [loop_pipeline.cpp:26]   --->   Operation 27 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.98ns)   --->   "%select_ln26_1 = select i1 %icmp_ln28, i3 %add_ln26_1, i3 %i_load" [loop_pipeline.cpp:26]   --->   Operation 28 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %select_ln26_1" [loop_pipeline.cpp:26]   --->   Operation 29 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i3 %select_ln26_1" [loop_pipeline.cpp:26]   --->   Operation 30 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 31 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 32 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 33 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln26" [loop_pipeline.cpp:26]   --->   Operation 34 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %select_ln26" [loop_pipeline.cpp:28]   --->   Operation 35 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %select_ln26" [loop_pipeline.cpp:28]   --->   Operation 36 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [loop_pipeline.cpp:28]   --->   Operation 37 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_11 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V" [loop_pipeline.cpp:30]   --->   Operation 38 'read' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%valuein_data = extractvalue i41 %empty_11" [loop_pipeline.cpp:30]   --->   Operation 39 'extractvalue' 'valuein_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_12 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 %stream_in2_V_last_V" [loop_pipeline.cpp:32]   --->   Operation 40 'read' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%valuein2_data = extractvalue i41 %empty_12" [loop_pipeline.cpp:32]   --->   Operation 41 'extractvalue' 'valuein2_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%switch_ln33 = switch i2 %trunc_ln28, void %arrayidx133.case.3, i2 0, void %arrayidx133.case.0, i2 1, void %arrayidx133.case.1, i2 2, void %arrayidx133.case.2" [loop_pipeline.cpp:33]   --->   Operation 42 'switch' 'switch_ln33' <Predicate = true> <Delay = 1.56>
ST_2 : Operation 43 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_2_addr" [loop_pipeline.cpp:33]   --->   Operation 43 'store' 'store_ln33' <Predicate = (trunc_ln28 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 44 'br' 'br_ln33' <Predicate = (trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_1_addr" [loop_pipeline.cpp:33]   --->   Operation 45 'store' 'store_ln33' <Predicate = (trunc_ln28 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 46 'br' 'br_ln33' <Predicate = (trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_addr" [loop_pipeline.cpp:33]   --->   Operation 47 'store' 'store_ln33' <Predicate = (trunc_ln28 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 48 'br' 'br_ln33' <Predicate = (trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln33 = store i32 %valuein_data, i2 %A_3_addr" [loop_pipeline.cpp:33]   --->   Operation 49 'store' 'store_ln33' <Predicate = (trunc_ln28 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx133.exit" [loop_pipeline.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = (trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 51 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 52 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 53 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln28" [loop_pipeline.cpp:34]   --->   Operation 54 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%switch_ln34 = switch i2 %trunc_ln26, void %arrayidx184.case.3, i2 0, void %arrayidx184.case.0, i2 1, void %arrayidx184.case.1, i2 2, void %arrayidx184.case.2" [loop_pipeline.cpp:34]   --->   Operation 55 'switch' 'switch_ln34' <Predicate = true> <Delay = 1.56>
ST_2 : Operation 56 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_2_addr" [loop_pipeline.cpp:34]   --->   Operation 56 'store' 'store_ln34' <Predicate = (trunc_ln26 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 57 'br' 'br_ln34' <Predicate = (trunc_ln26 == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_1_addr" [loop_pipeline.cpp:34]   --->   Operation 58 'store' 'store_ln34' <Predicate = (trunc_ln26 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 59 'br' 'br_ln34' <Predicate = (trunc_ln26 == 1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_addr" [loop_pipeline.cpp:34]   --->   Operation 60 'store' 'store_ln34' <Predicate = (trunc_ln26 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 61 'br' 'br_ln34' <Predicate = (trunc_ln26 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln34 = store i32 %valuein2_data, i2 %B_3_addr" [loop_pipeline.cpp:34]   --->   Operation 62 'store' 'store_ln34' <Predicate = (trunc_ln26 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx184.exit" [loop_pipeline.cpp:34]   --->   Operation 63 'br' 'br_ln34' <Predicate = (trunc_ln26 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.65ns)   --->   "%add_ln28 = add i3 %select_ln26, i3 1" [loop_pipeline.cpp:28]   --->   Operation 64 'add' 'add_ln28' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %select_ln26_1, i3 %i" [loop_pipeline.cpp:26]   --->   Operation 65 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %j" [loop_pipeline.cpp:28]   --->   Operation 66 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [loop_pipeline.cpp:28]   --->   Operation 67 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in2_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in2_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 011]
i                       (alloca             ) [ 011]
indvar_flatten          (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
store_ln0               (store              ) [ 000]
store_ln26              (store              ) [ 000]
store_ln28              (store              ) [ 000]
br_ln26                 (br                 ) [ 000]
indvar_flatten_load     (load               ) [ 000]
icmp_ln26               (icmp               ) [ 010]
add_ln26                (add                ) [ 000]
br_ln26                 (br                 ) [ 000]
store_ln26              (store              ) [ 000]
j_load                  (load               ) [ 000]
i_load                  (load               ) [ 000]
specloopname_ln0        (specloopname       ) [ 000]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
icmp_ln28               (icmp               ) [ 000]
select_ln26             (select             ) [ 000]
add_ln26_1              (add                ) [ 000]
select_ln26_1           (select             ) [ 000]
zext_ln26               (zext               ) [ 000]
trunc_ln26              (trunc              ) [ 011]
A_addr                  (getelementptr      ) [ 000]
A_1_addr                (getelementptr      ) [ 000]
A_2_addr                (getelementptr      ) [ 000]
A_3_addr                (getelementptr      ) [ 000]
zext_ln28               (zext               ) [ 000]
trunc_ln28              (trunc              ) [ 011]
specpipeline_ln28       (specpipeline       ) [ 000]
empty_11                (read               ) [ 000]
valuein_data            (extractvalue       ) [ 000]
empty_12                (read               ) [ 000]
valuein2_data           (extractvalue       ) [ 000]
switch_ln33             (switch             ) [ 000]
store_ln33              (store              ) [ 000]
br_ln33                 (br                 ) [ 000]
store_ln33              (store              ) [ 000]
br_ln33                 (br                 ) [ 000]
store_ln33              (store              ) [ 000]
br_ln33                 (br                 ) [ 000]
store_ln33              (store              ) [ 000]
br_ln33                 (br                 ) [ 000]
B_addr                  (getelementptr      ) [ 000]
B_1_addr                (getelementptr      ) [ 000]
B_2_addr                (getelementptr      ) [ 000]
B_3_addr                (getelementptr      ) [ 000]
switch_ln34             (switch             ) [ 000]
store_ln34              (store              ) [ 000]
br_ln34                 (br                 ) [ 000]
store_ln34              (store              ) [ 000]
br_ln34                 (br                 ) [ 000]
store_ln34              (store              ) [ 000]
br_ln34                 (br                 ) [ 000]
store_ln34              (store              ) [ 000]
br_ln34                 (br                 ) [ 000]
add_ln28                (add                ) [ 000]
store_ln26              (store              ) [ 000]
store_ln28              (store              ) [ 000]
br_ln28                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_in2_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_in2_V_keep_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in2_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_in2_V_strb_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in2_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="stream_in2_V_last_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_A_and_B_VITIS_LOOP_28_1_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_11_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="41" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_12_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="41" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="A_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="A_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="A_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="A_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln33_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln33_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln33_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln33_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="B_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="B_1_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="B_2_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="B_3_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln34_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln34_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln34_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln34_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln26_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln28_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar_flatten_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln26_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln26_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln26_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln28_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln26_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln26_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln26_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln26_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln26_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln28_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln28_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="valuein_data_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="41" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valuein_data/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="valuein2_data_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="41" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valuein2_data/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln28_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln26_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="1"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln28_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="1"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="j_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="indvar_flatten_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="115"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="134" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="127" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="120" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="141" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="186" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="179" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="172" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="193" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="239" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="259" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="262" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="265" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="262" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="304"><net_src comp="285" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="271" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="316"><net_src comp="271" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="96" pin="5"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="328"><net_src comp="108" pin="5"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="337"><net_src comp="271" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="285" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="333" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="84" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="359"><net_src comp="88" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="366"><net_src comp="92" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="254" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {2 }
	Port: B_1 | {2 }
	Port: B_2 | {2 }
	Port: B_3 | {2 }
	Port: A | {2 }
	Port: A_1 | {2 }
	Port: A_2 | {2 }
	Port: A_3 | {2 }
 - Input state : 
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in_V_data_V | {2 }
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in_V_keep_V | {2 }
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in_V_strb_V | {2 }
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in_V_last_V | {2 }
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in2_V_data_V | {2 }
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in2_V_keep_V | {2 }
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in2_V_strb_V | {2 }
	Port: matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 : stream_in2_V_last_V | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln28 : 1
		indvar_flatten_load : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		store_ln26 : 3
	State 2
		icmp_ln28 : 1
		select_ln26 : 2
		add_ln26_1 : 1
		select_ln26_1 : 2
		zext_ln26 : 3
		trunc_ln26 : 3
		A_addr : 4
		A_1_addr : 4
		A_2_addr : 4
		A_3_addr : 4
		zext_ln28 : 3
		trunc_ln28 : 3
		switch_ln33 : 4
		store_ln33 : 5
		store_ln33 : 5
		store_ln33 : 5
		store_ln33 : 5
		B_addr : 4
		B_1_addr : 4
		B_2_addr : 4
		B_3_addr : 4
		switch_ln34 : 4
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		store_ln34 : 5
		add_ln28 : 3
		store_ln26 : 3
		store_ln28 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln26_fu_248   |    0    |    13   |
|    add   |   add_ln26_1_fu_279  |    0    |    11   |
|          |    add_ln28_fu_333   |    0    |    11   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln26_fu_242   |    0    |    13   |
|          |   icmp_ln28_fu_265   |    0    |    11   |
|----------|----------------------|---------|---------|
|  select  |  select_ln26_fu_271  |    0    |    3    |
|          | select_ln26_1_fu_285 |    0    |    3    |
|----------|----------------------|---------|---------|
|   read   |  empty_11_read_fu_96 |    0    |    0    |
|          | empty_12_read_fu_108 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln26_fu_293   |    0    |    0    |
|          |   zext_ln28_fu_305   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln26_fu_301  |    0    |    0    |
|          |   trunc_ln28_fu_313  |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue|  valuein_data_fu_317 |    0    |    0    |
|          | valuein2_data_fu_325 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    65   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_356      |    3   |
|indvar_flatten_reg_363|    5   |
|       j_reg_349      |    3   |
+----------------------+--------+
|         Total        |   11   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   65   |
+-----------+--------+--------+
