# Digital System Design Lab

We use VHDL to program FPGA. Here is the homework of this course.

### lab1 Hardware Design
- led blink

### lab2 Simulation
- multiplexer 2 to 1

### lab3 Basic Use
- full adder
- variable and signal
- 3-8 decoder

### lab4 Register and FSM
- decimal counter
- sequence signal generator
- sequence signal detector

### lab5 Seven Segment Display
- 7-segment display clock
- fibonacci sequence computer

### lab6 step motor and multiplier
- step motor
- combination-addition multiplier
- repetitive-addition multiplier
- pipeline-addition multiplier