

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 23:18:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.714 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  77.000 ns|  77.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                              |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |out_local_V_myproject_fu_121  |myproject  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 13 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i44 %empty"   --->   Operation 14 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_8 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 15 'read' 'empty_8' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i44 %empty_8"   --->   Operation 16 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_9 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 17 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i44 %empty_9"   --->   Operation 18 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_10 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 19 'read' 'empty_10' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_10"   --->   Operation 20 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%empty_11 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 21 'read' 'empty_11' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i44 %empty_11"   --->   Operation 22 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_12 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 23 'read' 'empty_12' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue i44 %empty_12"   --->   Operation 24 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%empty_13 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 25 'read' 'empty_13' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue i44 %empty_13"   --->   Operation 26 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty_14 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 27 'read' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue i44 %empty_14"   --->   Operation 28 'extractvalue' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 29 'read' 'empty_15' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue i44 %empty_15"   --->   Operation 30 'extractvalue' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.71>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V = shl i32 %tmp_data_V_1, i32 16"   --->   Operation 31 'shl' 'in_local_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%in_local_V_1 = shl i32 %tmp_data_V_2, i32 16"   --->   Operation 32 'shl' 'in_local_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%in_local_V_2 = shl i32 %tmp_data_V_3, i32 16"   --->   Operation 33 'shl' 'in_local_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%in_local_V_3 = shl i32 %tmp_data_V_4, i32 16"   --->   Operation 34 'shl' 'in_local_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%in_local_V_4 = shl i32 %tmp_data_V_5, i32 16"   --->   Operation 35 'shl' 'in_local_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%in_local_V_5 = shl i32 %tmp_data_V_6, i32 16"   --->   Operation 36 'shl' 'in_local_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%in_local_V_6 = shl i32 %tmp_data_V_7, i32 16"   --->   Operation 37 'shl' 'in_local_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%in_local_V_7 = shl i32 %tmp_data_V_8, i32 16"   --->   Operation 38 'shl' 'in_local_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%in_local_V_8 = shl i32 %tmp_data_V_9, i32 16"   --->   Operation 39 'shl' 'in_local_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_16 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V"   --->   Operation 40 'read' 'empty_16' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue i44 %empty_16"   --->   Operation 41 'extractvalue' 'tmp_data_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%in_local_V_9 = shl i32 %tmp_data_V_10, i32 16"   --->   Operation 42 'shl' 'in_local_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (4.71ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V, i32 %in_local_V_1, i32 %in_local_V_2, i32 %in_local_V_3, i32 %in_local_V_4, i32 %in_local_V_5, i32 %in_local_V_6, i32 %in_local_V_7, i32 %in_local_V_8, i32 %in_local_V_9" [firmware/myproject_axi.cpp:30]   --->   Operation 43 'call' 'out_local_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%ret_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %out_local_V, i32 16, i32 31"   --->   Operation 44 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln902 = trunc i32 %out_local_V"   --->   Operation 45 'trunc' 'trunc_ln902' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.43>
ST_11 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V, i32 31"   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.86ns)   --->   "%icmp_ln902 = icmp_eq  i16 %trunc_ln902, i16 0"   --->   Operation 47 'icmp' 'icmp_ln902' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 48 [1/1] (1.01ns)   --->   "%ret_V_1 = add i16 %ret_V, i16 1"   --->   Operation 48 'add' 'ret_V_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%select_ln901 = select i1 %icmp_ln902, i16 %ret_V, i16 %ret_V_1"   --->   Operation 49 'select' 'select_ln901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 50 [1/1] (0.42ns) (out node of the LUT)   --->   "%ret_V_3 = select i1 %p_Result_s, i16 %select_ln901, i16 %ret_V"   --->   Operation 50 'select' 'ret_V_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i16 %ret_V_3"   --->   Operation 51 'sext' 'sext_ln399' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %sext_ln399, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0"   --->   Operation 52 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 53 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r_V_data_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_keep_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_strb_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_user_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_id_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_dest_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r_V_data_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_keep_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_strb_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_user_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_id_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_dest_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %sext_ln399, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0"   --->   Operation 71 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [firmware/myproject_axi.cpp:47]   --->   Operation 72 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 0000000000000]
tmp_data_V_1      (extractvalue ) [ 0011111111100]
empty_8           (read         ) [ 0000000000000]
tmp_data_V_2      (extractvalue ) [ 0001111111100]
empty_9           (read         ) [ 0000000000000]
tmp_data_V_3      (extractvalue ) [ 0000111111100]
empty_10          (read         ) [ 0000000000000]
tmp_data_V_4      (extractvalue ) [ 0000011111100]
empty_11          (read         ) [ 0000000000000]
tmp_data_V_5      (extractvalue ) [ 0000001111100]
empty_12          (read         ) [ 0000000000000]
tmp_data_V_6      (extractvalue ) [ 0000000111100]
empty_13          (read         ) [ 0000000000000]
tmp_data_V_7      (extractvalue ) [ 0000000011100]
empty_14          (read         ) [ 0000000000000]
tmp_data_V_8      (extractvalue ) [ 0000000001100]
empty_15          (read         ) [ 0000000000000]
tmp_data_V_9      (extractvalue ) [ 0000000000100]
in_local_V        (shl          ) [ 0000000000000]
in_local_V_1      (shl          ) [ 0000000000000]
in_local_V_2      (shl          ) [ 0000000000000]
in_local_V_3      (shl          ) [ 0000000000000]
in_local_V_4      (shl          ) [ 0000000000000]
in_local_V_5      (shl          ) [ 0000000000000]
in_local_V_6      (shl          ) [ 0000000000000]
in_local_V_7      (shl          ) [ 0000000000000]
in_local_V_8      (shl          ) [ 0000000000000]
empty_16          (read         ) [ 0000000000000]
tmp_data_V_10     (extractvalue ) [ 0000000000000]
in_local_V_9      (shl          ) [ 0000000000000]
out_local_V       (call         ) [ 0000000000010]
ret_V             (partselect   ) [ 0000000000010]
trunc_ln902       (trunc        ) [ 0000000000010]
p_Result_s        (bitselect    ) [ 0000000000000]
icmp_ln902        (icmp         ) [ 0000000000000]
ret_V_1           (add          ) [ 0000000000000]
select_ln901      (select       ) [ 0000000000000]
ret_V_3           (select       ) [ 0000000000000]
sext_ln399        (sext         ) [ 0000000000001]
spectopmodule_ln0 (spectopmodule) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
write_ln304       (write        ) [ 0000000000000]
ret_ln47          (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_r_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_r_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_r_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_r_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_r_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="44" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="0" index="3" bw="4" slack="0"/>
<pin id="77" dir="0" index="4" bw="1" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="1" slack="0"/>
<pin id="80" dir="0" index="7" bw="1" slack="0"/>
<pin id="81" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_8/2 empty_9/3 empty_10/4 empty_11/5 empty_12/6 empty_13/7 empty_14/8 empty_15/9 empty_16/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="1" slack="0"/>
<pin id="98" dir="0" index="7" bw="1" slack="0"/>
<pin id="99" dir="0" index="8" bw="16" slack="0"/>
<pin id="100" dir="0" index="9" bw="1" slack="0"/>
<pin id="101" dir="0" index="10" bw="1" slack="0"/>
<pin id="102" dir="0" index="11" bw="1" slack="0"/>
<pin id="103" dir="0" index="12" bw="1" slack="0"/>
<pin id="104" dir="0" index="13" bw="1" slack="0"/>
<pin id="105" dir="0" index="14" bw="1" slack="0"/>
<pin id="106" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="out_local_V_myproject_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="0" index="3" bw="32" slack="0"/>
<pin id="126" dir="0" index="4" bw="32" slack="0"/>
<pin id="127" dir="0" index="5" bw="32" slack="0"/>
<pin id="128" dir="0" index="6" bw="32" slack="0"/>
<pin id="129" dir="0" index="7" bw="32" slack="0"/>
<pin id="130" dir="0" index="8" bw="32" slack="0"/>
<pin id="131" dir="0" index="9" bw="32" slack="0"/>
<pin id="132" dir="0" index="10" bw="32" slack="0"/>
<pin id="133" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out_local_V/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="44" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 tmp_data_V_2/2 tmp_data_V_3/3 tmp_data_V_4/4 tmp_data_V_5/5 tmp_data_V_6/6 tmp_data_V_7/7 tmp_data_V_8/8 tmp_data_V_9/9 tmp_data_V_10/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="in_local_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="9"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="in_local_V_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="8"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_1/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="in_local_V_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="7"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_2/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="in_local_V_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="6"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_3/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="in_local_V_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="5"/>
<pin id="165" dir="0" index="1" bw="6" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_4/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="in_local_V_5_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="4"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_5/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="in_local_V_6_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="3"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_6/10 "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_local_V_7_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_7/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="in_local_V_8_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_8/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="in_local_V_9_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="in_local_V_9/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="ret_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="0" index="3" bw="6" slack="0"/>
<pin id="205" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln902_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln902/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Result_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln902_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln902/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ret_V_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln901_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="1"/>
<pin id="234" dir="0" index="2" bw="16" slack="0"/>
<pin id="235" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln901/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ret_V_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="16" slack="1"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_3/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln399_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln399/11 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_data_V_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="9"/>
<pin id="252" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_data_V_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="8"/>
<pin id="257" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_data_V_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="7"/>
<pin id="262" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_data_V_4_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="6"/>
<pin id="267" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_data_V_5_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="5"/>
<pin id="272" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_data_V_6_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="4"/>
<pin id="277" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_data_V_7_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="3"/>
<pin id="282" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_data_V_8_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_8 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_data_V_9_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_9 "/>
</bind>
</comp>

<comp id="295" class="1005" name="out_local_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_local_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="ret_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="307" class="1005" name="trunc_ln902_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln902 "/>
</bind>
</comp>

<comp id="312" class="1005" name="sext_ln399_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln399 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="90" pin=9"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="90" pin=10"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="90" pin=11"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="90" pin=12"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="90" pin=13"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="90" pin=14"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="138"><net_src comp="72" pin="8"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="144"><net_src comp="139" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="150"><net_src comp="145" pin="2"/><net_sink comp="121" pin=2"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="156"><net_src comp="151" pin="2"/><net_sink comp="121" pin=3"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="162"><net_src comp="157" pin="2"/><net_sink comp="121" pin=4"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="168"><net_src comp="163" pin="2"/><net_sink comp="121" pin=5"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="174"><net_src comp="169" pin="2"/><net_sink comp="121" pin=6"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="180"><net_src comp="175" pin="2"/><net_sink comp="121" pin=7"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="186"><net_src comp="181" pin="2"/><net_sink comp="121" pin=8"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="192"><net_src comp="187" pin="2"/><net_sink comp="121" pin=9"/></net>

<net id="197"><net_src comp="135" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="2"/><net_sink comp="121" pin=10"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="121" pin="11"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="121" pin="11"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="221" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="214" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="253"><net_src comp="135" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="258"><net_src comp="135" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="263"><net_src comp="135" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="268"><net_src comp="135" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="273"><net_src comp="135" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="278"><net_src comp="135" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="283"><net_src comp="135" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="288"><net_src comp="135" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="293"><net_src comp="135" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="298"><net_src comp="121" pin="11"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="303"><net_src comp="200" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="310"><net_src comp="210" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="315"><net_src comp="245" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="90" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r_V_data_V | {12 }
	Port: out_r_V_keep_V | {12 }
	Port: out_r_V_strb_V | {12 }
	Port: out_r_V_user_V | {12 }
	Port: out_r_V_last_V | {12 }
	Port: out_r_V_id_V | {12 }
	Port: out_r_V_dest_V | {12 }
 - Input state : 
	Port: myproject_axi : in_r_V_data_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: myproject_axi : in_r_V_keep_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: myproject_axi : in_r_V_strb_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: myproject_axi : in_r_V_user_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: myproject_axi : in_r_V_last_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: myproject_axi : in_r_V_id_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: myproject_axi : in_r_V_dest_V | {1 2 3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		in_local_V_9 : 1
		out_local_V : 1
		ret_V : 2
		trunc_ln902 : 2
	State 11
		select_ln901 : 1
		ret_V_3 : 2
		sext_ln399 : 3
		write_ln304 : 4
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   call   | out_local_V_myproject_fu_121 |    0    |   1048  |
|----------|------------------------------|---------|---------|
|  select  |      select_ln901_fu_231     |    0    |    16   |
|          |        ret_V_3_fu_238        |    0    |    16   |
|----------|------------------------------|---------|---------|
|    add   |        ret_V_1_fu_226        |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln902_fu_221      |    0    |    13   |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_72        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |        grp_write_fu_90       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|          grp_fu_135          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       in_local_V_fu_139      |    0    |    0    |
|          |      in_local_V_1_fu_145     |    0    |    0    |
|          |      in_local_V_2_fu_151     |    0    |    0    |
|          |      in_local_V_3_fu_157     |    0    |    0    |
|    shl   |      in_local_V_4_fu_163     |    0    |    0    |
|          |      in_local_V_5_fu_169     |    0    |    0    |
|          |      in_local_V_6_fu_175     |    0    |    0    |
|          |      in_local_V_7_fu_181     |    0    |    0    |
|          |      in_local_V_8_fu_187     |    0    |    0    |
|          |      in_local_V_9_fu_193     |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         ret_V_fu_200         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln902_fu_210      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|       p_Result_s_fu_214      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln399_fu_245      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1116  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| out_local_V_reg_295|   32   |
|    ret_V_reg_300   |   16   |
| sext_ln399_reg_312 |   32   |
|tmp_data_V_1_reg_250|   32   |
|tmp_data_V_2_reg_255|   32   |
|tmp_data_V_3_reg_260|   32   |
|tmp_data_V_4_reg_265|   32   |
|tmp_data_V_5_reg_270|   32   |
|tmp_data_V_6_reg_275|   32   |
|tmp_data_V_7_reg_280|   32   |
|tmp_data_V_8_reg_285|   32   |
|tmp_data_V_9_reg_290|   32   |
| trunc_ln902_reg_307|   16   |
+--------------------+--------+
|        Total       |   384  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p8  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  0.489  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1116  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   384  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   384  |  1125  |
+-----------+--------+--------+--------+
