Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun  2 20:27:23 2024
| Host         : jim running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |               7 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1055 |          567 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------+-----------------------------+------------------+----------------+
|           Clock Signal           |          Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------+-----------------------------+------------------+----------------+
|  uIFetch/pc_reg[15]_1            |                                 |                             |                1 |              1 |
|  uIFetch/pc_reg[15]_3            |                                 |                             |                1 |              1 |
|  uIFetch/register_reg[1][31]     |                                 |                             |                1 |              1 |
|  clkIn_IBUF_BUFG                 |                                 |                             |                1 |              2 |
| ~ucpuclk/inst/clk_out1           |                                 |                             |                1 |              4 |
|  usegclk/CLK                     | uIFetch/curdata_reg[3][0]       |                             |                5 |              7 |
|  useg/seg_ctrr_reg[7]_i_2_n_1    |                                 |                             |                2 |              8 |
|  useg/seg_ctrl_reg[7]_i_2_n_1    |                                 |                             |                3 |              8 |
|  uIFetch/chip_sel_reg[7][0]      |                                 | uDecoder/SR[0]              |                5 |             16 |
|  uIFetch/register_reg[31][16][0] |                                 |                             |                5 |             16 |
| ~ucpuclk/inst/clk_out1           | uIFetch/pc[0]_i_1_n_1           | uDecoder/SR[0]              |                4 |             16 |
|  usegclk/CLK                     | uIFetch/chip_sel_reg[7][0]      | uDecoder/SR[0]              |                4 |             16 |
|  rst_IBUF_BUFG                   |                                 |                             |               17 |             21 |
|  clkIn_IBUF_BUFG                 | rst_IBUF_BUFG                   | usegclk/cnt_2ms[31]_i_1_n_1 |                8 |             31 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[16][31][0] | uDecoder/SR[0]              |               13 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[19][31][0] | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[28][31][0] | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[26][31][0] | uDecoder/SR[0]              |               16 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[21][31][0] | uDecoder/SR[0]              |               18 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[18][31][0] | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[20][31][0] | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[2][31][0]  | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[30][31][0] | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[14][31][0] | uDecoder/SR[0]              |               20 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[17][31][0] | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[31][31][0] | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[13][31][0] | uDecoder/SR[0]              |               14 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[29][31][0] | uDecoder/SR[0]              |               14 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[23][31][0] | uDecoder/SR[0]              |               15 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[11][31][0] | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[6][31][0]  | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[8][31][0]  | uDecoder/SR[0]              |               21 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[3][31][0]  | uDecoder/SR[0]              |               18 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[4][31][0]  | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[5][31][0]  | uDecoder/SR[0]              |               15 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[7][31][0]  | uDecoder/SR[0]              |               22 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[25][31][0] | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/E[0]                    | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[24][31][0] | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[10][31][0] | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[9][31][0]  | uDecoder/SR[0]              |               23 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[22][31][0] | uDecoder/SR[0]              |               17 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[27][31][0] | uDecoder/SR[0]              |               18 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[12][31][0] | uDecoder/SR[0]              |               19 |             32 |
|  ucpuclk/inst/clk_out1           | uIFetch/register_reg[15][31][0] | uDecoder/SR[0]              |               19 |             32 |
|  n_0_116_BUFG                    |                                 |                             |               11 |             33 |
|  ucpuclk/inst/clk_out1           |                                 |                             |               17 |             36 |
+----------------------------------+---------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     2 |
| 16+    |                    39 |
+--------+-----------------------+


