| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 398360777000 trigcon
DW ran21
SA @SHEET=4 
SA @NAME=RAN21 
SA @DATETIME=11-19-2004_14:52 
|Q virtex2p:fdce 1
AS virtex2p:fdce @INIT=0
AS virtex2p:fdce LIBVER=2.0.0
AS virtex2p:fdce LEVEL=XILINX
AS virtex2p:fdce DEVICE=DFF
AS virtex2p:fdce PINORDER=C CE CLR D Q
AP virtex2p:fdce 1 PINTYPE=IN
AP virtex2p:fdce 2 PINTYPE=IN
AP virtex2p:fdce 3 PINTYPE=IN
AP virtex2p:fdce 4 PINTYPE=IN
AP virtex2p:fdce 5 PINTYPE=OUT
|Q virtex2:fd 1
AS virtex2:fd @INIT=0
AS virtex2:fd DEVICE=DFF
AS virtex2:fd LIBVER=2.0.0
AS virtex2:fd LEVEL=XILINX
AS virtex2:fd PINORDER=C D Q
AP virtex2:fd 1 PINTYPE=IN
AP virtex2:fd 2 PINTYPE=IN
AP virtex2:fd 3 PINTYPE=OUT
|Q virtex2:srl16 1
AS virtex2:srl16 LEVEL=XILINX
AS virtex2:srl16 LIBVER=2.0.0
AS virtex2:srl16 @INIT="0000"
AS virtex2:srl16 PINORDER=A0 A1 A2 A3 CLK D Q
AP virtex2:srl16 1 PINTYPE=IN
AP virtex2:srl16 2 PINTYPE=IN
AP virtex2:srl16 3 PINTYPE=IN
AP virtex2:srl16 4 PINTYPE=IN
AP virtex2:srl16 5 PINTYPE=IN
AP virtex2:srl16 6 PINTYPE=IN
AP virtex2:srl16 7 PINTYPE=OUT
|Q virtex2:xnor2 1
AS virtex2:xnor2 DEVICE=XNOR
AS virtex2:xnor2 LEVEL=XILINX
AS virtex2:xnor2 LIBVER=2.0.0
AS virtex2:xnor2 PINORDER=I0 I1 O
AP virtex2:xnor2 1 PINTYPE=IN
AP virtex2:xnor2 2 PINTYPE=IN
AP virtex2:xnor2 3 PARAM=INV
AP virtex2:xnor2 3 PINTYPE=OUT
W virtex2p:fdce $4I1181
I $4I1181 virtex2p:fdce CLK EN RST FBRB63 OUT14 
W virtex2:fd $4I682
I $4I682 virtex2:fd CLK $4N685 $4N688 
W virtex2:fd $4I726
I $4I726 virtex2:fd CLK $4N729 FBPB50 
W virtex2:srl16 $4I916
I $4I916 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $4N688 $4N729 @INIT=0000`
W virtex2:srl16 $4I920
I $4I920 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $4N652 $4N685 @INIT=0000`
W virtex2:srl16 $4I924
I $4I924 virtex2:srl16 LOGICH LOGICL LOGICH LOGICL CLK FBPB50 $4N926 @INIT=0000`
W virtex2:fd $4I925
I $4I925 virtex2:fd CLK $4N926 FBPB57 
W virtex2:xnor2 $4I642
I $4I642 virtex2:xnor2 FBPB50 FBPB57 FBPB0 
W virtex2:srl16 $4I919
I $4I919 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBPB0 $4N652 @INIT=0000`INIT=0000`
W virtex2:xnor2 $4I1140
I $4I1140 virtex2:xnor2 FBRB62 FBRB63 FBRB0 
W virtex2:srl16 $4I1141
I $4I1141 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBRB0 $4N1156 @INIT=0000`INIT=0000`
W virtex2:srl16 $4I1161
I $4I1161 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $4N1156 $4N1155 @INIT=0000`
W virtex2:srl16 $4I1136
I $4I1136 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $4N1155 $4N1134 @INIT=0000`
W virtex2:srl16 $4I1135
I $4I1135 virtex2:srl16 LOGICH LOGICL LOGICH LOGICH CLK $4N1134 FBRB62 @INIT=0000`
W virtex2:fd $4I1132
I $4I1132 virtex2:fd CLK FBRB62 FBRB63 
W virtex2:xnor2 $4I1042
I $4I1042 virtex2:xnor2 FBQB59 FBQB60 FBQB0 
W virtex2:srl16 $4I1031
I $4I1031 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBQB0 $4N1040 INIT=0000`@INIT=0000`
W virtex2:srl16 $4I1032
I $4I1032 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $4N1040 $4N1044 @INIT=0000`
W virtex2:srl16 $4I1033
I $4I1033 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $4N1044 $4N1122 @INIT=0000`
W virtex2:srl16 $4I1130
I $4I1130 virtex2:srl16 LOGICL LOGICH LOGICL LOGICH CLK $4N1122 FBQB59 @INIT=0000`
W virtex2:fd $4I1027
I $4I1027 virtex2:fd CLK FBQB59 FBQB60 
W virtex2p:fdce $4I1176
I $4I1176 virtex2p:fdce CLK EN RST FBQB60 OUT13 
W virtex2p:fdce $4I1171
I $4I1171 virtex2p:fdce CLK EN RST FBPB57 OUT12 
P ? CLK
I CLK ? CLK
P ? EN
I EN ? EN
P ? RST
I RST ? RST
EW
