#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  3 14:18:20 2020
# Process ID: 3497901
# Current directory: /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/example_led_sciv_example_system_0_0_synth_1
# Command line: vivado -log example_led_sciv_example_system_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_led_sciv_example_system_0_0.tcl
# Log file: /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/example_led_sciv_example_system_0_0_synth_1/example_led_sciv_example_system_0_0.vds
# Journal file: /home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/example_led_sciv_example_system_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source example_led_sciv_example_system_0_0.tcl -notrace
Command: synth_design -top example_led_sciv_example_system_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'example_led_sciv_example_system_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3498406 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1973.191 ; gain = 201.688 ; free physical = 414 ; free virtual = 17045
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_led_sciv_example_system_0_0' [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_sciv_example_system_0_0/synth/example_led_sciv_example_system_0_0.vhd:65]
INFO: [Synth 8-3491] module 'sciv_example_system' declared at '/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/system/sciv_example_system.vhd:13' bound to instance 'U0' of component 'sciv_example_system' [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_sciv_example_system_0_0/synth/example_led_sciv_example_system_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'sciv_example_system' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/system/sciv_example_system.vhd:25]
INFO: [Synth 8-638] synthesizing module 'sciv_base_system' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/system/sciv_base_system.vhd:29]
INFO: [Synth 8-638] synthesizing module 'sciv_core' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/sciv_core.vhd:57]
INFO: [Synth 8-638] synthesizing module 'fetch' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/fetch.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'fetch' (1#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/fetch.vhd:46]
INFO: [Synth 8-638] synthesizing module 'decode' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode.vhd:89]
INFO: [Synth 8-638] synthesizing module 'decode_uc' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode_uc.vhd:92]
WARNING: [Synth 8-614] signal 'imm_i' is read in the process but is not in the sensitivity list [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode_uc.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'decode_uc' (2#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode_uc.vhd:92]
INFO: [Synth 8-638] synthesizing module 'microcode_mem' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:46]
WARNING: [Synth 8-3848] Net u_mem[64] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[63] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[62] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[61] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[60] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[59] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[58] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[57] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[56] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[55] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[54] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[53] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[52] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[51] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[50] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[49] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[48] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[47] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[46] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[45] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[44] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[43] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
WARNING: [Synth 8-3848] Net u_mem[42] in module/entity microcode_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'microcode_mem' (3#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/microcode_mem.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'decode' (4#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode.vhd:89]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/execute.vhd:97]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/alu.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/alu.vhd:45]
INFO: [Synth 8-638] synthesizing module 'comp' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/comp.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'comp' (6#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/comp.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'execute' (7#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/execute.vhd:97]
INFO: [Synth 8-638] synthesizing module 'memory_access' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/memory_access.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'memory_access' (8#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/memory_access.vhd:78]
INFO: [Synth 8-638] synthesizing module 'write_back' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/write_back.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'write_back' (9#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/write_back.vhd:59]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/reg_file.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (10#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/reg_file.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sciv_core' (11#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/sciv_core.vhd:57]
INFO: [Synth 8-638] synthesizing module 'code_mem' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[511] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[510] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[509] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[508] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[507] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[506] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[505] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[504] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[503] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[502] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[501] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[500] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[499] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[498] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[497] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[496] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[495] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[494] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[493] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[492] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[491] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[490] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[489] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[488] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[487] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[486] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[485] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[484] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[483] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[482] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[481] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[480] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[479] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[478] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[477] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[476] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[475] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[474] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[473] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[472] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[471] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[470] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[469] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[468] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[467] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[466] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[465] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[464] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[463] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[462] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[461] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[460] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[459] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[458] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[457] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[456] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[455] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[454] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[453] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[452] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[451] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[450] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[449] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[448] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[447] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[446] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[445] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[444] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[443] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[442] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[441] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[440] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[439] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[438] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[437] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[436] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
WARNING: [Synth 8-3848] Net mem[435] in module/entity code_mem does not have driver. [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:21]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'code_mem' (12#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/code_mem.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mem_interconnect' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/mem_interconnect.vhd:49]
	Parameter MAX_LIMIT bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mem_interconnect' (13#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/mem_interconnect.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ram' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/ram.vhd:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ram' (14#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/infrastructure/ram.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sciv_base_system' (15#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/system/sciv_base_system.vhd:29]
INFO: [Synth 8-638] synthesizing module 'gpio' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/peripherals/gpio.vhd:28]
INFO: [Synth 8-638] synthesizing module 'reg_if' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/peripherals/reg_if.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'reg_if' (16#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/peripherals/reg_if.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'gpio' (17#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/peripherals/gpio.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'sciv_example_system' (18#1) [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/system/sciv_example_system.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'example_led_sciv_example_system_0_0' (19#1) [/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.srcs/sources_1/bd/example_led/ip/example_led_sciv_example_system_0_0/synth/example_led_sciv_example_system_0_0.vhd:65]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[31]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[30]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[29]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[28]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[27]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[26]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[25]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[24]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[23]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[22]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[21]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[20]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[19]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[18]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[17]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[16]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[15]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[14]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[13]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[12]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[11]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[10]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[9]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[8]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[7]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[6]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[5]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[4]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[3]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[2]
WARNING: [Synth 8-3331] design reg_if has unconnected port i_addr[1]
WARNING: [Synth 8-3331] design mem_interconnect has unconnected port o_port0_clk
WARNING: [Synth 8-3331] design mem_interconnect has unconnected port o_port0_rst
WARNING: [Synth 8-3331] design mem_interconnect has unconnected port o_port1_clk
WARNING: [Synth 8-3331] design mem_interconnect has unconnected port o_port1_rst
WARNING: [Synth 8-3331] design mem_interconnect has unconnected port i_clk
WARNING: [Synth 8-3331] design mem_interconnect has unconnected port i_rst
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[31]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[30]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[29]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[28]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[27]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[26]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[25]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[24]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[23]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[22]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[21]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[20]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[19]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[18]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[17]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[16]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[15]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[14]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[13]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[12]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[11]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[10]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[9]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[8]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[7]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[1]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[0]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_en
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[31]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[30]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[29]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[28]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[27]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[26]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[25]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[24]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[23]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[22]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[21]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[20]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[19]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[18]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[17]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[16]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[15]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[14]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[13]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[12]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[11]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[1]
WARNING: [Synth 8-3331] design code_mem has unconnected port i_addr[0]
WARNING: [Synth 8-3331] design alu has unconnected port i_clk
WARNING: [Synth 8-3331] design microcode_mem has unconnected port i_addr[7]
WARNING: [Synth 8-3331] design decode_uc has unconnected port i_data[31]
WARNING: [Synth 8-3331] design decode_uc has unconnected port i_data[30]
WARNING: [Synth 8-3331] design decode_uc has unconnected port i_data[29]
WARNING: [Synth 8-3331] design decode_uc has unconnected port i_data[28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2044.910 ; gain = 273.406 ; free physical = 377 ; free virtual = 17150
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2059.754 ; gain = 288.250 ; free physical = 335 ; free virtual = 17134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2059.754 ; gain = 288.250 ; free physical = 335 ; free virtual = 17134
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2059.754 ; gain = 0.000 ; free physical = 183 ; free virtual = 17018
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.473 ; gain = 0.000 ; free physical = 161 ; free virtual = 16942
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2232.441 ; gain = 2.969 ; free physical = 160 ; free virtual = 16941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 228 ; free virtual = 17079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 228 ; free virtual = 17078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 228 ; free virtual = 17078
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'o_wb_reg_reg[4:0]' into 'fw_bu00_reg[0][4:0]' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode_uc.vhd:544]
INFO: [Synth 8-4471] merging register 'o_mem_data_reg[31:0]' into 'o_rs2_reg[31:0]' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode_uc.vhd:548]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/decode_uc.vhd:222]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/alu.vhd:195]
WARNING: [Synth 8-327] inferring latch for variable 'shiftright_logic_reg' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/alu.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'shiftleft_reg' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/alu.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'cmp_result_reg' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/execute.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'operand1_reg' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/execute.vhd:145]
WARNING: [Synth 8-327] inferring latch for variable 'operand2_reg' [/home/veeyceey/Documents/workspace/github/AUK-V/src/rtl/execute.vhd:150]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 167 ; free virtual = 17014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 81    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 42    
	  32 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  10 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fetch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module decode_uc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  10 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
Module comp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module memory_access 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module write_back 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module mem_interconnect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module reg_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[31]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[30]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[29]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[28]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[27]
WARNING: [Synth 8-3331] design ram has unconnected port i_addr[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[11]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[12]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[13]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[14]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[15]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[16]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[17]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[18]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[19]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[20]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[21]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[22]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[23]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[24]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[25]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[26]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[27]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[28]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[29]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[30]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[31]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[0]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/o_wb_en_reg' (FDCE) to 'U0/SC0/SC0/DE0/DU0/wb_we_buff_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[1]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/imm_reg[27]' (LD) to 'U0/SC0/SC0/DE0/DU0/imm_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/imm_reg[28]' (LD) to 'U0/SC0/SC0/DE0/DU0/imm_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/imm_reg[29]' (LD) to 'U0/SC0/SC0/DE0/DU0/imm_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/imm_reg[30]' (LD) to 'U0/SC0/SC0/DE0/DU0/imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[2]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[3]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[4]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[5]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[6]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[7]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[8]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[9]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/EX0/o_br_addr_reg[10]' (FDCE) to 'U0/SC0/SC0/EX0/o_mem_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/o_br_type_reg[2]' (FDCE) to 'U0/SC0/SC0/DE0/DU0/o_exe_res_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/o_imm_reg[27]' (FDCE) to 'U0/SC0/SC0/DE0/DU0/o_imm_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/o_imm_reg[28]' (FDCE) to 'U0/SC0/SC0/DE0/DU0/o_imm_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/o_imm_reg[29]' (FDCE) to 'U0/SC0/SC0/DE0/DU0/o_imm_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/o_imm_reg[30]' (FDCE) to 'U0/SC0/SC0/DE0/DU0/o_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/o_op2_sel_reg[0]' (FDCE) to 'U0/SC0/SC0/DE0/DU0/o_alu_opsel_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/DE0/DU0/fw_bu00_reg[0][4]' (FDCE) to 'U0/SC0/SC0/DE0/DU0/o_alu_opsel_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /DE0/\DU0/o_alu_opsel_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/MA0/o_data_mem_strobe_reg[2]' (FDC) to 'U0/SC0/SC0/MA0/o_data_mem_strobe_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[31][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[30][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[29][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[28][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[27][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[26][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[25][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[24][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[23][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[22][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[21][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[20][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[19][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[18][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[17][16]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][16] )
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[31][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[30][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[29][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[28][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[27][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[26][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[25][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[24][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[23][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[22][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[21][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[20][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[19][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[18][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[17][8]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][8] )
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[31][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[30][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[29][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[28][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[27][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[26][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[25][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[24][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[23][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[22][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[21][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[20][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[19][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[18][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[17][24]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][24] )
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[31][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[30][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[29][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[28][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[27][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[26][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[25][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[24][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[23][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Synth 8-3886] merging instance 'U0/SC0/SC0/RF0/sfr_reg[22][20]' (FDCE) to 'U0/SC0/SC0/RF0/sfr_reg[16][20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /RF0/\sfr_reg[16][31] )
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[31]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[30]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[29]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[28]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[27]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[26]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[25]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[24]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[23]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[22]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[21]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[20]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[19]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[18]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[17]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[16]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[15]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[14]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[13]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[12]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[11]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[10]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[9]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[8]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[7]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[6]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[5]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[4]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[3]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[2]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[1]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftright_logic_reg[0]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[31]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[30]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[29]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[28]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[27]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[26]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[25]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[24]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[23]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[22]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[21]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[20]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[19]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[18]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[17]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[16]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[15]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[14]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[13]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[12]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[11]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[10]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[9]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[8]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[7]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[6]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[5]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[4]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[3]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[2]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[1]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/ALU0/shiftleft_reg[0]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[31]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[30]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[29]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[28]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[27]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[26]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[25]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[24]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[23]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[22]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[21]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[20]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[19]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[18]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[17]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[16]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[15]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[14]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[13]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[12]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[11]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[10]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[9]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[8]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[7]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[6]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[5]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[4]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[3]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[2]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[1]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand1_reg[0]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand2_reg[31]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand2_reg[30]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand2_reg[29]) is unused and will be removed from module sciv_core.
WARNING: [Synth 8-3332] Sequential element (EX0/operand2_reg[28]) is unused and will be removed from module sciv_core.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SC0/SC0 /DE0/\DU0/o_mem_load_type_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1680 ; free virtual = 18601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1490 ; free virtual = 18448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1465 ; free virtual = 18441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1437 ; free virtual = 18425
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1406 ; free virtual = 18380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1406 ; free virtual = 18380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1400 ; free virtual = 18375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1400 ; free virtual = 18375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1398 ; free virtual = 18372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1397 ; free virtual = 18372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    50|
|2     |LUT1   |    23|
|3     |LUT2   |   106|
|4     |LUT3   |   125|
|5     |LUT4   |    90|
|6     |LUT5   |   237|
|7     |LUT6   |   988|
|8     |MUXF7  |   192|
|9     |FDCE   |  2055|
|10    |FDPE   |     2|
|11    |FDRE   |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |  3903|
|2     |  U0           |sciv_example_system |  3903|
|3     |    MC0        |mem_interconnect    |     3|
|4     |    IO0        |gpio                |    60|
|5     |      ri0      |reg_if              |    60|
|6     |    SC0        |sciv_base_system    |  3840|
|7     |      CM0      |code_mem            |    35|
|8     |      MC0      |mem_interconnect_0  |     5|
|9     |      SC0      |sciv_core           |  2325|
|10    |        DE0    |decode              |   766|
|11    |          DU0  |decode_uc           |   766|
|12    |        EX0    |execute             |   152|
|13    |          ALU0 |alu                 |     8|
|14    |        FE0    |fetch               |   174|
|15    |        MA0    |memory_access       |   401|
|16    |        RF0    |reg_file            |   800|
|17    |        WB0    |write_back          |    32|
|18    |      rm0      |ram                 |  1473|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1397 ; free virtual = 18372
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2232.441 ; gain = 288.250 ; free physical = 1447 ; free virtual = 18422
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 2232.441 ; gain = 460.938 ; free physical = 1447 ; free virtual = 18422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2232.441 ; gain = 0.000 ; free physical = 1510 ; free virtual = 18487
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.441 ; gain = 0.000 ; free physical = 1447 ; free virtual = 18440
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 310 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:29 . Memory (MB): peak = 2232.441 ; gain = 720.375 ; free physical = 1580 ; free virtual = 18573
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.441 ; gain = 0.000 ; free physical = 1580 ; free virtual = 18573
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/example_led_sciv_example_system_0_0_synth_1/example_led_sciv_example_system_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.453 ; gain = 0.000 ; free physical = 1566 ; free virtual = 18570
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/AUK-V/vivado/SCiV/SCiV.runs/example_led_sciv_example_system_0_0_synth_1/example_led_sciv_example_system_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file example_led_sciv_example_system_0_0_utilization_synth.rpt -pb example_led_sciv_example_system_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 14:20:10 2020...
