// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2015-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2017 NXP
 */

/dts-v1/;
#include "s32v234.dtsi"

/ {
	model = "NXP S32V234-EVB2 Board";
	compatible = "fsl,s32v234-evb", "fsl,s32v234";

	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&siul2 {
	status = "okay";
	s32v234-evb {

		/* Format of pins: MSCR_IDX PAD_CONFIGURATION If you know the
		 * IMCR_IDX instead of MSCR_IDX, add 512 to it as the Reference
		 * Manual states.
		 */

		pinctrl_uart0: uart0grp {
			fsl,pins = <
				12  PAD_CTL_UART_TX
				11  PAD_CTL_UART_RX_MSCR
				712 PAD_CTL_UART_RX_IMCR
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				14  PAD_CTL_UART_TX
				13  PAD_CTL_UART_RX_MSCR
				714 PAD_CTL_UART_RX_IMCR
			>;
		};

		pinctrl_usdhc0: usdhc0grp {
			fsl,pins = <
				150 PAD_CTL_USDHC_CLK
				902 PAD_CTL_MUX_MODE_ALT3
				151 PAD_CTL_USDHC_CMD
				901 PAD_CTL_MUX_MODE_ALT3
				152 PAD_CTL_USDHC_DAT0_3
				903 PAD_CTL_MUX_MODE_ALT3
				153 PAD_CTL_USDHC_DAT0_3
				904 PAD_CTL_MUX_MODE_ALT3
				154 PAD_CTL_USDHC_DAT0_3
				905 PAD_CTL_MUX_MODE_ALT3
				155 PAD_CTL_USDHC_DAT0_3
				906 PAD_CTL_MUX_MODE_ALT3
				159 PAD_CTL_USDHC_DAT4_7
				907 PAD_CTL_MUX_MODE_ALT3
				160 PAD_CTL_USDHC_DAT4_7
				908 PAD_CTL_MUX_MODE_ALT3
				161 PAD_CTL_USDHC_DAT4_7
				909 PAD_CTL_MUX_MODE_ALT3
				162 PAD_CTL_USDHC_DAT4_7
				910 PAD_CTL_MUX_MODE_ALT3
			>;
		};
	};
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};
