Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 19 17:18:03 2017
| Host         : ChrisProcak-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RegisterFile_timing_summary_routed.rpt -rpx RegisterFile_timing_summary_routed.rpx
| Design       : RegisterFile
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.372        0.000                      0                   64        0.448        0.000                      0                   64       -0.050       -4.800                      96                   161  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
myClock  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock             0.372        0.000                      0                   64        0.448        0.000                      0                   64       -0.050       -4.800                      96                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
PW    :           96  Failing Endpoints,  Worst Slack       -0.050ns,  Total Violation       -4.800ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 registers_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 1.066ns (66.697%)  route 0.532ns (33.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 6.244 - 2.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.303     4.510    registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  registers_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.969     5.479 r  registers_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.532     6.011    registers_reg_r1_0_31_0_5_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I4_O)        0.097     6.108 r  ReadData2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.108    ReadData2[1]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  ReadData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.202     6.244    clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  ReadData2_reg[1]/C
                         clock pessimism              0.242     6.486    
                         clock uncertainty           -0.035     6.451    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.030     6.481    ReadData2_reg[1]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 registers_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.241ns (77.952%)  route 0.351ns (22.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 6.238 - 2.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.296     4.503    registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y31          RAMD32                                       r  registers_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.494 r  registers_reg_r2_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.351     5.845    p_1_in[14]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.250     6.095 r  ReadData1[14]_i_1/O
                         net (fo=1, routed)           0.000     6.095    ReadData1[14]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  ReadData1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.196     6.238    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  ReadData1_reg[14]/C
                         clock pessimism              0.243     6.481    
                         clock uncertainty           -0.035     6.446    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.032     6.478    ReadData1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 registers_reg_r2_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.241ns (77.952%)  route 0.351ns (22.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 6.237 - 2.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.294     4.501    registers_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y31          RAMD32                                       r  registers_reg_r2_0_31_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.492 r  registers_reg_r2_0_31_18_23/RAMB/O
                         net (fo=1, routed)           0.351     5.843    p_1_in[20]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.250     6.093 r  ReadData1[20]_i_1/O
                         net (fo=1, routed)           0.000     6.093    ReadData1[20]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  ReadData1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.195     6.237    clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  ReadData1_reg[20]/C
                         clock pessimism              0.242     6.479    
                         clock uncertainty           -0.035     6.444    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.032     6.476    ReadData1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 registers_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.241ns (77.952%)  route 0.351ns (22.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 6.242 - 2.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.301     4.509    registers_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y36          RAMD32                                       r  registers_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.500 r  registers_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.351     5.851    registers_reg_r1_0_31_12_17_n_3
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.250     6.101 r  ReadData2[14]_i_1/O
                         net (fo=1, routed)           0.000     6.101    ReadData2[14]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  ReadData2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.200     6.242    clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  ReadData2_reg[14]/C
                         clock pessimism              0.245     6.487    
                         clock uncertainty           -0.035     6.452    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.032     6.484    ReadData2_reg[14]
  -------------------------------------------------------------------
                         required time                          6.484    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 registers_reg_r1_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.241ns (77.952%)  route 0.351ns (22.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 6.243 - 2.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.303     4.510    registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  registers_reg_r1_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.501 r  registers_reg_r1_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.351     5.852    registers_reg_r1_0_31_0_5_n_3
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.250     6.102 r  ReadData2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.102    ReadData2[2]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  ReadData2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.201     6.243    clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  ReadData2_reg[2]/C
                         clock pessimism              0.245     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.032     6.485    ReadData2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 registers_reg_r2_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 1.241ns (78.002%)  route 0.350ns (21.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 6.238 - 2.000 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.295     4.502    registers_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y32          RAMD32                                       r  registers_reg_r2_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.493 r  registers_reg_r2_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.350     5.843    p_1_in[26]
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.250     6.093 r  ReadData1[26]_i_1/O
                         net (fo=1, routed)           0.000     6.093    ReadData1[26]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  ReadData1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.196     6.238    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  ReadData1_reg[26]/C
                         clock pessimism              0.242     6.480    
                         clock uncertainty           -0.035     6.445    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.033     6.478    ReadData1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 registers_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 1.241ns (78.002%)  route 0.350ns (21.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 6.240 - 2.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.298     4.506    registers_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  registers_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.497 r  registers_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.350     5.847    p_1_in[2]
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.250     6.097 r  ReadData1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.097    ReadData1[2]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  ReadData1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.198     6.240    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  ReadData1_reg[2]/C
                         clock pessimism              0.244     6.484    
                         clock uncertainty           -0.035     6.449    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.033     6.482    ReadData1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 registers_reg_r2_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 1.241ns (78.002%)  route 0.350ns (21.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 6.241 - 2.000 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.299     4.507    registers_reg_r2_0_31_6_11/WCLK
    SLICE_X2Y35          RAMD32                                       r  registers_reg_r2_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.498 r  registers_reg_r2_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.350     5.848    p_1_in[8]
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.250     6.098 r  ReadData1[8]_i_1/O
                         net (fo=1, routed)           0.000     6.098    ReadData1[8]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  ReadData1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.199     6.241    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  ReadData1_reg[8]/C
                         clock pessimism              0.244     6.485    
                         clock uncertainty           -0.035     6.450    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.033     6.483    ReadData1_reg[8]
  -------------------------------------------------------------------
                         required time                          6.483    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 registers_reg_r1_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 1.241ns (78.002%)  route 0.350ns (21.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.304     4.512    registers_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y41          RAMD32                                       r  registers_reg_r1_0_31_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.503 r  registers_reg_r1_0_31_18_23/RAMB/O
                         net (fo=1, routed)           0.350     5.853    registers_reg_r1_0_31_18_23_n_3
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.250     6.103 r  ReadData2[20]_i_1/O
                         net (fo=1, routed)           0.000     6.103    ReadData2[20]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  ReadData2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.203     6.245    clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  ReadData2_reg[20]/C
                         clock pessimism              0.245     6.490    
                         clock uncertainty           -0.035     6.455    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.033     6.488    ReadData2_reg[20]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 registers_reg_r1_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (myClock rise@2.000ns - myClock rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 1.241ns (78.002%)  route 0.350ns (21.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.375     1.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.304     4.512    registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y40          RAMD32                                       r  registers_reg_r1_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.991     5.503 r  registers_reg_r1_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.350     5.853    registers_reg_r1_0_31_24_29_n_3
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.250     6.103 r  ReadData2[26]_i_1/O
                         net (fo=1, routed)           0.000     6.103    ReadData2[26]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  ReadData2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    2.000     2.000 r  
    C9                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.308     3.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663     4.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.203     6.245    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  ReadData2_reg[26]/C
                         clock pessimism              0.245     6.490    
                         clock uncertainty           -0.035     6.455    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.033     6.488    ReadData2_reg[26]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  0.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 registers_reg_r2_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.431ns (77.838%)  route 0.123ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.712    registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y31          RAMD32                                       r  registers_reg_r2_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.098 r  registers_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=1, routed)           0.123     2.220    p_1_in[17]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.045     2.265 r  ReadData1[17]_i_1/O
                         net (fo=1, routed)           0.000     2.265    ReadData1[17]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  ReadData1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.235    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ReadData1_reg[17]/C
                         clock pessimism             -0.509     1.726    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092     1.818    ReadData1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 registers_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.431ns (77.838%)  route 0.123ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.588     1.710    registers_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y31          RAMD32                                       r  registers_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.096 r  registers_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.123     2.218    p_1_in[23]
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.045     2.263 r  ReadData1[23]_i_1/O
                         net (fo=1, routed)           0.000     2.263    ReadData1[23]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  ReadData1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.857     2.233    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  ReadData1_reg[23]/C
                         clock pessimism             -0.509     1.724    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.092     1.816    ReadData1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 registers_reg_r2_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.431ns (76.593%)  route 0.132ns (23.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.711    registers_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y32          RAMD32                                       r  registers_reg_r2_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.097 r  registers_reg_r2_0_31_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.132     2.228    p_1_in[29]
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.045     2.273 r  ReadData1[29]_i_1/O
                         net (fo=1, routed)           0.000     2.273    ReadData1[29]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  ReadData1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.235    clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  ReadData1_reg[29]/C
                         clock pessimism             -0.509     1.726    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.091     1.817    ReadData1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 registers_reg_r2_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.433ns (74.051%)  route 0.152ns (25.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.715    registers_reg_r2_0_31_6_11/WCLK
    SLICE_X2Y35          RAMD32                                       r  registers_reg_r2_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.103 r  registers_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.152     2.254    p_1_in[9]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.045     2.299 r  ReadData1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.299    ReadData1[9]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  ReadData1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.861     2.237    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  ReadData1_reg[9]/C
                         clock pessimism             -0.488     1.749    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.092     1.841    ReadData1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 registers_reg_r1_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.433ns (69.352%)  route 0.191ns (30.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.718    registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y40          RAMD32                                       r  registers_reg_r1_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.106 r  registers_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.191     2.297    registers_reg_r1_0_31_24_29_n_2
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.045     2.342 r  ReadData2[27]_i_1/O
                         net (fo=1, routed)           0.000     2.342    ReadData2[27]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  ReadData2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.243    clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  ReadData2_reg[27]/C
                         clock pessimism             -0.512     1.731    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092     1.823    ReadData2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 registers_reg_r1_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.433ns (67.044%)  route 0.213ns (32.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.718    registers_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y41          RAMD32                                       r  registers_reg_r1_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.106 r  registers_reg_r1_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.213     2.319    registers_reg_r1_0_31_18_23_n_2
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.045     2.364 r  ReadData2[21]_i_1/O
                         net (fo=1, routed)           0.000     2.364    ReadData2[21]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  ReadData2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     2.241    clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  ReadData2_reg[21]/C
                         clock pessimism             -0.488     1.753    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.091     1.844    ReadData2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 registers_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.433ns (69.241%)  route 0.192ns (30.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.712    registers_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y31          RAMD32                                       r  registers_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.100 r  registers_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.192     2.292    p_1_in[15]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.045     2.337 r  ReadData1[15]_i_1/O
                         net (fo=1, routed)           0.000     2.337    ReadData1[15]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  ReadData1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.235    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  ReadData1_reg[15]/C
                         clock pessimism             -0.510     1.725    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092     1.817    ReadData1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 registers_reg_r1_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.431ns (68.336%)  route 0.200ns (31.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.718    registers_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y41          RAMD32                                       r  registers_reg_r1_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.104 r  registers_reg_r1_0_31_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.200     2.303    registers_reg_r1_0_31_18_23_n_4
    SLICE_X1Y41          LUT5 (Prop_lut5_I4_O)        0.045     2.348 r  ReadData2[23]_i_1/O
                         net (fo=1, routed)           0.000     2.348    ReadData2[23]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  ReadData2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.243    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  ReadData2_reg[23]/C
                         clock pessimism             -0.509     1.734    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092     1.826    ReadData2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 registers_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.431ns (68.336%)  route 0.200ns (31.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.718    registers_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y40          RAMD32                                       r  registers_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.104 r  registers_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.200     2.303    registers_reg_r1_0_31_24_29_n_4
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.045     2.348 r  ReadData2[29]_i_1/O
                         net (fo=1, routed)           0.000     2.348    ReadData2[29]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  ReadData2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.243    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  ReadData2_reg[29]/C
                         clock pessimism             -0.509     1.734    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092     1.826    ReadData2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 registers_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ReadData2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.431ns (68.336%)  route 0.200ns (31.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.595     1.717    registers_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y38          RAMD32                                       r  registers_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.103 r  registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.200     2.302    registers_reg_r1_0_31_0_5_n_4
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.045     2.347 r  ReadData2[5]_i_1/O
                         net (fo=1, routed)           0.000     2.347    ReadData2[5]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  ReadData2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.866     2.242    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  ReadData2_reg[5]/C
                         clock pessimism             -0.509     1.733    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092     1.825    ReadData2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         2.000       0.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X0Y34     ReadData1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X3Y35     ReadData1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X3Y35     ReadData1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X0Y31     ReadData1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X3Y31     ReadData1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X3Y31     ReadData1_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X3Y31     ReadData1_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X3Y31     ReadData1_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         2.000       1.000      SLICE_X1Y31     ReadData1_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y31     registers_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y31     registers_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y31     registers_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y31     registers_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y31     registers_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y31     registers_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y31     registers_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X6Y31     registers_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X6Y31     registers_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X6Y31     registers_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y36     registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y36     registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y36     registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y36     registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y36     registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y36     registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y36     registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y41     registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y41     registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         1.000       -0.050     SLICE_X2Y41     registers_reg_r1_0_31_18_23/RAMB_D1/CLK



