// =============================================================================
// accelerator.sv  —  datapath top
// =============================================================================
//  Two selectable datapaths (CR cross-cutting: keep the plain-GEMM bypass):
//
//   USE_BRAM_PATH = 0 (default, ARRAY_SIZE=32)  — LEGACY plain-GEMM bypass:
//       shift_reg_buffer A/B → generic_mux → systolic_array → register_bank.
//       Bit-for-bit the original behaviour; keeps tb_accelerator green and is
//       the regression reference for all new work.
//
//   USE_BRAM_PATH = 1 (new, ARRAY_SIZE=16)      — CR-1/2/4/5 datapath:
//       bram_act_buffer ─(skew-align)→ systolic_array(DSP PE + shadow weights,
//       weights from bram_weight_buffer) ─(deskew)→ vector_unit(requant+act,
//       silu_lut) → bram_out_buffer.
//
//  All new control is via dedicated ports driven by system_top's FSM /
//  im2col_engine. Those ports are ignored in legacy mode.
// =============================================================================

`timescale 1ns/1ps

module accelerator #(
    parameter integer ARRAY_SIZE    = 32,
    parameter integer DATA_WIDTH    = 8,
    parameter integer ACCUM_WIDTH   = 32,
    parameter integer USE_BRAM_PATH = 0,
    parameter integer USE_DSP       = 1,
    parameter integer ACT_DEPTH     = 512,
    parameter integer OUT_DEPTH     = 1024,
    parameter integer ACT_AW        = $clog2(ACT_DEPTH),
    parameter integer OUT_AW        = $clog2(OUT_DEPTH),
    parameter integer ROW_W         = ARRAY_SIZE*DATA_WIDTH
)(
    input  wire                          clk,
    input  wire                          rst_n,
    input  wire                          en,

    input  wire signed [DATA_WIDTH-1:0]  input_data [0:ARRAY_SIZE-1],
    output wire signed [ARRAY_SIZE*ACCUM_WIDTH-1:0] output_data,
    input  wire                          systolic_input_select_A,

    // ── Legacy control (USE_BRAM_PATH=0) ─────────────────────────────────────
    input  wire                          en_input_buffer_A,
    input  wire                          en_input_buffer_B,
    input  wire                          weight_load,
    output wire                          perf_valid,
    output wire [31:0]                   perf_cycles,
    output wire [ARRAY_SIZE-1:0]         result_valid,

    // ── New BRAM-path control (USE_BRAM_PATH=1) ──────────────────────────────
    // Activation BRAM write (from im2col / stream)
    input  wire                          act_wr_en,
    input  wire                          act_wr_buf,
    input  wire [$clog2(ARRAY_SIZE)-1:0] act_wr_bank,
    input  wire [ACT_AW-1:0]             act_wr_addr,
    input  wire signed [DATA_WIDTH-1:0]  act_wr_data,
    // Activation BRAM read → array
    input  wire                          act_rd_en,
    input  wire                          act_rd_buf,
    input  wire [ACT_AW-1:0]             act_rd_addr,
    // Weight BRAM write + load/swap
    input  wire                          wt_wr_en,
    input  wire                          wt_wr_buf,
    input  wire [$clog2(ARRAY_SIZE)-1:0] wt_wr_row,
    input  wire [ROW_W-1:0]              wt_wr_row_data,
    input  wire                          wt_rd_en,
    input  wire                          wt_rd_buf,
    input  wire                          weight_swap,
    // Requant / activation params (per-tensor; per-channel table is a future ext.)
    input  wire signed [ACCUM_WIDTH-1:0] vu_bias [0:ARRAY_SIZE-1],
    input  wire [15:0]                   vu_requant_mult,
    input  wire [4:0]                    vu_requant_shift,
    input  wire [1:0]                    vu_act_type,
    // Output BRAM drain
    input  wire                          out_wr_buf,    // ping-pong half being filled
    input  wire                          out_rd_en,
    input  wire                          out_rd_buf,
    input  wire [OUT_AW-1:0]             out_rd_addr,
    output wire signed [DATA_WIDTH-1:0]  out_vec [0:ARRAY_SIZE-1],
    output wire                          out_rd_valid,
    output wire                          out_wr_en      // pulses as a result vector is stored
);

    // Shared array I/O nets
    wire signed [ACCUM_WIDTH-1:0] compute_output [0:ARRAY_SIZE-1];
    wire        [ARRAY_SIZE-1:0]  array_result_valid;
    wire signed [DATA_WIDTH-1:0]  array_act_in   [0:ARRAY_SIZE-1];
    wire signed [DATA_WIDTH-1:0]  array_weight   [0:(ARRAY_SIZE*ARRAY_SIZE)-1];
    wire                          array_en;
    wire                          array_wload;
    wire                          array_wload_shadow;

    assign result_valid = array_result_valid;

    // =========================================================================
    generate
    if (USE_BRAM_PATH == 0) begin : g_legacy
    // ── LEGACY plain-GEMM bypass ─────────────────────────────────────────────
        wire signed [DATA_WIDTH-1:0] buffered_data_A [0:ARRAY_SIZE-1];
        wire signed [DATA_WIDTH-1:0] buffered_data_B [0:ARRAY_SIZE-1];
        wire signed [DATA_WIDTH-1:0] systolic_input  [0:ARRAY_SIZE-1];
        wire [(DATA_WIDTH*ARRAY_SIZE)-1:0] flat_A, flat_B, flat_sys;

        genvar j;
        for (j = 0; j < ARRAY_SIZE; j = j + 1) begin : g_flat
            assign flat_A[j*DATA_WIDTH +: DATA_WIDTH] = buffered_data_A[j];
            assign flat_B[j*DATA_WIDTH +: DATA_WIDTH] = buffered_data_B[j];
            assign systolic_input[j]  = flat_sys[j*DATA_WIDTH +: DATA_WIDTH];
            assign array_act_in[j]    = flat_sys[j*DATA_WIDTH +: DATA_WIDTH];
        end

        shift_reg_buffer #(.DATA_WIDTH(DATA_WIDTH), .BUFFER_WIDTH(ARRAY_SIZE),
                           .BUFFER_DEPTH(ARRAY_SIZE)) input_buffer_A (
            .clk(clk), .rst_n(rst_n), .en(en_input_buffer_A),
            .buffer_in(input_data), .buffer_out(buffered_data_A));

        shift_reg_buffer #(.DATA_WIDTH(DATA_WIDTH), .BUFFER_WIDTH(ARRAY_SIZE),
                           .BUFFER_DEPTH(ARRAY_SIZE), .EXPOSE_INTERNAL_WIRES(1)) input_buffer_B (
            .clk(clk), .rst_n(rst_n), .en(en_input_buffer_B),
            .buffer_in(input_data), .buffer_out(buffered_data_B),
            .connect_wires_out(array_weight));

        generic_mux #(.WIDTH(ARRAY_SIZE*DATA_WIDTH), .NUM_INPUTS(2)) accelerator_input (
            .in({flat_B, flat_A}), .sel(systolic_input_select_A), .out(flat_sys));

        assign array_en           = en;            // array_act_in[*] driven in g_flat
        assign array_wload        = weight_load;
        assign array_wload_shadow = 1'b0;

        // Legacy registered INT32 output (captures while en). Replaces the old
        // register_bank #(BUFFER_WIDTH=1) instance whose $clog2(1)=0 select port
        // ([-1:0]) elaborates to a null index → X on output in xsim.
        wire [(ARRAY_SIZE*ACCUM_WIDTH)-1:0] flat_compute;
        genvar k;
        for (k = 0; k < ARRAY_SIZE; k = k + 1) begin : g_legacy_flat
            assign flat_compute[k*ACCUM_WIDTH +: ACCUM_WIDTH] = compute_output[k];
        end
        reg [(ARRAY_SIZE*ACCUM_WIDTH)-1:0] out_reg;
        always @(posedge clk or negedge rst_n) begin
            if (!rst_n)  out_reg <= '0;
            else if (en) out_reg <= flat_compute;
        end
        assign output_data = out_reg;

        // New-path outputs tied off
        genvar z;
        for (z = 0; z < ARRAY_SIZE; z = z + 1) begin : g_tie
            assign out_vec[z] = '0;
        end
        assign out_rd_valid = 1'b0;
        assign out_wr_en    = 1'b0;

    end else begin : g_bram
    // ── NEW BRAM/DSP datapath ────────────────────────────────────────────────

        // Raw INT32 array results exposed on output_data for observability.
        genvar k;
        for (k = 0; k < ARRAY_SIZE; k = k + 1) begin : g_bram_flat
            assign output_data[k*ACCUM_WIDTH +: ACCUM_WIDTH] = compute_output[k];
        end

        // --- CR-1: activation BRAM (banked, ping-pong) ----------------------
        wire signed [DATA_WIDTH-1:0] act_rd_data [0:ARRAY_SIZE-1];
        wire                         act_rd_valid;
        bram_act_buffer #(.DATA_W(DATA_WIDTH), .ACT_BANKS(ARRAY_SIZE), .ACT_DEPTH(ACT_DEPTH)) u_act (
            .clk(clk), .rst_n(rst_n),
            .wr_en(act_wr_en), .wr_buf(act_wr_buf), .wr_bank(act_wr_bank),
            .wr_addr(act_wr_addr), .wr_data(act_wr_data),
            .rd_en(act_rd_en), .rd_buf(act_rd_buf), .rd_addr(act_rd_addr),
            .rd_data(act_rd_data), .rd_valid(act_rd_valid));

        // Skew-align: BRAM read latency (1) absorbed by aligning en to rd_valid.
        // act_rd_data is already registered by the BRAM; drive the array with it
        // and pulse array_en on the same (rd_valid) cycle so PE[r][c] still fires
        // at T+r+c relative to the array input.
        assign array_en     = act_rd_valid;        // array_act_in[*] driven below
        genvar ai;
        for (ai = 0; ai < ARRAY_SIZE; ai = ai + 1) begin : g_actwire
            assign array_act_in[ai] = act_rd_data[ai];
        end

        // --- CR-2: weight BRAM + shadow load/swap ---------------------------
        wire signed [DATA_WIDTH-1:0] wt_data [0:(ARRAY_SIZE*ARRAY_SIZE)-1];
        wire                         wt_rd_valid;
        bram_weight_buffer #(.DATA_W(DATA_WIDTH), .ROWS(ARRAY_SIZE), .COLS(ARRAY_SIZE)) u_wt (
            .clk(clk), .rst_n(rst_n),
            .wr_en(wt_wr_en), .wr_buf(wt_wr_buf), .wr_row(wt_wr_row), .wr_row_data(wt_wr_row_data),
            .rd_en(wt_rd_en), .rd_buf(wt_rd_buf), .weight_data(wt_data), .rd_valid(wt_rd_valid));
        genvar wi;
        for (wi = 0; wi < ARRAY_SIZE*ARRAY_SIZE; wi = wi + 1) begin : g_wtwire
            assign array_weight[wi] = wt_data[wi];
        end
        assign array_wload        = 1'b0;            // not used; shadow path active
        assign array_wload_shadow = wt_rd_valid;     // latch tile into shadow when ready

        // --- CR-5: deskew result columns into one aligned vector ------------
        // result_out[c] emerges (COLS-1-c) cycles before column COLS-1; delay
        // each by that amount so the full row aligns, then feed vector_unit.
        wire signed [ACCUM_WIDTH-1:0] desk_acc [0:ARRAY_SIZE-1];
        wire                          desk_valid;
        genvar c;
        for (c = 0; c < ARRAY_SIZE; c = c + 1) begin : g_deskew
            localparam integer DLY = (ARRAY_SIZE-1) - c;
            if (DLY == 0) begin : g_d0
                assign desk_acc[c] = compute_output[c];
            end else begin : g_dn
                reg signed [ACCUM_WIDTH-1:0] sr [0:DLY-1];
                integer s;
                always @(posedge clk) begin
                    sr[0] <= compute_output[c];
                    for (s = 1; s < DLY; s = s + 1) sr[s] <= sr[s-1];
                end
                assign desk_acc[c] = sr[DLY-1];
            end
        end
        // After deskew, an invocation's row aligns ROWS+COLS-1 cycles after its
        // en pulse (result_out[c] @ en+ROWS+c, deskew adds COLS-1-c). Derive the
        // aligned valid by delaying array_en by that fixed latency — deterministic
        // and free of result_valid's [0:COLS-1] bit-order pitfalls.
        localparam integer DV_DLY = (2*ARRAY_SIZE) - 1;   // ROWS+COLS-1
        reg [DV_DLY-1:0] en_pipe;
        always @(posedge clk or negedge rst_n) begin
            if (!rst_n) en_pipe <= '0;
            else        en_pipe <= {en_pipe[DV_DLY-2:0], array_en};
        end
        assign desk_valid = en_pipe[DV_DLY-1];

        // --- CR-5: vector_unit (requant + activation) -----------------------
        wire signed [DATA_WIDTH-1:0] vu_q [0:ARRAY_SIZE-1];
        wire                         vu_out_valid;
        vector_unit #(.OC_LANES(ARRAY_SIZE)) u_vu (
            .clk(clk), .rst_n(rst_n),
            .in_valid(desk_valid), .acc(desk_acc), .bias(vu_bias),
            .requant_mult(vu_requant_mult), .requant_shift(vu_requant_shift),
            .act_type(vu_act_type),
            .out_valid(vu_out_valid), .q(vu_q));

        // --- CR-5: output BRAM (double-buffered drain) ----------------------
        // Internal write-address counter advances per stored result vector.
        reg [OUT_AW-1:0] out_wr_addr;
        always @(posedge clk or negedge rst_n) begin
            if (!rst_n)            out_wr_addr <= '0;
            else if (vu_out_valid) out_wr_addr <= out_wr_addr + 1'b1;
        end
        bram_out_buffer #(.DATA_W(DATA_WIDTH), .OC_LANES(ARRAY_SIZE), .OUT_DEPTH(OUT_DEPTH)) u_out (
            .clk(clk), .rst_n(rst_n),
            .wr_en(vu_out_valid), .wr_buf(out_wr_buf), .wr_addr(out_wr_addr), .wr_vec(vu_q),
            .rd_en(out_rd_en), .rd_buf(out_rd_buf), .rd_addr(out_rd_addr),
            .rd_vec(out_vec), .rd_valid(out_rd_valid));
        assign out_wr_en = vu_out_valid;
    end
    endgenerate

    // =========================================================================
    // Shared systolic array (both paths)
    // =========================================================================
    systolic_array #(
        .ROWS(ARRAY_SIZE), .COLS(ARRAY_SIZE),
        .FRAC_BITS(0), .ACCUM_WIDTH(ACCUM_WIDTH),
        .USE_DSP(USE_DSP),
        .SHADOW_WEIGHTS(USE_BRAM_PATH)
    ) u_array (
        .clk(clk), .rst_n(rst_n),
        .en(array_en), .clear_acc(1'b0),
        .weight_load(array_wload),
        .weight_load_shadow(array_wload_shadow),
        .weight_swap(weight_swap),
        .weight_data(array_weight),
        .act_in(array_act_in),
        .result_out(compute_output),
        .result_valid(array_result_valid),
        .perf_cycles(perf_cycles),
        .perf_valid(perf_valid)
    );

endmodule
