Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,455
design__inferred_latch__count,0
design__instance__count,258045
design__instance__area,2.03963E+6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,307
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,872
design__max_cap_violation__count__corner:nom_tt_025C_1v80,21
power__internal__total,0.02744901552796364
power__switching__total,0.012309189885854721
power__leakage__total,0.000001976151907001622
power__total,0.039760179817676544
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.471407148881689
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.637333315273705
timing__hold__ws__corner:nom_tt_025C_1v80,2.5055069839136452
timing__setup__ws__corner:nom_tt_025C_1v80,4.831402970002106
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,3.077563
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9.966469
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3519
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,872
design__max_cap_violation__count__corner:nom_ss_100C_1v60,547
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.746637661719254
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.9091820886826193
timing__hold__ws__corner:nom_ss_100C_1v60,5.279066666563046
timing__setup__ws__corner:nom_ss_100C_1v60,-3.884423559421747
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1253.5028090308651
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.884423559421747
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,6.273072
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1018
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.884423
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,722
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,78
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,872
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.3495130950254346
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5178586595011391
timing__hold__ws__corner:nom_ff_n40C_1v95,1.5961055151551553
timing__setup__ws__corner:nom_ff_n40C_1v95,7.139938620208125
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,2.017817
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,4646
design__max_fanout_violation__count,872
design__max_cap_violation__count,726
clock__skew__worst_hold,-2.335848469651886
clock__skew__worst_setup,0.5011529111325286
timing__hold__ws,1.4142500903999122
timing__setup__ws,-4.622308000522693
timing__hold__tns,0.0
timing__setup__tns,-1674.9829020098257
timing__hold__wns,0
timing__setup__wns,-4.622308000522693
timing__hold_vio__count,0
timing__hold_r2r__ws,2.014035
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3010
timing__setup_r2r__ws,-4.622308
timing__setup_r2r_vio__count,2173
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,637
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,258044
design__instance__area__stdcell,1.31763E+6
design__instance__count__macros,1
design__instance__area__macros,722000
design__instance__utilization,0.200475
design__instance__utilization__stdcell,0.139402
design__instance__count__class:macro,1
design__instance__count__class:buffer,1
design__instance__count__class:inverter,1161
design__instance__count__class:sequential_cell,6232
design__instance__count__class:multi_input_combinational_cell,59656
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,871979
design__instance__count__class:tap_cell,134236
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7.73626E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,45022
design__instance__count__class:clock_buffer,3880
design__instance__count__class:clock_inverter,398
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,39809
antenna__violating__nets,520
antenna__violating__pins,560
route__antenna_violation__count,520
antenna_diodes_count,7458
design__instance__count__class:antenna_cell,7458
route__net,114977
route__net__special,3
route__drc_errors__iter:1,24630
route__wirelength__iter:1,8235380
route__drc_errors__iter:2,10298
route__wirelength__iter:2,8224419
route__drc_errors__iter:3,6505
route__wirelength__iter:3,8222176
route__drc_errors__iter:4,344
route__wirelength__iter:4,8225083
route__drc_errors__iter:5,88
route__wirelength__iter:5,8225036
route__drc_errors__iter:6,52
route__wirelength__iter:6,8225115
route__drc_errors__iter:7,48
route__wirelength__iter:7,8225134
route__drc_errors__iter:8,29
route__wirelength__iter:8,8225177
route__drc_errors__iter:9,24
route__wirelength__iter:9,8225189
route__drc_errors__iter:10,24
route__wirelength__iter:10,8225189
route__drc_errors__iter:11,11
route__wirelength__iter:11,8225261
route__drc_errors__iter:12,9
route__wirelength__iter:12,8225271
route__drc_errors__iter:13,9
route__wirelength__iter:13,8225271
route__drc_errors__iter:14,0
route__wirelength__iter:14,8225239
route__drc_errors,0
route__wirelength,8225239
route__vias,714050
route__vias__singlecut,714050
route__vias__multicut,0
design__disconnected_pin__count,205
design__critical_disconnected_pin__count,0
route__wirelength__max,5643.25
timing__unannotated_net__count__corner:nom_tt_025C_1v80,2320
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,2320
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,2320
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,118
design__max_fanout_violation__count__corner:min_tt_025C_1v80,872
design__max_cap_violation__count__corner:min_tt_025C_1v80,7
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.4495295374288943
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6119518398560974
timing__hold__ws__corner:min_tt_025C_1v80,2.6672060870421537
timing__setup__ws__corner:min_tt_025C_1v80,4.928816605473022
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,3.067254
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.476705
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,2320
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,2380
design__max_fanout_violation__count__corner:min_ss_100C_1v60,872
design__max_cap_violation__count__corner:min_ss_100C_1v60,364
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.70952512540247
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8676144492866206
timing__hold__ws__corner:min_ss_100C_1v60,5.147454608252799
timing__setup__ws__corner:min_ss_100C_1v60,-3.1640326809699664
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-834.6343870053277
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.1640326809699664
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,6.255014
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,875
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-3.164033
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,636
timing__unannotated_net__count__corner:min_ss_100C_1v60,2320
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,41
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,872
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.335848469651886
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5011529111325286
timing__hold__ws__corner:min_ff_n40C_1v95,1.7323227787017919
timing__setup__ws__corner:min_ff_n40C_1v95,7.166210938605886
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,2.014035
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,2320
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,598
design__max_fanout_violation__count__corner:max_tt_025C_1v80,872
design__max_cap_violation__count__corner:max_tt_025C_1v80,50
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.497661703710554
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6658735973303133
timing__hold__ws__corner:max_tt_025C_1v80,2.2706708267464726
timing__setup__ws__corner:max_tt_025C_1v80,4.798339639215254
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,3.091341
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9.287730
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,2320
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,4646
design__max_fanout_violation__count__corner:max_ss_100C_1v60,872
design__max_cap_violation__count__corner:max_ss_100C_1v60,726
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.7941498794464295
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9567760188267185
timing__hold__ws__corner:max_ss_100C_1v60,4.96731381198528
timing__setup__ws__corner:max_ss_100C_1v60,-4.622308000522693
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1674.9829020098257
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.622308000522693
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,6.274362
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1117
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.622308
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,815
timing__unannotated_net__count__corner:max_ss_100C_1v60,2320
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,167
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,872
design__max_cap_violation__count__corner:max_ff_n40C_1v95,3
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.3727509517664704
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5391589549648009
timing__hold__ws__corner:max_ff_n40C_1v95,1.4142500903999122
timing__setup__ws__corner:max_ff_n40C_1v95,7.173255970030195
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,2.020421
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,2320
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,2320
timing__unannotated_net_filtered__count,0
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
