

================================================================
== Vivado HLS Report for 'cnn_conv_d4x4_k3x3'
================================================================
* Date:           Sat Apr 03 10:40:17 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d4x4_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.20|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |                            |                 |  Latency  |  Interval | Pipeline |
        |          Instance          |      Module     | min | max | min | max |   Type   |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |grp_fixed_point_mul_fu_594  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_601  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_608  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_615  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_622  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_630  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_638  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_645  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_653  |fixed_point_mul  |    7|    7|    1|    1| function |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |   26|   26|        12|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1521|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     36|    1766|   3282|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    596|
|Register         |        -|      -|    1349|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     36|    3115|   5401|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     16|       2|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |cnn_conv_d4x4_k3x3_CTRL_s_axi_U  |cnn_conv_d4x4_k3x3_CTRL_s_axi  |        0|      0|  416|  680|
    |cnn_conv_d4x4_k3xcud_U3          |cnn_conv_d4x4_k3xcud           |        0|      0|    0|   32|
    |cnn_conv_d4x4_k3xcud_U4          |cnn_conv_d4x4_k3xcud           |        0|      0|    0|   32|
    |grp_fixed_point_mul_fu_594       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_601       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_608       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_615       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_622       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_630       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_638       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_645       |fixed_point_mul                |        0|      4|  150|  282|
    |grp_fixed_point_mul_fu_653       |fixed_point_mul                |        0|      4|  150|  282|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        0|     36| 1766| 3282|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next7_fu_989_p2       |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_802_p2        |     +    |      0|  0|   3|           3|           1|
    |readCount_fu_1014_p2                 |     +    |      0|  0|  32|          32|           1|
    |result_4_2_2_i_fu_1479_p2            |     +    |      0|  0|  27|          27|          27|
    |tmp3_fu_1375_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp4_fu_1393_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp5_fu_1403_p2                      |     +    |      0|  0|  25|          25|          25|
    |tmp6_fu_1417_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp7_fu_1431_p2                      |     +    |      0|  0|  24|          24|          24|
    |tmp8_fu_1445_p2                      |     +    |      0|  0|  25|          25|          25|
    |tmp9_fu_1469_p2                      |     +    |      0|  0|  26|          26|          26|
    |writeCount_fu_1454_p2                |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_683_p2                        |     +    |      0|  0|   3|           1|           3|
    |x_2_fu_709_p2                        |     +    |      0|  0|   3|           3|           1|
    |x_3_fu_860_p2                        |     +    |      0|  0|   2|           1|           2|
    |x_4_fu_1135_p2                       |     +    |      0|  0|   3|           3|           1|
    |y9_fu_822_p2                         |     +    |      0|  0|   2|           1|           2|
    |y_s_fu_1042_p2                       |     +    |      0|  0|   3|           3|           1|
    |ap_condition_977                     |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_866_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond2_fu_846_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond3_mid1_fu_840_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_677_p2                       |   icmp   |      0|  0|   2|           2|           3|
    |exitcond1_fu_667_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_1028_p2                 |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_703_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_flatten8_fu_983_p2          |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_flatten_fu_796_p2           |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_808_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |icmp_fu_1008_p2                      |   icmp   |      0|  0|  10|          28|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp2_fu_1216_p2                  |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp3_fu_1221_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_1226_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp7_fu_724_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp9_fu_729_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_719_p2                    |   icmp   |      0|  0|   2|           2|           3|
    |tmp_1_i_fu_1102_p2                   |   icmp   |      0|  0|   2|           3|           2|
    |tmp_2_i_fu_1074_p2                   |   icmp   |      0|  0|   2|           3|           2|
    |tmp_2_i_mid1_fu_1068_p2              |   icmp   |      0|  0|   2|           3|           2|
    |tmp_i_15_fu_1096_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_i_fu_1054_p2                     |   icmp   |      0|  0|   2|           3|           1|
    |tmp_i_mid1_fu_1048_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_last_V_fu_1521_p2                |   icmp   |      0|  0|  11|          32|           3|
    |ap_condition_1902                    |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_1231_p2                  |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_734_p2                    |    or    |      0|  0|   1|           1|           1|
    |p_i_fu_1120_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp1_fu_1108_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_1114_p2                      |    or    |      0|  0|   1|           1|           1|
    |cond3_mid2_fu_852_p3                 |  select  |      0|  0|   1|           1|           1|
    |lineBuffer_0_3_13_fu_1277_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_14_fu_1285_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_1_fu_689_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_4_fu_696_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_6_fu_1245_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_7_fu_1261_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_9_fu_1269_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_10_fu_1319_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_11_fu_1335_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_18_fu_1343_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_19_fu_1351_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_20_fu_1359_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_2_fu_748_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_4_fu_764_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_6_fu_772_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_7_fu_780_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_9_fu_788_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_load13_ph_fu_872_p3       |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_load14_ph_fu_880_p3       |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_1327_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_756_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_1237_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_1253_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_1311_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_740_p3                     |  select  |      0|  0|  32|           1|          32|
    |result_fu_1497_p3                    |  select  |      0|  0|  27|           1|           1|
    |tmp_2_i_mid2_fu_1080_p3              |  select  |      0|  0|   1|           1|           1|
    |tmp_2_mid2_v_fu_828_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_data_V_fu_1513_p3                |  select  |      0|  0|  32|           1|          32|
    |tmp_i_mid2_fu_1060_p3                |  select  |      0|  0|   1|           1|           1|
    |window_1_1_2_fu_888_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_fu_904_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_3_fu_912_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_920_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_5_fu_928_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_6_fu_936_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_944_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_8_fu_952_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_fu_896_p3                 |  select  |      0|  0|  32|           1|          32|
    |x4_mid2_fu_814_p3                    |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_1034_p3             |  select  |      0|  0|   3|           1|           1|
    |y_assign_mid2_fu_1088_p3             |  select  |      0|  0|   3|           1|           3|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|1521|         462|        1413|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter11       |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten6_reg_467        |   5|          2|    5|         10|
    |indvar_flatten_reg_398         |   3|          2|    3|          6|
    |lineBuffer_0_2_s_reg_550       |  32|          2|   32|         64|
    |lineBuffer_0_3_3_reg_540       |  32|          2|   32|         64|
    |lineBuffer_1_2_3_reg_510       |  32|          2|   32|         64|
    |lineBuffer_1_3_17_reg_520      |  32|          2|   32|         64|
    |lineBuffer_1_3_1_reg_530       |  32|          2|   32|         64|
    |lineBuffer_1_3_3_reg_500       |  32|          2|   32|         64|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_192             |  32|          2|   32|         64|
    |window_1_0_phi_fu_585_p4       |  32|          2|   32|         64|
    |window_1_0_reg_582             |  32|          2|   32|         64|
    |window_1_1_phi_fu_574_p4       |  32|          2|   32|         64|
    |window_1_1_reg_571             |  32|          2|   32|         64|
    |window_2_0_phi_fu_563_p4       |  32|          2|   32|         64|
    |window_2_0_reg_560             |  32|          2|   32|         64|
    |window_2_1_fu_184              |  32|          2|   32|         64|
    |writeCount_1_fu_188            |  32|          2|   32|         64|
    |x1_reg_387                     |   3|          2|    3|          6|
    |x4_reg_456                     |   2|          2|    2|          4|
    |x_assign_reg_489               |   3|          2|    3|          6|
    |x_reg_328                      |   3|          2|    3|          6|
    |y3_reg_409                     |   2|          2|    2|          4|
    |y_assign_reg_478               |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 596|         99|  593|       1212|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9                          |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721  |  32|   0|   32|          0|
    |cond_reg_1542                                    |   1|   0|    1|          0|
    |ctrl_read_reg_1533                               |  32|   0|   32|          0|
    |exitcond1_reg_1538                               |   1|   0|    1|          0|
    |exitcond4_reg_1563                               |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1708                       |   1|   0|    1|          0|
    |icmp_reg_1717                                    |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A                    |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B                    |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd                       |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr                       |   1|   0|    1|          0|
    |inStream_V_data_V_0_state                        |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state                        |   2|   0|    2|          0|
    |indvar_flatten6_reg_467                          |   5|   0|    5|          0|
    |indvar_flatten_reg_398                           |   3|   0|    3|          0|
    |lineBuffer_0_2_reg_316                           |  32|   0|   32|          0|
    |lineBuffer_0_2_s_reg_550                         |  32|   0|   32|          0|
    |lineBuffer_0_3_15_reg_1750                       |  32|   0|   32|          0|
    |lineBuffer_0_3_3_reg_540                         |  32|   0|   32|          0|
    |lineBuffer_0_3_5_fu_176                          |  32|   0|   32|          0|
    |lineBuffer_0_3_8_fu_180                          |  32|   0|   32|          0|
    |lineBuffer_0_3_reg_304                           |  32|   0|   32|          0|
    |lineBuffer_1_2_3_reg_510                         |  32|   0|   32|          0|
    |lineBuffer_1_2_reg_351                           |  32|   0|   32|          0|
    |lineBuffer_1_3_17_reg_520                        |  32|   0|   32|          0|
    |lineBuffer_1_3_1_reg_530                         |  32|   0|   32|          0|
    |lineBuffer_1_3_3_reg_500                         |  32|   0|   32|          0|
    |lineBuffer_1_3_5_reg_363                         |  32|   0|   32|          0|
    |lineBuffer_1_3_8_reg_375                         |  32|   0|   32|          0|
    |lineBuffer_1_3_reg_339                           |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_A                   |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B                   |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd                      |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr                      |   1|   0|    1|          0|
    |outStream_V_data_V_1_state                       |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd                      |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                       |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd                        |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                         |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd                      |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                       |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A                   |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B                   |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd                      |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr                      |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                       |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd                      |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                       |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd                      |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                       |   2|   0|    2|          0|
    |p_i_reg_1732                                     |   1|   0|    1|          0|
    |readCount_1_fu_192                               |  32|   0|   32|          0|
    |tmp5_reg_1785                                    |  25|   0|   25|          0|
    |tmp6_reg_1790                                    |  24|   0|   24|          0|
    |tmp8_reg_1795                                    |  25|   0|   25|          0|
    |tmp_10_reg_1703                                  |   1|   0|    1|          0|
    |tmp_13_reg_1736                                  |   2|   0|    2|          0|
    |tmp_9_reg_1572                                   |   2|   0|    2|          0|
    |window_0_0_fu_160                                |  32|   0|   32|          0|
    |window_0_0_read_as_fu_156                        |  32|   0|   32|          0|
    |window_0_1_fu_164                                |  32|   0|   32|          0|
    |window_1_0_read_as_fu_168                        |  32|   0|   32|          0|
    |window_1_0_reg_582                               |  32|   0|   32|          0|
    |window_1_1_1_reg_444                             |  32|   0|   32|          0|
    |window_1_1_reg_571                               |  32|   0|   32|          0|
    |window_1_2_1_reg_432                             |  32|   0|   32|          0|
    |window_2_0_read_as_fu_172                        |  32|   0|   32|          0|
    |window_2_0_reg_560                               |  32|   0|   32|          0|
    |window_2_1_1_reg_420                             |  32|   0|   32|          0|
    |window_2_1_2_reg_1721                            |  32|   0|   32|          0|
    |window_2_1_fu_184                                |  32|   0|   32|          0|
    |window_2_2_2_fu_152                              |  32|   0|   32|          0|
    |writeCount_1_fu_188                              |  32|   0|   32|          0|
    |x1_reg_387                                       |   3|   0|    3|          0|
    |x4_reg_456                                       |   2|   0|    2|          0|
    |x_assign_reg_489                                 |   3|   0|    3|          0|
    |x_reg_328                                        |   3|   0|    3|          0|
    |y3_reg_409                                       |   2|   0|    2|          0|
    |y_assign_reg_478                                 |   3|   0|    3|          0|
    |exitcond_flatten8_reg_1708                       |   0|   1|    1|          0|
    |p_i_reg_1732                                     |   0|   1|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |1349|   2| 1351|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_AWADDR   |  in |    7|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_ARADDR   |  in |    7|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |        CTRL        |    pointer   |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |        CTRL        |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_conv_d4x4_k3x3 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_conv_d4x4_k3x3 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_conv_d4x4_k3x3 | return value |
|inStream_TDATA      |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY     | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID        |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA     | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID    | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY    |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST     | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP     | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB     | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER     | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST     | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID       | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------+-----+-----+------------+--------------------+--------------+

