// Seed: 3123920402
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    output wor id_3,
    input supply1 id_4
);
  wire id_6;
  wand id_7;
  assign id_7 = 1 - 1;
  tri0 id_8 = 1'b0;
  wire id_9;
endmodule
macromodule module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    output wand id_3,
    output tri id_4,
    output tri0 id_5
    , id_17,
    output uwire id_6,
    input wor id_7,
    output wire id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    output wire id_13,
    output wand id_14,
    output tri id_15
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_11
  );
  assign modCall_1.type_6 = 0;
endmodule
