Loading plugins phase: Elapsed time ==> 0s.203ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 -s \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (Lights_Out_1_Clock_1's accuracy range '24 MHz +/- 0.25%, (23.94 MHz - 24.06 MHz)' is not within the specified tolerance range '25.5 MHz +/- 5%, (24.225 MHz - 26.775 MHz)'.).
 * \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Lights_Out\Lights_Out.cysch (Instance:Clock_1)
 * \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cydwr (Lights_Out_1_Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.703ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 01 17:09:05 2020


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vpp
Options  :    -yv2 -q10 MIDI_EXAMPLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 01 17:09:05 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MIDI_EXAMPLE.ctl'.
MIDI_EXAMPLE.v (line 1305, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1307, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1309, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1311, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1313, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1315, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1317, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1768, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1770, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1772, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1774, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1776, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1778, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.
MIDI_EXAMPLE.v (line 1780, col 51):  Note: Substituting module 'cmp_vv_vv' for '<'.

vlogfe:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 01 17:09:06 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 01 17:09:06 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\HOT_LEDS:control_bus_7\
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\BRIGHTNESS_RAMP:Net_280\
	\BRIGHTNESS_RAMP:Net_80\
	\TRIANGLE_SEL:Net_280\
	\TRIANGLE_SEL:Net_80\
	\RAMP_COMP:Net_9\
	\SLED_BRIGHTNESS_2:control_bus_7\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_1:g1:a0:xeq\
	\LEDs_Out_1:MODULE_1:g1:a0:xneq\
	\LEDs_Out_1:MODULE_1:g1:a0:xlt\
	\LEDs_Out_1:MODULE_1:g1:a0:xlte\
	\LEDs_Out_1:MODULE_1:g1:a0:xgte\
	\LEDs_Out_1:MODULE_1:lt\
	\LEDs_Out_1:MODULE_1:eq\
	\LEDs_Out_1:MODULE_1:gte\
	\LEDs_Out_1:MODULE_1:lte\
	\LEDs_Out_1:MODULE_1:neq\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:xeq\
	\LEDs_Out_1:MODULE_2:g1:a0:xneq\
	\LEDs_Out_1:MODULE_2:g1:a0:xlt\
	\LEDs_Out_1:MODULE_2:g1:a0:xlte\
	\LEDs_Out_1:MODULE_2:g1:a0:xgte\
	\LEDs_Out_1:MODULE_2:lt\
	\LEDs_Out_1:MODULE_2:eq\
	\LEDs_Out_1:MODULE_2:gte\
	\LEDs_Out_1:MODULE_2:lte\
	\LEDs_Out_1:MODULE_2:neq\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:xeq\
	\LEDs_Out_1:MODULE_3:g1:a0:xneq\
	\LEDs_Out_1:MODULE_3:g1:a0:xlt\
	\LEDs_Out_1:MODULE_3:g1:a0:xlte\
	\LEDs_Out_1:MODULE_3:g1:a0:xgte\
	\LEDs_Out_1:MODULE_3:lt\
	\LEDs_Out_1:MODULE_3:eq\
	\LEDs_Out_1:MODULE_3:gte\
	\LEDs_Out_1:MODULE_3:lte\
	\LEDs_Out_1:MODULE_3:neq\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:xeq\
	\LEDs_Out_1:MODULE_4:g1:a0:xneq\
	\LEDs_Out_1:MODULE_4:g1:a0:xlt\
	\LEDs_Out_1:MODULE_4:g1:a0:xlte\
	\LEDs_Out_1:MODULE_4:g1:a0:xgte\
	\LEDs_Out_1:MODULE_4:lt\
	\LEDs_Out_1:MODULE_4:eq\
	\LEDs_Out_1:MODULE_4:gte\
	\LEDs_Out_1:MODULE_4:lte\
	\LEDs_Out_1:MODULE_4:neq\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:xeq\
	\LEDs_Out_1:MODULE_5:g1:a0:xneq\
	\LEDs_Out_1:MODULE_5:g1:a0:xlt\
	\LEDs_Out_1:MODULE_5:g1:a0:xlte\
	\LEDs_Out_1:MODULE_5:g1:a0:xgte\
	\LEDs_Out_1:MODULE_5:lt\
	\LEDs_Out_1:MODULE_5:eq\
	\LEDs_Out_1:MODULE_5:gte\
	\LEDs_Out_1:MODULE_5:lte\
	\LEDs_Out_1:MODULE_5:neq\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:xeq\
	\LEDs_Out_1:MODULE_6:g1:a0:xneq\
	\LEDs_Out_1:MODULE_6:g1:a0:xlt\
	\LEDs_Out_1:MODULE_6:g1:a0:xlte\
	\LEDs_Out_1:MODULE_6:g1:a0:xgte\
	\LEDs_Out_1:MODULE_6:lt\
	\LEDs_Out_1:MODULE_6:eq\
	\LEDs_Out_1:MODULE_6:gte\
	\LEDs_Out_1:MODULE_6:lte\
	\LEDs_Out_1:MODULE_6:neq\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:xeq\
	\LEDs_Out_1:MODULE_7:g1:a0:xneq\
	\LEDs_Out_1:MODULE_7:g1:a0:xlt\
	\LEDs_Out_1:MODULE_7:g1:a0:xlte\
	\LEDs_Out_1:MODULE_7:g1:a0:xgte\
	\LEDs_Out_1:MODULE_7:lt\
	\LEDs_Out_1:MODULE_7:eq\
	\LEDs_Out_1:MODULE_7:gte\
	\LEDs_Out_1:MODULE_7:lte\
	\LEDs_Out_1:MODULE_7:neq\
	\SLED_BRIGHTNESS_1:control_bus_7\
	\SLED_BRIGHTNESS_3:control_bus_7\
	\SLED_BRIGHTNESS_4:control_bus_7\
	\SLED_BRIGHTNESS_5:control_bus_7\
	\SLED_BRIGHTNESS_6:control_bus_7\
	\SLED_BRIGHTNESS_7:control_bus_7\
	Net_6563
	Net_6564
	Net_6565
	Net_6566
	Net_6567
	Net_6568
	Net_5183
	Net_5184
	Net_5185
	Net_5187
	Net_5188
	Net_5189
	Net_5190
	\LIGHT_BRIGHTNESS_7:control_bus_7\
	\LIGHT_BRIGHTNESS_6:control_bus_7\
	\LIGHT_BRIGHTNESS_5:control_bus_7\
	\LIGHT_BRIGHTNESS_4:control_bus_7\
	\LIGHT_BRIGHTNESS_3:control_bus_7\
	\LIGHT_BRIGHTNESS_2:control_bus_7\
	\LIGHT_BRIGHTNESS_1:control_bus_7\
	\Lights_Out_1:Net_2073\
	\Lights_Out_1:Net_2070\
	\Lights_Out_1:BUCK_DUTY:Net_114\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_8:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_8:g1:a0:xeq\
	\Lights_Out_1:MODULE_8:g1:a0:xneq\
	\Lights_Out_1:MODULE_8:g1:a0:xlte\
	\Lights_Out_1:MODULE_8:g1:a0:xgt\
	\Lights_Out_1:MODULE_8:g1:a0:xgte\
	\Lights_Out_1:MODULE_8:eq\
	\Lights_Out_1:MODULE_8:gt\
	\Lights_Out_1:MODULE_8:gte\
	\Lights_Out_1:MODULE_8:lte\
	\Lights_Out_1:MODULE_8:neq\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_9:g1:a0:xeq\
	\Lights_Out_1:MODULE_9:g1:a0:xneq\
	\Lights_Out_1:MODULE_9:g1:a0:xlte\
	\Lights_Out_1:MODULE_9:g1:a0:xgt\
	\Lights_Out_1:MODULE_9:g1:a0:xgte\
	\Lights_Out_1:MODULE_9:eq\
	\Lights_Out_1:MODULE_9:gt\
	\Lights_Out_1:MODULE_9:gte\
	\Lights_Out_1:MODULE_9:lte\
	\Lights_Out_1:MODULE_9:neq\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_10:g1:a0:xeq\
	\Lights_Out_1:MODULE_10:g1:a0:xneq\
	\Lights_Out_1:MODULE_10:g1:a0:xlte\
	\Lights_Out_1:MODULE_10:g1:a0:xgt\
	\Lights_Out_1:MODULE_10:g1:a0:xgte\
	\Lights_Out_1:MODULE_10:eq\
	\Lights_Out_1:MODULE_10:gt\
	\Lights_Out_1:MODULE_10:gte\
	\Lights_Out_1:MODULE_10:lte\
	\Lights_Out_1:MODULE_10:neq\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_11:g1:a0:xeq\
	\Lights_Out_1:MODULE_11:g1:a0:xneq\
	\Lights_Out_1:MODULE_11:g1:a0:xlte\
	\Lights_Out_1:MODULE_11:g1:a0:xgt\
	\Lights_Out_1:MODULE_11:g1:a0:xgte\
	\Lights_Out_1:MODULE_11:eq\
	\Lights_Out_1:MODULE_11:gt\
	\Lights_Out_1:MODULE_11:gte\
	\Lights_Out_1:MODULE_11:lte\
	\Lights_Out_1:MODULE_11:neq\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_12:g1:a0:xeq\
	\Lights_Out_1:MODULE_12:g1:a0:xneq\
	\Lights_Out_1:MODULE_12:g1:a0:xlte\
	\Lights_Out_1:MODULE_12:g1:a0:xgt\
	\Lights_Out_1:MODULE_12:g1:a0:xgte\
	\Lights_Out_1:MODULE_12:eq\
	\Lights_Out_1:MODULE_12:gt\
	\Lights_Out_1:MODULE_12:gte\
	\Lights_Out_1:MODULE_12:lte\
	\Lights_Out_1:MODULE_12:neq\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_13:g1:a0:xeq\
	\Lights_Out_1:MODULE_13:g1:a0:xneq\
	\Lights_Out_1:MODULE_13:g1:a0:xlte\
	\Lights_Out_1:MODULE_13:g1:a0:xgt\
	\Lights_Out_1:MODULE_13:g1:a0:xgte\
	\Lights_Out_1:MODULE_13:eq\
	\Lights_Out_1:MODULE_13:gt\
	\Lights_Out_1:MODULE_13:gte\
	\Lights_Out_1:MODULE_13:lte\
	\Lights_Out_1:MODULE_13:neq\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_6\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_3\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:aeqb_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_1\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_2\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_3\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_4\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_5\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eq_6\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:eqi_0\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:aeqb_1\
	\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_0\
	\Lights_Out_1:MODULE_14:g1:a0:xeq\
	\Lights_Out_1:MODULE_14:g1:a0:xneq\
	\Lights_Out_1:MODULE_14:g1:a0:xlte\
	\Lights_Out_1:MODULE_14:g1:a0:xgt\
	\Lights_Out_1:MODULE_14:g1:a0:xgte\
	\Lights_Out_1:MODULE_14:eq\
	\Lights_Out_1:MODULE_14:gt\
	\Lights_Out_1:MODULE_14:gte\
	\Lights_Out_1:MODULE_14:lte\
	\Lights_Out_1:MODULE_14:neq\


Deleted 388 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_6_net_0 to tmpOE__SW2_net_0
Aliasing \HOT_LEDS:clk\ to zero
Aliasing \HOT_LEDS:rst\ to zero
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing tmpOE__SW8_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SLED_1_net_0 to tmpOE__SW2_net_0
Aliasing Net_1962 to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_83\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_81\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_82\ to zero
Aliasing Net_1968 to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_83\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_81\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_82\ to zero
Aliasing \RAMP_COMP:clock\ to zero
Aliasing tmpOE__SLED_8_net_0 to tmpOE__SW2_net_0
Aliasing \SLED_BRIGHTNESS_2:clk\ to zero
Aliasing \SLED_BRIGHTNESS_2:rst\ to zero
Aliasing \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN4_6\ to \LEDs_Out_1:MODIN2_6\
Aliasing \LEDs_Out_1:MODIN4_5\ to \LEDs_Out_1:MODIN2_5\
Aliasing \LEDs_Out_1:MODIN4_4\ to \LEDs_Out_1:MODIN2_4\
Aliasing \LEDs_Out_1:MODIN4_3\ to \LEDs_Out_1:MODIN2_3\
Aliasing \LEDs_Out_1:MODIN4_2\ to \LEDs_Out_1:MODIN2_2\
Aliasing \LEDs_Out_1:MODIN4_1\ to \LEDs_Out_1:MODIN2_1\
Aliasing \LEDs_Out_1:MODIN4_0\ to \LEDs_Out_1:MODIN2_0\
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN6_6\ to \LEDs_Out_1:MODIN2_6\
Aliasing \LEDs_Out_1:MODIN6_5\ to \LEDs_Out_1:MODIN2_5\
Aliasing \LEDs_Out_1:MODIN6_4\ to \LEDs_Out_1:MODIN2_4\
Aliasing \LEDs_Out_1:MODIN6_3\ to \LEDs_Out_1:MODIN2_3\
Aliasing \LEDs_Out_1:MODIN6_2\ to \LEDs_Out_1:MODIN2_2\
Aliasing \LEDs_Out_1:MODIN6_1\ to \LEDs_Out_1:MODIN2_1\
Aliasing \LEDs_Out_1:MODIN6_0\ to \LEDs_Out_1:MODIN2_0\
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN8_6\ to \LEDs_Out_1:MODIN2_6\
Aliasing \LEDs_Out_1:MODIN8_5\ to \LEDs_Out_1:MODIN2_5\
Aliasing \LEDs_Out_1:MODIN8_4\ to \LEDs_Out_1:MODIN2_4\
Aliasing \LEDs_Out_1:MODIN8_3\ to \LEDs_Out_1:MODIN2_3\
Aliasing \LEDs_Out_1:MODIN8_2\ to \LEDs_Out_1:MODIN2_2\
Aliasing \LEDs_Out_1:MODIN8_1\ to \LEDs_Out_1:MODIN2_1\
Aliasing \LEDs_Out_1:MODIN8_0\ to \LEDs_Out_1:MODIN2_0\
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN10_6\ to \LEDs_Out_1:MODIN2_6\
Aliasing \LEDs_Out_1:MODIN10_5\ to \LEDs_Out_1:MODIN2_5\
Aliasing \LEDs_Out_1:MODIN10_4\ to \LEDs_Out_1:MODIN2_4\
Aliasing \LEDs_Out_1:MODIN10_3\ to \LEDs_Out_1:MODIN2_3\
Aliasing \LEDs_Out_1:MODIN10_2\ to \LEDs_Out_1:MODIN2_2\
Aliasing \LEDs_Out_1:MODIN10_1\ to \LEDs_Out_1:MODIN2_1\
Aliasing \LEDs_Out_1:MODIN10_0\ to \LEDs_Out_1:MODIN2_0\
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN12_6\ to \LEDs_Out_1:MODIN2_6\
Aliasing \LEDs_Out_1:MODIN12_5\ to \LEDs_Out_1:MODIN2_5\
Aliasing \LEDs_Out_1:MODIN12_4\ to \LEDs_Out_1:MODIN2_4\
Aliasing \LEDs_Out_1:MODIN12_3\ to \LEDs_Out_1:MODIN2_3\
Aliasing \LEDs_Out_1:MODIN12_2\ to \LEDs_Out_1:MODIN2_2\
Aliasing \LEDs_Out_1:MODIN12_1\ to \LEDs_Out_1:MODIN2_1\
Aliasing \LEDs_Out_1:MODIN12_0\ to \LEDs_Out_1:MODIN2_0\
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN14_6\ to \LEDs_Out_1:MODIN2_6\
Aliasing \LEDs_Out_1:MODIN14_5\ to \LEDs_Out_1:MODIN2_5\
Aliasing \LEDs_Out_1:MODIN14_4\ to \LEDs_Out_1:MODIN2_4\
Aliasing \LEDs_Out_1:MODIN14_3\ to \LEDs_Out_1:MODIN2_3\
Aliasing \LEDs_Out_1:MODIN14_2\ to \LEDs_Out_1:MODIN2_2\
Aliasing \LEDs_Out_1:MODIN14_1\ to \LEDs_Out_1:MODIN2_1\
Aliasing \LEDs_Out_1:MODIN14_0\ to \LEDs_Out_1:MODIN2_0\
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \SLED_BRIGHTNESS_1:clk\ to zero
Aliasing \SLED_BRIGHTNESS_1:rst\ to zero
Aliasing \SLED_BRIGHTNESS_3:clk\ to zero
Aliasing \SLED_BRIGHTNESS_3:rst\ to zero
Aliasing \SLED_BRIGHTNESS_4:clk\ to zero
Aliasing \SLED_BRIGHTNESS_4:rst\ to zero
Aliasing \SLED_BRIGHTNESS_5:clk\ to zero
Aliasing \SLED_BRIGHTNESS_5:rst\ to zero
Aliasing \SLED_BRIGHTNESS_6:clk\ to zero
Aliasing \SLED_BRIGHTNESS_6:rst\ to zero
Aliasing \SLED_BRIGHTNESS_7:clk\ to zero
Aliasing \SLED_BRIGHTNESS_7:rst\ to zero
Aliasing \CROSSFADE_CTRL:clk\ to zero
Aliasing \CROSSFADE_CTRL:rst\ to zero
Aliasing \LED_8_VALUE:clk\ to zero
Aliasing \LED_8_VALUE:rst\ to zero
Aliasing \CROSSFADE_VAL:status_7\ to zero
Aliasing tmpOE__RV1_net_0 to tmpOE__SW2_net_0
Aliasing \POT_VALUE:vp_ctl_0\ to zero
Aliasing \POT_VALUE:vp_ctl_2\ to zero
Aliasing \POT_VALUE:vn_ctl_1\ to zero
Aliasing \POT_VALUE:vn_ctl_3\ to zero
Aliasing \POT_VALUE:vp_ctl_1\ to zero
Aliasing \POT_VALUE:vp_ctl_3\ to zero
Aliasing \POT_VALUE:vn_ctl_0\ to zero
Aliasing \POT_VALUE:vn_ctl_2\ to zero
Aliasing \POT_VALUE:soc\ to zero
Aliasing \POT_VALUE:tmpOE__Bypass_net_0\ to tmpOE__SW2_net_0
Aliasing \POT_VALUE:Net_381\ to zero
Aliasing tmpOE__SW5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW6_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO8_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO6_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__DO2_net_0 to tmpOE__SW2_net_0
Aliasing \LIGHT_BRIGHTNESS_7:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_7:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_6:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_6:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_5:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_5:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_4:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_4:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_3:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_3:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_2:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_2:rst\ to zero
Aliasing \LIGHT_BRIGHTNESS_1:clk\ to zero
Aliasing \LIGHT_BRIGHTNESS_1:rst\ to zero
Aliasing \Lights_Out_1:Net_748\ to zero
Aliasing \Lights_Out_1:LED_STATUS:status_7\ to zero
Aliasing \Lights_Out_1:BUCK_DUTY:Net_113\ to tmpOE__SW2_net_0
Aliasing \Lights_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN17_6\ to \Lights_Out_1:MODIN15_6\
Aliasing \Lights_Out_1:MODIN17_5\ to \Lights_Out_1:MODIN15_5\
Aliasing \Lights_Out_1:MODIN17_4\ to \Lights_Out_1:MODIN15_4\
Aliasing \Lights_Out_1:MODIN17_3\ to \Lights_Out_1:MODIN15_3\
Aliasing \Lights_Out_1:MODIN17_2\ to \Lights_Out_1:MODIN15_2\
Aliasing \Lights_Out_1:MODIN17_1\ to \Lights_Out_1:MODIN15_1\
Aliasing \Lights_Out_1:MODIN17_0\ to \Lights_Out_1:MODIN15_0\
Aliasing \Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN19_6\ to \Lights_Out_1:MODIN15_6\
Aliasing \Lights_Out_1:MODIN19_5\ to \Lights_Out_1:MODIN15_5\
Aliasing \Lights_Out_1:MODIN19_4\ to \Lights_Out_1:MODIN15_4\
Aliasing \Lights_Out_1:MODIN19_3\ to \Lights_Out_1:MODIN15_3\
Aliasing \Lights_Out_1:MODIN19_2\ to \Lights_Out_1:MODIN15_2\
Aliasing \Lights_Out_1:MODIN19_1\ to \Lights_Out_1:MODIN15_1\
Aliasing \Lights_Out_1:MODIN19_0\ to \Lights_Out_1:MODIN15_0\
Aliasing \Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN21_6\ to \Lights_Out_1:MODIN15_6\
Aliasing \Lights_Out_1:MODIN21_5\ to \Lights_Out_1:MODIN15_5\
Aliasing \Lights_Out_1:MODIN21_4\ to \Lights_Out_1:MODIN15_4\
Aliasing \Lights_Out_1:MODIN21_3\ to \Lights_Out_1:MODIN15_3\
Aliasing \Lights_Out_1:MODIN21_2\ to \Lights_Out_1:MODIN15_2\
Aliasing \Lights_Out_1:MODIN21_1\ to \Lights_Out_1:MODIN15_1\
Aliasing \Lights_Out_1:MODIN21_0\ to \Lights_Out_1:MODIN15_0\
Aliasing \Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN23_6\ to \Lights_Out_1:MODIN15_6\
Aliasing \Lights_Out_1:MODIN23_5\ to \Lights_Out_1:MODIN15_5\
Aliasing \Lights_Out_1:MODIN23_4\ to \Lights_Out_1:MODIN15_4\
Aliasing \Lights_Out_1:MODIN23_3\ to \Lights_Out_1:MODIN15_3\
Aliasing \Lights_Out_1:MODIN23_2\ to \Lights_Out_1:MODIN15_2\
Aliasing \Lights_Out_1:MODIN23_1\ to \Lights_Out_1:MODIN15_1\
Aliasing \Lights_Out_1:MODIN23_0\ to \Lights_Out_1:MODIN15_0\
Aliasing \Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN25_6\ to \Lights_Out_1:MODIN15_6\
Aliasing \Lights_Out_1:MODIN25_5\ to \Lights_Out_1:MODIN15_5\
Aliasing \Lights_Out_1:MODIN25_4\ to \Lights_Out_1:MODIN15_4\
Aliasing \Lights_Out_1:MODIN25_3\ to \Lights_Out_1:MODIN15_3\
Aliasing \Lights_Out_1:MODIN25_2\ to \Lights_Out_1:MODIN15_2\
Aliasing \Lights_Out_1:MODIN25_1\ to \Lights_Out_1:MODIN15_1\
Aliasing \Lights_Out_1:MODIN25_0\ to \Lights_Out_1:MODIN15_0\
Aliasing \Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Lights_Out_1:MODIN27_6\ to \Lights_Out_1:MODIN15_6\
Aliasing \Lights_Out_1:MODIN27_5\ to \Lights_Out_1:MODIN15_5\
Aliasing \Lights_Out_1:MODIN27_4\ to \Lights_Out_1:MODIN15_4\
Aliasing \Lights_Out_1:MODIN27_3\ to \Lights_Out_1:MODIN15_3\
Aliasing \Lights_Out_1:MODIN27_2\ to \Lights_Out_1:MODIN15_2\
Aliasing \Lights_Out_1:MODIN27_1\ to \Lights_Out_1:MODIN15_1\
Aliasing \Lights_Out_1:MODIN27_0\ to \Lights_Out_1:MODIN15_0\
Aliasing \Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_3\ to zero
Aliasing \Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_3\ to zero
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_3_net_0[19] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5290[20] = \LEDs_Out_1:LED_Out_3:mux_1:tmp__mux_1_reg\[289]
Removing Lhs of wire tmpOE__SLED_5_net_0[26] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5292[27] = \LEDs_Out_1:LED_Out_5:mux_1:tmp__mux_1_reg\[293]
Removing Lhs of wire tmpOE__SLED_6_net_0[33] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5293[34] = \LEDs_Out_1:LED_Out_6:mux_1:tmp__mux_1_reg\[295]
Removing Lhs of wire \HOT_LEDS:clk\[39] = zero[2]
Removing Lhs of wire \HOT_LEDS:rst\[40] = zero[2]
Removing Rhs of wire Net_6585_6[43] = \HOT_LEDS:control_out_6\[44]
Removing Rhs of wire Net_6585_6[43] = \HOT_LEDS:control_6\[59]
Removing Rhs of wire Net_6585_5[45] = \HOT_LEDS:control_out_5\[46]
Removing Rhs of wire Net_6585_5[45] = \HOT_LEDS:control_5\[60]
Removing Rhs of wire Net_6585_4[47] = \HOT_LEDS:control_out_4\[48]
Removing Rhs of wire Net_6585_4[47] = \HOT_LEDS:control_4\[61]
Removing Rhs of wire Net_6585_3[49] = \HOT_LEDS:control_out_3\[50]
Removing Rhs of wire Net_6585_3[49] = \HOT_LEDS:control_3\[62]
Removing Rhs of wire Net_6585_2[51] = \HOT_LEDS:control_out_2\[52]
Removing Rhs of wire Net_6585_2[51] = \HOT_LEDS:control_2\[63]
Removing Rhs of wire Net_6585_1[53] = \HOT_LEDS:control_out_1\[54]
Removing Rhs of wire Net_6585_1[53] = \HOT_LEDS:control_1\[64]
Removing Rhs of wire Net_6585_0[55] = \HOT_LEDS:control_out_0\[56]
Removing Rhs of wire Net_6585_0[55] = \HOT_LEDS:control_0\[65]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[69] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[76] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW8_net_0[128] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW3_net_0[135] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW4_net_0[142] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SLED_7_net_0[151] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5294[152] = \LEDs_Out_1:LED_Out_7:mux_1:tmp__mux_1_reg\[297]
Removing Lhs of wire tmpOE__SLED_4_net_0[158] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5291[159] = \LEDs_Out_1:LED_Out_4:mux_1:tmp__mux_1_reg\[291]
Removing Lhs of wire tmpOE__SLED_2_net_0[165] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5289[166] = \LEDs_Out_1:LED_Out_2:mux_1:tmp__mux_1_reg\[287]
Removing Lhs of wire tmpOE__SLED_1_net_0[172] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5288[173] = \LEDs_Out_1:LED_Out_1:mux_1:tmp__mux_1_reg\[285]
Removing Lhs of wire Net_1962[180] = zero[2]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_183\[191] = \BRIGHTNESS_RAMP:demux:tmp__demux_0_reg\[196]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_107\[194] = \BRIGHTNESS_RAMP:demux:tmp__demux_1_reg\[199]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_134\[197] = \BRIGHTNESS_RAMP:cydff_1\[211]
Removing Lhs of wire \BRIGHTNESS_RAMP:Net_336\[198] = Net_3013[179]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_83\[201] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_81\[202] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_82\[203] = zero[2]
Removing Lhs of wire Net_1968[212] = zero[2]
Removing Rhs of wire \TRIANGLE_SEL:Net_183\[225] = \TRIANGLE_SEL:demux:tmp__demux_0_reg\[230]
Removing Rhs of wire \TRIANGLE_SEL:Net_107\[228] = \TRIANGLE_SEL:demux:tmp__demux_1_reg\[233]
Removing Rhs of wire \TRIANGLE_SEL:Net_134\[231] = \TRIANGLE_SEL:cydff_1\[245]
Removing Lhs of wire \TRIANGLE_SEL:Net_336\[232] = Net_1945[214]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_83\[235] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_81\[236] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_82\[237] = zero[2]
Removing Lhs of wire \RAMP_COMP:clock\[247] = zero[2]
Removing Rhs of wire Net_5051[249] = \RAMP_COMP:Net_1\[248]
Removing Lhs of wire tmpOE__SLED_8_net_0[252] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_5271[253] = \LED_8_VALUE:control_out_0\[1331]
Removing Rhs of wire Net_5271[253] = \LED_8_VALUE:control_0\[1354]
Removing Lhs of wire \SLED_BRIGHTNESS_2:clk\[258] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_2:rst\[259] = zero[2]
Removing Rhs of wire Net_6579_6[262] = \SLED_BRIGHTNESS_2:control_out_6\[263]
Removing Rhs of wire Net_6579_6[262] = \SLED_BRIGHTNESS_2:control_6\[278]
Removing Rhs of wire Net_6579_5[264] = \SLED_BRIGHTNESS_2:control_out_5\[265]
Removing Rhs of wire Net_6579_5[264] = \SLED_BRIGHTNESS_2:control_5\[279]
Removing Rhs of wire Net_6579_4[266] = \SLED_BRIGHTNESS_2:control_out_4\[267]
Removing Rhs of wire Net_6579_4[266] = \SLED_BRIGHTNESS_2:control_4\[280]
Removing Rhs of wire Net_6579_3[268] = \SLED_BRIGHTNESS_2:control_out_3\[269]
Removing Rhs of wire Net_6579_3[268] = \SLED_BRIGHTNESS_2:control_3\[281]
Removing Rhs of wire Net_6579_2[270] = \SLED_BRIGHTNESS_2:control_out_2\[271]
Removing Rhs of wire Net_6579_2[270] = \SLED_BRIGHTNESS_2:control_2\[282]
Removing Rhs of wire Net_6579_1[272] = \SLED_BRIGHTNESS_2:control_out_1\[273]
Removing Rhs of wire Net_6579_1[272] = \SLED_BRIGHTNESS_2:control_1\[283]
Removing Rhs of wire Net_6579_0[274] = \SLED_BRIGHTNESS_2:control_out_0\[275]
Removing Rhs of wire Net_6579_0[274] = \SLED_BRIGHTNESS_2:control_0\[284]
Removing Rhs of wire \LEDs_Out_1:Net_182\[286] = \LEDs_Out_1:cmp_vv_vv_MODGEN_1\[309]
Removing Rhs of wire \LEDs_Out_1:Net_182\[286] = \LEDs_Out_1:MODULE_1:g1:a0:xgt\[425]
Removing Rhs of wire \LEDs_Out_1:Net_182\[286] = \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:agbi_0\[420]
Removing Rhs of wire \LEDs_Out_1:Net_183\[288] = \LEDs_Out_1:cmp_vv_vv_MODGEN_2\[310]
Removing Rhs of wire \LEDs_Out_1:Net_183\[288] = \LEDs_Out_1:MODULE_2:g1:a0:xgt\[548]
Removing Rhs of wire \LEDs_Out_1:Net_183\[288] = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_0\[543]
Removing Rhs of wire \LEDs_Out_1:Net_184\[290] = \LEDs_Out_1:cmp_vv_vv_MODGEN_3\[311]
Removing Rhs of wire \LEDs_Out_1:Net_184\[290] = \LEDs_Out_1:MODULE_3:g1:a0:xgt\[664]
Removing Rhs of wire \LEDs_Out_1:Net_184\[290] = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_0\[659]
Removing Rhs of wire \LEDs_Out_1:Net_185\[292] = \LEDs_Out_1:cmp_vv_vv_MODGEN_4\[312]
Removing Rhs of wire \LEDs_Out_1:Net_185\[292] = \LEDs_Out_1:MODULE_4:g1:a0:xgt\[787]
Removing Rhs of wire \LEDs_Out_1:Net_185\[292] = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_0\[782]
Removing Rhs of wire \LEDs_Out_1:Net_186\[294] = \LEDs_Out_1:cmp_vv_vv_MODGEN_5\[313]
Removing Rhs of wire \LEDs_Out_1:Net_186\[294] = \LEDs_Out_1:MODULE_5:g1:a0:xgt\[910]
Removing Rhs of wire \LEDs_Out_1:Net_186\[294] = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_0\[905]
Removing Rhs of wire \LEDs_Out_1:Net_187\[296] = \LEDs_Out_1:cmp_vv_vv_MODGEN_6\[314]
Removing Rhs of wire \LEDs_Out_1:Net_187\[296] = \LEDs_Out_1:MODULE_6:g1:a0:xgt\[1033]
Removing Rhs of wire \LEDs_Out_1:Net_187\[296] = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_0\[1028]
Removing Rhs of wire \LEDs_Out_1:Net_188\[298] = \LEDs_Out_1:cmp_vv_vv_MODGEN_7\[315]
Removing Rhs of wire \LEDs_Out_1:Net_188\[298] = \LEDs_Out_1:MODULE_7:g1:a0:xgt\[1156]
Removing Rhs of wire \LEDs_Out_1:Net_188\[298] = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_0\[1151]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newa_6\[316] = \LEDs_Out_1:MODIN1_6\[317]
Removing Lhs of wire \LEDs_Out_1:MODIN1_6\[317] = Net_6584_6[432]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newa_5\[318] = \LEDs_Out_1:MODIN1_5\[319]
Removing Lhs of wire \LEDs_Out_1:MODIN1_5\[319] = Net_6584_5[433]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newa_4\[320] = \LEDs_Out_1:MODIN1_4\[321]
Removing Lhs of wire \LEDs_Out_1:MODIN1_4\[321] = Net_6584_4[434]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newa_3\[322] = \LEDs_Out_1:MODIN1_3\[323]
Removing Lhs of wire \LEDs_Out_1:MODIN1_3\[323] = Net_6584_3[435]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newa_2\[324] = \LEDs_Out_1:MODIN1_2\[325]
Removing Lhs of wire \LEDs_Out_1:MODIN1_2\[325] = Net_6584_2[436]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newa_1\[326] = \LEDs_Out_1:MODIN1_1\[327]
Removing Lhs of wire \LEDs_Out_1:MODIN1_1\[327] = Net_6584_1[437]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newa_0\[328] = \LEDs_Out_1:MODIN1_0\[329]
Removing Lhs of wire \LEDs_Out_1:MODIN1_0\[329] = Net_6584_0[438]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newb_6\[330] = \LEDs_Out_1:MODIN2_6\[331]
Removing Lhs of wire \LEDs_Out_1:MODIN2_6\[331] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newb_5\[332] = \LEDs_Out_1:MODIN2_5\[333]
Removing Lhs of wire \LEDs_Out_1:MODIN2_5\[333] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newb_4\[334] = \LEDs_Out_1:MODIN2_4\[335]
Removing Lhs of wire \LEDs_Out_1:MODIN2_4\[335] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newb_3\[336] = \LEDs_Out_1:MODIN2_3\[337]
Removing Lhs of wire \LEDs_Out_1:MODIN2_3\[337] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newb_2\[338] = \LEDs_Out_1:MODIN2_2\[339]
Removing Lhs of wire \LEDs_Out_1:MODIN2_2\[339] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newb_1\[340] = \LEDs_Out_1:MODIN2_1\[341]
Removing Lhs of wire \LEDs_Out_1:MODIN2_1\[341] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:newb_0\[342] = \LEDs_Out_1:MODIN2_0\[343]
Removing Lhs of wire \LEDs_Out_1:MODIN2_0\[343] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:dataa_6\[344] = Net_6584_6[432]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:dataa_5\[345] = Net_6584_5[433]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:dataa_4\[346] = Net_6584_4[434]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:dataa_3\[347] = Net_6584_3[435]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:dataa_2\[348] = Net_6584_2[436]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:dataa_1\[349] = Net_6584_1[437]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:dataa_0\[350] = Net_6584_0[438]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:datab_6\[351] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:datab_5\[352] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:datab_4\[353] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:datab_3\[354] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:datab_2\[355] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:datab_1\[356] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:datab_0\[357] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:a_6\[358] = Net_6584_6[432]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:a_5\[359] = Net_6584_5[433]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:a_4\[360] = Net_6584_4[434]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:a_3\[361] = Net_6584_3[435]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:a_2\[362] = Net_6584_2[436]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:a_1\[363] = Net_6584_1[437]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:a_0\[364] = Net_6584_0[438]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:b_6\[365] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:b_5\[366] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:b_4\[367] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:b_3\[368] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:b_2\[369] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:b_1\[370] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:b_0\[371] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:albi_3\[389] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:agbi_3\[390] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lti_2\[393] = \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_6\[391]
Removing Lhs of wire \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_2\[394] = \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_6\[392]
Removing Rhs of wire Net_6584_6[432] = \SLED_BRIGHTNESS_1:control_out_6\[1175]
Removing Rhs of wire Net_6584_6[432] = \SLED_BRIGHTNESS_1:control_6\[1184]
Removing Rhs of wire Net_6584_5[433] = \SLED_BRIGHTNESS_1:control_out_5\[1176]
Removing Rhs of wire Net_6584_5[433] = \SLED_BRIGHTNESS_1:control_5\[1185]
Removing Rhs of wire Net_6584_4[434] = \SLED_BRIGHTNESS_1:control_out_4\[1177]
Removing Rhs of wire Net_6584_4[434] = \SLED_BRIGHTNESS_1:control_4\[1186]
Removing Rhs of wire Net_6584_3[435] = \SLED_BRIGHTNESS_1:control_out_3\[1178]
Removing Rhs of wire Net_6584_3[435] = \SLED_BRIGHTNESS_1:control_3\[1187]
Removing Rhs of wire Net_6584_2[436] = \SLED_BRIGHTNESS_1:control_out_2\[1179]
Removing Rhs of wire Net_6584_2[436] = \SLED_BRIGHTNESS_1:control_2\[1188]
Removing Rhs of wire Net_6584_1[437] = \SLED_BRIGHTNESS_1:control_out_1\[1180]
Removing Rhs of wire Net_6584_1[437] = \SLED_BRIGHTNESS_1:control_1\[1189]
Removing Rhs of wire Net_6584_0[438] = \SLED_BRIGHTNESS_1:control_out_0\[1181]
Removing Rhs of wire Net_6584_0[438] = \SLED_BRIGHTNESS_1:control_0\[1190]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_6\[439] = \LEDs_Out_1:MODIN3_6\[440]
Removing Lhs of wire \LEDs_Out_1:MODIN3_6\[440] = Net_6579_6[262]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_5\[441] = \LEDs_Out_1:MODIN3_5\[442]
Removing Lhs of wire \LEDs_Out_1:MODIN3_5\[442] = Net_6579_5[264]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_4\[443] = \LEDs_Out_1:MODIN3_4\[444]
Removing Lhs of wire \LEDs_Out_1:MODIN3_4\[444] = Net_6579_4[266]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_3\[445] = \LEDs_Out_1:MODIN3_3\[446]
Removing Lhs of wire \LEDs_Out_1:MODIN3_3\[446] = Net_6579_3[268]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_2\[447] = \LEDs_Out_1:MODIN3_2\[448]
Removing Lhs of wire \LEDs_Out_1:MODIN3_2\[448] = Net_6579_2[270]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_1\[449] = \LEDs_Out_1:MODIN3_1\[450]
Removing Lhs of wire \LEDs_Out_1:MODIN3_1\[450] = Net_6579_1[272]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_0\[451] = \LEDs_Out_1:MODIN3_0\[452]
Removing Lhs of wire \LEDs_Out_1:MODIN3_0\[452] = Net_6579_0[274]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_6\[453] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODIN4_6\[454] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_5\[455] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODIN4_5\[456] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_4\[457] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODIN4_4\[458] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_3\[459] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODIN4_3\[460] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_2\[461] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODIN4_2\[462] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_1\[463] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODIN4_1\[464] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_0\[465] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODIN4_0\[466] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_6\[467] = Net_6579_6[262]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_5\[468] = Net_6579_5[264]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_4\[469] = Net_6579_4[266]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_3\[470] = Net_6579_3[268]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_2\[471] = Net_6579_2[270]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_1\[472] = Net_6579_1[272]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_0\[473] = Net_6579_0[274]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_6\[474] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_5\[475] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_4\[476] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_3\[477] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_2\[478] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_1\[479] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_0\[480] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_6\[481] = Net_6579_6[262]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_5\[482] = Net_6579_5[264]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_4\[483] = Net_6579_4[266]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_3\[484] = Net_6579_3[268]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_2\[485] = Net_6579_2[270]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_1\[486] = Net_6579_1[272]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_0\[487] = Net_6579_0[274]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_6\[488] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_5\[489] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_4\[490] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_3\[491] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_2\[492] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_1\[493] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_0\[494] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\[512] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\[513] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\[516] = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\[514]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\[517] = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\[515]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_6\[555] = \LEDs_Out_1:MODIN5_6\[556]
Removing Lhs of wire \LEDs_Out_1:MODIN5_6\[556] = Net_6642_6[671]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_5\[557] = \LEDs_Out_1:MODIN5_5\[558]
Removing Lhs of wire \LEDs_Out_1:MODIN5_5\[558] = Net_6642_5[672]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_4\[559] = \LEDs_Out_1:MODIN5_4\[560]
Removing Lhs of wire \LEDs_Out_1:MODIN5_4\[560] = Net_6642_4[673]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_3\[561] = \LEDs_Out_1:MODIN5_3\[562]
Removing Lhs of wire \LEDs_Out_1:MODIN5_3\[562] = Net_6642_3[674]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_2\[563] = \LEDs_Out_1:MODIN5_2\[564]
Removing Lhs of wire \LEDs_Out_1:MODIN5_2\[564] = Net_6642_2[675]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_1\[565] = \LEDs_Out_1:MODIN5_1\[566]
Removing Lhs of wire \LEDs_Out_1:MODIN5_1\[566] = Net_6642_1[676]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_0\[567] = \LEDs_Out_1:MODIN5_0\[568]
Removing Lhs of wire \LEDs_Out_1:MODIN5_0\[568] = Net_6642_0[677]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_6\[569] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODIN6_6\[570] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_5\[571] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODIN6_5\[572] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_4\[573] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODIN6_4\[574] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_3\[575] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODIN6_3\[576] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_2\[577] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODIN6_2\[578] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_1\[579] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODIN6_1\[580] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_0\[581] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODIN6_0\[582] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_6\[583] = Net_6642_6[671]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_5\[584] = Net_6642_5[672]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_4\[585] = Net_6642_4[673]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_3\[586] = Net_6642_3[674]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_2\[587] = Net_6642_2[675]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_1\[588] = Net_6642_1[676]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_0\[589] = Net_6642_0[677]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_6\[590] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_5\[591] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_4\[592] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_3\[593] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_2\[594] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_1\[595] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_0\[596] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_6\[597] = Net_6642_6[671]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_5\[598] = Net_6642_5[672]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_4\[599] = Net_6642_4[673]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_3\[600] = Net_6642_3[674]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_2\[601] = Net_6642_2[675]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_1\[602] = Net_6642_1[676]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_0\[603] = Net_6642_0[677]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_6\[604] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_5\[605] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_4\[606] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_3\[607] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_2\[608] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_1\[609] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_0\[610] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\[628] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\[629] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\[632] = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\[630]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\[633] = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\[631]
Removing Rhs of wire Net_6642_6[671] = \SLED_BRIGHTNESS_3:control_out_6\[1195]
Removing Rhs of wire Net_6642_6[671] = \SLED_BRIGHTNESS_3:control_6\[1204]
Removing Rhs of wire Net_6642_5[672] = \SLED_BRIGHTNESS_3:control_out_5\[1196]
Removing Rhs of wire Net_6642_5[672] = \SLED_BRIGHTNESS_3:control_5\[1205]
Removing Rhs of wire Net_6642_4[673] = \SLED_BRIGHTNESS_3:control_out_4\[1197]
Removing Rhs of wire Net_6642_4[673] = \SLED_BRIGHTNESS_3:control_4\[1206]
Removing Rhs of wire Net_6642_3[674] = \SLED_BRIGHTNESS_3:control_out_3\[1198]
Removing Rhs of wire Net_6642_3[674] = \SLED_BRIGHTNESS_3:control_3\[1207]
Removing Rhs of wire Net_6642_2[675] = \SLED_BRIGHTNESS_3:control_out_2\[1199]
Removing Rhs of wire Net_6642_2[675] = \SLED_BRIGHTNESS_3:control_2\[1208]
Removing Rhs of wire Net_6642_1[676] = \SLED_BRIGHTNESS_3:control_out_1\[1200]
Removing Rhs of wire Net_6642_1[676] = \SLED_BRIGHTNESS_3:control_1\[1209]
Removing Rhs of wire Net_6642_0[677] = \SLED_BRIGHTNESS_3:control_out_0\[1201]
Removing Rhs of wire Net_6642_0[677] = \SLED_BRIGHTNESS_3:control_0\[1210]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_6\[678] = \LEDs_Out_1:MODIN7_6\[679]
Removing Lhs of wire \LEDs_Out_1:MODIN7_6\[679] = Net_6604_6[794]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_5\[680] = \LEDs_Out_1:MODIN7_5\[681]
Removing Lhs of wire \LEDs_Out_1:MODIN7_5\[681] = Net_6604_5[795]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_4\[682] = \LEDs_Out_1:MODIN7_4\[683]
Removing Lhs of wire \LEDs_Out_1:MODIN7_4\[683] = Net_6604_4[796]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_3\[684] = \LEDs_Out_1:MODIN7_3\[685]
Removing Lhs of wire \LEDs_Out_1:MODIN7_3\[685] = Net_6604_3[797]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_2\[686] = \LEDs_Out_1:MODIN7_2\[687]
Removing Lhs of wire \LEDs_Out_1:MODIN7_2\[687] = Net_6604_2[798]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_1\[688] = \LEDs_Out_1:MODIN7_1\[689]
Removing Lhs of wire \LEDs_Out_1:MODIN7_1\[689] = Net_6604_1[799]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_0\[690] = \LEDs_Out_1:MODIN7_0\[691]
Removing Lhs of wire \LEDs_Out_1:MODIN7_0\[691] = Net_6604_0[800]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_6\[692] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODIN8_6\[693] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_5\[694] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODIN8_5\[695] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_4\[696] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODIN8_4\[697] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_3\[698] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODIN8_3\[699] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_2\[700] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODIN8_2\[701] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_1\[702] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODIN8_1\[703] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_0\[704] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODIN8_0\[705] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_6\[706] = Net_6604_6[794]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_5\[707] = Net_6604_5[795]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_4\[708] = Net_6604_4[796]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_3\[709] = Net_6604_3[797]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_2\[710] = Net_6604_2[798]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_1\[711] = Net_6604_1[799]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_0\[712] = Net_6604_0[800]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_6\[713] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_5\[714] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_4\[715] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_3\[716] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_2\[717] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_1\[718] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_0\[719] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_6\[720] = Net_6604_6[794]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_5\[721] = Net_6604_5[795]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_4\[722] = Net_6604_4[796]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_3\[723] = Net_6604_3[797]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_2\[724] = Net_6604_2[798]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_1\[725] = Net_6604_1[799]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_0\[726] = Net_6604_0[800]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_6\[727] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_5\[728] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_4\[729] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_3\[730] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_2\[731] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_1\[732] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_0\[733] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\[751] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\[752] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\[755] = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\[753]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\[756] = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\[754]
Removing Rhs of wire Net_6604_6[794] = \SLED_BRIGHTNESS_4:control_out_6\[1215]
Removing Rhs of wire Net_6604_6[794] = \SLED_BRIGHTNESS_4:control_6\[1224]
Removing Rhs of wire Net_6604_5[795] = \SLED_BRIGHTNESS_4:control_out_5\[1216]
Removing Rhs of wire Net_6604_5[795] = \SLED_BRIGHTNESS_4:control_5\[1225]
Removing Rhs of wire Net_6604_4[796] = \SLED_BRIGHTNESS_4:control_out_4\[1217]
Removing Rhs of wire Net_6604_4[796] = \SLED_BRIGHTNESS_4:control_4\[1226]
Removing Rhs of wire Net_6604_3[797] = \SLED_BRIGHTNESS_4:control_out_3\[1218]
Removing Rhs of wire Net_6604_3[797] = \SLED_BRIGHTNESS_4:control_3\[1227]
Removing Rhs of wire Net_6604_2[798] = \SLED_BRIGHTNESS_4:control_out_2\[1219]
Removing Rhs of wire Net_6604_2[798] = \SLED_BRIGHTNESS_4:control_2\[1228]
Removing Rhs of wire Net_6604_1[799] = \SLED_BRIGHTNESS_4:control_out_1\[1220]
Removing Rhs of wire Net_6604_1[799] = \SLED_BRIGHTNESS_4:control_1\[1229]
Removing Rhs of wire Net_6604_0[800] = \SLED_BRIGHTNESS_4:control_out_0\[1221]
Removing Rhs of wire Net_6604_0[800] = \SLED_BRIGHTNESS_4:control_0\[1230]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_6\[801] = \LEDs_Out_1:MODIN9_6\[802]
Removing Lhs of wire \LEDs_Out_1:MODIN9_6\[802] = Net_6603_6[917]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_5\[803] = \LEDs_Out_1:MODIN9_5\[804]
Removing Lhs of wire \LEDs_Out_1:MODIN9_5\[804] = Net_6603_5[918]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_4\[805] = \LEDs_Out_1:MODIN9_4\[806]
Removing Lhs of wire \LEDs_Out_1:MODIN9_4\[806] = Net_6603_4[919]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_3\[807] = \LEDs_Out_1:MODIN9_3\[808]
Removing Lhs of wire \LEDs_Out_1:MODIN9_3\[808] = Net_6603_3[920]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_2\[809] = \LEDs_Out_1:MODIN9_2\[810]
Removing Lhs of wire \LEDs_Out_1:MODIN9_2\[810] = Net_6603_2[921]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_1\[811] = \LEDs_Out_1:MODIN9_1\[812]
Removing Lhs of wire \LEDs_Out_1:MODIN9_1\[812] = Net_6603_1[922]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_0\[813] = \LEDs_Out_1:MODIN9_0\[814]
Removing Lhs of wire \LEDs_Out_1:MODIN9_0\[814] = Net_6603_0[923]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_6\[815] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODIN10_6\[816] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_5\[817] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODIN10_5\[818] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_4\[819] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODIN10_4\[820] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_3\[821] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODIN10_3\[822] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_2\[823] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODIN10_2\[824] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_1\[825] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODIN10_1\[826] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_0\[827] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODIN10_0\[828] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_6\[829] = Net_6603_6[917]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_5\[830] = Net_6603_5[918]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_4\[831] = Net_6603_4[919]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_3\[832] = Net_6603_3[920]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_2\[833] = Net_6603_2[921]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_1\[834] = Net_6603_1[922]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_0\[835] = Net_6603_0[923]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_6\[836] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_5\[837] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_4\[838] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_3\[839] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_2\[840] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_1\[841] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_0\[842] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_6\[843] = Net_6603_6[917]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_5\[844] = Net_6603_5[918]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_4\[845] = Net_6603_4[919]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_3\[846] = Net_6603_3[920]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_2\[847] = Net_6603_2[921]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_1\[848] = Net_6603_1[922]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_0\[849] = Net_6603_0[923]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_6\[850] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_5\[851] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_4\[852] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_3\[853] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_2\[854] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_1\[855] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_0\[856] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\[874] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\[875] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\[878] = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\[876]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\[879] = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\[877]
Removing Rhs of wire Net_6603_6[917] = \SLED_BRIGHTNESS_5:control_out_6\[1235]
Removing Rhs of wire Net_6603_6[917] = \SLED_BRIGHTNESS_5:control_6\[1244]
Removing Rhs of wire Net_6603_5[918] = \SLED_BRIGHTNESS_5:control_out_5\[1236]
Removing Rhs of wire Net_6603_5[918] = \SLED_BRIGHTNESS_5:control_5\[1245]
Removing Rhs of wire Net_6603_4[919] = \SLED_BRIGHTNESS_5:control_out_4\[1237]
Removing Rhs of wire Net_6603_4[919] = \SLED_BRIGHTNESS_5:control_4\[1246]
Removing Rhs of wire Net_6603_3[920] = \SLED_BRIGHTNESS_5:control_out_3\[1238]
Removing Rhs of wire Net_6603_3[920] = \SLED_BRIGHTNESS_5:control_3\[1247]
Removing Rhs of wire Net_6603_2[921] = \SLED_BRIGHTNESS_5:control_out_2\[1239]
Removing Rhs of wire Net_6603_2[921] = \SLED_BRIGHTNESS_5:control_2\[1248]
Removing Rhs of wire Net_6603_1[922] = \SLED_BRIGHTNESS_5:control_out_1\[1240]
Removing Rhs of wire Net_6603_1[922] = \SLED_BRIGHTNESS_5:control_1\[1249]
Removing Rhs of wire Net_6603_0[923] = \SLED_BRIGHTNESS_5:control_out_0\[1241]
Removing Rhs of wire Net_6603_0[923] = \SLED_BRIGHTNESS_5:control_0\[1250]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_6\[924] = \LEDs_Out_1:MODIN11_6\[925]
Removing Lhs of wire \LEDs_Out_1:MODIN11_6\[925] = Net_6614_6[1040]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_5\[926] = \LEDs_Out_1:MODIN11_5\[927]
Removing Lhs of wire \LEDs_Out_1:MODIN11_5\[927] = Net_6614_5[1041]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_4\[928] = \LEDs_Out_1:MODIN11_4\[929]
Removing Lhs of wire \LEDs_Out_1:MODIN11_4\[929] = Net_6614_4[1042]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_3\[930] = \LEDs_Out_1:MODIN11_3\[931]
Removing Lhs of wire \LEDs_Out_1:MODIN11_3\[931] = Net_6614_3[1043]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_2\[932] = \LEDs_Out_1:MODIN11_2\[933]
Removing Lhs of wire \LEDs_Out_1:MODIN11_2\[933] = Net_6614_2[1044]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_1\[934] = \LEDs_Out_1:MODIN11_1\[935]
Removing Lhs of wire \LEDs_Out_1:MODIN11_1\[935] = Net_6614_1[1045]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_0\[936] = \LEDs_Out_1:MODIN11_0\[937]
Removing Lhs of wire \LEDs_Out_1:MODIN11_0\[937] = Net_6614_0[1046]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_6\[938] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODIN12_6\[939] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_5\[940] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODIN12_5\[941] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_4\[942] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODIN12_4\[943] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_3\[944] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODIN12_3\[945] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_2\[946] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODIN12_2\[947] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_1\[948] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODIN12_1\[949] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_0\[950] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODIN12_0\[951] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_6\[952] = Net_6614_6[1040]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_5\[953] = Net_6614_5[1041]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_4\[954] = Net_6614_4[1042]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_3\[955] = Net_6614_3[1043]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_2\[956] = Net_6614_2[1044]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_1\[957] = Net_6614_1[1045]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_0\[958] = Net_6614_0[1046]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_6\[959] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_5\[960] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_4\[961] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_3\[962] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_2\[963] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_1\[964] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_0\[965] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_6\[966] = Net_6614_6[1040]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_5\[967] = Net_6614_5[1041]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_4\[968] = Net_6614_4[1042]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_3\[969] = Net_6614_3[1043]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_2\[970] = Net_6614_2[1044]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_1\[971] = Net_6614_1[1045]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_0\[972] = Net_6614_0[1046]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_6\[973] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_5\[974] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_4\[975] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_3\[976] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_2\[977] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_1\[978] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_0\[979] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\[997] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\[998] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\[1001] = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\[999]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\[1002] = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\[1000]
Removing Rhs of wire Net_6614_6[1040] = \SLED_BRIGHTNESS_6:control_out_6\[1255]
Removing Rhs of wire Net_6614_6[1040] = \SLED_BRIGHTNESS_6:control_6\[1264]
Removing Rhs of wire Net_6614_5[1041] = \SLED_BRIGHTNESS_6:control_out_5\[1256]
Removing Rhs of wire Net_6614_5[1041] = \SLED_BRIGHTNESS_6:control_5\[1265]
Removing Rhs of wire Net_6614_4[1042] = \SLED_BRIGHTNESS_6:control_out_4\[1257]
Removing Rhs of wire Net_6614_4[1042] = \SLED_BRIGHTNESS_6:control_4\[1266]
Removing Rhs of wire Net_6614_3[1043] = \SLED_BRIGHTNESS_6:control_out_3\[1258]
Removing Rhs of wire Net_6614_3[1043] = \SLED_BRIGHTNESS_6:control_3\[1267]
Removing Rhs of wire Net_6614_2[1044] = \SLED_BRIGHTNESS_6:control_out_2\[1259]
Removing Rhs of wire Net_6614_2[1044] = \SLED_BRIGHTNESS_6:control_2\[1268]
Removing Rhs of wire Net_6614_1[1045] = \SLED_BRIGHTNESS_6:control_out_1\[1260]
Removing Rhs of wire Net_6614_1[1045] = \SLED_BRIGHTNESS_6:control_1\[1269]
Removing Rhs of wire Net_6614_0[1046] = \SLED_BRIGHTNESS_6:control_out_0\[1261]
Removing Rhs of wire Net_6614_0[1046] = \SLED_BRIGHTNESS_6:control_0\[1270]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_6\[1047] = \LEDs_Out_1:MODIN13_6\[1048]
Removing Lhs of wire \LEDs_Out_1:MODIN13_6\[1048] = Net_6630_6[1163]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_5\[1049] = \LEDs_Out_1:MODIN13_5\[1050]
Removing Lhs of wire \LEDs_Out_1:MODIN13_5\[1050] = Net_6630_5[1164]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_4\[1051] = \LEDs_Out_1:MODIN13_4\[1052]
Removing Lhs of wire \LEDs_Out_1:MODIN13_4\[1052] = Net_6630_4[1165]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_3\[1053] = \LEDs_Out_1:MODIN13_3\[1054]
Removing Lhs of wire \LEDs_Out_1:MODIN13_3\[1054] = Net_6630_3[1166]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_2\[1055] = \LEDs_Out_1:MODIN13_2\[1056]
Removing Lhs of wire \LEDs_Out_1:MODIN13_2\[1056] = Net_6630_2[1167]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_1\[1057] = \LEDs_Out_1:MODIN13_1\[1058]
Removing Lhs of wire \LEDs_Out_1:MODIN13_1\[1058] = Net_6630_1[1168]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_0\[1059] = \LEDs_Out_1:MODIN13_0\[1060]
Removing Lhs of wire \LEDs_Out_1:MODIN13_0\[1060] = Net_6630_0[1169]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_6\[1061] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODIN14_6\[1062] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_5\[1063] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODIN14_5\[1064] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_4\[1065] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODIN14_4\[1066] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_3\[1067] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODIN14_3\[1068] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_2\[1069] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODIN14_2\[1070] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_1\[1071] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODIN14_1\[1072] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_0\[1073] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODIN14_0\[1074] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_6\[1075] = Net_6630_6[1163]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_5\[1076] = Net_6630_5[1164]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_4\[1077] = Net_6630_4[1165]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_3\[1078] = Net_6630_3[1166]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_2\[1079] = Net_6630_2[1167]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_1\[1080] = Net_6630_1[1168]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_0\[1081] = Net_6630_0[1169]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_6\[1082] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_5\[1083] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_4\[1084] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_3\[1085] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_2\[1086] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_1\[1087] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_0\[1088] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_6\[1089] = Net_6630_6[1163]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_5\[1090] = Net_6630_5[1164]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_4\[1091] = Net_6630_4[1165]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_3\[1092] = Net_6630_3[1166]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_2\[1093] = Net_6630_2[1167]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_1\[1094] = Net_6630_1[1168]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_0\[1095] = Net_6630_0[1169]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_6\[1096] = \LEDs_Out_1:Net_360_6\[301]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_5\[1097] = \LEDs_Out_1:Net_360_5\[302]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_4\[1098] = \LEDs_Out_1:Net_360_4\[303]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_3\[1099] = \LEDs_Out_1:Net_360_3\[304]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_2\[1100] = \LEDs_Out_1:Net_360_2\[305]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_1\[1101] = \LEDs_Out_1:Net_360_1\[306]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_0\[1102] = \LEDs_Out_1:Net_360_0\[307]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\[1120] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\[1121] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\[1124] = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\[1122]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\[1125] = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\[1123]
Removing Rhs of wire Net_6630_6[1163] = \SLED_BRIGHTNESS_7:control_out_6\[1275]
Removing Rhs of wire Net_6630_6[1163] = \SLED_BRIGHTNESS_7:control_6\[1284]
Removing Rhs of wire Net_6630_5[1164] = \SLED_BRIGHTNESS_7:control_out_5\[1276]
Removing Rhs of wire Net_6630_5[1164] = \SLED_BRIGHTNESS_7:control_5\[1285]
Removing Rhs of wire Net_6630_4[1165] = \SLED_BRIGHTNESS_7:control_out_4\[1277]
Removing Rhs of wire Net_6630_4[1165] = \SLED_BRIGHTNESS_7:control_4\[1286]
Removing Rhs of wire Net_6630_3[1166] = \SLED_BRIGHTNESS_7:control_out_3\[1278]
Removing Rhs of wire Net_6630_3[1166] = \SLED_BRIGHTNESS_7:control_3\[1287]
Removing Rhs of wire Net_6630_2[1167] = \SLED_BRIGHTNESS_7:control_out_2\[1279]
Removing Rhs of wire Net_6630_2[1167] = \SLED_BRIGHTNESS_7:control_2\[1288]
Removing Rhs of wire Net_6630_1[1168] = \SLED_BRIGHTNESS_7:control_out_1\[1280]
Removing Rhs of wire Net_6630_1[1168] = \SLED_BRIGHTNESS_7:control_1\[1289]
Removing Rhs of wire Net_6630_0[1169] = \SLED_BRIGHTNESS_7:control_out_0\[1281]
Removing Rhs of wire Net_6630_0[1169] = \SLED_BRIGHTNESS_7:control_0\[1290]
Removing Lhs of wire \SLED_BRIGHTNESS_1:clk\[1171] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_1:rst\[1172] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_3:clk\[1191] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_3:rst\[1192] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_4:clk\[1211] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_4:rst\[1212] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_5:clk\[1231] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_5:rst\[1232] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_6:clk\[1251] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_6:rst\[1252] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_7:clk\[1271] = zero[2]
Removing Lhs of wire \SLED_BRIGHTNESS_7:rst\[1272] = zero[2]
Removing Lhs of wire \CROSSFADE_CTRL:clk\[1291] = zero[2]
Removing Lhs of wire \CROSSFADE_CTRL:rst\[1292] = zero[2]
Removing Rhs of wire Net_5234[1293] = \CROSSFADE_CTRL:control_out_0\[1294]
Removing Rhs of wire Net_5234[1293] = \CROSSFADE_CTRL:control_0\[1317]
Removing Rhs of wire Net_6496[1295] = \CROSSFADE_CTRL:control_out_1\[1296]
Removing Rhs of wire Net_6496[1295] = \CROSSFADE_CTRL:control_1\[1316]
Removing Lhs of wire \LED_8_VALUE:clk\[1329] = zero[2]
Removing Lhs of wire \LED_8_VALUE:rst\[1330] = zero[2]
Removing Lhs of wire \CROSSFADE_VAL:status_7\[1355] = zero[2]
Removing Lhs of wire \CROSSFADE_VAL:status_6\[1356] = Net_5287_6[1321]
Removing Lhs of wire \CROSSFADE_VAL:status_5\[1357] = Net_5287_5[1322]
Removing Lhs of wire \CROSSFADE_VAL:status_4\[1358] = Net_5287_4[1323]
Removing Lhs of wire \CROSSFADE_VAL:status_3\[1359] = Net_5287_3[1324]
Removing Lhs of wire \CROSSFADE_VAL:status_2\[1360] = Net_5287_2[1325]
Removing Lhs of wire \CROSSFADE_VAL:status_1\[1361] = Net_5287_1[1326]
Removing Lhs of wire \CROSSFADE_VAL:status_0\[1362] = Net_5287_0[1327]
Removing Lhs of wire tmpOE__RV1_net_0[1365] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \POT_VALUE:vp_ctl_0\[1380] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_2\[1381] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_1\[1382] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_3\[1383] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_1\[1384] = zero[2]
Removing Lhs of wire \POT_VALUE:vp_ctl_3\[1385] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_0\[1386] = zero[2]
Removing Lhs of wire \POT_VALUE:vn_ctl_2\[1387] = zero[2]
Removing Rhs of wire \POT_VALUE:Net_188\[1390] = \POT_VALUE:Net_221\[1391]
Removing Lhs of wire \POT_VALUE:soc\[1396] = zero[2]
Removing Lhs of wire \POT_VALUE:tmpOE__Bypass_net_0\[1414] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \POT_VALUE:Net_381\[1429] = zero[2]
Removing Lhs of wire tmpOE__SW5_net_0[1431] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW6_net_0[1438] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW7_net_0[1445] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__DO1_net_0[1452] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6356[1453] = \Lights_Out_1:BUCK_DUTY:Net_57\[1730]
Removing Lhs of wire tmpOE__DO8_net_0[1459] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6357[1460] = \Lights_Out_1:cmp_vv_vv_MODGEN_14\[1716]
Removing Rhs of wire Net_6357[1460] = \Lights_Out_1:MODULE_14:g1:a0:xlt\[2538]
Removing Rhs of wire Net_6357[1460] = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_0\[2534]
Removing Lhs of wire tmpOE__DO7_net_0[1466] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6358[1467] = \Lights_Out_1:cmp_vv_vv_MODGEN_13\[1715]
Removing Rhs of wire Net_6358[1467] = \Lights_Out_1:MODULE_13:g1:a0:xlt\[2422]
Removing Rhs of wire Net_6358[1467] = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_0\[2418]
Removing Lhs of wire tmpOE__DO6_net_0[1473] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6359[1474] = \Lights_Out_1:cmp_vv_vv_MODGEN_12\[1714]
Removing Rhs of wire Net_6359[1474] = \Lights_Out_1:MODULE_12:g1:a0:xlt\[2306]
Removing Rhs of wire Net_6359[1474] = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_0\[2302]
Removing Lhs of wire tmpOE__DO5_net_0[1480] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6360[1481] = \Lights_Out_1:cmp_vv_vv_MODGEN_11\[1713]
Removing Rhs of wire Net_6360[1481] = \Lights_Out_1:MODULE_11:g1:a0:xlt\[2190]
Removing Rhs of wire Net_6360[1481] = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_0\[2186]
Removing Lhs of wire tmpOE__DO4_net_0[1487] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6361[1488] = \Lights_Out_1:cmp_vv_vv_MODGEN_10\[1712]
Removing Rhs of wire Net_6361[1488] = \Lights_Out_1:MODULE_10:g1:a0:xlt\[2074]
Removing Rhs of wire Net_6361[1488] = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_0\[2070]
Removing Lhs of wire tmpOE__DO3_net_0[1494] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6362[1495] = \Lights_Out_1:cmp_vv_vv_MODGEN_9\[1711]
Removing Rhs of wire Net_6362[1495] = \Lights_Out_1:MODULE_9:g1:a0:xlt\[1958]
Removing Rhs of wire Net_6362[1495] = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_0\[1954]
Removing Lhs of wire tmpOE__DO2_net_0[1501] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_6363[1502] = \Lights_Out_1:cmp_vv_vv_MODGEN_8\[1710]
Removing Rhs of wire Net_6363[1502] = \Lights_Out_1:MODULE_8:g1:a0:xlt\[1842]
Removing Rhs of wire Net_6363[1502] = \Lights_Out_1:MODULE_8:g1:a0:gx:u0:albi_0\[1838]
Removing Lhs of wire \LIGHT_BRIGHTNESS_7:clk\[1507] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_7:rst\[1508] = zero[2]
Removing Rhs of wire Net_5426_6[1511] = \LIGHT_BRIGHTNESS_7:control_out_6\[1512]
Removing Rhs of wire Net_5426_6[1511] = \LIGHT_BRIGHTNESS_7:control_6\[1527]
Removing Rhs of wire Net_5426_5[1513] = \LIGHT_BRIGHTNESS_7:control_out_5\[1514]
Removing Rhs of wire Net_5426_5[1513] = \LIGHT_BRIGHTNESS_7:control_5\[1528]
Removing Rhs of wire Net_5426_4[1515] = \LIGHT_BRIGHTNESS_7:control_out_4\[1516]
Removing Rhs of wire Net_5426_4[1515] = \LIGHT_BRIGHTNESS_7:control_4\[1529]
Removing Rhs of wire Net_5426_3[1517] = \LIGHT_BRIGHTNESS_7:control_out_3\[1518]
Removing Rhs of wire Net_5426_3[1517] = \LIGHT_BRIGHTNESS_7:control_3\[1530]
Removing Rhs of wire Net_5426_2[1519] = \LIGHT_BRIGHTNESS_7:control_out_2\[1520]
Removing Rhs of wire Net_5426_2[1519] = \LIGHT_BRIGHTNESS_7:control_2\[1531]
Removing Rhs of wire Net_5426_1[1521] = \LIGHT_BRIGHTNESS_7:control_out_1\[1522]
Removing Rhs of wire Net_5426_1[1521] = \LIGHT_BRIGHTNESS_7:control_1\[1532]
Removing Rhs of wire Net_5426_0[1523] = \LIGHT_BRIGHTNESS_7:control_out_0\[1524]
Removing Rhs of wire Net_5426_0[1523] = \LIGHT_BRIGHTNESS_7:control_0\[1533]
Removing Lhs of wire \LIGHT_BRIGHTNESS_6:clk\[1534] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_6:rst\[1535] = zero[2]
Removing Rhs of wire Net_5425_6[1538] = \LIGHT_BRIGHTNESS_6:control_out_6\[1539]
Removing Rhs of wire Net_5425_6[1538] = \LIGHT_BRIGHTNESS_6:control_6\[1554]
Removing Rhs of wire Net_5425_5[1540] = \LIGHT_BRIGHTNESS_6:control_out_5\[1541]
Removing Rhs of wire Net_5425_5[1540] = \LIGHT_BRIGHTNESS_6:control_5\[1555]
Removing Rhs of wire Net_5425_4[1542] = \LIGHT_BRIGHTNESS_6:control_out_4\[1543]
Removing Rhs of wire Net_5425_4[1542] = \LIGHT_BRIGHTNESS_6:control_4\[1556]
Removing Rhs of wire Net_5425_3[1544] = \LIGHT_BRIGHTNESS_6:control_out_3\[1545]
Removing Rhs of wire Net_5425_3[1544] = \LIGHT_BRIGHTNESS_6:control_3\[1557]
Removing Rhs of wire Net_5425_2[1546] = \LIGHT_BRIGHTNESS_6:control_out_2\[1547]
Removing Rhs of wire Net_5425_2[1546] = \LIGHT_BRIGHTNESS_6:control_2\[1558]
Removing Rhs of wire Net_5425_1[1548] = \LIGHT_BRIGHTNESS_6:control_out_1\[1549]
Removing Rhs of wire Net_5425_1[1548] = \LIGHT_BRIGHTNESS_6:control_1\[1559]
Removing Rhs of wire Net_5425_0[1550] = \LIGHT_BRIGHTNESS_6:control_out_0\[1551]
Removing Rhs of wire Net_5425_0[1550] = \LIGHT_BRIGHTNESS_6:control_0\[1560]
Removing Lhs of wire \LIGHT_BRIGHTNESS_5:clk\[1561] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_5:rst\[1562] = zero[2]
Removing Rhs of wire Net_5424_6[1565] = \LIGHT_BRIGHTNESS_5:control_out_6\[1566]
Removing Rhs of wire Net_5424_6[1565] = \LIGHT_BRIGHTNESS_5:control_6\[1581]
Removing Rhs of wire Net_5424_5[1567] = \LIGHT_BRIGHTNESS_5:control_out_5\[1568]
Removing Rhs of wire Net_5424_5[1567] = \LIGHT_BRIGHTNESS_5:control_5\[1582]
Removing Rhs of wire Net_5424_4[1569] = \LIGHT_BRIGHTNESS_5:control_out_4\[1570]
Removing Rhs of wire Net_5424_4[1569] = \LIGHT_BRIGHTNESS_5:control_4\[1583]
Removing Rhs of wire Net_5424_3[1571] = \LIGHT_BRIGHTNESS_5:control_out_3\[1572]
Removing Rhs of wire Net_5424_3[1571] = \LIGHT_BRIGHTNESS_5:control_3\[1584]
Removing Rhs of wire Net_5424_2[1573] = \LIGHT_BRIGHTNESS_5:control_out_2\[1574]
Removing Rhs of wire Net_5424_2[1573] = \LIGHT_BRIGHTNESS_5:control_2\[1585]
Removing Rhs of wire Net_5424_1[1575] = \LIGHT_BRIGHTNESS_5:control_out_1\[1576]
Removing Rhs of wire Net_5424_1[1575] = \LIGHT_BRIGHTNESS_5:control_1\[1586]
Removing Rhs of wire Net_5424_0[1577] = \LIGHT_BRIGHTNESS_5:control_out_0\[1578]
Removing Rhs of wire Net_5424_0[1577] = \LIGHT_BRIGHTNESS_5:control_0\[1587]
Removing Lhs of wire \LIGHT_BRIGHTNESS_4:clk\[1588] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_4:rst\[1589] = zero[2]
Removing Rhs of wire Net_5423_6[1592] = \LIGHT_BRIGHTNESS_4:control_out_6\[1593]
Removing Rhs of wire Net_5423_6[1592] = \LIGHT_BRIGHTNESS_4:control_6\[1608]
Removing Rhs of wire Net_5423_5[1594] = \LIGHT_BRIGHTNESS_4:control_out_5\[1595]
Removing Rhs of wire Net_5423_5[1594] = \LIGHT_BRIGHTNESS_4:control_5\[1609]
Removing Rhs of wire Net_5423_4[1596] = \LIGHT_BRIGHTNESS_4:control_out_4\[1597]
Removing Rhs of wire Net_5423_4[1596] = \LIGHT_BRIGHTNESS_4:control_4\[1610]
Removing Rhs of wire Net_5423_3[1598] = \LIGHT_BRIGHTNESS_4:control_out_3\[1599]
Removing Rhs of wire Net_5423_3[1598] = \LIGHT_BRIGHTNESS_4:control_3\[1611]
Removing Rhs of wire Net_5423_2[1600] = \LIGHT_BRIGHTNESS_4:control_out_2\[1601]
Removing Rhs of wire Net_5423_2[1600] = \LIGHT_BRIGHTNESS_4:control_2\[1612]
Removing Rhs of wire Net_5423_1[1602] = \LIGHT_BRIGHTNESS_4:control_out_1\[1603]
Removing Rhs of wire Net_5423_1[1602] = \LIGHT_BRIGHTNESS_4:control_1\[1613]
Removing Rhs of wire Net_5423_0[1604] = \LIGHT_BRIGHTNESS_4:control_out_0\[1605]
Removing Rhs of wire Net_5423_0[1604] = \LIGHT_BRIGHTNESS_4:control_0\[1614]
Removing Lhs of wire \LIGHT_BRIGHTNESS_3:clk\[1615] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_3:rst\[1616] = zero[2]
Removing Rhs of wire Net_5422_6[1619] = \LIGHT_BRIGHTNESS_3:control_out_6\[1620]
Removing Rhs of wire Net_5422_6[1619] = \LIGHT_BRIGHTNESS_3:control_6\[1635]
Removing Rhs of wire Net_5422_5[1621] = \LIGHT_BRIGHTNESS_3:control_out_5\[1622]
Removing Rhs of wire Net_5422_5[1621] = \LIGHT_BRIGHTNESS_3:control_5\[1636]
Removing Rhs of wire Net_5422_4[1623] = \LIGHT_BRIGHTNESS_3:control_out_4\[1624]
Removing Rhs of wire Net_5422_4[1623] = \LIGHT_BRIGHTNESS_3:control_4\[1637]
Removing Rhs of wire Net_5422_3[1625] = \LIGHT_BRIGHTNESS_3:control_out_3\[1626]
Removing Rhs of wire Net_5422_3[1625] = \LIGHT_BRIGHTNESS_3:control_3\[1638]
Removing Rhs of wire Net_5422_2[1627] = \LIGHT_BRIGHTNESS_3:control_out_2\[1628]
Removing Rhs of wire Net_5422_2[1627] = \LIGHT_BRIGHTNESS_3:control_2\[1639]
Removing Rhs of wire Net_5422_1[1629] = \LIGHT_BRIGHTNESS_3:control_out_1\[1630]
Removing Rhs of wire Net_5422_1[1629] = \LIGHT_BRIGHTNESS_3:control_1\[1640]
Removing Rhs of wire Net_5422_0[1631] = \LIGHT_BRIGHTNESS_3:control_out_0\[1632]
Removing Rhs of wire Net_5422_0[1631] = \LIGHT_BRIGHTNESS_3:control_0\[1641]
Removing Lhs of wire \LIGHT_BRIGHTNESS_2:clk\[1642] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_2:rst\[1643] = zero[2]
Removing Rhs of wire Net_5421_6[1646] = \LIGHT_BRIGHTNESS_2:control_out_6\[1647]
Removing Rhs of wire Net_5421_6[1646] = \LIGHT_BRIGHTNESS_2:control_6\[1662]
Removing Rhs of wire Net_5421_5[1648] = \LIGHT_BRIGHTNESS_2:control_out_5\[1649]
Removing Rhs of wire Net_5421_5[1648] = \LIGHT_BRIGHTNESS_2:control_5\[1663]
Removing Rhs of wire Net_5421_4[1650] = \LIGHT_BRIGHTNESS_2:control_out_4\[1651]
Removing Rhs of wire Net_5421_4[1650] = \LIGHT_BRIGHTNESS_2:control_4\[1664]
Removing Rhs of wire Net_5421_3[1652] = \LIGHT_BRIGHTNESS_2:control_out_3\[1653]
Removing Rhs of wire Net_5421_3[1652] = \LIGHT_BRIGHTNESS_2:control_3\[1665]
Removing Rhs of wire Net_5421_2[1654] = \LIGHT_BRIGHTNESS_2:control_out_2\[1655]
Removing Rhs of wire Net_5421_2[1654] = \LIGHT_BRIGHTNESS_2:control_2\[1666]
Removing Rhs of wire Net_5421_1[1656] = \LIGHT_BRIGHTNESS_2:control_out_1\[1657]
Removing Rhs of wire Net_5421_1[1656] = \LIGHT_BRIGHTNESS_2:control_1\[1667]
Removing Rhs of wire Net_5421_0[1658] = \LIGHT_BRIGHTNESS_2:control_out_0\[1659]
Removing Rhs of wire Net_5421_0[1658] = \LIGHT_BRIGHTNESS_2:control_0\[1668]
Removing Lhs of wire \LIGHT_BRIGHTNESS_1:clk\[1669] = zero[2]
Removing Lhs of wire \LIGHT_BRIGHTNESS_1:rst\[1670] = zero[2]
Removing Rhs of wire Net_5420_6[1673] = \LIGHT_BRIGHTNESS_1:control_out_6\[1674]
Removing Rhs of wire Net_5420_6[1673] = \LIGHT_BRIGHTNESS_1:control_6\[1689]
Removing Rhs of wire Net_5420_5[1675] = \LIGHT_BRIGHTNESS_1:control_out_5\[1676]
Removing Rhs of wire Net_5420_5[1675] = \LIGHT_BRIGHTNESS_1:control_5\[1690]
Removing Rhs of wire Net_5420_4[1677] = \LIGHT_BRIGHTNESS_1:control_out_4\[1678]
Removing Rhs of wire Net_5420_4[1677] = \LIGHT_BRIGHTNESS_1:control_4\[1691]
Removing Rhs of wire Net_5420_3[1679] = \LIGHT_BRIGHTNESS_1:control_out_3\[1680]
Removing Rhs of wire Net_5420_3[1679] = \LIGHT_BRIGHTNESS_1:control_3\[1692]
Removing Rhs of wire Net_5420_2[1681] = \LIGHT_BRIGHTNESS_1:control_out_2\[1682]
Removing Rhs of wire Net_5420_2[1681] = \LIGHT_BRIGHTNESS_1:control_2\[1693]
Removing Rhs of wire Net_5420_1[1683] = \LIGHT_BRIGHTNESS_1:control_out_1\[1684]
Removing Rhs of wire Net_5420_1[1683] = \LIGHT_BRIGHTNESS_1:control_1\[1694]
Removing Rhs of wire Net_5420_0[1685] = \LIGHT_BRIGHTNESS_1:control_out_0\[1686]
Removing Rhs of wire Net_5420_0[1685] = \LIGHT_BRIGHTNESS_1:control_0\[1695]
Removing Lhs of wire \Lights_Out_1:Net_748\[1698] = zero[2]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_0\[1699] = Net_6363[1502]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_1\[1700] = Net_6362[1495]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_2\[1701] = Net_6361[1488]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_3\[1702] = Net_6360[1481]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_4\[1703] = Net_6359[1474]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_5\[1704] = Net_6358[1467]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_6\[1705] = Net_6357[1460]
Removing Lhs of wire \Lights_Out_1:LED_STATUS:status_7\[1706] = zero[2]
Removing Lhs of wire \Lights_Out_1:BUCK_DUTY:Net_107\[1727] = zero[2]
Removing Lhs of wire \Lights_Out_1:BUCK_DUTY:Net_113\[1728] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newa_6\[1735] = \Lights_Out_1:MODIN15_6\[1736]
Removing Lhs of wire \Lights_Out_1:MODIN15_6\[1736] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newa_5\[1737] = \Lights_Out_1:MODIN15_5\[1738]
Removing Lhs of wire \Lights_Out_1:MODIN15_5\[1738] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newa_4\[1739] = \Lights_Out_1:MODIN15_4\[1740]
Removing Lhs of wire \Lights_Out_1:MODIN15_4\[1740] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newa_3\[1741] = \Lights_Out_1:MODIN15_3\[1742]
Removing Lhs of wire \Lights_Out_1:MODIN15_3\[1742] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newa_2\[1743] = \Lights_Out_1:MODIN15_2\[1744]
Removing Lhs of wire \Lights_Out_1:MODIN15_2\[1744] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newa_1\[1745] = \Lights_Out_1:MODIN15_1\[1746]
Removing Lhs of wire \Lights_Out_1:MODIN15_1\[1746] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newa_0\[1747] = \Lights_Out_1:MODIN15_0\[1748]
Removing Lhs of wire \Lights_Out_1:MODIN15_0\[1748] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newb_6\[1749] = \Lights_Out_1:MODIN16_6\[1750]
Removing Lhs of wire \Lights_Out_1:MODIN16_6\[1750] = Net_5420_6[1673]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newb_5\[1751] = \Lights_Out_1:MODIN16_5\[1752]
Removing Lhs of wire \Lights_Out_1:MODIN16_5\[1752] = Net_5420_5[1675]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newb_4\[1753] = \Lights_Out_1:MODIN16_4\[1754]
Removing Lhs of wire \Lights_Out_1:MODIN16_4\[1754] = Net_5420_4[1677]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newb_3\[1755] = \Lights_Out_1:MODIN16_3\[1756]
Removing Lhs of wire \Lights_Out_1:MODIN16_3\[1756] = Net_5420_3[1679]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newb_2\[1757] = \Lights_Out_1:MODIN16_2\[1758]
Removing Lhs of wire \Lights_Out_1:MODIN16_2\[1758] = Net_5420_2[1681]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newb_1\[1759] = \Lights_Out_1:MODIN16_1\[1760]
Removing Lhs of wire \Lights_Out_1:MODIN16_1\[1760] = Net_5420_1[1683]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:newb_0\[1761] = \Lights_Out_1:MODIN16_0\[1762]
Removing Lhs of wire \Lights_Out_1:MODIN16_0\[1762] = Net_5420_0[1685]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:dataa_6\[1763] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:dataa_5\[1764] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:dataa_4\[1765] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:dataa_3\[1766] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:dataa_2\[1767] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:dataa_1\[1768] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:dataa_0\[1769] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:datab_6\[1770] = Net_5420_6[1673]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:datab_5\[1771] = Net_5420_5[1675]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:datab_4\[1772] = Net_5420_4[1677]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:datab_3\[1773] = Net_5420_3[1679]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:datab_2\[1774] = Net_5420_2[1681]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:datab_1\[1775] = Net_5420_1[1683]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:datab_0\[1776] = Net_5420_0[1685]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:a_6\[1777] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:a_5\[1778] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:a_4\[1779] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:a_3\[1780] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:a_2\[1781] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:a_1\[1782] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:a_0\[1783] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:b_6\[1784] = Net_5420_6[1673]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:b_5\[1785] = Net_5420_5[1675]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:b_4\[1786] = Net_5420_4[1677]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:b_3\[1787] = Net_5420_3[1679]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:b_2\[1788] = Net_5420_2[1681]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:b_1\[1789] = Net_5420_1[1683]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:b_0\[1790] = Net_5420_0[1685]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\[1808] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\[1809] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\[1812] = \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\[1810]
Removing Lhs of wire \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\[1813] = \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\[1811]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_6\[1851] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODIN17_6\[1852] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_5\[1853] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODIN17_5\[1854] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_4\[1855] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODIN17_4\[1856] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_3\[1857] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODIN17_3\[1858] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_2\[1859] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODIN17_2\[1860] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_1\[1861] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODIN17_1\[1862] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newa_0\[1863] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODIN17_0\[1864] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_6\[1865] = \Lights_Out_1:MODIN18_6\[1866]
Removing Lhs of wire \Lights_Out_1:MODIN18_6\[1866] = Net_5421_6[1646]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_5\[1867] = \Lights_Out_1:MODIN18_5\[1868]
Removing Lhs of wire \Lights_Out_1:MODIN18_5\[1868] = Net_5421_5[1648]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_4\[1869] = \Lights_Out_1:MODIN18_4\[1870]
Removing Lhs of wire \Lights_Out_1:MODIN18_4\[1870] = Net_5421_4[1650]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_3\[1871] = \Lights_Out_1:MODIN18_3\[1872]
Removing Lhs of wire \Lights_Out_1:MODIN18_3\[1872] = Net_5421_3[1652]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_2\[1873] = \Lights_Out_1:MODIN18_2\[1874]
Removing Lhs of wire \Lights_Out_1:MODIN18_2\[1874] = Net_5421_2[1654]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_1\[1875] = \Lights_Out_1:MODIN18_1\[1876]
Removing Lhs of wire \Lights_Out_1:MODIN18_1\[1876] = Net_5421_1[1656]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:newb_0\[1877] = \Lights_Out_1:MODIN18_0\[1878]
Removing Lhs of wire \Lights_Out_1:MODIN18_0\[1878] = Net_5421_0[1658]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_6\[1879] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_5\[1880] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_4\[1881] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_3\[1882] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_2\[1883] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_1\[1884] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:dataa_0\[1885] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_6\[1886] = Net_5421_6[1646]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_5\[1887] = Net_5421_5[1648]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_4\[1888] = Net_5421_4[1650]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_3\[1889] = Net_5421_3[1652]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_2\[1890] = Net_5421_2[1654]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_1\[1891] = Net_5421_1[1656]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:datab_0\[1892] = Net_5421_0[1658]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_6\[1893] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_5\[1894] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_4\[1895] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_3\[1896] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_2\[1897] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_1\[1898] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:a_0\[1899] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_6\[1900] = Net_5421_6[1646]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_5\[1901] = Net_5421_5[1648]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_4\[1902] = Net_5421_4[1650]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_3\[1903] = Net_5421_3[1652]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_2\[1904] = Net_5421_2[1654]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_1\[1905] = Net_5421_1[1656]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:b_0\[1906] = Net_5421_0[1658]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_3\[1924] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_3\[1925] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_2\[1928] = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_6\[1926]
Removing Lhs of wire \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_2\[1929] = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_6\[1927]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_6\[1967] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODIN19_6\[1968] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_5\[1969] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODIN19_5\[1970] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_4\[1971] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODIN19_4\[1972] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_3\[1973] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODIN19_3\[1974] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_2\[1975] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODIN19_2\[1976] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_1\[1977] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODIN19_1\[1978] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newa_0\[1979] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODIN19_0\[1980] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_6\[1981] = \Lights_Out_1:MODIN20_6\[1982]
Removing Lhs of wire \Lights_Out_1:MODIN20_6\[1982] = Net_5422_6[1619]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_5\[1983] = \Lights_Out_1:MODIN20_5\[1984]
Removing Lhs of wire \Lights_Out_1:MODIN20_5\[1984] = Net_5422_5[1621]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_4\[1985] = \Lights_Out_1:MODIN20_4\[1986]
Removing Lhs of wire \Lights_Out_1:MODIN20_4\[1986] = Net_5422_4[1623]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_3\[1987] = \Lights_Out_1:MODIN20_3\[1988]
Removing Lhs of wire \Lights_Out_1:MODIN20_3\[1988] = Net_5422_3[1625]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_2\[1989] = \Lights_Out_1:MODIN20_2\[1990]
Removing Lhs of wire \Lights_Out_1:MODIN20_2\[1990] = Net_5422_2[1627]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_1\[1991] = \Lights_Out_1:MODIN20_1\[1992]
Removing Lhs of wire \Lights_Out_1:MODIN20_1\[1992] = Net_5422_1[1629]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:newb_0\[1993] = \Lights_Out_1:MODIN20_0\[1994]
Removing Lhs of wire \Lights_Out_1:MODIN20_0\[1994] = Net_5422_0[1631]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_6\[1995] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_5\[1996] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_4\[1997] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_3\[1998] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_2\[1999] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_1\[2000] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:dataa_0\[2001] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_6\[2002] = Net_5422_6[1619]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_5\[2003] = Net_5422_5[1621]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_4\[2004] = Net_5422_4[1623]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_3\[2005] = Net_5422_3[1625]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_2\[2006] = Net_5422_2[1627]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_1\[2007] = Net_5422_1[1629]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:datab_0\[2008] = Net_5422_0[1631]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_6\[2009] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_5\[2010] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_4\[2011] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_3\[2012] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_2\[2013] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_1\[2014] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:a_0\[2015] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_6\[2016] = Net_5422_6[1619]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_5\[2017] = Net_5422_5[1621]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_4\[2018] = Net_5422_4[1623]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_3\[2019] = Net_5422_3[1625]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_2\[2020] = Net_5422_2[1627]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_1\[2021] = Net_5422_1[1629]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:b_0\[2022] = Net_5422_0[1631]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_3\[2040] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_3\[2041] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_2\[2044] = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_6\[2042]
Removing Lhs of wire \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_2\[2045] = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_6\[2043]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_6\[2083] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODIN21_6\[2084] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_5\[2085] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODIN21_5\[2086] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_4\[2087] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODIN21_4\[2088] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_3\[2089] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODIN21_3\[2090] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_2\[2091] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODIN21_2\[2092] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_1\[2093] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODIN21_1\[2094] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newa_0\[2095] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODIN21_0\[2096] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_6\[2097] = \Lights_Out_1:MODIN22_6\[2098]
Removing Lhs of wire \Lights_Out_1:MODIN22_6\[2098] = Net_5423_6[1592]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_5\[2099] = \Lights_Out_1:MODIN22_5\[2100]
Removing Lhs of wire \Lights_Out_1:MODIN22_5\[2100] = Net_5423_5[1594]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_4\[2101] = \Lights_Out_1:MODIN22_4\[2102]
Removing Lhs of wire \Lights_Out_1:MODIN22_4\[2102] = Net_5423_4[1596]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_3\[2103] = \Lights_Out_1:MODIN22_3\[2104]
Removing Lhs of wire \Lights_Out_1:MODIN22_3\[2104] = Net_5423_3[1598]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_2\[2105] = \Lights_Out_1:MODIN22_2\[2106]
Removing Lhs of wire \Lights_Out_1:MODIN22_2\[2106] = Net_5423_2[1600]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_1\[2107] = \Lights_Out_1:MODIN22_1\[2108]
Removing Lhs of wire \Lights_Out_1:MODIN22_1\[2108] = Net_5423_1[1602]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:newb_0\[2109] = \Lights_Out_1:MODIN22_0\[2110]
Removing Lhs of wire \Lights_Out_1:MODIN22_0\[2110] = Net_5423_0[1604]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_6\[2111] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_5\[2112] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_4\[2113] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_3\[2114] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_2\[2115] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_1\[2116] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:dataa_0\[2117] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_6\[2118] = Net_5423_6[1592]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_5\[2119] = Net_5423_5[1594]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_4\[2120] = Net_5423_4[1596]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_3\[2121] = Net_5423_3[1598]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_2\[2122] = Net_5423_2[1600]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_1\[2123] = Net_5423_1[1602]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:datab_0\[2124] = Net_5423_0[1604]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_6\[2125] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_5\[2126] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_4\[2127] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_3\[2128] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_2\[2129] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_1\[2130] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:a_0\[2131] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_6\[2132] = Net_5423_6[1592]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_5\[2133] = Net_5423_5[1594]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_4\[2134] = Net_5423_4[1596]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_3\[2135] = Net_5423_3[1598]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_2\[2136] = Net_5423_2[1600]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_1\[2137] = Net_5423_1[1602]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:b_0\[2138] = Net_5423_0[1604]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_3\[2156] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_3\[2157] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_2\[2160] = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_6\[2158]
Removing Lhs of wire \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_2\[2161] = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_6\[2159]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_6\[2199] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODIN23_6\[2200] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_5\[2201] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODIN23_5\[2202] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_4\[2203] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODIN23_4\[2204] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_3\[2205] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODIN23_3\[2206] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_2\[2207] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODIN23_2\[2208] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_1\[2209] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODIN23_1\[2210] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newa_0\[2211] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODIN23_0\[2212] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_6\[2213] = \Lights_Out_1:MODIN24_6\[2214]
Removing Lhs of wire \Lights_Out_1:MODIN24_6\[2214] = Net_5424_6[1565]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_5\[2215] = \Lights_Out_1:MODIN24_5\[2216]
Removing Lhs of wire \Lights_Out_1:MODIN24_5\[2216] = Net_5424_5[1567]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_4\[2217] = \Lights_Out_1:MODIN24_4\[2218]
Removing Lhs of wire \Lights_Out_1:MODIN24_4\[2218] = Net_5424_4[1569]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_3\[2219] = \Lights_Out_1:MODIN24_3\[2220]
Removing Lhs of wire \Lights_Out_1:MODIN24_3\[2220] = Net_5424_3[1571]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_2\[2221] = \Lights_Out_1:MODIN24_2\[2222]
Removing Lhs of wire \Lights_Out_1:MODIN24_2\[2222] = Net_5424_2[1573]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_1\[2223] = \Lights_Out_1:MODIN24_1\[2224]
Removing Lhs of wire \Lights_Out_1:MODIN24_1\[2224] = Net_5424_1[1575]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:newb_0\[2225] = \Lights_Out_1:MODIN24_0\[2226]
Removing Lhs of wire \Lights_Out_1:MODIN24_0\[2226] = Net_5424_0[1577]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_6\[2227] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_5\[2228] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_4\[2229] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_3\[2230] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_2\[2231] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_1\[2232] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:dataa_0\[2233] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_6\[2234] = Net_5424_6[1565]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_5\[2235] = Net_5424_5[1567]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_4\[2236] = Net_5424_4[1569]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_3\[2237] = Net_5424_3[1571]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_2\[2238] = Net_5424_2[1573]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_1\[2239] = Net_5424_1[1575]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:datab_0\[2240] = Net_5424_0[1577]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_6\[2241] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_5\[2242] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_4\[2243] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_3\[2244] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_2\[2245] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_1\[2246] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:a_0\[2247] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_6\[2248] = Net_5424_6[1565]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_5\[2249] = Net_5424_5[1567]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_4\[2250] = Net_5424_4[1569]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_3\[2251] = Net_5424_3[1571]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_2\[2252] = Net_5424_2[1573]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_1\[2253] = Net_5424_1[1575]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:b_0\[2254] = Net_5424_0[1577]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_3\[2272] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_3\[2273] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_2\[2276] = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_6\[2274]
Removing Lhs of wire \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_2\[2277] = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_6\[2275]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_6\[2315] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODIN25_6\[2316] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_5\[2317] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODIN25_5\[2318] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_4\[2319] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODIN25_4\[2320] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_3\[2321] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODIN25_3\[2322] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_2\[2323] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODIN25_2\[2324] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_1\[2325] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODIN25_1\[2326] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newa_0\[2327] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODIN25_0\[2328] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_6\[2329] = \Lights_Out_1:MODIN26_6\[2330]
Removing Lhs of wire \Lights_Out_1:MODIN26_6\[2330] = Net_5425_6[1538]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_5\[2331] = \Lights_Out_1:MODIN26_5\[2332]
Removing Lhs of wire \Lights_Out_1:MODIN26_5\[2332] = Net_5425_5[1540]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_4\[2333] = \Lights_Out_1:MODIN26_4\[2334]
Removing Lhs of wire \Lights_Out_1:MODIN26_4\[2334] = Net_5425_4[1542]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_3\[2335] = \Lights_Out_1:MODIN26_3\[2336]
Removing Lhs of wire \Lights_Out_1:MODIN26_3\[2336] = Net_5425_3[1544]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_2\[2337] = \Lights_Out_1:MODIN26_2\[2338]
Removing Lhs of wire \Lights_Out_1:MODIN26_2\[2338] = Net_5425_2[1546]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_1\[2339] = \Lights_Out_1:MODIN26_1\[2340]
Removing Lhs of wire \Lights_Out_1:MODIN26_1\[2340] = Net_5425_1[1548]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:newb_0\[2341] = \Lights_Out_1:MODIN26_0\[2342]
Removing Lhs of wire \Lights_Out_1:MODIN26_0\[2342] = Net_5425_0[1550]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_6\[2343] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_5\[2344] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_4\[2345] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_3\[2346] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_2\[2347] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_1\[2348] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:dataa_0\[2349] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_6\[2350] = Net_5425_6[1538]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_5\[2351] = Net_5425_5[1540]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_4\[2352] = Net_5425_4[1542]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_3\[2353] = Net_5425_3[1544]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_2\[2354] = Net_5425_2[1546]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_1\[2355] = Net_5425_1[1548]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:datab_0\[2356] = Net_5425_0[1550]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_6\[2357] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_5\[2358] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_4\[2359] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_3\[2360] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_2\[2361] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_1\[2362] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:a_0\[2363] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_6\[2364] = Net_5425_6[1538]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_5\[2365] = Net_5425_5[1540]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_4\[2366] = Net_5425_4[1542]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_3\[2367] = Net_5425_3[1544]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_2\[2368] = Net_5425_2[1546]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_1\[2369] = Net_5425_1[1548]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:b_0\[2370] = Net_5425_0[1550]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_3\[2388] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_3\[2389] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_2\[2392] = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_6\[2390]
Removing Lhs of wire \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_2\[2393] = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_6\[2391]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_6\[2431] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODIN27_6\[2432] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_5\[2433] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODIN27_5\[2434] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_4\[2435] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODIN27_4\[2436] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_3\[2437] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODIN27_3\[2438] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_2\[2439] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODIN27_2\[2440] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_1\[2441] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODIN27_1\[2442] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newa_0\[2443] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODIN27_0\[2444] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_6\[2445] = \Lights_Out_1:MODIN28_6\[2446]
Removing Lhs of wire \Lights_Out_1:MODIN28_6\[2446] = Net_5426_6[1511]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_5\[2447] = \Lights_Out_1:MODIN28_5\[2448]
Removing Lhs of wire \Lights_Out_1:MODIN28_5\[2448] = Net_5426_5[1513]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_4\[2449] = \Lights_Out_1:MODIN28_4\[2450]
Removing Lhs of wire \Lights_Out_1:MODIN28_4\[2450] = Net_5426_4[1515]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_3\[2451] = \Lights_Out_1:MODIN28_3\[2452]
Removing Lhs of wire \Lights_Out_1:MODIN28_3\[2452] = Net_5426_3[1517]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_2\[2453] = \Lights_Out_1:MODIN28_2\[2454]
Removing Lhs of wire \Lights_Out_1:MODIN28_2\[2454] = Net_5426_2[1519]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_1\[2455] = \Lights_Out_1:MODIN28_1\[2456]
Removing Lhs of wire \Lights_Out_1:MODIN28_1\[2456] = Net_5426_1[1521]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:newb_0\[2457] = \Lights_Out_1:MODIN28_0\[2458]
Removing Lhs of wire \Lights_Out_1:MODIN28_0\[2458] = Net_5426_0[1523]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_6\[2459] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_5\[2460] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_4\[2461] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_3\[2462] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_2\[2463] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_1\[2464] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:dataa_0\[2465] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_6\[2466] = Net_5426_6[1511]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_5\[2467] = Net_5426_5[1513]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_4\[2468] = Net_5426_4[1515]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_3\[2469] = Net_5426_3[1517]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_2\[2470] = Net_5426_2[1519]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_1\[2471] = Net_5426_1[1521]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:datab_0\[2472] = Net_5426_0[1523]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_6\[2473] = \Lights_Out_1:Net_2416_6\[1718]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_5\[2474] = \Lights_Out_1:Net_2416_5\[1719]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_4\[2475] = \Lights_Out_1:Net_2416_4\[1720]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_3\[2476] = \Lights_Out_1:Net_2416_3\[1721]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_2\[2477] = \Lights_Out_1:Net_2416_2\[1722]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_1\[2478] = \Lights_Out_1:Net_2416_1\[1723]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:a_0\[2479] = \Lights_Out_1:Net_2416_0\[1724]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_6\[2480] = Net_5426_6[1511]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_5\[2481] = Net_5426_5[1513]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_4\[2482] = Net_5426_4[1515]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_3\[2483] = Net_5426_3[1517]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_2\[2484] = Net_5426_2[1519]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_1\[2485] = Net_5426_1[1521]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:b_0\[2486] = Net_5426_0[1523]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_3\[2504] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_3\[2505] = zero[2]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_2\[2508] = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_6\[2506]
Removing Lhs of wire \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_2\[2509] = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_6\[2507]
Removing Lhs of wire \BRIGHTNESS_RAMP:cydff_1\\D\[2547] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:cydff_1\\D\[2548] = zero[2]

------------------------------------------------------
Aliased 0 equations, 1218 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_360_5\ and not Net_6584_5)
	OR (\LEDs_Out_1:Net_360_5\ and Net_6584_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not Net_6584_4)
	OR (\LEDs_Out_1:Net_360_4\ and Net_6584_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_360_2\ and not Net_6584_2)
	OR (\LEDs_Out_1:Net_360_2\ and Net_6584_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not Net_6584_1)
	OR (\LEDs_Out_1:Net_360_1\ and Net_6584_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_6\' (cost = 1):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_6\ <= ((not Net_6584_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_6\' (cost = 1):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6584_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:albi_2\' (cost = 3):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:albi_2\ <= ((not Net_6584_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:agbi_2\' (cost = 3):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:agbi_2\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6584_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not Net_6584_3 and \LEDs_Out_1:Net_360_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_360_3\ and Net_6584_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not Net_6584_4 and not Net_6584_3 and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6584_3 and \LEDs_Out_1:Net_360_4\ and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6584_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not \LEDs_Out_1:Net_360_3\ and Net_6584_3)
	OR (not \LEDs_Out_1:Net_360_3\ and Net_6584_4 and Net_6584_3)
	OR (not \LEDs_Out_1:Net_360_4\ and Net_6584_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not Net_6584_0 and \LEDs_Out_1:Net_360_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_360_0\ and Net_6584_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not Net_6584_1 and not Net_6584_0 and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6584_0 and \LEDs_Out_1:Net_360_1\ and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6584_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not \LEDs_Out_1:Net_360_0\ and Net_6584_0)
	OR (not \LEDs_Out_1:Net_360_0\ and Net_6584_1 and Net_6584_0)
	OR (not \LEDs_Out_1:Net_360_1\ and Net_6584_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_6579_5 and not \LEDs_Out_1:Net_360_5\)
	OR (Net_6579_5 and \LEDs_Out_1:Net_360_5\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_6579_4 and not \LEDs_Out_1:Net_360_4\)
	OR (Net_6579_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_6579_2 and not \LEDs_Out_1:Net_360_2\)
	OR (Net_6579_2 and \LEDs_Out_1:Net_360_2\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_6579_1 and not \LEDs_Out_1:Net_360_1\)
	OR (Net_6579_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 1):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\ <= ((not Net_6579_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 1):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6579_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\' (cost = 3):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\ <= ((not Net_6579_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\' (cost = 3):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6579_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\ <= ((not Net_6579_3 and \LEDs_Out_1:Net_360_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_360_3\ and Net_6579_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not Net_6579_4 and not Net_6579_3 and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6579_3 and \LEDs_Out_1:Net_360_4\ and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6579_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not \LEDs_Out_1:Net_360_3\ and Net_6579_3)
	OR (not \LEDs_Out_1:Net_360_3\ and Net_6579_4 and Net_6579_3)
	OR (not \LEDs_Out_1:Net_360_4\ and Net_6579_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not Net_6579_0 and \LEDs_Out_1:Net_360_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_360_0\ and Net_6579_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not Net_6579_1 and not Net_6579_0 and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6579_0 and \LEDs_Out_1:Net_360_1\ and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6579_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not \LEDs_Out_1:Net_360_0\ and Net_6579_0)
	OR (not \LEDs_Out_1:Net_360_0\ and Net_6579_1 and Net_6579_0)
	OR (not \LEDs_Out_1:Net_360_1\ and Net_6579_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_360_5\ and not Net_6642_5)
	OR (\LEDs_Out_1:Net_360_5\ and Net_6642_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not Net_6642_4)
	OR (\LEDs_Out_1:Net_360_4\ and Net_6642_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_360_2\ and not Net_6642_2)
	OR (\LEDs_Out_1:Net_360_2\ and Net_6642_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not Net_6642_1)
	OR (\LEDs_Out_1:Net_360_1\ and Net_6642_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\' (cost = 1):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\ <= ((not Net_6642_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\' (cost = 1):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6642_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\' (cost = 3):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\ <= ((not Net_6642_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\' (cost = 3):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6642_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\ <= ((not Net_6642_3 and \LEDs_Out_1:Net_360_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_360_3\ and Net_6642_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\ <= ((not Net_6642_4 and not Net_6642_3 and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6642_3 and \LEDs_Out_1:Net_360_4\ and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6642_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not \LEDs_Out_1:Net_360_3\ and Net_6642_3)
	OR (not \LEDs_Out_1:Net_360_3\ and Net_6642_4 and Net_6642_3)
	OR (not \LEDs_Out_1:Net_360_4\ and Net_6642_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\ <= ((not Net_6642_0 and \LEDs_Out_1:Net_360_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_360_0\ and Net_6642_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\ <= ((not Net_6642_1 and not Net_6642_0 and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6642_0 and \LEDs_Out_1:Net_360_1\ and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6642_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not \LEDs_Out_1:Net_360_0\ and Net_6642_0)
	OR (not \LEDs_Out_1:Net_360_0\ and Net_6642_1 and Net_6642_0)
	OR (not \LEDs_Out_1:Net_360_1\ and Net_6642_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_360_5\ and not Net_6604_5)
	OR (\LEDs_Out_1:Net_360_5\ and Net_6604_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not Net_6604_4)
	OR (\LEDs_Out_1:Net_360_4\ and Net_6604_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_360_2\ and not Net_6604_2)
	OR (\LEDs_Out_1:Net_360_2\ and Net_6604_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not Net_6604_1)
	OR (\LEDs_Out_1:Net_360_1\ and Net_6604_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 1):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not Net_6604_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 1):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6604_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\' (cost = 3):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\ <= ((not Net_6604_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\' (cost = 3):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6604_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not Net_6604_3 and \LEDs_Out_1:Net_360_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_360_3\ and Net_6604_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_6604_4 and not Net_6604_3 and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6604_3 and \LEDs_Out_1:Net_360_4\ and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6604_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not \LEDs_Out_1:Net_360_3\ and Net_6604_3)
	OR (not \LEDs_Out_1:Net_360_3\ and Net_6604_4 and Net_6604_3)
	OR (not \LEDs_Out_1:Net_360_4\ and Net_6604_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not Net_6604_0 and \LEDs_Out_1:Net_360_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_360_0\ and Net_6604_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_6604_1 and not Net_6604_0 and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6604_0 and \LEDs_Out_1:Net_360_1\ and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6604_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not \LEDs_Out_1:Net_360_0\ and Net_6604_0)
	OR (not \LEDs_Out_1:Net_360_0\ and Net_6604_1 and Net_6604_0)
	OR (not \LEDs_Out_1:Net_360_1\ and Net_6604_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_360_5\ and not Net_6603_5)
	OR (\LEDs_Out_1:Net_360_5\ and Net_6603_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not Net_6603_4)
	OR (\LEDs_Out_1:Net_360_4\ and Net_6603_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_360_2\ and not Net_6603_2)
	OR (\LEDs_Out_1:Net_360_2\ and Net_6603_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not Net_6603_1)
	OR (\LEDs_Out_1:Net_360_1\ and Net_6603_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 1):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\ <= ((not Net_6603_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 1):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6603_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\' (cost = 3):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\ <= ((not Net_6603_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\' (cost = 3):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6603_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\ <= ((not Net_6603_3 and \LEDs_Out_1:Net_360_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_360_3\ and Net_6603_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not Net_6603_4 and not Net_6603_3 and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6603_3 and \LEDs_Out_1:Net_360_4\ and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6603_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not \LEDs_Out_1:Net_360_3\ and Net_6603_3)
	OR (not \LEDs_Out_1:Net_360_3\ and Net_6603_4 and Net_6603_3)
	OR (not \LEDs_Out_1:Net_360_4\ and Net_6603_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\ <= ((not Net_6603_0 and \LEDs_Out_1:Net_360_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_360_0\ and Net_6603_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not Net_6603_1 and not Net_6603_0 and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6603_0 and \LEDs_Out_1:Net_360_1\ and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6603_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not \LEDs_Out_1:Net_360_0\ and Net_6603_0)
	OR (not \LEDs_Out_1:Net_360_0\ and Net_6603_1 and Net_6603_0)
	OR (not \LEDs_Out_1:Net_360_1\ and Net_6603_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_360_5\ and not Net_6614_5)
	OR (\LEDs_Out_1:Net_360_5\ and Net_6614_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not Net_6614_4)
	OR (\LEDs_Out_1:Net_360_4\ and Net_6614_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_360_2\ and not Net_6614_2)
	OR (\LEDs_Out_1:Net_360_2\ and Net_6614_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not Net_6614_1)
	OR (\LEDs_Out_1:Net_360_1\ and Net_6614_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 1):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\ <= ((not Net_6614_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 1):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6614_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\' (cost = 3):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\ <= ((not Net_6614_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\' (cost = 3):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6614_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\ <= ((not Net_6614_3 and \LEDs_Out_1:Net_360_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_360_3\ and Net_6614_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_6614_4 and not Net_6614_3 and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6614_3 and \LEDs_Out_1:Net_360_4\ and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6614_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not \LEDs_Out_1:Net_360_3\ and Net_6614_3)
	OR (not \LEDs_Out_1:Net_360_3\ and Net_6614_4 and Net_6614_3)
	OR (not \LEDs_Out_1:Net_360_4\ and Net_6614_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\ <= ((not Net_6614_0 and \LEDs_Out_1:Net_360_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_360_0\ and Net_6614_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_6614_1 and not Net_6614_0 and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6614_0 and \LEDs_Out_1:Net_360_1\ and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6614_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not \LEDs_Out_1:Net_360_0\ and Net_6614_0)
	OR (not \LEDs_Out_1:Net_360_0\ and Net_6614_1 and Net_6614_0)
	OR (not \LEDs_Out_1:Net_360_1\ and Net_6614_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_360_5\ and not Net_6630_5)
	OR (\LEDs_Out_1:Net_360_5\ and Net_6630_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not Net_6630_4)
	OR (\LEDs_Out_1:Net_360_4\ and Net_6630_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_360_2\ and not Net_6630_2)
	OR (\LEDs_Out_1:Net_360_2\ and Net_6630_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not Net_6630_1)
	OR (\LEDs_Out_1:Net_360_1\ and Net_6630_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 1):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not Net_6630_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 1):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6630_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\' (cost = 3):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\ <= ((not Net_6630_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\' (cost = 3):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6630_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_6630_3 and \LEDs_Out_1:Net_360_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_360_3\ and Net_6630_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_6630_4 and not Net_6630_3 and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6630_3 and \LEDs_Out_1:Net_360_4\ and \LEDs_Out_1:Net_360_3\)
	OR (not Net_6630_4 and \LEDs_Out_1:Net_360_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_360_4\ and not \LEDs_Out_1:Net_360_3\ and Net_6630_3)
	OR (not \LEDs_Out_1:Net_360_3\ and Net_6630_4 and Net_6630_3)
	OR (not \LEDs_Out_1:Net_360_4\ and Net_6630_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_6630_0 and \LEDs_Out_1:Net_360_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_360_0\ and Net_6630_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_6630_1 and not Net_6630_0 and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6630_0 and \LEDs_Out_1:Net_360_1\ and \LEDs_Out_1:Net_360_0\)
	OR (not Net_6630_1 and \LEDs_Out_1:Net_360_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_360_1\ and not \LEDs_Out_1:Net_360_0\ and Net_6630_0)
	OR (not \LEDs_Out_1:Net_360_0\ and Net_6630_1 and Net_6630_0)
	OR (not \LEDs_Out_1:Net_360_1\ and Net_6630_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5420_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5420_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5420_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5420_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5420_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5420_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5420_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5420_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5420_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\ <= ((not Net_5420_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5420_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\ <= ((not Net_5420_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5420_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\ <= ((not Net_5420_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5420_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5420_4 and Net_5420_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5420_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\ <= ((not Net_5420_4 and not Net_5420_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5420_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5420_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5420_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\ <= ((not Net_5420_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5420_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5420_1 and Net_5420_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5420_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\ <= ((not Net_5420_1 and not Net_5420_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5420_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5420_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5421_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5421_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5421_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5421_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5421_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5421_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5421_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5421_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5421_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_6\ <= ((not Net_5421_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5421_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_2\ <= ((not Net_5421_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5421_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_3\ <= ((not Net_5421_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5421_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5421_4 and Net_5421_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5421_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_4\ <= ((not Net_5421_4 and not Net_5421_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5421_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5421_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5421_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_0\ <= ((not Net_5421_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5421_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5421_1 and Net_5421_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5421_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_1\ <= ((not Net_5421_1 and not Net_5421_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5421_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5421_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5422_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5422_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5422_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5422_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5422_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5422_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5422_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5422_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5422_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_6\ <= ((not Net_5422_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5422_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_2\ <= ((not Net_5422_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5422_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_3\ <= ((not Net_5422_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5422_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5422_4 and Net_5422_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5422_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_4\ <= ((not Net_5422_4 and not Net_5422_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5422_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5422_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5422_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_0\ <= ((not Net_5422_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5422_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5422_1 and Net_5422_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5422_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_1\ <= ((not Net_5422_1 and not Net_5422_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5422_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5422_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5423_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5423_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5423_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5423_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5423_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5423_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5423_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5423_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5423_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_6\ <= ((not Net_5423_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5423_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_2\ <= ((not Net_5423_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5423_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_3\ <= ((not Net_5423_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5423_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5423_4 and Net_5423_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5423_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_4\ <= ((not Net_5423_4 and not Net_5423_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5423_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5423_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5423_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_0\ <= ((not Net_5423_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5423_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5423_1 and Net_5423_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5423_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_1\ <= ((not Net_5423_1 and not Net_5423_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5423_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5423_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5424_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5424_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5424_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5424_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5424_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5424_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5424_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5424_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5424_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_6\ <= ((not Net_5424_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5424_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_2\ <= ((not Net_5424_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5424_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_3\ <= ((not Net_5424_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5424_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5424_4 and Net_5424_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5424_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_4\ <= ((not Net_5424_4 and not Net_5424_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5424_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5424_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5424_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_0\ <= ((not Net_5424_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5424_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5424_1 and Net_5424_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5424_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_1\ <= ((not Net_5424_1 and not Net_5424_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5424_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5424_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5425_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5425_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5425_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5425_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5425_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5425_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5425_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5425_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5425_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_6\ <= ((not Net_5425_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5425_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_2\ <= ((not Net_5425_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5425_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_3\ <= ((not Net_5425_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5425_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5425_4 and Net_5425_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5425_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_4\ <= ((not Net_5425_4 and not Net_5425_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5425_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5425_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5425_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_0\ <= ((not Net_5425_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5425_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5425_1 and Net_5425_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5425_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_1\ <= ((not Net_5425_1 and not Net_5425_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5425_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5425_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_5426_5 and not \Lights_Out_1:Net_2416_5\)
	OR (Net_5426_5 and \Lights_Out_1:Net_2416_5\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_5426_4 and not \Lights_Out_1:Net_2416_4\)
	OR (Net_5426_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5426_2 and not \Lights_Out_1:Net_2416_2\)
	OR (Net_5426_2 and \Lights_Out_1:Net_2416_2\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5426_1 and not \Lights_Out_1:Net_2416_1\)
	OR (Net_5426_1 and \Lights_Out_1:Net_2416_1\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_6\' (cost = 1):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_6\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5426_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_6\' (cost = 1):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_6\ <= ((not Net_5426_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_2\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_2\ <= ((not \Lights_Out_1:Net_2416_6\ and Net_5426_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_2\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_2\ <= ((not Net_5426_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_3\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_3\ <= ((not \Lights_Out_1:Net_2416_3\ and Net_5426_3));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_3\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_3\ <= ((not Net_5426_3 and \Lights_Out_1:Net_2416_3\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_4\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_4\ <= ((not \Lights_Out_1:Net_2416_4\ and not \Lights_Out_1:Net_2416_3\ and Net_5426_3)
	OR (not \Lights_Out_1:Net_2416_3\ and Net_5426_4 and Net_5426_3)
	OR (not \Lights_Out_1:Net_2416_4\ and Net_5426_4));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_4\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_4\ <= ((not Net_5426_4 and not Net_5426_3 and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5426_3 and \Lights_Out_1:Net_2416_4\ and \Lights_Out_1:Net_2416_3\)
	OR (not Net_5426_4 and \Lights_Out_1:Net_2416_4\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_0\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_0\ <= ((not \Lights_Out_1:Net_2416_0\ and Net_5426_0));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_0\' (cost = 2):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_0\ <= ((not Net_5426_0 and \Lights_Out_1:Net_2416_0\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_1\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_1\ <= ((not \Lights_Out_1:Net_2416_1\ and not \Lights_Out_1:Net_2416_0\ and Net_5426_0)
	OR (not \Lights_Out_1:Net_2416_0\ and Net_5426_1 and Net_5426_0)
	OR (not \Lights_Out_1:Net_2416_1\ and Net_5426_1));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_1\' (cost = 6):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_1\ <= ((not Net_5426_1 and not Net_5426_0 and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5426_0 and \Lights_Out_1:Net_2416_1\ and \Lights_Out_1:Net_2416_0\)
	OR (not Net_5426_1 and \Lights_Out_1:Net_2416_1\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:albi_1\' (cost = 3):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:albi_1\ <= ((not Net_6584_6 and \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\)
	OR (\LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\)
	OR (not Net_6584_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:agbi_1\' (cost = 3):
\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\ and Net_6584_6)
	OR (not \LEDs_Out_1:Net_360_6\ and Net_6584_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\' (cost = 3):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\ <= ((not Net_6579_6 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR (\LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR (not Net_6579_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\' (cost = 3):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (Net_6579_6 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:Net_360_6\ and Net_6579_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\' (cost = 3):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\ <= ((not Net_6642_6 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR (\LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR (not Net_6642_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\' (cost = 3):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ and Net_6642_6)
	OR (not \LEDs_Out_1:Net_360_6\ and Net_6642_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\' (cost = 3):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\ <= ((not Net_6604_6 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR (\LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR (not Net_6604_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\' (cost = 3):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ and Net_6604_6)
	OR (not \LEDs_Out_1:Net_360_6\ and Net_6604_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\' (cost = 3):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\ <= ((not Net_6603_6 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR (\LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR (not Net_6603_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\' (cost = 3):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ and Net_6603_6)
	OR (not \LEDs_Out_1:Net_360_6\ and Net_6603_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 3):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\ <= ((not Net_6614_6 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (\LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not Net_6614_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 3):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ and Net_6614_6)
	OR (not \LEDs_Out_1:Net_360_6\ and Net_6614_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\' (cost = 3):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\ <= ((not Net_6630_6 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR (\LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR (not Net_6630_6 and \LEDs_Out_1:Net_360_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\' (cost = 3):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ and Net_6630_6)
	OR (not \LEDs_Out_1:Net_360_6\ and Net_6630_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_1\)
	OR (Net_5426_6 and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5426_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_14:g1:a0:gx:u0:agbi_1\ <= ((not Net_5426_6 and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_1\)
	OR (not Net_5426_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (Net_5425_6 and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5425_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_13:g1:a0:gx:u0:agbi_1\ <= ((not Net_5425_6 and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_1\)
	OR (not Net_5425_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (Net_5424_6 and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5424_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_12:g1:a0:gx:u0:agbi_1\ <= ((not Net_5424_6 and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_1\)
	OR (not Net_5424_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_1\)
	OR (Net_5423_6 and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5423_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_11:g1:a0:gx:u0:agbi_1\ <= ((not Net_5423_6 and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_1\)
	OR (not Net_5423_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (Net_5422_6 and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5422_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_10:g1:a0:gx:u0:agbi_1\ <= ((not Net_5422_6 and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_1\)
	OR (not Net_5422_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_1\)
	OR (Net_5421_6 and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5421_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_9:g1:a0:gx:u0:agbi_1\ <= ((not Net_5421_6 and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_1\)
	OR (not Net_5421_6 and \Lights_Out_1:Net_2416_6\));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 3):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\ <= ((not \Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\)
	OR (Net_5420_6 and \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\)
	OR (not \Lights_Out_1:Net_2416_6\ and Net_5420_6));

Note:  Expanding virtual equation for '\Lights_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 3):
\Lights_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((not Net_5420_6 and \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (\Lights_Out_1:Net_2416_6\ and \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not Net_5420_6 and \Lights_Out_1:Net_2416_6\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_184\' (cost = 5):
\LEDs_Out_1:Net_184\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6642_6)
	OR (not \LEDs_Out_1:Net_360_6\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\ and Net_6642_6)
	OR (not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ and Net_6642_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_186\' (cost = 5):
\LEDs_Out_1:Net_186\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6603_6)
	OR (not \LEDs_Out_1:Net_360_6\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\ and Net_6603_6)
	OR (not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ and Net_6603_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_187\' (cost = 5):
\LEDs_Out_1:Net_187\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6614_6)
	OR (not \LEDs_Out_1:Net_360_6\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\ and Net_6614_6)
	OR (not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ and Net_6614_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_188\' (cost = 5):
\LEDs_Out_1:Net_188\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6630_6)
	OR (not \LEDs_Out_1:Net_360_6\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\ and Net_6630_6)
	OR (not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ and Net_6630_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_185\' (cost = 5):
\LEDs_Out_1:Net_185\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6604_6)
	OR (not \LEDs_Out_1:Net_360_6\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\ and Net_6604_6)
	OR (not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ and Net_6604_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_183\' (cost = 5):
\LEDs_Out_1:Net_183\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6579_6)
	OR (not \LEDs_Out_1:Net_360_6\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_6579_6 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (Net_6579_6 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_182\' (cost = 5):
\LEDs_Out_1:Net_182\ <= ((not \LEDs_Out_1:Net_360_6\ and Net_6584_6)
	OR (not \LEDs_Out_1:Net_360_6\ and not \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_0\)
	OR (not \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_0\ and Net_6584_6)
	OR (not \LEDs_Out_1:Net_360_6\ and \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\)
	OR (\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\ and Net_6584_6));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 260 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \POT_VALUE:Net_188\[1390] = \POT_VALUE:Net_376\[1389]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj" -dcpsoc3 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.062ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 01 December 2020 17:09:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_2\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_1\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_1\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lti_0\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
    Removed wire end \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gti_0\ kept \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \BRIGHTNESS_RAMP:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \TRIANGLE_SEL:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Lights_Out_1_Clock_1'. Fanout=1, Signal=\Lights_Out_1:Net_2476\
    Digital Clock 1: Automatic-assigning  clock 'POT_VALUE_theACLK'. Fanout=1, Signal=\POT_VALUE:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1945
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_4763
    Digital Clock 4: Automatic-assigning  clock 'Lights_Out_1_Clock_3'. Fanout=1, Signal=\Lights_Out_1:Net_2417\
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_3013
    Digital Clock 6: Automatic-assigning  clock 'Crossfade_Clock'. Fanout=1, Signal=Net_6458
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \POT_VALUE:Bypass(0)\, \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_3(0)__PA ,
            input => Net_5290 ,
            pad => SLED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_5(0)__PA ,
            input => Net_5292 ,
            pad => SLED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_6(0)__PA ,
            input => Net_5293 ,
            pad => SLED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = SW8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW8(0)__PA ,
            pad => SW8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW4(0)__PA ,
            pad => SW4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_7(0)__PA ,
            input => Net_5294 ,
            pad => SLED_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_4(0)__PA ,
            input => Net_5291 ,
            pad => SLED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_2(0)__PA ,
            input => Net_5289 ,
            pad => SLED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_1(0)__PA ,
            input => Net_5288 ,
            pad => SLED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLED_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLED_8(0)__PA ,
            input => Net_5271 ,
            pad => SLED_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RV1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RV1(0)__PA ,
            analog_term => Net_5319 ,
            annotation => Net_5310 ,
            pad => RV1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \POT_VALUE:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \POT_VALUE:Bypass(0)\__PA ,
            analog_term => \POT_VALUE:Net_210\ ,
            pad => \POT_VALUE:Bypass(0)_PAD\ );

    Pin : Name = SW5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW5(0)__PA ,
            pad => SW5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW6(0)__PA ,
            pad => SW6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW7(0)__PA ,
            pad => SW7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO1(0)__PA ,
            input => Net_6356 ,
            pad => DO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO8(0)__PA ,
            input => Net_6357 ,
            pad => DO8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO7(0)__PA ,
            input => Net_6358 ,
            pad => DO7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO6(0)__PA ,
            input => Net_6359 ,
            pad => DO6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO5(0)__PA ,
            input => Net_6360 ,
            pad => DO5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO4(0)__PA ,
            input => Net_6361 ,
            pad => DO4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO3(0)__PA ,
            input => Net_6362 ,
            pad => DO3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DO2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DO2(0)__PA ,
            input => Net_6363 ,
            pad => DO2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_5288, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_6585_0 * !\LEDs_Out_1:Net_360_6\ * 
              !\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\
            + !Net_6585_0 * !\LEDs_Out_1:Net_360_6\ * 
              \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\
            + !Net_6585_0 * !\LEDs_Out_1:Net_360_6\ * Net_6584_6
            + !Net_6585_0 * !\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\ * Net_6584_6
            + !Net_6585_0 * \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ * 
              Net_6584_6
            + Net_6585_0 * Net_5051
        );
        Output = Net_5288 (fanout=1)

    MacroCell: Name=Net_5289, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_6585_1 * Net_6579_6 * !\LEDs_Out_1:Net_360_6\
            + !Net_6585_1 * Net_6579_6 * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + !Net_6585_1 * Net_6579_6 * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + !Net_6585_1 * !\LEDs_Out_1:Net_360_6\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + !Net_6585_1 * !\LEDs_Out_1:Net_360_6\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_6585_1 * Net_5051
        );
        Output = Net_5289 (fanout=1)

    MacroCell: Name=Net_5290, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_6585_2 * !\LEDs_Out_1:Net_360_6\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + !Net_6585_2 * !\LEDs_Out_1:Net_360_6\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_6585_2 * !\LEDs_Out_1:Net_360_6\ * Net_6642_6
            + !Net_6585_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\ * Net_6642_6
            + !Net_6585_2 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * 
              Net_6642_6
            + Net_6585_2 * Net_5051
        );
        Output = Net_5290 (fanout=1)

    MacroCell: Name=Net_5291, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_6585_3 * !\LEDs_Out_1:Net_360_6\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_6585_3 * !\LEDs_Out_1:Net_360_6\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + !Net_6585_3 * !\LEDs_Out_1:Net_360_6\ * Net_6604_6
            + !Net_6585_3 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\ * Net_6604_6
            + !Net_6585_3 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * 
              Net_6604_6
            + Net_6585_3 * Net_5051
        );
        Output = Net_5291 (fanout=1)

    MacroCell: Name=Net_5292, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_6585_4 * !\LEDs_Out_1:Net_360_6\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_6585_4 * !\LEDs_Out_1:Net_360_6\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_6585_4 * !\LEDs_Out_1:Net_360_6\ * Net_6603_6
            + !Net_6585_4 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\ * Net_6603_6
            + !Net_6585_4 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * 
              Net_6603_6
            + Net_6585_4 * Net_5051
        );
        Output = Net_5292 (fanout=1)

    MacroCell: Name=Net_5293, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_6585_5 * !\LEDs_Out_1:Net_360_6\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + !Net_6585_5 * !\LEDs_Out_1:Net_360_6\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + !Net_6585_5 * !\LEDs_Out_1:Net_360_6\ * Net_6614_6
            + !Net_6585_5 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\ * Net_6614_6
            + !Net_6585_5 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * 
              Net_6614_6
            + Net_6585_5 * Net_5051
        );
        Output = Net_5293 (fanout=1)

    MacroCell: Name=Net_5294, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_6585_6 * !\LEDs_Out_1:Net_360_6\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + !Net_6585_6 * !\LEDs_Out_1:Net_360_6\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_6585_6 * !\LEDs_Out_1:Net_360_6\ * Net_6630_6
            + !Net_6585_6 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\ * Net_6630_6
            + !Net_6585_6 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * 
              Net_6630_6
            + Net_6585_6 * Net_5051
        );
        Output = Net_5294 (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\ * !Net_6584_3
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * !Net_6584_4
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_3\ * !Net_6584_4 * 
              !Net_6584_3
            + \LEDs_Out_1:Net_360_5\ * !Net_6584_5
            + \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_3\ * !Net_6584_5 * 
              !Net_6584_3
            + \LEDs_Out_1:Net_360_4\ * !Net_6584_5 * !Net_6584_4
            + \LEDs_Out_1:Net_360_3\ * !Net_6584_5 * !Net_6584_4 * 
              !Net_6584_3
        );
        Output = \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\ * Net_6584_3
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * Net_6584_4
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_3\ * Net_6584_4 * 
              Net_6584_3
            + !\LEDs_Out_1:Net_360_5\ * Net_6584_5
            + !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_3\ * Net_6584_5 * 
              Net_6584_3
            + !\LEDs_Out_1:Net_360_4\ * Net_6584_5 * Net_6584_4
            + !\LEDs_Out_1:Net_360_3\ * Net_6584_5 * Net_6584_4 * Net_6584_3
        );
        Output = \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\ * Net_6584_0
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * Net_6584_1
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_0\ * Net_6584_1 * 
              Net_6584_0
            + !\LEDs_Out_1:Net_360_2\ * Net_6584_2
            + !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_0\ * Net_6584_2 * 
              Net_6584_0
            + !\LEDs_Out_1:Net_360_1\ * Net_6584_2 * Net_6584_1
            + !\LEDs_Out_1:Net_360_0\ * Net_6584_2 * Net_6584_1 * Net_6584_0
        );
        Output = \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_6579_5 * !Net_6579_4 * !Net_6579_3 * 
              \LEDs_Out_1:Net_360_3\
            + !Net_6579_5 * !Net_6579_4 * \LEDs_Out_1:Net_360_4\
            + !Net_6579_5 * !Net_6579_3 * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\
            + !Net_6579_5 * \LEDs_Out_1:Net_360_5\
            + !Net_6579_4 * !Net_6579_3 * \LEDs_Out_1:Net_360_5\ * 
              \LEDs_Out_1:Net_360_3\
            + !Net_6579_4 * \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\
            + !Net_6579_3 * \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_6579_5 * Net_6579_4 * Net_6579_3 * !\LEDs_Out_1:Net_360_3\
            + Net_6579_5 * Net_6579_4 * !\LEDs_Out_1:Net_360_4\
            + Net_6579_5 * Net_6579_3 * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\
            + Net_6579_5 * !\LEDs_Out_1:Net_360_5\
            + Net_6579_4 * Net_6579_3 * !\LEDs_Out_1:Net_360_5\ * 
              !\LEDs_Out_1:Net_360_3\
            + Net_6579_4 * !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\
            + Net_6579_3 * !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_6579_2 * Net_6579_1 * Net_6579_0 * !\LEDs_Out_1:Net_360_0\
            + Net_6579_2 * Net_6579_1 * !\LEDs_Out_1:Net_360_1\
            + Net_6579_2 * Net_6579_0 * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\
            + Net_6579_2 * !\LEDs_Out_1:Net_360_2\
            + Net_6579_1 * Net_6579_0 * !\LEDs_Out_1:Net_360_2\ * 
              !\LEDs_Out_1:Net_360_0\
            + Net_6579_1 * !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\
            + Net_6579_0 * !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\ * !Net_6642_3
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * !Net_6642_4
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_3\ * !Net_6642_4 * 
              !Net_6642_3
            + \LEDs_Out_1:Net_360_5\ * !Net_6642_5
            + \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_3\ * !Net_6642_5 * 
              !Net_6642_3
            + \LEDs_Out_1:Net_360_4\ * !Net_6642_5 * !Net_6642_4
            + \LEDs_Out_1:Net_360_3\ * !Net_6642_5 * !Net_6642_4 * 
              !Net_6642_3
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\ * Net_6642_3
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * Net_6642_4
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_3\ * Net_6642_4 * 
              Net_6642_3
            + !\LEDs_Out_1:Net_360_5\ * Net_6642_5
            + !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_3\ * Net_6642_5 * 
              Net_6642_3
            + !\LEDs_Out_1:Net_360_4\ * Net_6642_5 * Net_6642_4
            + !\LEDs_Out_1:Net_360_3\ * Net_6642_5 * Net_6642_4 * Net_6642_3
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\ * Net_6642_0
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * Net_6642_1
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_0\ * Net_6642_1 * 
              Net_6642_0
            + !\LEDs_Out_1:Net_360_2\ * Net_6642_2
            + !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_0\ * Net_6642_2 * 
              Net_6642_0
            + !\LEDs_Out_1:Net_360_1\ * Net_6642_2 * Net_6642_1
            + !\LEDs_Out_1:Net_360_0\ * Net_6642_2 * Net_6642_1 * Net_6642_0
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\ * !Net_6604_3
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * !Net_6604_4
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_3\ * !Net_6604_4 * 
              !Net_6604_3
            + \LEDs_Out_1:Net_360_5\ * !Net_6604_5
            + \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_3\ * !Net_6604_5 * 
              !Net_6604_3
            + \LEDs_Out_1:Net_360_4\ * !Net_6604_5 * !Net_6604_4
            + \LEDs_Out_1:Net_360_3\ * !Net_6604_5 * !Net_6604_4 * 
              !Net_6604_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\ * Net_6604_3
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * Net_6604_4
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_3\ * Net_6604_4 * 
              Net_6604_3
            + !\LEDs_Out_1:Net_360_5\ * Net_6604_5
            + !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_3\ * Net_6604_5 * 
              Net_6604_3
            + !\LEDs_Out_1:Net_360_4\ * Net_6604_5 * Net_6604_4
            + !\LEDs_Out_1:Net_360_3\ * Net_6604_5 * Net_6604_4 * Net_6604_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\ * Net_6604_0
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * Net_6604_1
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_0\ * Net_6604_1 * 
              Net_6604_0
            + !\LEDs_Out_1:Net_360_2\ * Net_6604_2
            + !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_0\ * Net_6604_2 * 
              Net_6604_0
            + !\LEDs_Out_1:Net_360_1\ * Net_6604_2 * Net_6604_1
            + !\LEDs_Out_1:Net_360_0\ * Net_6604_2 * Net_6604_1 * Net_6604_0
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\ * !Net_6603_3
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * !Net_6603_4
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_3\ * !Net_6603_4 * 
              !Net_6603_3
            + \LEDs_Out_1:Net_360_5\ * !Net_6603_5
            + \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_3\ * !Net_6603_5 * 
              !Net_6603_3
            + \LEDs_Out_1:Net_360_4\ * !Net_6603_5 * !Net_6603_4
            + \LEDs_Out_1:Net_360_3\ * !Net_6603_5 * !Net_6603_4 * 
              !Net_6603_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\ * Net_6603_3
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * Net_6603_4
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_3\ * Net_6603_4 * 
              Net_6603_3
            + !\LEDs_Out_1:Net_360_5\ * Net_6603_5
            + !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_3\ * Net_6603_5 * 
              Net_6603_3
            + !\LEDs_Out_1:Net_360_4\ * Net_6603_5 * Net_6603_4
            + !\LEDs_Out_1:Net_360_3\ * Net_6603_5 * Net_6603_4 * Net_6603_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\ * Net_6603_0
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * Net_6603_1
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_0\ * Net_6603_1 * 
              Net_6603_0
            + !\LEDs_Out_1:Net_360_2\ * Net_6603_2
            + !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_0\ * Net_6603_2 * 
              Net_6603_0
            + !\LEDs_Out_1:Net_360_1\ * Net_6603_2 * Net_6603_1
            + !\LEDs_Out_1:Net_360_0\ * Net_6603_2 * Net_6603_1 * Net_6603_0
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\ * !Net_6614_3
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * !Net_6614_4
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_3\ * !Net_6614_4 * 
              !Net_6614_3
            + \LEDs_Out_1:Net_360_5\ * !Net_6614_5
            + \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_3\ * !Net_6614_5 * 
              !Net_6614_3
            + \LEDs_Out_1:Net_360_4\ * !Net_6614_5 * !Net_6614_4
            + \LEDs_Out_1:Net_360_3\ * !Net_6614_5 * !Net_6614_4 * 
              !Net_6614_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\ * Net_6614_3
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * Net_6614_4
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_3\ * Net_6614_4 * 
              Net_6614_3
            + !\LEDs_Out_1:Net_360_5\ * Net_6614_5
            + !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_3\ * Net_6614_5 * 
              Net_6614_3
            + !\LEDs_Out_1:Net_360_4\ * Net_6614_5 * Net_6614_4
            + !\LEDs_Out_1:Net_360_3\ * Net_6614_5 * Net_6614_4 * Net_6614_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\ * Net_6614_0
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * Net_6614_1
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_0\ * Net_6614_1 * 
              Net_6614_0
            + !\LEDs_Out_1:Net_360_2\ * Net_6614_2
            + !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_0\ * Net_6614_2 * 
              Net_6614_0
            + !\LEDs_Out_1:Net_360_1\ * Net_6614_2 * Net_6614_1
            + !\LEDs_Out_1:Net_360_0\ * Net_6614_2 * Net_6614_1 * Net_6614_0
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * 
              \LEDs_Out_1:Net_360_3\ * !Net_6630_3
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_4\ * !Net_6630_4
            + \LEDs_Out_1:Net_360_5\ * \LEDs_Out_1:Net_360_3\ * !Net_6630_4 * 
              !Net_6630_3
            + \LEDs_Out_1:Net_360_5\ * !Net_6630_5
            + \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_3\ * !Net_6630_5 * 
              !Net_6630_3
            + \LEDs_Out_1:Net_360_4\ * !Net_6630_5 * !Net_6630_4
            + \LEDs_Out_1:Net_360_3\ * !Net_6630_5 * !Net_6630_4 * 
              !Net_6630_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * 
              !\LEDs_Out_1:Net_360_3\ * Net_6630_3
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_4\ * Net_6630_4
            + !\LEDs_Out_1:Net_360_5\ * !\LEDs_Out_1:Net_360_3\ * Net_6630_4 * 
              Net_6630_3
            + !\LEDs_Out_1:Net_360_5\ * Net_6630_5
            + !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_3\ * Net_6630_5 * 
              Net_6630_3
            + !\LEDs_Out_1:Net_360_4\ * Net_6630_5 * Net_6630_4
            + !\LEDs_Out_1:Net_360_3\ * Net_6630_5 * Net_6630_4 * Net_6630_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * 
              !\LEDs_Out_1:Net_360_0\ * Net_6630_0
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_1\ * Net_6630_1
            + !\LEDs_Out_1:Net_360_2\ * !\LEDs_Out_1:Net_360_0\ * Net_6630_1 * 
              Net_6630_0
            + !\LEDs_Out_1:Net_360_2\ * Net_6630_2
            + !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_0\ * Net_6630_2 * 
              Net_6630_0
            + !\LEDs_Out_1:Net_360_1\ * Net_6630_2 * Net_6630_1
            + !\LEDs_Out_1:Net_360_0\ * Net_6630_2 * Net_6630_1 * Net_6630_0
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=Net_6363, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5420_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5420_6 * \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
            + Net_5420_6 * !\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6363 (fanout=2)

    MacroCell: Name=Net_6362, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5421_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5421_6 * \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
            + Net_5421_6 * !\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6362 (fanout=2)

    MacroCell: Name=Net_6361, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5422_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5422_6 * \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
            + Net_5422_6 * !\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6361 (fanout=2)

    MacroCell: Name=Net_6360, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5423_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5423_6 * \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
            + Net_5423_6 * !\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6360 (fanout=2)

    MacroCell: Name=Net_6359, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5424_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5424_6 * \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
            + Net_5424_6 * !\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6359 (fanout=2)

    MacroCell: Name=Net_6358, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5425_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5425_6 * \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
            + Net_5425_6 * !\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6358 (fanout=2)

    MacroCell: Name=Net_6357, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_5426_6 * !\Lights_Out_1:Net_2416_6\
            + Net_5426_6 * \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
            + Net_5426_6 * !\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
            + !\Lights_Out_1:Net_2416_6\ * 
              \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
            + !\Lights_Out_1:Net_2416_6\ * 
              !\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ * 
              \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
        );
        Output = Net_6357 (fanout=2)

    MacroCell: Name=\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5420_5 * Net_5420_4 * Net_5420_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5420_5 * Net_5420_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5420_5 * Net_5420_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5420_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5420_4 * Net_5420_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5420_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5420_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5420_5 * !Net_5420_4 * !Net_5420_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5420_5 * !Net_5420_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5420_5 * !Net_5420_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5420_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5420_4 * !Net_5420_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5420_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5420_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5420_2 * Net_5420_1 * Net_5420_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5420_2 * Net_5420_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5420_2 * Net_5420_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5420_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5420_1 * Net_5420_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5420_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5420_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5421_5 * Net_5421_4 * Net_5421_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5421_5 * Net_5421_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5421_5 * Net_5421_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5421_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5421_4 * Net_5421_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5421_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5421_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5421_5 * !Net_5421_4 * !Net_5421_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5421_5 * !Net_5421_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5421_5 * !Net_5421_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5421_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5421_4 * !Net_5421_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5421_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5421_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5421_2 * Net_5421_1 * Net_5421_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5421_2 * Net_5421_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5421_2 * Net_5421_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5421_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5421_1 * Net_5421_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5421_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5421_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5422_5 * Net_5422_4 * Net_5422_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5422_5 * Net_5422_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5422_5 * Net_5422_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5422_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5422_4 * Net_5422_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5422_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5422_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5422_5 * !Net_5422_4 * !Net_5422_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5422_5 * !Net_5422_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5422_5 * !Net_5422_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5422_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5422_4 * !Net_5422_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5422_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5422_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5422_2 * Net_5422_1 * Net_5422_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5422_2 * Net_5422_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5422_2 * Net_5422_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5422_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5422_1 * Net_5422_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5422_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5422_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5423_5 * Net_5423_4 * Net_5423_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5423_5 * Net_5423_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5423_5 * Net_5423_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5423_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5423_4 * Net_5423_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5423_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5423_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5423_5 * !Net_5423_4 * !Net_5423_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5423_5 * !Net_5423_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5423_5 * !Net_5423_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5423_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5423_4 * !Net_5423_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5423_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5423_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5423_2 * Net_5423_1 * Net_5423_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5423_2 * Net_5423_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5423_2 * Net_5423_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5423_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5423_1 * Net_5423_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5423_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5423_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5424_5 * Net_5424_4 * Net_5424_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5424_5 * Net_5424_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5424_5 * Net_5424_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5424_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5424_4 * Net_5424_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5424_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5424_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5424_5 * !Net_5424_4 * !Net_5424_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5424_5 * !Net_5424_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5424_5 * !Net_5424_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5424_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5424_4 * !Net_5424_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5424_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5424_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5424_2 * Net_5424_1 * Net_5424_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5424_2 * Net_5424_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5424_2 * Net_5424_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5424_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5424_1 * Net_5424_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5424_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5424_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5425_5 * Net_5425_4 * Net_5425_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5425_5 * Net_5425_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5425_5 * Net_5425_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5425_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5425_4 * Net_5425_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5425_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5425_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5425_5 * !Net_5425_4 * !Net_5425_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5425_5 * !Net_5425_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5425_5 * !Net_5425_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5425_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5425_4 * !Net_5425_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5425_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5425_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5425_2 * Net_5425_1 * Net_5425_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5425_2 * Net_5425_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5425_2 * Net_5425_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5425_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5425_1 * Net_5425_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5425_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5425_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5426_5 * Net_5426_4 * Net_5426_3 * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5426_5 * Net_5426_4 * !\Lights_Out_1:Net_2416_4\
            + Net_5426_5 * Net_5426_3 * !\Lights_Out_1:Net_2416_4\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5426_5 * !\Lights_Out_1:Net_2416_5\
            + Net_5426_4 * Net_5426_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_3\
            + Net_5426_4 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\
            + Net_5426_3 * !\Lights_Out_1:Net_2416_5\ * 
              !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_5426_5 * !Net_5426_4 * !Net_5426_3 * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5426_5 * !Net_5426_4 * \Lights_Out_1:Net_2416_4\
            + !Net_5426_5 * !Net_5426_3 * \Lights_Out_1:Net_2416_4\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5426_5 * \Lights_Out_1:Net_2416_5\
            + !Net_5426_4 * !Net_5426_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_3\
            + !Net_5426_4 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\
            + !Net_5426_3 * \Lights_Out_1:Net_2416_5\ * 
              \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_3\
        );
        Output = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_5426_2 * Net_5426_1 * Net_5426_0 * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5426_2 * Net_5426_1 * !\Lights_Out_1:Net_2416_1\
            + Net_5426_2 * Net_5426_0 * !\Lights_Out_1:Net_2416_1\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5426_2 * !\Lights_Out_1:Net_2416_2\
            + Net_5426_1 * Net_5426_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_0\
            + Net_5426_1 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\
            + Net_5426_0 * !\Lights_Out_1:Net_2416_2\ * 
              !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_0\
        );
        Output = \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\CROSSFADE_VAL:sts:sts_reg\
        PORT MAP (
            status_6 => Net_5287_6 ,
            status_5 => Net_5287_5 ,
            status_4 => Net_5287_4 ,
            status_3 => Net_5287_3 ,
            status_2 => Net_5287_2 ,
            status_1 => Net_5287_1 ,
            status_0 => Net_5287_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Lights_Out_1:LED_STATUS:sts:sts_reg\
        PORT MAP (
            status_6 => Net_6357 ,
            status_5 => Net_6358 ,
            status_4 => Net_6359 ,
            status_3 => Net_6360 ,
            status_2 => Net_6361 ,
            status_1 => Net_6362 ,
            status_0 => Net_6363 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\HOT_LEDS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \HOT_LEDS:control_7\ ,
            control_6 => Net_6585_6 ,
            control_5 => Net_6585_5 ,
            control_4 => Net_6585_4 ,
            control_3 => Net_6585_3 ,
            control_2 => Net_6585_2 ,
            control_1 => Net_6585_1 ,
            control_0 => Net_6585_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_BRIGHTNESS_2:control_7\ ,
            control_6 => Net_6579_6 ,
            control_5 => Net_6579_5 ,
            control_4 => Net_6579_4 ,
            control_3 => Net_6579_3 ,
            control_2 => Net_6579_2 ,
            control_1 => Net_6579_1 ,
            control_0 => Net_6579_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_BRIGHTNESS_1:control_7\ ,
            control_6 => Net_6584_6 ,
            control_5 => Net_6584_5 ,
            control_4 => Net_6584_4 ,
            control_3 => Net_6584_3 ,
            control_2 => Net_6584_2 ,
            control_1 => Net_6584_1 ,
            control_0 => Net_6584_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_BRIGHTNESS_3:control_7\ ,
            control_6 => Net_6642_6 ,
            control_5 => Net_6642_5 ,
            control_4 => Net_6642_4 ,
            control_3 => Net_6642_3 ,
            control_2 => Net_6642_2 ,
            control_1 => Net_6642_1 ,
            control_0 => Net_6642_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_BRIGHTNESS_4:control_7\ ,
            control_6 => Net_6604_6 ,
            control_5 => Net_6604_5 ,
            control_4 => Net_6604_4 ,
            control_3 => Net_6604_3 ,
            control_2 => Net_6604_2 ,
            control_1 => Net_6604_1 ,
            control_0 => Net_6604_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_BRIGHTNESS_5:control_7\ ,
            control_6 => Net_6603_6 ,
            control_5 => Net_6603_5 ,
            control_4 => Net_6603_4 ,
            control_3 => Net_6603_3 ,
            control_2 => Net_6603_2 ,
            control_1 => Net_6603_1 ,
            control_0 => Net_6603_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_BRIGHTNESS_6:control_7\ ,
            control_6 => Net_6614_6 ,
            control_5 => Net_6614_5 ,
            control_4 => Net_6614_4 ,
            control_3 => Net_6614_3 ,
            control_2 => Net_6614_2 ,
            control_1 => Net_6614_1 ,
            control_0 => Net_6614_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLED_BRIGHTNESS_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SLED_BRIGHTNESS_7:control_7\ ,
            control_6 => Net_6630_6 ,
            control_5 => Net_6630_5 ,
            control_4 => Net_6630_4 ,
            control_3 => Net_6630_3 ,
            control_2 => Net_6630_2 ,
            control_1 => Net_6630_1 ,
            control_0 => Net_6630_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CROSSFADE_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CROSSFADE_CTRL:control_7\ ,
            control_6 => \CROSSFADE_CTRL:control_6\ ,
            control_5 => \CROSSFADE_CTRL:control_5\ ,
            control_4 => \CROSSFADE_CTRL:control_4\ ,
            control_3 => \CROSSFADE_CTRL:control_3\ ,
            control_2 => \CROSSFADE_CTRL:control_2\ ,
            control_1 => Net_6496 ,
            control_0 => Net_5234 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_8_VALUE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_8_VALUE:control_7\ ,
            control_6 => \LED_8_VALUE:control_6\ ,
            control_5 => \LED_8_VALUE:control_5\ ,
            control_4 => \LED_8_VALUE:control_4\ ,
            control_3 => \LED_8_VALUE:control_3\ ,
            control_2 => \LED_8_VALUE:control_2\ ,
            control_1 => \LED_8_VALUE:control_1\ ,
            control_0 => Net_5271 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_7:control_7\ ,
            control_6 => Net_5426_6 ,
            control_5 => Net_5426_5 ,
            control_4 => Net_5426_4 ,
            control_3 => Net_5426_3 ,
            control_2 => Net_5426_2 ,
            control_1 => Net_5426_1 ,
            control_0 => Net_5426_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_6:control_7\ ,
            control_6 => Net_5425_6 ,
            control_5 => Net_5425_5 ,
            control_4 => Net_5425_4 ,
            control_3 => Net_5425_3 ,
            control_2 => Net_5425_2 ,
            control_1 => Net_5425_1 ,
            control_0 => Net_5425_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_5:control_7\ ,
            control_6 => Net_5424_6 ,
            control_5 => Net_5424_5 ,
            control_4 => Net_5424_4 ,
            control_3 => Net_5424_3 ,
            control_2 => Net_5424_2 ,
            control_1 => Net_5424_1 ,
            control_0 => Net_5424_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_4:control_7\ ,
            control_6 => Net_5423_6 ,
            control_5 => Net_5423_5 ,
            control_4 => Net_5423_4 ,
            control_3 => Net_5423_3 ,
            control_2 => Net_5423_2 ,
            control_1 => Net_5423_1 ,
            control_0 => Net_5423_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_3:control_7\ ,
            control_6 => Net_5422_6 ,
            control_5 => Net_5422_5 ,
            control_4 => Net_5422_4 ,
            control_3 => Net_5422_3 ,
            control_2 => Net_5422_2 ,
            control_1 => Net_5422_1 ,
            control_0 => Net_5422_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_2:control_7\ ,
            control_6 => Net_5421_6 ,
            control_5 => Net_5421_5 ,
            control_4 => Net_5421_4 ,
            control_3 => Net_5421_3 ,
            control_2 => Net_5421_2 ,
            control_1 => Net_5421_1 ,
            control_0 => Net_5421_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LIGHT_BRIGHTNESS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LIGHT_BRIGHTNESS_1:control_7\ ,
            control_6 => Net_5420_6 ,
            control_5 => Net_5420_5 ,
            control_4 => Net_5420_4 ,
            control_3 => Net_5420_3 ,
            control_2 => Net_5420_2 ,
            control_1 => Net_5420_1 ,
            control_0 => Net_5420_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LEDs_Out_1:PWM_COUNTER:Counter7\
        PORT MAP (
            clock => Net_4763 ,
            count_6 => \LEDs_Out_1:Net_360_6\ ,
            count_5 => \LEDs_Out_1:Net_360_5\ ,
            count_4 => \LEDs_Out_1:Net_360_4\ ,
            count_3 => \LEDs_Out_1:Net_360_3\ ,
            count_2 => \LEDs_Out_1:Net_360_2\ ,
            count_1 => \LEDs_Out_1:Net_360_1\ ,
            count_0 => \LEDs_Out_1:Net_360_0\ ,
            tc => \LEDs_Out_1:Net_379\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\CROSSFADE_COUNTER:Counter7\
        PORT MAP (
            clock => Net_6458 ,
            reset => Net_6496 ,
            enable => Net_5234 ,
            count_6 => Net_5287_6 ,
            count_5 => Net_5287_5 ,
            count_4 => Net_5287_4 ,
            count_3 => Net_5287_3 ,
            count_2 => Net_5287_2 ,
            count_1 => Net_5287_1 ,
            count_0 => Net_5287_0 ,
            tc => Net_6561 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Lights_Out_1:LIGHT_COUNTER:Counter7\
        PORT MAP (
            clock => \Lights_Out_1:Net_2417\ ,
            count_6 => \Lights_Out_1:Net_2416_6\ ,
            count_5 => \Lights_Out_1:Net_2416_5\ ,
            count_4 => \Lights_Out_1:Net_2416_4\ ,
            count_3 => \Lights_Out_1:Net_2416_3\ ,
            count_2 => \Lights_Out_1:Net_2416_2\ ,
            count_1 => \Lights_Out_1:Net_2416_1\ ,
            count_0 => \Lights_Out_1:Net_2416_0\ ,
            tc => \Lights_Out_1:Net_1654\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\POT_VALUE:IRQ\
        PORT MAP (
            interrupt => Net_5359 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   57 :  135 :  192 : 29.69 %
  Unique P-terms              :  371 :   13 :  384 : 96.61 %
  Total P-terms               :  371 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    Status Registers          :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   20 :    4 :   24 : 83.33 %
    Control Registers         :   17 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.077ms
Tech mapping phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : DO1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DO2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DO3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : DO4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DO5(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : DO6(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DO7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DO8(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : RV1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SLED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SLED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SLED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SLED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SLED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SLED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SLED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SLED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SW4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW5(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW6(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW7(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SW8(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
SAR[0]@[FFB(SAR,0)] : \POT_VALUE:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \POT_VALUE:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \POT_VALUE:vRef_Vdda_1\
Comparator[0]@[FFB(Comparator,0)] : \RAMP_COMP:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 66% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : DO1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DO2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DO3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : DO4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DO5(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : DO6(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DO7(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DO8(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : RV1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SLED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : SLED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SLED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SLED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SLED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SLED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SLED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SLED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SW4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW5(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW6(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW7(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SW8(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
SAR[0]@[FFB(SAR,0)] : \POT_VALUE:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \POT_VALUE:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \POT_VALUE:vRef_Vdda_1\
Comparator[2]@[FFB(Comparator,2)] : \RAMP_COMP:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\

Analog Placement phase: Elapsed time ==> 0s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_5319 {
    sar_0_vplus
    agl4_x_sar_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_0
    p3_0
  }
  Net: Net_1976 {
    comp_2_vplus
    agl0_x_comp_2_vplus
    agl0
    agl0_x_vidac_0_vout
    vidac_0_vout
  }
  Net: \BRIGHTNESS_RAMP:VDAC8:Net_77\ {
  }
  Net: \POT_VALUE:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \POT_VALUE:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \POT_VALUE:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_1978 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \TRIANGLE_SEL:VDAC8:Net_77\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_5319
  agl4_x_sar_0_vplus                               -> Net_5319
  agl4                                             -> Net_5319
  agl4_x_agr4                                      -> Net_5319
  agr4                                             -> Net_5319
  agr4_x_p3_0                                      -> Net_5319
  p3_0                                             -> Net_5319
  comp_2_vplus                                     -> Net_1976
  agl0_x_comp_2_vplus                              -> Net_1976
  agl0                                             -> Net_1976
  agl0_x_vidac_0_vout                              -> Net_1976
  vidac_0_vout                                     -> Net_1976
  sar_0_vrefhi                                     -> \POT_VALUE:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \POT_VALUE:Net_126\
  sar_0_vminus                                     -> \POT_VALUE:Net_126\
  p0_4                                             -> \POT_VALUE:Net_210\
  p0_4_exvref                                      -> \POT_VALUE:Net_210\
  common_sar_vref_vdda/2                           -> \POT_VALUE:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \POT_VALUE:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \POT_VALUE:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \POT_VALUE:Net_235\
  sar_0_vref                                       -> \POT_VALUE:Net_235\
  vidac_2_vout                                     -> Net_1978
  agl5_x_vidac_2_vout                              -> Net_1978
  agl5                                             -> Net_1978
  agl5_x_comp_2_vminus                             -> Net_1978
  comp_2_vminus                                    -> Net_1978
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
Error: plm.M0046: E2071: Unable to pack the design into 24 UDBs. See the Digital Placement section of the report file for details. For additional assistance, see the Mapper, Placer, Router section in the PSoC Creator help.
Error: plm.M0046: E2055: An error occurred during placement of the design.
"C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe" --proj-name "MIDI_EXAMPLE" --netlist-vh2 "MIDI_EXAMPLE_p.vh2" --arch-file "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p35_udb4x6.ark" --rrg-file "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/route_arch-rrg.cydata" --irq-file "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/irqconn.cydata" --drq-file "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/dmaconn.cydata" --dsi-conn-file "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc5/psoc5lp/dsiconn.cydata" --pins-file "pins_68-QFN.xml" --lib-file "MIDI_EXAMPLE_p.lib" --sdc-file "MIDI_EXAMPLE.sdc" --io-pcf "MIDI_EXAMPLE.pci" --outdir .
<CYPRESSTAG name="Detailed placement messages">
E2071: Unable to pack the design into 24 UDBs. See the Digital Placement section of the report file for details. For additional assistance, see the Mapper, Placer, Router section in the PSoC Creator help.
I2722: The following instances could not be placed:

   Net_6357:macrocell
   \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\:macrocell
   Net_6359:macrocell
   Net_6358:macrocell
   Net_6363:macrocell
   Net_6362:macrocell
   Net_6360:macrocell
   Net_6361:macrocell

======================================================
UDB 0
------------------------------------------------------
	PLD 0:
		 Instances:
			__ONE__
			Net_5292

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5051
			Net_6585_4
			Net_6603_6
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
			\LEDs_Out_1:Net_360_6\

		 Output nets:
			Net_5292
			__ONE__

		 Product terms:
			!Net_6585_4 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
			!Net_6585_4 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * Net_6603_6 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
			!Net_6585_4 * !\LEDs_Out_1:Net_360_6\ * Net_6603_6
			!Net_6585_4 * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
			!Net_6585_4 * Net_6603_6 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
			Net_5051 * Net_6585_4

	PLD 1:
		 Instances:
			Net_5288

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5051
			Net_6584_6
			Net_6585_0
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\
			\LEDs_Out_1:Net_360_6\

		 Output nets:
			Net_5288

		 Product terms:
			!Net_6585_0 * !\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\ * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\
			!Net_6585_0 * !\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\ * Net_6584_6 * \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\
			!Net_6585_0 * !\LEDs_Out_1:Net_360_6\ * Net_6584_6
			!Net_6585_0 * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\
			!Net_6585_0 * Net_6584_6 * \LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\
			Net_5051 * Net_6585_0

	Datapath:

	Control, status and sync:
		 Instances:
			\HOT_LEDS:Sync:ctrl_reg\ : controlcell
			\CROSSFADE_VAL:sts:sts_reg\ : statuscell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK
			Net_5287_0
			Net_5287_1
			Net_5287_2
			Net_5287_3
			Net_5287_4
			Net_5287_5
			Net_5287_6

		 Output nets:
			Net_6585_0
			Net_6585_1
			Net_6585_2
			Net_6585_3
			Net_6585_4
			Net_6585_5
			Net_6585_6

	Local clock and reset nets:

======================================================
UDB 1
------------------------------------------------------
	PLD 0:
		 Instances:
			Net_5291

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5051
			Net_6585_3
			Net_6604_6
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
			\LEDs_Out_1:Net_360_6\

		 Output nets:
			Net_5291

		 Product terms:
			!Net_6585_3 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
			!Net_6585_3 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * Net_6604_6 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
			!Net_6585_3 * !\LEDs_Out_1:Net_360_6\ * Net_6604_6
			!Net_6585_3 * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
			!Net_6585_3 * Net_6604_6 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
			Net_5051 * Net_6585_3

	PLD 1:
		 Instances:
			Net_5293

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5051
			Net_6585_5
			Net_6614_6
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
			\LEDs_Out_1:Net_360_6\

		 Output nets:
			Net_5293

		 Product terms:
			!Net_6585_5 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
			!Net_6585_5 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * Net_6614_6 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
			!Net_6585_5 * !\LEDs_Out_1:Net_360_6\ * Net_6614_6
			!Net_6585_5 * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
			!Net_6585_5 * Net_6614_6 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
			Net_5051 * Net_6585_5

	Datapath:

	Control, status and sync:
		 Instances:
			\SLED_BRIGHTNESS_4:Sync:ctrl_reg\ : controlcell
			\Lights_Out_1:LED_STATUS:sts:sts_reg\ : statuscell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK
			Net_6357
			Net_6358
			Net_6359
			Net_6360
			Net_6361
			Net_6362
			Net_6363

		 Output nets:
			Net_6604_0
			Net_6604_1
			Net_6604_2
			Net_6604_3
			Net_6604_4
			Net_6604_5
			Net_6604_6

	Local clock and reset nets:

======================================================
UDB 10
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6579_3
			Net_6579_4
			Net_6579_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\

		 Product terms:
			!Net_6579_3 * !Net_6579_4 * !Net_6579_5 * \LEDs_Out_1:Net_360_3\
			!Net_6579_3 * !Net_6579_4 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_5\
			!Net_6579_3 * !Net_6579_5 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\
			!Net_6579_3 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6579_4 * !Net_6579_5 * \LEDs_Out_1:Net_360_4\
			!Net_6579_4 * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6579_5 * \LEDs_Out_1:Net_360_5\

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5420_3
			Net_5420_4
			Net_5420_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\

		 Product terms:
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5420_3
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * Net_5420_3 * Net_5420_5
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_5\ * Net_5420_3 * Net_5420_4
			!\Lights_Out_1:Net_2416_3\ * Net_5420_3 * Net_5420_4 * Net_5420_5
			!\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5420_4
			!\Lights_Out_1:Net_2416_4\ * Net_5420_4 * Net_5420_5
			!\Lights_Out_1:Net_2416_5\ * Net_5420_5

	Datapath:

	Control, status and sync:
		 Instances:
			\LEDs_Out_1:PWM_COUNTER:Counter7\ : count7cell

		 Clock net: Net_4763
		 Set/Reset net: 
		 Enable net: 

		 Input nets:

		 Output nets:
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\
			\LEDs_Out_1:Net_360_6\

	Local clock and reset nets:

======================================================
UDB 11
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5421_3
			Net_5421_4
			Net_5421_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\

		 Product terms:
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5421_3
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * Net_5421_3 * Net_5421_5
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_5\ * Net_5421_3 * Net_5421_4
			!\Lights_Out_1:Net_2416_3\ * Net_5421_3 * Net_5421_4 * Net_5421_5
			!\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5421_4
			!\Lights_Out_1:Net_2416_4\ * Net_5421_4 * Net_5421_5
			!\Lights_Out_1:Net_2416_5\ * Net_5421_5

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5426_3
			Net_5426_4
			Net_5426_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\

		 Product terms:
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5426_3
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * Net_5426_3 * Net_5426_5
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_5\ * Net_5426_3 * Net_5426_4
			!\Lights_Out_1:Net_2416_3\ * Net_5426_3 * Net_5426_4 * Net_5426_5
			!\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5426_4
			!\Lights_Out_1:Net_2416_4\ * Net_5426_4 * Net_5426_5
			!\Lights_Out_1:Net_2416_5\ * Net_5426_5

	Datapath:

	Control, status and sync:
		 Instances:
			\LIGHT_BRIGHTNESS_7:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5426_0
			Net_5426_1
			Net_5426_2
			Net_5426_3
			Net_5426_4
			Net_5426_5
			Net_5426_6

	Local clock and reset nets:

======================================================
UDB 12
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5422_3
			Net_5422_4
			Net_5422_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\

		 Product terms:
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5422_3
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * Net_5422_3 * Net_5422_5
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_5\ * Net_5422_3 * Net_5422_4
			!\Lights_Out_1:Net_2416_3\ * Net_5422_3 * Net_5422_4 * Net_5422_5
			!\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5422_4
			!\Lights_Out_1:Net_2416_4\ * Net_5422_4 * Net_5422_5
			!\Lights_Out_1:Net_2416_5\ * Net_5422_5

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5425_3
			Net_5425_4
			Net_5425_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\

		 Product terms:
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5425_3
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * Net_5425_3 * Net_5425_5
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_5\ * Net_5425_3 * Net_5425_4
			!\Lights_Out_1:Net_2416_3\ * Net_5425_3 * Net_5425_4 * Net_5425_5
			!\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5425_4
			!\Lights_Out_1:Net_2416_4\ * Net_5425_4 * Net_5425_5
			!\Lights_Out_1:Net_2416_5\ * Net_5425_5

	Datapath:

	Control, status and sync:
		 Instances:
			\LIGHT_BRIGHTNESS_6:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5425_0
			Net_5425_1
			Net_5425_2
			Net_5425_3
			Net_5425_4
			Net_5425_5
			Net_5425_6

	Local clock and reset nets:

======================================================
UDB 13
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5424_3
			Net_5424_4
			Net_5424_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\

		 Product terms:
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5424_3
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * Net_5424_3 * Net_5424_5
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_5\ * Net_5424_3 * Net_5424_4
			!\Lights_Out_1:Net_2416_3\ * Net_5424_3 * Net_5424_4 * Net_5424_5
			!\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5424_4
			!\Lights_Out_1:Net_2416_4\ * Net_5424_4 * Net_5424_5
			!\Lights_Out_1:Net_2416_5\ * Net_5424_5

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5423_3
			Net_5423_4
			Net_5423_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\

		 Product terms:
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5423_3
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_4\ * Net_5423_3 * Net_5423_5
			!\Lights_Out_1:Net_2416_3\ * !\Lights_Out_1:Net_2416_5\ * Net_5423_3 * Net_5423_4
			!\Lights_Out_1:Net_2416_3\ * Net_5423_3 * Net_5423_4 * Net_5423_5
			!\Lights_Out_1:Net_2416_4\ * !\Lights_Out_1:Net_2416_5\ * Net_5423_4
			!\Lights_Out_1:Net_2416_4\ * Net_5423_4 * Net_5423_5
			!\Lights_Out_1:Net_2416_5\ * Net_5423_5

	Datapath:

	Control, status and sync:
		 Instances:
			\LIGHT_BRIGHTNESS_5:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5424_0
			Net_5424_1
			Net_5424_2
			Net_5424_3
			Net_5424_4
			Net_5424_5
			Net_5424_6

	Local clock and reset nets:

======================================================
UDB 14
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6579_0
			Net_6579_1
			Net_6579_2
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\

		 Output nets:
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\

		 Product terms:
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6579_0
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * Net_6579_0 * Net_6579_2
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_2\ * Net_6579_0 * Net_6579_1
			!\LEDs_Out_1:Net_360_0\ * Net_6579_0 * Net_6579_1 * Net_6579_2
			!\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6579_1
			!\LEDs_Out_1:Net_360_1\ * Net_6579_1 * Net_6579_2
			!\LEDs_Out_1:Net_360_2\ * Net_6579_2

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6603_0
			Net_6603_1
			Net_6603_2
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\

		 Output nets:
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\

		 Product terms:
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6603_0
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * Net_6603_0 * Net_6603_2
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_2\ * Net_6603_0 * Net_6603_1
			!\LEDs_Out_1:Net_360_0\ * Net_6603_0 * Net_6603_1 * Net_6603_2
			!\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6603_1
			!\LEDs_Out_1:Net_360_1\ * Net_6603_1 * Net_6603_2
			!\LEDs_Out_1:Net_360_2\ * Net_6603_2

	Datapath:

	Control, status and sync:
		 Instances:
			\SLED_BRIGHTNESS_5:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_6603_0
			Net_6603_1
			Net_6603_2
			Net_6603_3
			Net_6603_4
			Net_6603_5
			Net_6603_6

	Local clock and reset nets:

======================================================
UDB 15
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6642_0
			Net_6642_1
			Net_6642_2
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\

		 Output nets:
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\

		 Product terms:
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6642_0
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * Net_6642_0 * Net_6642_2
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_2\ * Net_6642_0 * Net_6642_1
			!\LEDs_Out_1:Net_360_0\ * Net_6642_0 * Net_6642_1 * Net_6642_2
			!\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6642_1
			!\LEDs_Out_1:Net_360_1\ * Net_6642_1 * Net_6642_2
			!\LEDs_Out_1:Net_360_2\ * Net_6642_2

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6584_0
			Net_6584_1
			Net_6584_2
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\

		 Output nets:
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_2\

		 Product terms:
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6584_0
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * Net_6584_0 * Net_6584_2
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_2\ * Net_6584_0 * Net_6584_1
			!\LEDs_Out_1:Net_360_0\ * Net_6584_0 * Net_6584_1 * Net_6584_2
			!\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6584_1
			!\LEDs_Out_1:Net_360_1\ * Net_6584_1 * Net_6584_2
			!\LEDs_Out_1:Net_360_2\ * Net_6584_2

	Datapath:

	Control, status and sync:
		 Instances:
			\SLED_BRIGHTNESS_3:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_6642_0
			Net_6642_1
			Net_6642_2
			Net_6642_3
			Net_6642_4
			Net_6642_5
			Net_6642_6

	Local clock and reset nets:

======================================================
UDB 16
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6604_0
			Net_6604_1
			Net_6604_2
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\

		 Output nets:
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\

		 Product terms:
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6604_0
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * Net_6604_0 * Net_6604_2
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_2\ * Net_6604_0 * Net_6604_1
			!\LEDs_Out_1:Net_360_0\ * Net_6604_0 * Net_6604_1 * Net_6604_2
			!\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6604_1
			!\LEDs_Out_1:Net_360_1\ * Net_6604_1 * Net_6604_2
			!\LEDs_Out_1:Net_360_2\ * Net_6604_2

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6614_0
			Net_6614_1
			Net_6614_2
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\

		 Output nets:
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\

		 Product terms:
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6614_0
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * Net_6614_0 * Net_6614_2
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_2\ * Net_6614_0 * Net_6614_1
			!\LEDs_Out_1:Net_360_0\ * Net_6614_0 * Net_6614_1 * Net_6614_2
			!\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6614_1
			!\LEDs_Out_1:Net_360_1\ * Net_6614_1 * Net_6614_2
			!\LEDs_Out_1:Net_360_2\ * Net_6614_2

	Datapath:

	Control, status and sync:
		 Instances:
			\CROSSFADE_COUNTER:Counter7\ : count7cell

		 Clock net: Net_6458
		 Set/Reset net: Net_6496
		 Enable net: 

		 Input nets:
			Net_5234

		 Output nets:
			Net_5287_0
			Net_5287_1
			Net_5287_2
			Net_5287_3
			Net_5287_4
			Net_5287_5
			Net_5287_6

	Local clock and reset nets:
			Net_6496

======================================================
UDB 17
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6630_0
			Net_6630_1
			Net_6630_2
			\LEDs_Out_1:Net_360_0\
			\LEDs_Out_1:Net_360_1\
			\LEDs_Out_1:Net_360_2\

		 Output nets:
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\

		 Product terms:
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6630_0
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_1\ * Net_6630_0 * Net_6630_2
			!\LEDs_Out_1:Net_360_0\ * !\LEDs_Out_1:Net_360_2\ * Net_6630_0 * Net_6630_1
			!\LEDs_Out_1:Net_360_0\ * Net_6630_0 * Net_6630_1 * Net_6630_2
			!\LEDs_Out_1:Net_360_1\ * !\LEDs_Out_1:Net_360_2\ * Net_6630_1
			!\LEDs_Out_1:Net_360_1\ * Net_6630_1 * Net_6630_2
			!\LEDs_Out_1:Net_360_2\ * Net_6630_2

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5420_3
			Net_5420_4
			Net_5420_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\

		 Product terms:
			!Net_5420_3 * !Net_5420_4 * !Net_5420_5 * \Lights_Out_1:Net_2416_3\
			!Net_5420_3 * !Net_5420_4 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_5\
			!Net_5420_3 * !Net_5420_5 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\
			!Net_5420_3 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5420_4 * !Net_5420_5 * \Lights_Out_1:Net_2416_4\
			!Net_5420_4 * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5420_5 * \Lights_Out_1:Net_2416_5\

	Datapath:

	Control, status and sync:
		 Instances:
			\Lights_Out_1:LIGHT_COUNTER:Counter7\ : count7cell

		 Clock net: \Lights_Out_1:Net_2417\
		 Set/Reset net: 
		 Enable net: 

		 Input nets:

		 Output nets:
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\
			\Lights_Out_1:Net_2416_6\

	Local clock and reset nets:

======================================================
UDB 18
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5421_3
			Net_5421_4
			Net_5421_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\

		 Product terms:
			!Net_5421_3 * !Net_5421_4 * !Net_5421_5 * \Lights_Out_1:Net_2416_3\
			!Net_5421_3 * !Net_5421_4 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_5\
			!Net_5421_3 * !Net_5421_5 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\
			!Net_5421_3 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5421_4 * !Net_5421_5 * \Lights_Out_1:Net_2416_4\
			!Net_5421_4 * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5421_5 * \Lights_Out_1:Net_2416_5\

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5426_3
			Net_5426_4
			Net_5426_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\

		 Product terms:
			!Net_5426_3 * !Net_5426_4 * !Net_5426_5 * \Lights_Out_1:Net_2416_3\
			!Net_5426_3 * !Net_5426_4 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_5\
			!Net_5426_3 * !Net_5426_5 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\
			!Net_5426_3 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5426_4 * !Net_5426_5 * \Lights_Out_1:Net_2416_4\
			!Net_5426_4 * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5426_5 * \Lights_Out_1:Net_2416_5\

	Datapath:

	Control, status and sync:
		 Instances:
			\LED_8_VALUE:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5271

	Local clock and reset nets:

======================================================
UDB 19
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5422_3
			Net_5422_4
			Net_5422_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\

		 Product terms:
			!Net_5422_3 * !Net_5422_4 * !Net_5422_5 * \Lights_Out_1:Net_2416_3\
			!Net_5422_3 * !Net_5422_4 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_5\
			!Net_5422_3 * !Net_5422_5 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\
			!Net_5422_3 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5422_4 * !Net_5422_5 * \Lights_Out_1:Net_2416_4\
			!Net_5422_4 * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5422_5 * \Lights_Out_1:Net_2416_5\

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5425_3
			Net_5425_4
			Net_5425_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\

		 Product terms:
			!Net_5425_3 * !Net_5425_4 * !Net_5425_5 * \Lights_Out_1:Net_2416_3\
			!Net_5425_3 * !Net_5425_4 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_5\
			!Net_5425_3 * !Net_5425_5 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\
			!Net_5425_3 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5425_4 * !Net_5425_5 * \Lights_Out_1:Net_2416_4\
			!Net_5425_4 * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5425_5 * \Lights_Out_1:Net_2416_5\

	Datapath:

	Control, status and sync:
		 Instances:
			\CROSSFADE_CTRL:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5234
			Net_6496

	Local clock and reset nets:

======================================================
UDB 2
------------------------------------------------------
	PLD 0:
		 Instances:
			Net_5294

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5051
			Net_6585_6
			Net_6630_6
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
			\LEDs_Out_1:Net_360_6\

		 Output nets:
			Net_5294

		 Product terms:
			!Net_6585_6 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
			!Net_6585_6 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * Net_6630_6 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
			!Net_6585_6 * !\LEDs_Out_1:Net_360_6\ * Net_6630_6
			!Net_6585_6 * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
			!Net_6585_6 * Net_6630_6 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
			Net_5051 * Net_6585_6

	PLD 1:
		 Instances:
			Net_5289

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5051
			Net_6579_6
			Net_6585_1
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
			\LEDs_Out_1:Net_360_6\

		 Output nets:
			Net_5289

		 Product terms:
			!Net_6585_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
			!Net_6585_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * Net_6579_6 * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
			!Net_6585_1 * !\LEDs_Out_1:Net_360_6\ * Net_6579_6
			!Net_6585_1 * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
			!Net_6585_1 * Net_6579_6 * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
			Net_5051 * Net_6585_1

	Datapath:

	Control, status and sync:
		 Instances:
			\SLED_BRIGHTNESS_2:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_6579_0
			Net_6579_1
			Net_6579_2
			Net_6579_3
			Net_6579_4
			Net_6579_5
			Net_6579_6

	Local clock and reset nets:

======================================================
UDB 20
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5424_3
			Net_5424_4
			Net_5424_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\

		 Product terms:
			!Net_5424_3 * !Net_5424_4 * !Net_5424_5 * \Lights_Out_1:Net_2416_3\
			!Net_5424_3 * !Net_5424_4 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_5\
			!Net_5424_3 * !Net_5424_5 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\
			!Net_5424_3 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5424_4 * !Net_5424_5 * \Lights_Out_1:Net_2416_4\
			!Net_5424_4 * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5424_5 * \Lights_Out_1:Net_2416_5\

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5423_3
			Net_5423_4
			Net_5423_5
			\Lights_Out_1:Net_2416_3\
			\Lights_Out_1:Net_2416_4\
			\Lights_Out_1:Net_2416_5\

		 Output nets:
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\

		 Product terms:
			!Net_5423_3 * !Net_5423_4 * !Net_5423_5 * \Lights_Out_1:Net_2416_3\
			!Net_5423_3 * !Net_5423_4 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_5\
			!Net_5423_3 * !Net_5423_5 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\
			!Net_5423_3 * \Lights_Out_1:Net_2416_3\ * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5423_4 * !Net_5423_5 * \Lights_Out_1:Net_2416_4\
			!Net_5423_4 * \Lights_Out_1:Net_2416_4\ * \Lights_Out_1:Net_2416_5\
			!Net_5423_5 * \Lights_Out_1:Net_2416_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 21
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6630_3
			Net_6630_4
			Net_6630_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\

		 Product terms:
			!Net_6630_3 * !Net_6630_4 * !Net_6630_5 * \LEDs_Out_1:Net_360_3\
			!Net_6630_3 * !Net_6630_4 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_5\
			!Net_6630_3 * !Net_6630_5 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\
			!Net_6630_3 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6630_4 * !Net_6630_5 * \LEDs_Out_1:Net_360_4\
			!Net_6630_4 * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6630_5 * \LEDs_Out_1:Net_360_5\

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6604_3
			Net_6604_4
			Net_6604_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\

		 Product terms:
			!Net_6604_3 * !Net_6604_4 * !Net_6604_5 * \LEDs_Out_1:Net_360_3\
			!Net_6604_3 * !Net_6604_4 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_5\
			!Net_6604_3 * !Net_6604_5 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\
			!Net_6604_3 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6604_4 * !Net_6604_5 * \LEDs_Out_1:Net_360_4\
			!Net_6604_4 * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6604_5 * \LEDs_Out_1:Net_360_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 22
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6614_3
			Net_6614_4
			Net_6614_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\

		 Product terms:
			!Net_6614_3 * !Net_6614_4 * !Net_6614_5 * \LEDs_Out_1:Net_360_3\
			!Net_6614_3 * !Net_6614_4 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_5\
			!Net_6614_3 * !Net_6614_5 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\
			!Net_6614_3 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6614_4 * !Net_6614_5 * \LEDs_Out_1:Net_360_4\
			!Net_6614_4 * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6614_5 * \LEDs_Out_1:Net_360_5\

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6603_3
			Net_6603_4
			Net_6603_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\

		 Product terms:
			!Net_6603_3 * !Net_6603_4 * !Net_6603_5 * \LEDs_Out_1:Net_360_3\
			!Net_6603_3 * !Net_6603_4 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_5\
			!Net_6603_3 * !Net_6603_5 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\
			!Net_6603_3 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6603_4 * !Net_6603_5 * \LEDs_Out_1:Net_360_4\
			!Net_6603_4 * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6603_5 * \LEDs_Out_1:Net_360_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 23
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6584_3
			Net_6584_4
			Net_6584_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:lt_5\

		 Product terms:
			!Net_6584_3 * !Net_6584_4 * !Net_6584_5 * \LEDs_Out_1:Net_360_3\
			!Net_6584_3 * !Net_6584_4 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_5\
			!Net_6584_3 * !Net_6584_5 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\
			!Net_6584_3 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6584_4 * !Net_6584_5 * \LEDs_Out_1:Net_360_4\
			!Net_6584_4 * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6584_5 * \LEDs_Out_1:Net_360_5\

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6642_3
			Net_6642_4
			Net_6642_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\

		 Product terms:
			!Net_6642_3 * !Net_6642_4 * !Net_6642_5 * \LEDs_Out_1:Net_360_3\
			!Net_6642_3 * !Net_6642_4 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_5\
			!Net_6642_3 * !Net_6642_5 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\
			!Net_6642_3 * \LEDs_Out_1:Net_360_3\ * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6642_4 * !Net_6642_5 * \LEDs_Out_1:Net_360_4\
			!Net_6642_4 * \LEDs_Out_1:Net_360_4\ * \LEDs_Out_1:Net_360_5\
			!Net_6642_5 * \LEDs_Out_1:Net_360_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 24
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6579_3
			Net_6579_4
			Net_6579_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\

		 Product terms:
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6579_3
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * Net_6579_3 * Net_6579_5
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_5\ * Net_6579_3 * Net_6579_4
			!\LEDs_Out_1:Net_360_3\ * Net_6579_3 * Net_6579_4 * Net_6579_5
			!\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6579_4
			!\LEDs_Out_1:Net_360_4\ * Net_6579_4 * Net_6579_5
			!\LEDs_Out_1:Net_360_5\ * Net_6579_5

	PLD 1:
		 Instances:
			Net_6357

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5426_6
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
			\Lights_Out_1:Net_2416_6\

		 Output nets:
			Net_6357

		 Product terms:
			!\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ * !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:MODULE_14:g1:a0:gx:u0:gt_5\ * Net_5426_6 * \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:Net_2416_6\ * Net_5426_6
			!\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\
			Net_5426_6 * \Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 25
------------------------------------------------------
	PLD 0:
		 Instances:
			Net_6358

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5425_6
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
			\Lights_Out_1:Net_2416_6\

		 Output nets:
			Net_6358

		 Product terms:
			!\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ * !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:MODULE_13:g1:a0:gx:u0:gt_5\ * Net_5425_6 * \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:Net_2416_6\ * Net_5425_6
			!\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\
			Net_5425_6 * \Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_5\

	PLD 1:
		 Instances:
			Net_6359

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5424_6
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
			\Lights_Out_1:Net_2416_6\

		 Output nets:
			Net_6359

		 Product terms:
			!\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ * !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:MODULE_12:g1:a0:gx:u0:gt_5\ * Net_5424_6 * \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:Net_2416_6\ * Net_5424_6
			!\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\
			Net_5424_6 * \Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 26
------------------------------------------------------
	PLD 0:
		 Instances:
			Net_6362

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5421_6
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
			\Lights_Out_1:Net_2416_6\

		 Output nets:
			Net_6362

		 Product terms:
			!\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ * !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:MODULE_9:g1:a0:gx:u0:gt_5\ * Net_5421_6 * \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:Net_2416_6\ * Net_5421_6
			!\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\
			Net_5421_6 * \Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_5\

	PLD 1:
		 Instances:
			Net_6363

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5420_6
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
			\Lights_Out_1:Net_2416_6\

		 Output nets:
			Net_6363

		 Product terms:
			!\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * Net_5420_6 * \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:Net_2416_6\ * Net_5420_6
			!\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
			Net_5420_6 * \Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 27
------------------------------------------------------
	PLD 0:
		 Instances:
			Net_6361

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5422_6
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
			\Lights_Out_1:Net_2416_6\

		 Output nets:
			Net_6361

		 Product terms:
			!\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ * !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:MODULE_10:g1:a0:gx:u0:gt_5\ * Net_5422_6 * \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:Net_2416_6\ * Net_5422_6
			!\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\
			Net_5422_6 * \Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_5\

	PLD 1:
		 Instances:
			Net_6360

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5423_6
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
			\Lights_Out_1:Net_2416_6\

		 Output nets:
			Net_6360

		 Product terms:
			!\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ * !\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:MODULE_11:g1:a0:gx:u0:gt_5\ * Net_5423_6 * \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\
			!\Lights_Out_1:Net_2416_6\ * Net_5423_6
			!\Lights_Out_1:Net_2416_6\ * \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\
			Net_5423_6 * \Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_5\

	Datapath:

	Control, status and sync:

	Local clock and reset nets:

======================================================
UDB 3
------------------------------------------------------
	PLD 0:
		 Instances:
			Net_5290

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5051
			Net_6585_2
			Net_6642_6
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
			\LEDs_Out_1:Net_360_6\

		 Output nets:
			Net_5290

		 Product terms:
			!Net_6585_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
			!Net_6585_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * Net_6642_6 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
			!Net_6585_2 * !\LEDs_Out_1:Net_360_6\ * Net_6642_6
			!Net_6585_2 * !\LEDs_Out_1:Net_360_6\ * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
			!Net_6585_2 * Net_6642_6 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
			Net_5051 * Net_6585_2

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6630_3
			Net_6630_4
			Net_6630_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\

		 Product terms:
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6630_3
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * Net_6630_3 * Net_6630_5
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_5\ * Net_6630_3 * Net_6630_4
			!\LEDs_Out_1:Net_360_3\ * Net_6630_3 * Net_6630_4 * Net_6630_5
			!\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6630_4
			!\LEDs_Out_1:Net_360_4\ * Net_6630_4 * Net_6630_5
			!\LEDs_Out_1:Net_360_5\ * Net_6630_5

	Datapath:

	Control, status and sync:
		 Instances:
			\SLED_BRIGHTNESS_7:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_6630_0
			Net_6630_1
			Net_6630_2
			Net_6630_3
			Net_6630_4
			Net_6630_5
			Net_6630_6

	Local clock and reset nets:

======================================================
UDB 4
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6614_3
			Net_6614_4
			Net_6614_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\

		 Product terms:
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6614_3
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * Net_6614_3 * Net_6614_5
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_5\ * Net_6614_3 * Net_6614_4
			!\LEDs_Out_1:Net_360_3\ * Net_6614_3 * Net_6614_4 * Net_6614_5
			!\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6614_4
			!\LEDs_Out_1:Net_360_4\ * Net_6614_4 * Net_6614_5
			!\LEDs_Out_1:Net_360_5\ * Net_6614_5

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6604_3
			Net_6604_4
			Net_6604_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\

		 Product terms:
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6604_3
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * Net_6604_3 * Net_6604_5
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_5\ * Net_6604_3 * Net_6604_4
			!\LEDs_Out_1:Net_360_3\ * Net_6604_3 * Net_6604_4 * Net_6604_5
			!\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6604_4
			!\LEDs_Out_1:Net_360_4\ * Net_6604_4 * Net_6604_5
			!\LEDs_Out_1:Net_360_5\ * Net_6604_5

	Datapath:

	Control, status and sync:
		 Instances:
			\SLED_BRIGHTNESS_6:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_6614_0
			Net_6614_1
			Net_6614_2
			Net_6614_3
			Net_6614_4
			Net_6614_5
			Net_6614_6

	Local clock and reset nets:

======================================================
UDB 5
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6603_3
			Net_6603_4
			Net_6603_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\

		 Product terms:
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6603_3
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * Net_6603_3 * Net_6603_5
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_5\ * Net_6603_3 * Net_6603_4
			!\LEDs_Out_1:Net_360_3\ * Net_6603_3 * Net_6603_4 * Net_6603_5
			!\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6603_4
			!\LEDs_Out_1:Net_360_4\ * Net_6603_4 * Net_6603_5
			!\LEDs_Out_1:Net_360_5\ * Net_6603_5

	PLD 1:
		 Instances:
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6584_3
			Net_6584_4
			Net_6584_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_1:g1:a0:gx:u0:gt_5\

		 Product terms:
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6584_3
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * Net_6584_3 * Net_6584_5
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_5\ * Net_6584_3 * Net_6584_4
			!\LEDs_Out_1:Net_360_3\ * Net_6584_3 * Net_6584_4 * Net_6584_5
			!\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6584_4
			!\LEDs_Out_1:Net_360_4\ * Net_6584_4 * Net_6584_5
			!\LEDs_Out_1:Net_360_5\ * Net_6584_5

	Datapath:

	Control, status and sync:
		 Instances:
			\SLED_BRIGHTNESS_1:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_6584_0
			Net_6584_1
			Net_6584_2
			Net_6584_3
			Net_6584_4
			Net_6584_5
			Net_6584_6

	Local clock and reset nets:

======================================================
UDB 6
------------------------------------------------------
	PLD 0:
		 Instances:
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_6642_3
			Net_6642_4
			Net_6642_5
			\LEDs_Out_1:Net_360_3\
			\LEDs_Out_1:Net_360_4\
			\LEDs_Out_1:Net_360_5\

		 Output nets:
			\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\

		 Product terms:
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6642_3
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_4\ * Net_6642_3 * Net_6642_5
			!\LEDs_Out_1:Net_360_3\ * !\LEDs_Out_1:Net_360_5\ * Net_6642_3 * Net_6642_4
			!\LEDs_Out_1:Net_360_3\ * Net_6642_3 * Net_6642_4 * Net_6642_5
			!\LEDs_Out_1:Net_360_4\ * !\LEDs_Out_1:Net_360_5\ * Net_6642_4
			!\LEDs_Out_1:Net_360_4\ * Net_6642_4 * Net_6642_5
			!\LEDs_Out_1:Net_360_5\ * Net_6642_5

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5423_0
			Net_5423_1
			Net_5423_2
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\

		 Output nets:
			\Lights_Out_1:MODULE_11:g1:a0:gx:u0:lt_2\

		 Product terms:
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5423_0
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * Net_5423_0 * Net_5423_2
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_2\ * Net_5423_0 * Net_5423_1
			!\Lights_Out_1:Net_2416_0\ * Net_5423_0 * Net_5423_1 * Net_5423_2
			!\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5423_1
			!\Lights_Out_1:Net_2416_1\ * Net_5423_1 * Net_5423_2
			!\Lights_Out_1:Net_2416_2\ * Net_5423_2

	Datapath:

	Control, status and sync:
		 Instances:
			\LIGHT_BRIGHTNESS_4:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5423_0
			Net_5423_1
			Net_5423_2
			Net_5423_3
			Net_5423_4
			Net_5423_5
			Net_5423_6

	Local clock and reset nets:

======================================================
UDB 7
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5424_0
			Net_5424_1
			Net_5424_2
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\

		 Output nets:
			\Lights_Out_1:MODULE_12:g1:a0:gx:u0:lt_2\

		 Product terms:
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5424_0
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * Net_5424_0 * Net_5424_2
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_2\ * Net_5424_0 * Net_5424_1
			!\Lights_Out_1:Net_2416_0\ * Net_5424_0 * Net_5424_1 * Net_5424_2
			!\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5424_1
			!\Lights_Out_1:Net_2416_1\ * Net_5424_1 * Net_5424_2
			!\Lights_Out_1:Net_2416_2\ * Net_5424_2

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5420_0
			Net_5420_1
			Net_5420_2
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\

		 Output nets:
			\Lights_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\

		 Product terms:
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5420_0
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * Net_5420_0 * Net_5420_2
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_2\ * Net_5420_0 * Net_5420_1
			!\Lights_Out_1:Net_2416_0\ * Net_5420_0 * Net_5420_1 * Net_5420_2
			!\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5420_1
			!\Lights_Out_1:Net_2416_1\ * Net_5420_1 * Net_5420_2
			!\Lights_Out_1:Net_2416_2\ * Net_5420_2

	Datapath:

	Control, status and sync:
		 Instances:
			\LIGHT_BRIGHTNESS_1:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5420_0
			Net_5420_1
			Net_5420_2
			Net_5420_3
			Net_5420_4
			Net_5420_5
			Net_5420_6

	Local clock and reset nets:

======================================================
UDB 8
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5426_0
			Net_5426_1
			Net_5426_2
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\

		 Output nets:
			\Lights_Out_1:MODULE_14:g1:a0:gx:u0:lt_2\

		 Product terms:
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5426_0
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * Net_5426_0 * Net_5426_2
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_2\ * Net_5426_0 * Net_5426_1
			!\Lights_Out_1:Net_2416_0\ * Net_5426_0 * Net_5426_1 * Net_5426_2
			!\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5426_1
			!\Lights_Out_1:Net_2416_1\ * Net_5426_1 * Net_5426_2
			!\Lights_Out_1:Net_2416_2\ * Net_5426_2

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5421_0
			Net_5421_1
			Net_5421_2
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\

		 Output nets:
			\Lights_Out_1:MODULE_9:g1:a0:gx:u0:lt_2\

		 Product terms:
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5421_0
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * Net_5421_0 * Net_5421_2
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_2\ * Net_5421_0 * Net_5421_1
			!\Lights_Out_1:Net_2416_0\ * Net_5421_0 * Net_5421_1 * Net_5421_2
			!\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5421_1
			!\Lights_Out_1:Net_2416_1\ * Net_5421_1 * Net_5421_2
			!\Lights_Out_1:Net_2416_2\ * Net_5421_2

	Datapath:

	Control, status and sync:
		 Instances:
			\LIGHT_BRIGHTNESS_2:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5421_0
			Net_5421_1
			Net_5421_2
			Net_5421_3
			Net_5421_4
			Net_5421_5
			Net_5421_6

	Local clock and reset nets:

======================================================
UDB 9
------------------------------------------------------
	PLD 0:
		 Instances:
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5425_0
			Net_5425_1
			Net_5425_2
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\

		 Output nets:
			\Lights_Out_1:MODULE_13:g1:a0:gx:u0:lt_2\

		 Product terms:
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5425_0
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * Net_5425_0 * Net_5425_2
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_2\ * Net_5425_0 * Net_5425_1
			!\Lights_Out_1:Net_2416_0\ * Net_5425_0 * Net_5425_1 * Net_5425_2
			!\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5425_1
			!\Lights_Out_1:Net_2416_1\ * Net_5425_1 * Net_5425_2
			!\Lights_Out_1:Net_2416_2\ * Net_5425_2

	PLD 1:
		 Instances:
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			Net_5422_0
			Net_5422_1
			Net_5422_2
			\Lights_Out_1:Net_2416_0\
			\Lights_Out_1:Net_2416_1\
			\Lights_Out_1:Net_2416_2\

		 Output nets:
			\Lights_Out_1:MODULE_10:g1:a0:gx:u0:lt_2\

		 Product terms:
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5422_0
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_1\ * Net_5422_0 * Net_5422_2
			!\Lights_Out_1:Net_2416_0\ * !\Lights_Out_1:Net_2416_2\ * Net_5422_0 * Net_5422_1
			!\Lights_Out_1:Net_2416_0\ * Net_5422_0 * Net_5422_1 * Net_5422_2
			!\Lights_Out_1:Net_2416_1\ * !\Lights_Out_1:Net_2416_2\ * Net_5422_1
			!\Lights_Out_1:Net_2416_1\ * Net_5422_1 * Net_5422_2
			!\Lights_Out_1:Net_2416_2\ * Net_5422_2

	Datapath:

	Control, status and sync:
		 Instances:
			\LIGHT_BRIGHTNESS_3:Sync:ctrl_reg\ : controlcell

		 Clock net: 
		 Set/Reset net: 
		 Enable net: 

		 Input nets:
			ClockBlock_BUS_CLK

		 Output nets:
			Net_5422_0
			Net_5422_1
			Net_5422_2
			Net_5422_3
			Net_5422_4
			Net_5422_5
			Net_5422_6

	Local clock and reset nets:

E2055: An error occurred during placement of the design.
</CYPRESSTAG>
Error: plm.M0046: "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe" failed (0x0000000B)
Digital Placement phase: Elapsed time ==> 0s.890ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.156ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.203ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
