
STM32F446RE_KBC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d090  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800d260  0800d260  0000e260  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d75c  0800d75c  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d75c  0800d75c  0000e75c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d764  0800d764  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d764  0800d764  0000e764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d768  0800d768  0000e768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d76c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c70  200001d8  0800d944  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e48  0800d944  0000fe48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a2a2  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c40  00000000  00000000  000294aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  0002d0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001162  00000000  00000000  0002e760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000528b  00000000  00000000  0002f8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b2e  00000000  00000000  00034b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd77a  00000000  00000000  0004e67b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012bdf5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007154  00000000  00000000  0012be38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00132f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d248 	.word	0x0800d248

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800d248 	.word	0x0800d248

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */
#define TIMCLOCK 90000000 // 90MHz
#define PRESCALER 90  // 90MHz / 90 = 1MHz

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint8_t receivedByte;
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001068:	2300      	movs	r3, #0
 800106a:	60bb      	str	r3, [r7, #8]

  if (huart->Instance == USART2)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a13      	ldr	r2, [pc, #76]	@ (80010c0 <HAL_UART_RxCpltCallback+0x60>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d11f      	bne.n	80010b6 <HAL_UART_RxCpltCallback+0x56>
  {
    receivedByte = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	73fb      	strb	r3, [r7, #15]
    xQueueSendFromISR(uartRxQueue, &receivedByte, &xHigherPriorityTaskWoken);
 8001080:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <HAL_UART_RxCpltCallback+0x64>)
 8001082:	6818      	ldr	r0, [r3, #0]
 8001084:	f107 0208 	add.w	r2, r7, #8
 8001088:	f107 010f 	add.w	r1, r7, #15
 800108c:	2300      	movs	r3, #0
 800108e:	f005 fd93 	bl	8006bb8 <xQueueGenericSendFromISR>

    // Re-enable UART receive interrupt
    HAL_UART_Receive_IT(huart, &receivedByte, 1);
 8001092:	f107 030f 	add.w	r3, r7, #15
 8001096:	2201      	movs	r2, #1
 8001098:	4619      	mov	r1, r3
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f004 f973 	bl	8005386 <HAL_UART_Receive_IT>

    // If sending from ISR wakes a higher priority task, yield
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d007      	beq.n	80010b6 <HAL_UART_RxCpltCallback+0x56>
 80010a6:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <HAL_UART_RxCpltCallback+0x68>)
 80010a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	f3bf 8f4f 	dsb	sy
 80010b2:	f3bf 8f6f 	isb	sy
  }
}
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40004400 	.word	0x40004400
 80010c4:	20000330 	.word	0x20000330
 80010c8:	e000ed04 	.word	0xe000ed04

080010cc <HAL_TIM_IC_CaptureCallback>:

uint32_t ICValue = 0;
uint32_t Frequency = 0;
float Duty = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) // If interrupt is triggered by channel 1
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	7f1b      	ldrb	r3, [r3, #28]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d124      	bne.n	8001126 <HAL_TIM_IC_CaptureCallback+0x5a>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80010dc:	2100      	movs	r1, #0
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f003 faac 	bl	800463c <HAL_TIM_ReadCapturedValue>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <HAL_TIM_IC_CaptureCallback+0x64>)
 80010e8:	6013      	str	r3, [r2, #0]

		if (ICValue != 0)
 80010ea:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <HAL_TIM_IC_CaptureCallback+0x64>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d019      	beq.n	8001126 <HAL_TIM_IC_CaptureCallback+0x5a>
		{
			// Calc the duty cycle
			Duty = (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) *100)/ICValue;
 80010f2:	2104      	movs	r1, #4
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f003 faa1 	bl	800463c <HAL_TIM_ReadCapturedValue>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2264      	movs	r2, #100	@ 0x64
 80010fe:	fb03 f202 	mul.w	r2, r3, r2
 8001102:	4b0b      	ldr	r3, [pc, #44]	@ (8001130 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	fbb2 f3f3 	udiv	r3, r2, r3
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <HAL_TIM_IC_CaptureCallback+0x68>)
 8001114:	edc3 7a00 	vstr	s15, [r3]

			Frequency = 90000000/ICValue;
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <HAL_TIM_IC_CaptureCallback+0x64>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a06      	ldr	r2, [pc, #24]	@ (8001138 <HAL_TIM_IC_CaptureCallback+0x6c>)
 800111e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001122:	4a06      	ldr	r2, [pc, #24]	@ (800113c <HAL_TIM_IC_CaptureCallback+0x70>)
 8001124:	6013      	str	r3, [r2, #0]
		}
	}
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000334 	.word	0x20000334
 8001134:	2000033c 	.word	0x2000033c
 8001138:	055d4a80 	.word	0x055d4a80
 800113c:	20000338 	.word	0x20000338

08001140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001144:	f000 fec8 	bl	8001ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001148:	f000 f834 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800114c:	f000 fa00 	bl	8001550 <MX_GPIO_Init>
  MX_DMA_Init();
 8001150:	f000 f9de 	bl	8001510 <MX_DMA_Init>
  MX_TIM2_Init();
 8001154:	f000 f8a0 	bl	8001298 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001158:	f000 f9b0 	bl	80014bc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800115c:	f000 f910 	bl	8001380 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  TIM1->CCR1 = 50;
 8001160:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <main+0x5c>)
 8001162:	2232      	movs	r2, #50	@ 0x32
 8001164:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001166:	2100      	movs	r1, #0
 8001168:	480d      	ldr	r0, [pc, #52]	@ (80011a0 <main+0x60>)
 800116a:	f002 fcc5 	bl	8003af8 <HAL_TIM_PWM_Start>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800116e:	2100      	movs	r1, #0
 8001170:	480c      	ldr	r0, [pc, #48]	@ (80011a4 <main+0x64>)
 8001172:	f002 fde3 	bl	8003d3c <HAL_TIM_IC_Start_IT>

  tasks_init(); // Initialize tasks and FreeRTOS components
 8001176:	f000 fd53 	bl	8001c20 <tasks_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800117a:	f005 f8c3 	bl	8006304 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800117e:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <main+0x68>)
 8001180:	2100      	movs	r1, #0
 8001182:	480a      	ldr	r0, [pc, #40]	@ (80011ac <main+0x6c>)
 8001184:	f005 f908 	bl	8006398 <osThreadNew>
 8001188:	4603      	mov	r3, r0
 800118a:	4a09      	ldr	r2, [pc, #36]	@ (80011b0 <main+0x70>)
 800118c:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  vTaskStartScheduler();
 800118e:	f006 fb05 	bl	800779c <vTaskStartScheduler>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001192:	f005 f8db 	bl	800634c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001196:	bf00      	nop
 8001198:	e7fd      	b.n	8001196 <main+0x56>
 800119a:	bf00      	nop
 800119c:	40010000 	.word	0x40010000
 80011a0:	200001f4 	.word	0x200001f4
 80011a4:	2000023c 	.word	0x2000023c
 80011a8:	0800d2f0 	.word	0x0800d2f0
 80011ac:	080015d5 	.word	0x080015d5
 80011b0:	2000032c 	.word	0x2000032c

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	@ 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2234      	movs	r2, #52	@ 0x34
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f009 fd2c 	bl	800ac20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 0308 	add.w	r3, r7, #8
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <SystemClock_Config+0xdc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001290 <SystemClock_Config+0xdc>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <SystemClock_Config+0xdc>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	4b26      	ldr	r3, [pc, #152]	@ (8001294 <SystemClock_Config+0xe0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a25      	ldr	r2, [pc, #148]	@ (8001294 <SystemClock_Config+0xe0>)
 80011fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b23      	ldr	r3, [pc, #140]	@ (8001294 <SystemClock_Config+0xe0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001210:	2301      	movs	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001214:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001218:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001222:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001224:	2304      	movs	r3, #4
 8001226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001228:	23b4      	movs	r3, #180	@ 0xb4
 800122a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800122c:	2302      	movs	r3, #2
 800122e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001230:	2302      	movs	r3, #2
 8001232:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001234:	2302      	movs	r3, #2
 8001236:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001238:	f107 031c 	add.w	r3, r7, #28
 800123c:	4618      	mov	r0, r3
 800123e:	f002 f8a3 	bl	8003388 <HAL_RCC_OscConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001248:	f000 f9de 	bl	8001608 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800124c:	f001 fcd0 	bl	8002bf0 <HAL_PWREx_EnableOverDrive>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001256:	f000 f9d7 	bl	8001608 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125a:	230f      	movs	r3, #15
 800125c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125e:	2302      	movs	r3, #2
 8001260:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001266:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800126a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800126c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001270:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	2105      	movs	r1, #5
 8001278:	4618      	mov	r0, r3
 800127a:	f001 fd09 	bl	8002c90 <HAL_RCC_ClockConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001284:	f000 f9c0 	bl	8001608 <Error_Handler>
  }
}
 8001288:	bf00      	nop
 800128a:	3750      	adds	r7, #80	@ 0x50
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40023800 	.word	0x40023800
 8001294:	40007000 	.word	0x40007000

08001298 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08e      	sub	sp, #56	@ 0x38
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ac:	f107 0320 	add.w	r3, r7, #32
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]
 80012c4:	615a      	str	r2, [r3, #20]
 80012c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c8:	4b2c      	ldr	r3, [pc, #176]	@ (800137c <MX_TIM2_Init+0xe4>)
 80012ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80012d0:	4b2a      	ldr	r3, [pc, #168]	@ (800137c <MX_TIM2_Init+0xe4>)
 80012d2:	2259      	movs	r2, #89	@ 0x59
 80012d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d6:	4b29      	ldr	r3, [pc, #164]	@ (800137c <MX_TIM2_Init+0xe4>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80012dc:	4b27      	ldr	r3, [pc, #156]	@ (800137c <MX_TIM2_Init+0xe4>)
 80012de:	2263      	movs	r2, #99	@ 0x63
 80012e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e2:	4b26      	ldr	r3, [pc, #152]	@ (800137c <MX_TIM2_Init+0xe4>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012e8:	4b24      	ldr	r3, [pc, #144]	@ (800137c <MX_TIM2_Init+0xe4>)
 80012ea:	2280      	movs	r2, #128	@ 0x80
 80012ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012ee:	4823      	ldr	r0, [pc, #140]	@ (800137c <MX_TIM2_Init+0xe4>)
 80012f0:	f002 fae8 	bl	80038c4 <HAL_TIM_Base_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80012fa:	f000 f985 	bl	8001608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001302:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001304:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001308:	4619      	mov	r1, r3
 800130a:	481c      	ldr	r0, [pc, #112]	@ (800137c <MX_TIM2_Init+0xe4>)
 800130c:	f003 f88c 	bl	8004428 <HAL_TIM_ConfigClockSource>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001316:	f000 f977 	bl	8001608 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800131a:	4818      	ldr	r0, [pc, #96]	@ (800137c <MX_TIM2_Init+0xe4>)
 800131c:	f002 fb92 	bl	8003a44 <HAL_TIM_PWM_Init>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001326:	f000 f96f 	bl	8001608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800132e:	2300      	movs	r3, #0
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001332:	f107 0320 	add.w	r3, r7, #32
 8001336:	4619      	mov	r1, r3
 8001338:	4810      	ldr	r0, [pc, #64]	@ (800137c <MX_TIM2_Init+0xe4>)
 800133a:	f003 feb9 	bl	80050b0 <HAL_TIMEx_MasterConfigSynchronization>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001344:	f000 f960 	bl	8001608 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001348:	2360      	movs	r3, #96	@ 0x60
 800134a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	2200      	movs	r2, #0
 800135c:	4619      	mov	r1, r3
 800135e:	4807      	ldr	r0, [pc, #28]	@ (800137c <MX_TIM2_Init+0xe4>)
 8001360:	f002 ffa0 	bl	80042a4 <HAL_TIM_PWM_ConfigChannel>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800136a:	f000 f94d 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800136e:	4803      	ldr	r0, [pc, #12]	@ (800137c <MX_TIM2_Init+0xe4>)
 8001370:	f000 fa14 	bl	800179c <HAL_TIM_MspPostInit>

}
 8001374:	bf00      	nop
 8001376:	3738      	adds	r7, #56	@ 0x38
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	200001f4 	.word	0x200001f4

08001380 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b090      	sub	sp, #64	@ 0x40
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001386:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013ba:	4b3e      	ldr	r3, [pc, #248]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013bc:	4a3e      	ldr	r2, [pc, #248]	@ (80014b8 <MX_TIM3_Init+0x138>)
 80013be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 80013c0:	4b3c      	ldr	r3, [pc, #240]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013c2:	2259      	movs	r2, #89	@ 0x59
 80013c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c6:	4b3b      	ldr	r3, [pc, #236]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80013cc:	4b39      	ldr	r3, [pc, #228]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d4:	4b37      	ldr	r3, [pc, #220]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013da:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013dc:	2200      	movs	r2, #0
 80013de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013e0:	4834      	ldr	r0, [pc, #208]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013e2:	f002 fa6f 	bl	80038c4 <HAL_TIM_Base_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80013ec:	f000 f90c 	bl	8001608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013fa:	4619      	mov	r1, r3
 80013fc:	482d      	ldr	r0, [pc, #180]	@ (80014b4 <MX_TIM3_Init+0x134>)
 80013fe:	f003 f813 	bl	8004428 <HAL_TIM_ConfigClockSource>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001408:	f000 f8fe 	bl	8001608 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800140c:	4829      	ldr	r0, [pc, #164]	@ (80014b4 <MX_TIM3_Init+0x134>)
 800140e:	f002 fc3b 	bl	8003c88 <HAL_TIM_IC_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001418:	f000 f8f6 	bl	8001608 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800141c:	2304      	movs	r3, #4
 800141e:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001420:	2350      	movs	r3, #80	@ 0x50
 8001422:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001424:	2300      	movs	r3, #0
 8001426:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001428:	2300      	movs	r3, #0
 800142a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001430:	f107 031c 	add.w	r3, r7, #28
 8001434:	4619      	mov	r1, r3
 8001436:	481f      	ldr	r0, [pc, #124]	@ (80014b4 <MX_TIM3_Init+0x134>)
 8001438:	f003 f8bd 	bl	80045b6 <HAL_TIM_SlaveConfigSynchro>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8001442:	f000 f8e1 	bl	8001608 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800144a:	2301      	movs	r3, #1
 800144c:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001456:	f107 030c 	add.w	r3, r7, #12
 800145a:	2200      	movs	r2, #0
 800145c:	4619      	mov	r1, r3
 800145e:	4815      	ldr	r0, [pc, #84]	@ (80014b4 <MX_TIM3_Init+0x134>)
 8001460:	f002 fe84 	bl	800416c <HAL_TIM_IC_ConfigChannel>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800146a:	f000 f8cd 	bl	8001608 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800146e:	2302      	movs	r3, #2
 8001470:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001472:	2302      	movs	r3, #2
 8001474:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001476:	f107 030c 	add.w	r3, r7, #12
 800147a:	2204      	movs	r2, #4
 800147c:	4619      	mov	r1, r3
 800147e:	480d      	ldr	r0, [pc, #52]	@ (80014b4 <MX_TIM3_Init+0x134>)
 8001480:	f002 fe74 	bl	800416c <HAL_TIM_IC_ConfigChannel>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM3_Init+0x10e>
  {
    Error_Handler();
 800148a:	f000 f8bd 	bl	8001608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	@ (80014b4 <MX_TIM3_Init+0x134>)
 800149c:	f003 fe08 	bl	80050b0 <HAL_TIMEx_MasterConfigSynchronization>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM3_Init+0x12a>
  {
    Error_Handler();
 80014a6:	f000 f8af 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3740      	adds	r7, #64	@ 0x40
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000023c 	.word	0x2000023c
 80014b8:	40000400 	.word	0x40000400

080014bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014c0:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014c2:	4a12      	ldr	r2, [pc, #72]	@ (800150c <MX_USART2_UART_Init+0x50>)
 80014c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014da:	4b0b      	ldr	r3, [pc, #44]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014e0:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014e2:	220c      	movs	r2, #12
 80014e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e6:	4b08      	ldr	r3, [pc, #32]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ec:	4b06      	ldr	r3, [pc, #24]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014f2:	4805      	ldr	r0, [pc, #20]	@ (8001508 <MX_USART2_UART_Init+0x4c>)
 80014f4:	f003 fe6c 	bl	80051d0 <HAL_UART_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014fe:	f000 f883 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	200002e4 	.word	0x200002e4
 800150c:	40004400 	.word	0x40004400

08001510 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <MX_DMA_Init+0x3c>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	4a0b      	ldr	r2, [pc, #44]	@ (800154c <MX_DMA_Init+0x3c>)
 8001520:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001524:	6313      	str	r3, [r2, #48]	@ 0x30
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <MX_DMA_Init+0x3c>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2105      	movs	r1, #5
 8001536:	2010      	movs	r0, #16
 8001538:	f000 fdec 	bl	8002114 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800153c:	2010      	movs	r0, #16
 800153e:	f000 fe05 	bl	800214c <HAL_NVIC_EnableIRQ>

}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800

08001550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <MX_GPIO_Init+0x7c>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	4a17      	ldr	r2, [pc, #92]	@ (80015cc <MX_GPIO_Init+0x7c>)
 8001570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001574:	6313      	str	r3, [r2, #48]	@ 0x30
 8001576:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <MX_GPIO_Init+0x7c>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <MX_GPIO_Init+0x7c>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	4a10      	ldr	r2, [pc, #64]	@ (80015cc <MX_GPIO_Init+0x7c>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6313      	str	r3, [r2, #48]	@ 0x30
 8001592:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <MX_GPIO_Init+0x7c>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	2120      	movs	r1, #32
 80015a2:	480b      	ldr	r0, [pc, #44]	@ (80015d0 <MX_GPIO_Init+0x80>)
 80015a4:	f001 faf0 	bl	8002b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80015a8:	2320      	movs	r3, #32
 80015aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 030c 	add.w	r3, r7, #12
 80015bc:	4619      	mov	r1, r3
 80015be:	4804      	ldr	r0, [pc, #16]	@ (80015d0 <MX_GPIO_Init+0x80>)
 80015c0:	f001 f94e 	bl	8002860 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015c4:	bf00      	nop
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020000 	.word	0x40020000

080015d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015dc:	2001      	movs	r0, #1
 80015de:	f004 ff6d 	bl	80064bc <osDelay>
 80015e2:	e7fb      	b.n	80015dc <StartDefaultTask+0x8>

080015e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a04      	ldr	r2, [pc, #16]	@ (8001604 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d101      	bne.n	80015fa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80015f6:	f000 fc91 	bl	8001f1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40010000 	.word	0x40010000

08001608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800160c:	b672      	cpsid	i
}
 800160e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <Error_Handler+0x8>

08001614 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	607b      	str	r3, [r7, #4]
 800161e:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <HAL_MspInit+0x54>)
 8001620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001622:	4a11      	ldr	r2, [pc, #68]	@ (8001668 <HAL_MspInit+0x54>)
 8001624:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001628:	6453      	str	r3, [r2, #68]	@ 0x44
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <HAL_MspInit+0x54>)
 800162c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	603b      	str	r3, [r7, #0]
 800163a:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <HAL_MspInit+0x54>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <HAL_MspInit+0x54>)
 8001640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001644:	6413      	str	r3, [r2, #64]	@ 0x40
 8001646:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <HAL_MspInit+0x54>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164e:	603b      	str	r3, [r7, #0]
 8001650:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	210f      	movs	r1, #15
 8001656:	f06f 0001 	mvn.w	r0, #1
 800165a:	f000 fd5b 	bl	8002114 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800

0800166c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	@ 0x28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800168c:	d13e      	bne.n	800170c <HAL_TIM_Base_MspInit+0xa0>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
 8001692:	4b3d      	ldr	r3, [pc, #244]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	4a3c      	ldr	r2, [pc, #240]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6413      	str	r3, [r2, #64]	@ 0x40
 800169e:	4b3a      	ldr	r3, [pc, #232]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80016aa:	4b38      	ldr	r3, [pc, #224]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016ac:	4a38      	ldr	r2, [pc, #224]	@ (8001790 <HAL_TIM_Base_MspInit+0x124>)
 80016ae:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80016b0:	4b36      	ldr	r3, [pc, #216]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016b2:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80016b6:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016b8:	4b34      	ldr	r3, [pc, #208]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016ba:	2240      	movs	r2, #64	@ 0x40
 80016bc:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016be:	4b33      	ldr	r3, [pc, #204]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80016c4:	4b31      	ldr	r3, [pc, #196]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016ca:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016cc:	4b2f      	ldr	r3, [pc, #188]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016d2:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016d4:	4b2d      	ldr	r3, [pc, #180]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016da:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 80016dc:	4b2b      	ldr	r3, [pc, #172]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80016e2:	4b2a      	ldr	r3, [pc, #168]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016e8:	4b28      	ldr	r3, [pc, #160]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80016ee:	4827      	ldr	r0, [pc, #156]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 80016f0:	f000 fd3a 	bl	8002168 <HAL_DMA_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <HAL_TIM_Base_MspInit+0x92>
    {
      Error_Handler();
 80016fa:	f7ff ff85 	bl	8001608 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a22      	ldr	r2, [pc, #136]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 8001702:	625a      	str	r2, [r3, #36]	@ 0x24
 8001704:	4a21      	ldr	r2, [pc, #132]	@ (800178c <HAL_TIM_Base_MspInit+0x120>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800170a:	e038      	b.n	800177e <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM3)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a20      	ldr	r2, [pc, #128]	@ (8001794 <HAL_TIM_Base_MspInit+0x128>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d133      	bne.n	800177e <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	4b1b      	ldr	r3, [pc, #108]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	4a1a      	ldr	r2, [pc, #104]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 8001720:	f043 0302 	orr.w	r3, r3, #2
 8001724:	6413      	str	r3, [r2, #64]	@ 0x40
 8001726:	4b18      	ldr	r3, [pc, #96]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60bb      	str	r3, [r7, #8]
 8001736:	4b14      	ldr	r3, [pc, #80]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	4a13      	ldr	r2, [pc, #76]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6313      	str	r3, [r2, #48]	@ 0x30
 8001742:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <HAL_TIM_Base_MspInit+0x11c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800174e:	2340      	movs	r3, #64	@ 0x40
 8001750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001752:	2302      	movs	r3, #2
 8001754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800175e:	2302      	movs	r3, #2
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	4619      	mov	r1, r3
 8001768:	480b      	ldr	r0, [pc, #44]	@ (8001798 <HAL_TIM_Base_MspInit+0x12c>)
 800176a:	f001 f879 	bl	8002860 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800176e:	2200      	movs	r2, #0
 8001770:	2105      	movs	r1, #5
 8001772:	201d      	movs	r0, #29
 8001774:	f000 fcce 	bl	8002114 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001778:	201d      	movs	r0, #29
 800177a:	f000 fce7 	bl	800214c <HAL_NVIC_EnableIRQ>
}
 800177e:	bf00      	nop
 8001780:	3728      	adds	r7, #40	@ 0x28
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40023800 	.word	0x40023800
 800178c:	20000284 	.word	0x20000284
 8001790:	40026088 	.word	0x40026088
 8001794:	40000400 	.word	0x40000400
 8001798:	40020000 	.word	0x40020000

0800179c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b088      	sub	sp, #32
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	f107 030c 	add.w	r3, r7, #12
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017bc:	d11d      	bne.n	80017fa <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	4b10      	ldr	r3, [pc, #64]	@ (8001804 <HAL_TIM_MspPostInit+0x68>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001804 <HAL_TIM_MspPostInit+0x68>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001804 <HAL_TIM_MspPostInit+0x68>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017da:	2301      	movs	r3, #1
 80017dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017de:	2302      	movs	r3, #2
 80017e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017ea:	2301      	movs	r3, #1
 80017ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ee:	f107 030c 	add.w	r3, r7, #12
 80017f2:	4619      	mov	r1, r3
 80017f4:	4804      	ldr	r0, [pc, #16]	@ (8001808 <HAL_TIM_MspPostInit+0x6c>)
 80017f6:	f001 f833 	bl	8002860 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80017fa:	bf00      	nop
 80017fc:	3720      	adds	r7, #32
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40023800 	.word	0x40023800
 8001808:	40020000 	.word	0x40020000

0800180c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08a      	sub	sp, #40	@ 0x28
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
 8001822:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a1d      	ldr	r2, [pc, #116]	@ (80018a0 <HAL_UART_MspInit+0x94>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d133      	bne.n	8001896 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	4b1c      	ldr	r3, [pc, #112]	@ (80018a4 <HAL_UART_MspInit+0x98>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001836:	4a1b      	ldr	r2, [pc, #108]	@ (80018a4 <HAL_UART_MspInit+0x98>)
 8001838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800183c:	6413      	str	r3, [r2, #64]	@ 0x40
 800183e:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <HAL_UART_MspInit+0x98>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <HAL_UART_MspInit+0x98>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a14      	ldr	r2, [pc, #80]	@ (80018a4 <HAL_UART_MspInit+0x98>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b12      	ldr	r3, [pc, #72]	@ (80018a4 <HAL_UART_MspInit+0x98>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001866:	230c      	movs	r3, #12
 8001868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186a:	2302      	movs	r3, #2
 800186c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001872:	2303      	movs	r3, #3
 8001874:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001876:	2307      	movs	r3, #7
 8001878:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187a:	f107 0314 	add.w	r3, r7, #20
 800187e:	4619      	mov	r1, r3
 8001880:	4809      	ldr	r0, [pc, #36]	@ (80018a8 <HAL_UART_MspInit+0x9c>)
 8001882:	f000 ffed 	bl	8002860 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2105      	movs	r1, #5
 800188a:	2026      	movs	r0, #38	@ 0x26
 800188c:	f000 fc42 	bl	8002114 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001890:	2026      	movs	r0, #38	@ 0x26
 8001892:	f000 fc5b 	bl	800214c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001896:	bf00      	nop
 8001898:	3728      	adds	r7, #40	@ 0x28
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40004400 	.word	0x40004400
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40020000 	.word	0x40020000

080018ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	@ 0x30
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001980 <HAL_InitTick+0xd4>)
 80018c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c4:	4a2e      	ldr	r2, [pc, #184]	@ (8001980 <HAL_InitTick+0xd4>)
 80018c6:	f043 0301 	orr.w	r3, r3, #1
 80018ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80018cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001980 <HAL_InitTick+0xd4>)
 80018ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d0:	f003 0301 	and.w	r3, r3, #1
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018d8:	f107 020c 	add.w	r2, r7, #12
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	4611      	mov	r1, r2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f001 faee 	bl	8002ec4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80018e8:	f001 fad8 	bl	8002e9c <HAL_RCC_GetPCLK2Freq>
 80018ec:	4603      	mov	r3, r0
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f4:	4a23      	ldr	r2, [pc, #140]	@ (8001984 <HAL_InitTick+0xd8>)
 80018f6:	fba2 2303 	umull	r2, r3, r2, r3
 80018fa:	0c9b      	lsrs	r3, r3, #18
 80018fc:	3b01      	subs	r3, #1
 80018fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001900:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <HAL_InitTick+0xdc>)
 8001902:	4a22      	ldr	r2, [pc, #136]	@ (800198c <HAL_InitTick+0xe0>)
 8001904:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001906:	4b20      	ldr	r3, [pc, #128]	@ (8001988 <HAL_InitTick+0xdc>)
 8001908:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800190c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800190e:	4a1e      	ldr	r2, [pc, #120]	@ (8001988 <HAL_InitTick+0xdc>)
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001914:	4b1c      	ldr	r3, [pc, #112]	@ (8001988 <HAL_InitTick+0xdc>)
 8001916:	2200      	movs	r2, #0
 8001918:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191a:	4b1b      	ldr	r3, [pc, #108]	@ (8001988 <HAL_InitTick+0xdc>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001920:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <HAL_InitTick+0xdc>)
 8001922:	2200      	movs	r2, #0
 8001924:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001926:	4818      	ldr	r0, [pc, #96]	@ (8001988 <HAL_InitTick+0xdc>)
 8001928:	f001 ffcc 	bl	80038c4 <HAL_TIM_Base_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001932:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001936:	2b00      	cmp	r3, #0
 8001938:	d11b      	bne.n	8001972 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800193a:	4813      	ldr	r0, [pc, #76]	@ (8001988 <HAL_InitTick+0xdc>)
 800193c:	f002 f812 	bl	8003964 <HAL_TIM_Base_Start_IT>
 8001940:	4603      	mov	r3, r0
 8001942:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001946:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800194a:	2b00      	cmp	r3, #0
 800194c:	d111      	bne.n	8001972 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800194e:	2019      	movs	r0, #25
 8001950:	f000 fbfc 	bl	800214c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b0f      	cmp	r3, #15
 8001958:	d808      	bhi.n	800196c <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800195a:	2200      	movs	r2, #0
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	2019      	movs	r0, #25
 8001960:	f000 fbd8 	bl	8002114 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001964:	4a0a      	ldr	r2, [pc, #40]	@ (8001990 <HAL_InitTick+0xe4>)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e002      	b.n	8001972 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001972:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001976:	4618      	mov	r0, r3
 8001978:	3730      	adds	r7, #48	@ 0x30
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	431bde83 	.word	0x431bde83
 8001988:	20000340 	.word	0x20000340
 800198c:	40010000 	.word	0x40010000
 8001990:	20000004 	.word	0x20000004

08001994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <NMI_Handler+0x4>

0800199c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <HardFault_Handler+0x4>

080019a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <MemManage_Handler+0x4>

080019ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <BusFault_Handler+0x4>

080019b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <UsageFault_Handler+0x4>

080019bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80019d0:	4802      	ldr	r0, [pc, #8]	@ (80019dc <DMA1_Stream5_IRQHandler+0x10>)
 80019d2:	f000 fd09 	bl	80023e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000284 	.word	0x20000284

080019e0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80019e4:	4802      	ldr	r0, [pc, #8]	@ (80019f0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80019e6:	f002 fad1 	bl	8003f8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000340 	.word	0x20000340

080019f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019f8:	4802      	ldr	r0, [pc, #8]	@ (8001a04 <TIM3_IRQHandler+0x10>)
 80019fa:	f002 fac7 	bl	8003f8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	2000023c 	.word	0x2000023c

08001a08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a0c:	4802      	ldr	r0, [pc, #8]	@ (8001a18 <USART2_IRQHandler+0x10>)
 8001a0e:	f003 fcdf 	bl	80053d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	200002e4 	.word	0x200002e4

08001a1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return 1;
 8001a20:	2301      	movs	r3, #1
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_kill>:

int _kill(int pid, int sig)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a36:	f009 f957 	bl	800ace8 <__errno>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2216      	movs	r2, #22
 8001a3e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_exit>:

void _exit (int status)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a54:	f04f 31ff 	mov.w	r1, #4294967295
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ffe7 	bl	8001a2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5e:	bf00      	nop
 8001a60:	e7fd      	b.n	8001a5e <_exit+0x12>

08001a62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b086      	sub	sp, #24
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	60b9      	str	r1, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	e00a      	b.n	8001a8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a74:	f3af 8000 	nop.w
 8001a78:	4601      	mov	r1, r0
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	1c5a      	adds	r2, r3, #1
 8001a7e:	60ba      	str	r2, [r7, #8]
 8001a80:	b2ca      	uxtb	r2, r1
 8001a82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	3301      	adds	r3, #1
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	dbf0      	blt.n	8001a74 <_read+0x12>
  }

  return len;
 8001a92:	687b      	ldr	r3, [r7, #4]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	e009      	b.n	8001ac2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	60ba      	str	r2, [r7, #8]
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f000 f888 	bl	8001bcc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	dbf1      	blt.n	8001aae <_write+0x12>
  }
  return len;
 8001aca:	687b      	ldr	r3, [r7, #4]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_close>:

int _close(int file)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001afc:	605a      	str	r2, [r3, #4]
  return 0;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <_isatty>:

int _isatty(int file)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b14:	2301      	movs	r3, #1
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b085      	sub	sp, #20
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b44:	4a14      	ldr	r2, [pc, #80]	@ (8001b98 <_sbrk+0x5c>)
 8001b46:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <_sbrk+0x60>)
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <_sbrk+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b58:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <_sbrk+0x64>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ba4 <_sbrk+0x68>)
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d207      	bcs.n	8001b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b6c:	f009 f8bc 	bl	800ace8 <__errno>
 8001b70:	4603      	mov	r3, r0
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	e009      	b.n	8001b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <_sbrk+0x64>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b82:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ba0 <_sbrk+0x64>)
 8001b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20020000 	.word	0x20020000
 8001b9c:	00000400 	.word	0x00000400
 8001ba0:	20000388 	.word	0x20000388
 8001ba4:	20004e48 	.word	0x20004e48

08001ba8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <SystemInit+0x20>)
 8001bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <SystemInit+0x20>)
 8001bb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__io_putchar>:
 *         This function is called when a byte is received over UART.
 *         It sends the received byte to the FreeRTOS queue for processing.
 * @param  huart: pointer to the UART handle
 */
int __io_putchar(int ch)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
    if (xPrintfSemaphore != NULL)
 8001bd4:	4b10      	ldr	r3, [pc, #64]	@ (8001c18 <__io_putchar+0x4c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d017      	beq.n	8001c0c <__io_putchar+0x40>
    {
        if (xSemaphoreTake(xPrintfSemaphore, portMAX_DELAY) == pdTRUE)
 8001bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001c18 <__io_putchar+0x4c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295
 8001be4:	4618      	mov	r0, r3
 8001be6:	f005 f967 	bl	8006eb8 <xQueueSemaphoreTake>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d10d      	bne.n	8001c0c <__io_putchar+0x40>
        {
            HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001bf0:	1d39      	adds	r1, r7, #4
 8001bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	4808      	ldr	r0, [pc, #32]	@ (8001c1c <__io_putchar+0x50>)
 8001bfa:	f003 fb39 	bl	8005270 <HAL_UART_Transmit>
            xSemaphoreGive(xPrintfSemaphore);
 8001bfe:	4b06      	ldr	r3, [pc, #24]	@ (8001c18 <__io_putchar+0x4c>)
 8001c00:	6818      	ldr	r0, [r3, #0]
 8001c02:	2300      	movs	r3, #0
 8001c04:	2200      	movs	r2, #0
 8001c06:	2100      	movs	r1, #0
 8001c08:	f004 fed4 	bl	80069b4 <xQueueGenericSend>
        }
    }
    return ch;
 8001c0c:	687b      	ldr	r3, [r7, #4]
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	2000038c 	.word	0x2000038c
 8001c1c:	200002e4 	.word	0x200002e4

08001c20 <tasks_init>:

/**
 * @brief  Create and start all tasks, queues, semaphores, etc.
 */
void tasks_init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af02      	add	r7, sp, #8
    xPrintfSemaphore = xSemaphoreCreateMutex();
 8001c26:	2001      	movs	r0, #1
 8001c28:	f004 feab 	bl	8006982 <xQueueCreateMutex>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	4a2a      	ldr	r2, [pc, #168]	@ (8001cd8 <tasks_init+0xb8>)
 8001c30:	6013      	str	r3, [r2, #0]
    configASSERT(xPrintfSemaphore);
 8001c32:	4b29      	ldr	r3, [pc, #164]	@ (8001cd8 <tasks_init+0xb8>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d10b      	bne.n	8001c52 <tasks_init+0x32>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c3e:	f383 8811 	msr	BASEPRI, r3
 8001c42:	f3bf 8f6f 	isb	sy
 8001c46:	f3bf 8f4f 	dsb	sy
 8001c4a:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001c4c:	bf00      	nop
 8001c4e:	bf00      	nop
 8001c50:	e7fd      	b.n	8001c4e <tasks_init+0x2e>

    uartRxQueue = xQueueCreate(UART_RX_QUEUE_LENGTH, sizeof(uint8_t));
 8001c52:	2200      	movs	r2, #0
 8001c54:	2101      	movs	r1, #1
 8001c56:	2080      	movs	r0, #128	@ 0x80
 8001c58:	f004 fe1b 	bl	8006892 <xQueueGenericCreate>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cdc <tasks_init+0xbc>)
 8001c60:	6013      	str	r3, [r2, #0]
    configASSERT(uartRxQueue);
 8001c62:	4b1e      	ldr	r3, [pc, #120]	@ (8001cdc <tasks_init+0xbc>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10b      	bne.n	8001c82 <tasks_init+0x62>
	__asm volatile
 8001c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c6e:	f383 8811 	msr	BASEPRI, r3
 8001c72:	f3bf 8f6f 	isb	sy
 8001c76:	f3bf 8f4f 	dsb	sy
 8001c7a:	60bb      	str	r3, [r7, #8]
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	e7fd      	b.n	8001c7e <tasks_init+0x5e>

    uint8_t receiveByte;
    HAL_UART_Receive_IT(&huart2, &receiveByte, 1);
 8001c82:	1dfb      	adds	r3, r7, #7
 8001c84:	2201      	movs	r2, #1
 8001c86:	4619      	mov	r1, r3
 8001c88:	4815      	ldr	r0, [pc, #84]	@ (8001ce0 <tasks_init+0xc0>)
 8001c8a:	f003 fb7c 	bl	8005386 <HAL_UART_Receive_IT>

    xTaskCreate(Task1,
 8001c8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <tasks_init+0xc4>)
 8001c90:	9301      	str	r3, [sp, #4]
 8001c92:	2301      	movs	r3, #1
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	2300      	movs	r3, #0
 8001c98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c9c:	4912      	ldr	r1, [pc, #72]	@ (8001ce8 <tasks_init+0xc8>)
 8001c9e:	4813      	ldr	r0, [pc, #76]	@ (8001cec <tasks_init+0xcc>)
 8001ca0:	f005 fc00 	bl	80074a4 <xTaskCreate>
                TASK_STACK_SIZE_SMALL,
                NULL,
                TASK_PRIORITY_LOW,
                &task1_handle);

    xTaskCreate(Task2,
 8001ca4:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <tasks_init+0xd0>)
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	2301      	movs	r3, #1
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	2300      	movs	r3, #0
 8001cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cb2:	4910      	ldr	r1, [pc, #64]	@ (8001cf4 <tasks_init+0xd4>)
 8001cb4:	4810      	ldr	r0, [pc, #64]	@ (8001cf8 <tasks_init+0xd8>)
 8001cb6:	f005 fbf5 	bl	80074a4 <xTaskCreate>
                TASK_STACK_SIZE_SMALL,
                NULL,
                TASK_PRIORITY_LOW,
                &task2_handle);

    xTaskCreate(uartProcessingTask,
 8001cba:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <tasks_init+0xdc>)
 8001cbc:	9301      	str	r3, [sp, #4]
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cc8:	490d      	ldr	r1, [pc, #52]	@ (8001d00 <tasks_init+0xe0>)
 8001cca:	480e      	ldr	r0, [pc, #56]	@ (8001d04 <tasks_init+0xe4>)
 8001ccc:	f005 fbea 	bl	80074a4 <xTaskCreate>
                "UARTTask",
                TASK_STACK_SIZE_SMALL,
                NULL,
                TASK_PRIORITY_MEDIUM,
                &xCommandTaskHandle);
}
 8001cd0:	bf00      	nop
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	2000038c 	.word	0x2000038c
 8001cdc:	20000330 	.word	0x20000330
 8001ce0:	200002e4 	.word	0x200002e4
 8001ce4:	20000390 	.word	0x20000390
 8001ce8:	0800d26c 	.word	0x0800d26c
 8001cec:	08001d09 	.word	0x08001d09
 8001cf0:	20000394 	.word	0x20000394
 8001cf4:	0800d274 	.word	0x0800d274
 8001cf8:	08001d41 	.word	0x08001d41
 8001cfc:	20000398 	.word	0x20000398
 8001d00:	0800d27c 	.word	0x0800d27c
 8001d04:	08001d6d 	.word	0x08001d6d

08001d08 <Task1>:
/**
 * @brief  Example Task1: prints every WAIT_TIME_MEDIUM ms
 *         and toggles an LED.
 */
static void Task1(void *pvParameter)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
    for (;;)
    {
        printf("Task1 Running\r\n");
 8001d10:	4808      	ldr	r0, [pc, #32]	@ (8001d34 <Task1+0x2c>)
 8001d12:	f008 fea5 	bl	800aa60 <puts>
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // LED blink
 8001d16:	2120      	movs	r1, #32
 8001d18:	4807      	ldr	r0, [pc, #28]	@ (8001d38 <Task1+0x30>)
 8001d1a:	f000 ff4e 	bl	8002bba <HAL_GPIO_TogglePin>
        task1Profiler++;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	@ (8001d3c <Task1+0x34>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	3301      	adds	r3, #1
 8001d24:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <Task1+0x34>)
 8001d26:	6013      	str	r3, [r2, #0]
        vTaskDelay(WAIT_TIME_MEDIUM); // from config.h
 8001d28:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d2c:	f005 fd00 	bl	8007730 <vTaskDelay>
        printf("Task1 Running\r\n");
 8001d30:	bf00      	nop
 8001d32:	e7ed      	b.n	8001d10 <Task1+0x8>
 8001d34:	0800d288 	.word	0x0800d288
 8001d38:	40020000 	.word	0x40020000
 8001d3c:	2000039c 	.word	0x2000039c

08001d40 <Task2>:

/**
 * @brief  Example Task2: prints every 200ms
 */
static void Task2(void *pvParameter)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
    for (;;)
    {
        printf("Task2 Running\r\n");
 8001d48:	4806      	ldr	r0, [pc, #24]	@ (8001d64 <Task2+0x24>)
 8001d4a:	f008 fe89 	bl	800aa60 <puts>

        HAL_Delay(200);
 8001d4e:	20c8      	movs	r0, #200	@ 0xc8
 8001d50:	f000 f904 	bl	8001f5c <HAL_Delay>
        task2Profiler++;
 8001d54:	4b04      	ldr	r3, [pc, #16]	@ (8001d68 <Task2+0x28>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	4a03      	ldr	r2, [pc, #12]	@ (8001d68 <Task2+0x28>)
 8001d5c:	6013      	str	r3, [r2, #0]
        printf("Task2 Running\r\n");
 8001d5e:	bf00      	nop
 8001d60:	e7f2      	b.n	8001d48 <Task2+0x8>
 8001d62:	bf00      	nop
 8001d64:	0800d298 	.word	0x0800d298
 8001d68:	200003a0 	.word	0x200003a0

08001d6c <uartProcessingTask>:
/**
 * @brief  UART processing task: processes received commands from the queue
 *         and sets PWM duty cycle based on the command.
 */
static void uartProcessingTask(void *pvParameter)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
    uint8_t receivedByte;
    for (;;)
    {
        if (xQueueReceive(uartRxQueue, &receivedByte, portMAX_DELAY) == pdPASS)
 8001d74:	4b3d      	ldr	r3, [pc, #244]	@ (8001e6c <uartProcessingTask+0x100>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f107 0113 	add.w	r1, r7, #19
 8001d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d80:	4618      	mov	r0, r3
 8001d82:	f004 ffb7 	bl	8006cf4 <xQueueReceive>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d169      	bne.n	8001e60 <uartProcessingTask+0xf4>
        {
            if (receivedByte == 'D')
 8001d8c:	7cfb      	ldrb	r3, [r7, #19]
 8001d8e:	2b44      	cmp	r3, #68	@ 0x44
 8001d90:	d163      	bne.n	8001e5a <uartProcessingTask+0xee>
            {
                // Collect rest of command
                char command[10];
                int index = 0;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]

                while (index < sizeof(command) - 1)
 8001d96:	e019      	b.n	8001dcc <uartProcessingTask+0x60>
                {
                    if (xQueueReceive(uartRxQueue, &receivedByte, portMAX_DELAY) == pdPASS)
 8001d98:	4b34      	ldr	r3, [pc, #208]	@ (8001e6c <uartProcessingTask+0x100>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f107 0113 	add.w	r1, r7, #19
 8001da0:	f04f 32ff 	mov.w	r2, #4294967295
 8001da4:	4618      	mov	r0, r3
 8001da6:	f004 ffa5 	bl	8006cf4 <xQueueReceive>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d10d      	bne.n	8001dcc <uartProcessingTask+0x60>
                    {
                        if (receivedByte == '\r' || receivedByte == '\n')
 8001db0:	7cfb      	ldrb	r3, [r7, #19]
 8001db2:	2b0d      	cmp	r3, #13
 8001db4:	d00d      	beq.n	8001dd2 <uartProcessingTask+0x66>
 8001db6:	7cfb      	ldrb	r3, [r7, #19]
 8001db8:	2b0a      	cmp	r3, #10
 8001dba:	d00a      	beq.n	8001dd2 <uartProcessingTask+0x66>
                            break;
                        command[index++] = receivedByte;
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	1c5a      	adds	r2, r3, #1
 8001dc0:	61fa      	str	r2, [r7, #28]
 8001dc2:	7cfa      	ldrb	r2, [r7, #19]
 8001dc4:	3320      	adds	r3, #32
 8001dc6:	443b      	add	r3, r7
 8001dc8:	f803 2c18 	strb.w	r2, [r3, #-24]
                while (index < sizeof(command) - 1)
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d9e2      	bls.n	8001d98 <uartProcessingTask+0x2c>
                    }
                }
                command[index] = '\0';
 8001dd2:	f107 0208 	add.w	r2, r7, #8
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	4413      	add	r3, r2
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]

                // Convert string to float for duty cycle
                float dutyCycle = atof(command);
 8001dde:	f107 0308 	add.w	r3, r7, #8
 8001de2:	4618      	mov	r0, r3
 8001de4:	f007 faa8 	bl	8009338 <atof>
 8001de8:	ec53 2b10 	vmov	r2, r3, d0
 8001dec:	4610      	mov	r0, r2
 8001dee:	4619      	mov	r1, r3
 8001df0:	f7fe ff1a 	bl	8000c28 <__aeabi_d2f>
 8001df4:	4603      	mov	r3, r0
 8001df6:	61bb      	str	r3, [r7, #24]
                if (dutyCycle >= 0.0f && dutyCycle <= 100.0f)
 8001df8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001dfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e04:	db2c      	blt.n	8001e60 <uartProcessingTask+0xf4>
 8001e06:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e0a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001e70 <uartProcessingTask+0x104>
 8001e0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e16:	d823      	bhi.n	8001e60 <uartProcessingTask+0xf4>
                {

                    uint32_t compareVal = (uint32_t)((dutyCycle / 100.0f) * (htim2.Init.Period + 1));
 8001e18:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e1c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001e70 <uartProcessingTask+0x104>
 8001e20:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e24:	4b13      	ldr	r3, [pc, #76]	@ (8001e74 <uartProcessingTask+0x108>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	ee07 3a90 	vmov	s15, r3
 8001e2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e3a:	ee17 3a90 	vmov	r3, s15
 8001e3e:	617b      	str	r3, [r7, #20]
                    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, compareVal);
 8001e40:	4b0c      	ldr	r3, [pc, #48]	@ (8001e74 <uartProcessingTask+0x108>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	697a      	ldr	r2, [r7, #20]
 8001e46:	635a      	str	r2, [r3, #52]	@ 0x34

                    printf("Duty Cycle Set: %.2f%%\r\n", dutyCycle);
 8001e48:	69b8      	ldr	r0, [r7, #24]
 8001e4a:	f7fe fb9d 	bl	8000588 <__aeabi_f2d>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4809      	ldr	r0, [pc, #36]	@ (8001e78 <uartProcessingTask+0x10c>)
 8001e54:	f008 fd9c 	bl	800a990 <iprintf>
 8001e58:	e002      	b.n	8001e60 <uartProcessingTask+0xf4>
                }
            }
            else
            {
                printf("Invalid Command\r\n");
 8001e5a:	4808      	ldr	r0, [pc, #32]	@ (8001e7c <uartProcessingTask+0x110>)
 8001e5c:	f008 fe00 	bl	800aa60 <puts>
            }
        }
        uartProfiler++;
 8001e60:	4b07      	ldr	r3, [pc, #28]	@ (8001e80 <uartProcessingTask+0x114>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	3301      	adds	r3, #1
 8001e66:	4a06      	ldr	r2, [pc, #24]	@ (8001e80 <uartProcessingTask+0x114>)
 8001e68:	6013      	str	r3, [r2, #0]
        if (xQueueReceive(uartRxQueue, &receivedByte, portMAX_DELAY) == pdPASS)
 8001e6a:	e783      	b.n	8001d74 <uartProcessingTask+0x8>
 8001e6c:	20000330 	.word	0x20000330
 8001e70:	42c80000 	.word	0x42c80000
 8001e74:	200001f4 	.word	0x200001f4
 8001e78:	0800d2a8 	.word	0x0800d2a8
 8001e7c:	0800d2c4 	.word	0x0800d2c4
 8001e80:	200003a4 	.word	0x200003a4

08001e84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ebc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e88:	f7ff fe8e 	bl	8001ba8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e8c:	480c      	ldr	r0, [pc, #48]	@ (8001ec0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e8e:	490d      	ldr	r1, [pc, #52]	@ (8001ec4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e94:	e002      	b.n	8001e9c <LoopCopyDataInit>

08001e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e9a:	3304      	adds	r3, #4

08001e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea0:	d3f9      	bcc.n	8001e96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ed0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea8:	e001      	b.n	8001eae <LoopFillZerobss>

08001eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eac:	3204      	adds	r2, #4

08001eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb0:	d3fb      	bcc.n	8001eaa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001eb2:	f008 ff1f 	bl	800acf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eb6:	f7ff f943 	bl	8001140 <main>
  bx  lr    
 8001eba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ebc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001ec8:	0800d76c 	.word	0x0800d76c
  ldr r2, =_sbss
 8001ecc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001ed0:	20004e48 	.word	0x20004e48

08001ed4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ed4:	e7fe      	b.n	8001ed4 <ADC_IRQHandler>
	...

08001ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001edc:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <HAL_Init+0x40>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f18 <HAL_Init+0x40>)
 8001ee2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ee6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <HAL_Init+0x40>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <HAL_Init+0x40>)
 8001eee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ef2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ef4:	4b08      	ldr	r3, [pc, #32]	@ (8001f18 <HAL_Init+0x40>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a07      	ldr	r2, [pc, #28]	@ (8001f18 <HAL_Init+0x40>)
 8001efa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001efe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f00:	2003      	movs	r0, #3
 8001f02:	f000 f8fc 	bl	80020fe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f06:	200f      	movs	r0, #15
 8001f08:	f7ff fcd0 	bl	80018ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f0c:	f7ff fb82 	bl	8001614 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40023c00 	.word	0x40023c00

08001f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f20:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <HAL_IncTick+0x20>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4b06      	ldr	r3, [pc, #24]	@ (8001f40 <HAL_IncTick+0x24>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	4a04      	ldr	r2, [pc, #16]	@ (8001f40 <HAL_IncTick+0x24>)
 8001f2e:	6013      	str	r3, [r2, #0]
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	20000008 	.word	0x20000008
 8001f40:	200003a8 	.word	0x200003a8

08001f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  return uwTick;
 8001f48:	4b03      	ldr	r3, [pc, #12]	@ (8001f58 <HAL_GetTick+0x14>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	200003a8 	.word	0x200003a8

08001f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f64:	f7ff ffee 	bl	8001f44 <HAL_GetTick>
 8001f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f74:	d005      	beq.n	8001f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f76:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa0 <HAL_Delay+0x44>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4413      	add	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f82:	bf00      	nop
 8001f84:	f7ff ffde 	bl	8001f44 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d8f7      	bhi.n	8001f84 <HAL_Delay+0x28>
  {
  }
}
 8001f94:	bf00      	nop
 8001f96:	bf00      	nop
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000008 	.word	0x20000008

08001fa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fba:	68ba      	ldr	r2, [r7, #8]
 8001fbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fd6:	4a04      	ldr	r2, [pc, #16]	@ (8001fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	60d3      	str	r3, [r2, #12]
}
 8001fdc:	bf00      	nop
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff0:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <__NVIC_GetPriorityGrouping+0x18>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	0a1b      	lsrs	r3, r3, #8
 8001ff6:	f003 0307 	and.w	r3, r3, #7
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002016:	2b00      	cmp	r3, #0
 8002018:	db0b      	blt.n	8002032 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	f003 021f 	and.w	r2, r3, #31
 8002020:	4907      	ldr	r1, [pc, #28]	@ (8002040 <__NVIC_EnableIRQ+0x38>)
 8002022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	2001      	movs	r0, #1
 800202a:	fa00 f202 	lsl.w	r2, r0, r2
 800202e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	e000e100 	.word	0xe000e100

08002044 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	6039      	str	r1, [r7, #0]
 800204e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002054:	2b00      	cmp	r3, #0
 8002056:	db0a      	blt.n	800206e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	b2da      	uxtb	r2, r3
 800205c:	490c      	ldr	r1, [pc, #48]	@ (8002090 <__NVIC_SetPriority+0x4c>)
 800205e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002062:	0112      	lsls	r2, r2, #4
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	440b      	add	r3, r1
 8002068:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800206c:	e00a      	b.n	8002084 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	b2da      	uxtb	r2, r3
 8002072:	4908      	ldr	r1, [pc, #32]	@ (8002094 <__NVIC_SetPriority+0x50>)
 8002074:	79fb      	ldrb	r3, [r7, #7]
 8002076:	f003 030f 	and.w	r3, r3, #15
 800207a:	3b04      	subs	r3, #4
 800207c:	0112      	lsls	r2, r2, #4
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	440b      	add	r3, r1
 8002082:	761a      	strb	r2, [r3, #24]
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	e000e100 	.word	0xe000e100
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002098:	b480      	push	{r7}
 800209a:	b089      	sub	sp, #36	@ 0x24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	f1c3 0307 	rsb	r3, r3, #7
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	bf28      	it	cs
 80020b6:	2304      	movcs	r3, #4
 80020b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	3304      	adds	r3, #4
 80020be:	2b06      	cmp	r3, #6
 80020c0:	d902      	bls.n	80020c8 <NVIC_EncodePriority+0x30>
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	3b03      	subs	r3, #3
 80020c6:	e000      	b.n	80020ca <NVIC_EncodePriority+0x32>
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020cc:	f04f 32ff 	mov.w	r2, #4294967295
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43da      	mvns	r2, r3
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	401a      	ands	r2, r3
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020e0:	f04f 31ff 	mov.w	r1, #4294967295
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ea:	43d9      	mvns	r1, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	4313      	orrs	r3, r2
         );
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3724      	adds	r7, #36	@ 0x24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff ff4c 	bl	8001fa4 <__NVIC_SetPriorityGrouping>
}
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
 8002120:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002126:	f7ff ff61 	bl	8001fec <__NVIC_GetPriorityGrouping>
 800212a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	68b9      	ldr	r1, [r7, #8]
 8002130:	6978      	ldr	r0, [r7, #20]
 8002132:	f7ff ffb1 	bl	8002098 <NVIC_EncodePriority>
 8002136:	4602      	mov	r2, r0
 8002138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800213c:	4611      	mov	r1, r2
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff ff80 	bl	8002044 <__NVIC_SetPriority>
}
 8002144:	bf00      	nop
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff ff54 	bl	8002008 <__NVIC_EnableIRQ>
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002174:	f7ff fee6 	bl	8001f44 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d101      	bne.n	8002184 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e099      	b.n	80022b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2202      	movs	r2, #2
 8002188:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f022 0201 	bic.w	r2, r2, #1
 80021a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021a4:	e00f      	b.n	80021c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021a6:	f7ff fecd 	bl	8001f44 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b05      	cmp	r3, #5
 80021b2:	d908      	bls.n	80021c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2220      	movs	r2, #32
 80021b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2203      	movs	r2, #3
 80021be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e078      	b.n	80022b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d1e8      	bne.n	80021a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	4b38      	ldr	r3, [pc, #224]	@ (80022c0 <HAL_DMA_Init+0x158>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800220a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	4313      	orrs	r3, r2
 8002216:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221c:	2b04      	cmp	r3, #4
 800221e:	d107      	bne.n	8002230 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002228:	4313      	orrs	r3, r2
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	4313      	orrs	r3, r2
 800222e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f023 0307 	bic.w	r3, r3, #7
 8002246:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	4313      	orrs	r3, r2
 8002250:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002256:	2b04      	cmp	r3, #4
 8002258:	d117      	bne.n	800228a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	4313      	orrs	r3, r2
 8002262:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002268:	2b00      	cmp	r3, #0
 800226a:	d00e      	beq.n	800228a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 fa7b 	bl	8002768 <DMA_CheckFifoParam>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d008      	beq.n	800228a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2240      	movs	r2, #64	@ 0x40
 800227c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002286:	2301      	movs	r3, #1
 8002288:	e016      	b.n	80022b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 fa32 	bl	80026fc <DMA_CalcBaseAndBitshift>
 8002298:	4603      	mov	r3, r0
 800229a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a0:	223f      	movs	r2, #63	@ 0x3f
 80022a2:	409a      	lsls	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3718      	adds	r7, #24
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	f010803f 	.word	0xf010803f

080022c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80022d2:	f7ff fe37 	bl	8001f44 <HAL_GetTick>
 80022d6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d008      	beq.n	80022f6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2280      	movs	r2, #128	@ 0x80
 80022e8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e052      	b.n	800239c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 0216 	bic.w	r2, r2, #22
 8002304:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	695a      	ldr	r2, [r3, #20]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002314:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231a:	2b00      	cmp	r3, #0
 800231c:	d103      	bne.n	8002326 <HAL_DMA_Abort+0x62>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002322:	2b00      	cmp	r3, #0
 8002324:	d007      	beq.n	8002336 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 0208 	bic.w	r2, r2, #8
 8002334:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 0201 	bic.w	r2, r2, #1
 8002344:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002346:	e013      	b.n	8002370 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002348:	f7ff fdfc 	bl	8001f44 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b05      	cmp	r3, #5
 8002354:	d90c      	bls.n	8002370 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2220      	movs	r2, #32
 800235a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2203      	movs	r2, #3
 8002360:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e015      	b.n	800239c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1e4      	bne.n	8002348 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002382:	223f      	movs	r2, #63	@ 0x3f
 8002384:	409a      	lsls	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d004      	beq.n	80023c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2280      	movs	r2, #128	@ 0x80
 80023bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e00c      	b.n	80023dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2205      	movs	r2, #5
 80023c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 0201 	bic.w	r2, r2, #1
 80023d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023f4:	4b8e      	ldr	r3, [pc, #568]	@ (8002630 <HAL_DMA_IRQHandler+0x248>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a8e      	ldr	r2, [pc, #568]	@ (8002634 <HAL_DMA_IRQHandler+0x24c>)
 80023fa:	fba2 2303 	umull	r2, r3, r2, r3
 80023fe:	0a9b      	lsrs	r3, r3, #10
 8002400:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002406:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002412:	2208      	movs	r2, #8
 8002414:	409a      	lsls	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	4013      	ands	r3, r2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d01a      	beq.n	8002454 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b00      	cmp	r3, #0
 800242a:	d013      	beq.n	8002454 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0204 	bic.w	r2, r2, #4
 800243a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002440:	2208      	movs	r2, #8
 8002442:	409a      	lsls	r2, r3
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800244c:	f043 0201 	orr.w	r2, r3, #1
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002458:	2201      	movs	r2, #1
 800245a:	409a      	lsls	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	4013      	ands	r3, r2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d012      	beq.n	800248a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00b      	beq.n	800248a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002476:	2201      	movs	r2, #1
 8002478:	409a      	lsls	r2, r3
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002482:	f043 0202 	orr.w	r2, r3, #2
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248e:	2204      	movs	r2, #4
 8002490:	409a      	lsls	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	4013      	ands	r3, r2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d012      	beq.n	80024c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d00b      	beq.n	80024c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ac:	2204      	movs	r2, #4
 80024ae:	409a      	lsls	r2, r3
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b8:	f043 0204 	orr.w	r2, r3, #4
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c4:	2210      	movs	r2, #16
 80024c6:	409a      	lsls	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4013      	ands	r3, r2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d043      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d03c      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e2:	2210      	movs	r2, #16
 80024e4:	409a      	lsls	r2, r3
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d018      	beq.n	800252a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d108      	bne.n	8002518 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	2b00      	cmp	r3, #0
 800250c:	d024      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	4798      	blx	r3
 8002516:	e01f      	b.n	8002558 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800251c:	2b00      	cmp	r3, #0
 800251e:	d01b      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	4798      	blx	r3
 8002528:	e016      	b.n	8002558 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002534:	2b00      	cmp	r3, #0
 8002536:	d107      	bne.n	8002548 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0208 	bic.w	r2, r2, #8
 8002546:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800255c:	2220      	movs	r2, #32
 800255e:	409a      	lsls	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4013      	ands	r3, r2
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 808f 	beq.w	8002688 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 8087 	beq.w	8002688 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	2220      	movs	r2, #32
 8002580:	409a      	lsls	r2, r3
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b05      	cmp	r3, #5
 8002590:	d136      	bne.n	8002600 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0216 	bic.w	r2, r2, #22
 80025a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	695a      	ldr	r2, [r3, #20]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d103      	bne.n	80025c2 <HAL_DMA_IRQHandler+0x1da>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d007      	beq.n	80025d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0208 	bic.w	r2, r2, #8
 80025d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d6:	223f      	movs	r2, #63	@ 0x3f
 80025d8:	409a      	lsls	r2, r3
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d07e      	beq.n	80026f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	4798      	blx	r3
        }
        return;
 80025fe:	e079      	b.n	80026f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d01d      	beq.n	800264a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10d      	bne.n	8002638 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002620:	2b00      	cmp	r3, #0
 8002622:	d031      	beq.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	4798      	blx	r3
 800262c:	e02c      	b.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
 800262e:	bf00      	nop
 8002630:	20000000 	.word	0x20000000
 8002634:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800263c:	2b00      	cmp	r3, #0
 800263e:	d023      	beq.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	4798      	blx	r3
 8002648:	e01e      	b.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10f      	bne.n	8002678 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f022 0210 	bic.w	r2, r2, #16
 8002666:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800268c:	2b00      	cmp	r3, #0
 800268e:	d032      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d022      	beq.n	80026e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2205      	movs	r2, #5
 80026a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0201 	bic.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	3301      	adds	r3, #1
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d307      	bcc.n	80026d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f2      	bne.n	80026b4 <HAL_DMA_IRQHandler+0x2cc>
 80026ce:	e000      	b.n	80026d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80026d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d005      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	4798      	blx	r3
 80026f2:	e000      	b.n	80026f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80026f4:	bf00      	nop
    }
  }
}
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	3b10      	subs	r3, #16
 800270c:	4a14      	ldr	r2, [pc, #80]	@ (8002760 <DMA_CalcBaseAndBitshift+0x64>)
 800270e:	fba2 2303 	umull	r2, r3, r2, r3
 8002712:	091b      	lsrs	r3, r3, #4
 8002714:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002716:	4a13      	ldr	r2, [pc, #76]	@ (8002764 <DMA_CalcBaseAndBitshift+0x68>)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4413      	add	r3, r2
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2b03      	cmp	r3, #3
 8002728:	d909      	bls.n	800273e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002732:	f023 0303 	bic.w	r3, r3, #3
 8002736:	1d1a      	adds	r2, r3, #4
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	659a      	str	r2, [r3, #88]	@ 0x58
 800273c:	e007      	b.n	800274e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002746:	f023 0303 	bic.w	r3, r3, #3
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002752:	4618      	mov	r0, r3
 8002754:	3714      	adds	r7, #20
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	aaaaaaab 	.word	0xaaaaaaab
 8002764:	0800d32c 	.word	0x0800d32c

08002768 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002770:	2300      	movs	r3, #0
 8002772:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002778:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d11f      	bne.n	80027c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	2b03      	cmp	r3, #3
 8002786:	d856      	bhi.n	8002836 <DMA_CheckFifoParam+0xce>
 8002788:	a201      	add	r2, pc, #4	@ (adr r2, 8002790 <DMA_CheckFifoParam+0x28>)
 800278a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278e:	bf00      	nop
 8002790:	080027a1 	.word	0x080027a1
 8002794:	080027b3 	.word	0x080027b3
 8002798:	080027a1 	.word	0x080027a1
 800279c:	08002837 	.word	0x08002837
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d046      	beq.n	800283a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027b0:	e043      	b.n	800283a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027ba:	d140      	bne.n	800283e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027c0:	e03d      	b.n	800283e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027ca:	d121      	bne.n	8002810 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d837      	bhi.n	8002842 <DMA_CheckFifoParam+0xda>
 80027d2:	a201      	add	r2, pc, #4	@ (adr r2, 80027d8 <DMA_CheckFifoParam+0x70>)
 80027d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d8:	080027e9 	.word	0x080027e9
 80027dc:	080027ef 	.word	0x080027ef
 80027e0:	080027e9 	.word	0x080027e9
 80027e4:	08002801 	.word	0x08002801
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	73fb      	strb	r3, [r7, #15]
      break;
 80027ec:	e030      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d025      	beq.n	8002846 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027fe:	e022      	b.n	8002846 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002804:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002808:	d11f      	bne.n	800284a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800280e:	e01c      	b.n	800284a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	2b02      	cmp	r3, #2
 8002814:	d903      	bls.n	800281e <DMA_CheckFifoParam+0xb6>
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	2b03      	cmp	r3, #3
 800281a:	d003      	beq.n	8002824 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800281c:	e018      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	73fb      	strb	r3, [r7, #15]
      break;
 8002822:	e015      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002828:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00e      	beq.n	800284e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	73fb      	strb	r3, [r7, #15]
      break;
 8002834:	e00b      	b.n	800284e <DMA_CheckFifoParam+0xe6>
      break;
 8002836:	bf00      	nop
 8002838:	e00a      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      break;
 800283a:	bf00      	nop
 800283c:	e008      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      break;
 800283e:	bf00      	nop
 8002840:	e006      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      break;
 8002842:	bf00      	nop
 8002844:	e004      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      break;
 8002846:	bf00      	nop
 8002848:	e002      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      break;   
 800284a:	bf00      	nop
 800284c:	e000      	b.n	8002850 <DMA_CheckFifoParam+0xe8>
      break;
 800284e:	bf00      	nop
    }
  } 
  
  return status; 
 8002850:	7bfb      	ldrb	r3, [r7, #15]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop

08002860 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	@ 0x24
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800286a:	2300      	movs	r3, #0
 800286c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800286e:	2300      	movs	r3, #0
 8002870:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002872:	2300      	movs	r3, #0
 8002874:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
 800287a:	e165      	b.n	8002b48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800287c:	2201      	movs	r2, #1
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	4013      	ands	r3, r2
 800288e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	429a      	cmp	r2, r3
 8002896:	f040 8154 	bne.w	8002b42 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 0303 	and.w	r3, r3, #3
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d005      	beq.n	80028b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d130      	bne.n	8002914 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	2203      	movs	r2, #3
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4013      	ands	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	68da      	ldr	r2, [r3, #12]
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028e8:	2201      	movs	r2, #1
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	f003 0201 	and.w	r2, r3, #1
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	2b03      	cmp	r3, #3
 800291e:	d017      	beq.n	8002950 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	2203      	movs	r2, #3
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4013      	ands	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d123      	bne.n	80029a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	08da      	lsrs	r2, r3, #3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3208      	adds	r2, #8
 8002964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	220f      	movs	r2, #15
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	691a      	ldr	r2, [r3, #16]
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	08da      	lsrs	r2, r3, #3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	3208      	adds	r2, #8
 800299e:	69b9      	ldr	r1, [r7, #24]
 80029a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	2203      	movs	r2, #3
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f003 0203 	and.w	r2, r3, #3
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f000 80ae 	beq.w	8002b42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002b60 <HAL_GPIO_Init+0x300>)
 80029ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002b60 <HAL_GPIO_Init+0x300>)
 80029f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029f6:	4b5a      	ldr	r3, [pc, #360]	@ (8002b60 <HAL_GPIO_Init+0x300>)
 80029f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a02:	4a58      	ldr	r2, [pc, #352]	@ (8002b64 <HAL_GPIO_Init+0x304>)
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	089b      	lsrs	r3, r3, #2
 8002a08:	3302      	adds	r3, #2
 8002a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	220f      	movs	r2, #15
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4013      	ands	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a4f      	ldr	r2, [pc, #316]	@ (8002b68 <HAL_GPIO_Init+0x308>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d025      	beq.n	8002a7a <HAL_GPIO_Init+0x21a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4e      	ldr	r2, [pc, #312]	@ (8002b6c <HAL_GPIO_Init+0x30c>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d01f      	beq.n	8002a76 <HAL_GPIO_Init+0x216>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4d      	ldr	r2, [pc, #308]	@ (8002b70 <HAL_GPIO_Init+0x310>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d019      	beq.n	8002a72 <HAL_GPIO_Init+0x212>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a4c      	ldr	r2, [pc, #304]	@ (8002b74 <HAL_GPIO_Init+0x314>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d013      	beq.n	8002a6e <HAL_GPIO_Init+0x20e>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a4b      	ldr	r2, [pc, #300]	@ (8002b78 <HAL_GPIO_Init+0x318>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d00d      	beq.n	8002a6a <HAL_GPIO_Init+0x20a>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a4a      	ldr	r2, [pc, #296]	@ (8002b7c <HAL_GPIO_Init+0x31c>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d007      	beq.n	8002a66 <HAL_GPIO_Init+0x206>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a49      	ldr	r2, [pc, #292]	@ (8002b80 <HAL_GPIO_Init+0x320>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d101      	bne.n	8002a62 <HAL_GPIO_Init+0x202>
 8002a5e:	2306      	movs	r3, #6
 8002a60:	e00c      	b.n	8002a7c <HAL_GPIO_Init+0x21c>
 8002a62:	2307      	movs	r3, #7
 8002a64:	e00a      	b.n	8002a7c <HAL_GPIO_Init+0x21c>
 8002a66:	2305      	movs	r3, #5
 8002a68:	e008      	b.n	8002a7c <HAL_GPIO_Init+0x21c>
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	e006      	b.n	8002a7c <HAL_GPIO_Init+0x21c>
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e004      	b.n	8002a7c <HAL_GPIO_Init+0x21c>
 8002a72:	2302      	movs	r3, #2
 8002a74:	e002      	b.n	8002a7c <HAL_GPIO_Init+0x21c>
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <HAL_GPIO_Init+0x21c>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	69fa      	ldr	r2, [r7, #28]
 8002a7e:	f002 0203 	and.w	r2, r2, #3
 8002a82:	0092      	lsls	r2, r2, #2
 8002a84:	4093      	lsls	r3, r2
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a8c:	4935      	ldr	r1, [pc, #212]	@ (8002b64 <HAL_GPIO_Init+0x304>)
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	089b      	lsrs	r3, r3, #2
 8002a92:	3302      	adds	r3, #2
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a9a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002abe:	4a31      	ldr	r2, [pc, #196]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ac4:	4b2f      	ldr	r3, [pc, #188]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d003      	beq.n	8002ae8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ae8:	4a26      	ldr	r2, [pc, #152]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aee:	4b25      	ldr	r3, [pc, #148]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	43db      	mvns	r3, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4013      	ands	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b12:	4a1c      	ldr	r2, [pc, #112]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b18:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4013      	ands	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b3c:	4a11      	ldr	r2, [pc, #68]	@ (8002b84 <HAL_GPIO_Init+0x324>)
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	3301      	adds	r3, #1
 8002b46:	61fb      	str	r3, [r7, #28]
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	2b0f      	cmp	r3, #15
 8002b4c:	f67f ae96 	bls.w	800287c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b50:	bf00      	nop
 8002b52:	bf00      	nop
 8002b54:	3724      	adds	r7, #36	@ 0x24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40013800 	.word	0x40013800
 8002b68:	40020000 	.word	0x40020000
 8002b6c:	40020400 	.word	0x40020400
 8002b70:	40020800 	.word	0x40020800
 8002b74:	40020c00 	.word	0x40020c00
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40021400 	.word	0x40021400
 8002b80:	40021800 	.word	0x40021800
 8002b84:	40013c00 	.word	0x40013c00

08002b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	460b      	mov	r3, r1
 8002b92:	807b      	strh	r3, [r7, #2]
 8002b94:	4613      	mov	r3, r2
 8002b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b98:	787b      	ldrb	r3, [r7, #1]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b9e:	887a      	ldrh	r2, [r7, #2]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ba4:	e003      	b.n	8002bae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ba6:	887b      	ldrh	r3, [r7, #2]
 8002ba8:	041a      	lsls	r2, r3, #16
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	619a      	str	r2, [r3, #24]
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b085      	sub	sp, #20
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002bcc:	887a      	ldrh	r2, [r7, #2]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	041a      	lsls	r2, r3, #16
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	43d9      	mvns	r1, r3
 8002bd8:	887b      	ldrh	r3, [r7, #2]
 8002bda:	400b      	ands	r3, r1
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	619a      	str	r2, [r3, #24]
}
 8002be2:	bf00      	nop
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	603b      	str	r3, [r7, #0]
 8002bfe:	4b20      	ldr	r3, [pc, #128]	@ (8002c80 <HAL_PWREx_EnableOverDrive+0x90>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	4a1f      	ldr	r2, [pc, #124]	@ (8002c80 <HAL_PWREx_EnableOverDrive+0x90>)
 8002c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c80 <HAL_PWREx_EnableOverDrive+0x90>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c12:	603b      	str	r3, [r7, #0]
 8002c14:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002c16:	4b1b      	ldr	r3, [pc, #108]	@ (8002c84 <HAL_PWREx_EnableOverDrive+0x94>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c1c:	f7ff f992 	bl	8001f44 <HAL_GetTick>
 8002c20:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002c22:	e009      	b.n	8002c38 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002c24:	f7ff f98e 	bl	8001f44 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c32:	d901      	bls.n	8002c38 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e01f      	b.n	8002c78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002c38:	4b13      	ldr	r3, [pc, #76]	@ (8002c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c44:	d1ee      	bne.n	8002c24 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002c46:	4b11      	ldr	r3, [pc, #68]	@ (8002c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002c48:	2201      	movs	r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c4c:	f7ff f97a 	bl	8001f44 <HAL_GetTick>
 8002c50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002c52:	e009      	b.n	8002c68 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002c54:	f7ff f976 	bl	8001f44 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c62:	d901      	bls.n	8002c68 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e007      	b.n	8002c78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002c68:	4b07      	ldr	r3, [pc, #28]	@ (8002c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c74:	d1ee      	bne.n	8002c54 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40023800 	.word	0x40023800
 8002c84:	420e0040 	.word	0x420e0040
 8002c88:	40007000 	.word	0x40007000
 8002c8c:	420e0044 	.word	0x420e0044

08002c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d101      	bne.n	8002ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e0cc      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ca4:	4b68      	ldr	r3, [pc, #416]	@ (8002e48 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 030f 	and.w	r3, r3, #15
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d90c      	bls.n	8002ccc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb2:	4b65      	ldr	r3, [pc, #404]	@ (8002e48 <HAL_RCC_ClockConfig+0x1b8>)
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	b2d2      	uxtb	r2, r2
 8002cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cba:	4b63      	ldr	r3, [pc, #396]	@ (8002e48 <HAL_RCC_ClockConfig+0x1b8>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e0b8      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d020      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d005      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ce4:	4b59      	ldr	r3, [pc, #356]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	4a58      	ldr	r2, [pc, #352]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002cea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002cee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0308 	and.w	r3, r3, #8
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d005      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cfc:	4b53      	ldr	r3, [pc, #332]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	4a52      	ldr	r2, [pc, #328]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d08:	4b50      	ldr	r3, [pc, #320]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	494d      	ldr	r1, [pc, #308]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d044      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d107      	bne.n	8002d3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2e:	4b47      	ldr	r3, [pc, #284]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d119      	bne.n	8002d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e07f      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d003      	beq.n	8002d4e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d4a:	2b03      	cmp	r3, #3
 8002d4c:	d107      	bne.n	8002d5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d4e:	4b3f      	ldr	r3, [pc, #252]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d109      	bne.n	8002d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e06f      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e067      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d6e:	4b37      	ldr	r3, [pc, #220]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f023 0203 	bic.w	r2, r3, #3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	4934      	ldr	r1, [pc, #208]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d80:	f7ff f8e0 	bl	8001f44 <HAL_GetTick>
 8002d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d86:	e00a      	b.n	8002d9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d88:	f7ff f8dc 	bl	8001f44 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e04f      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9e:	4b2b      	ldr	r3, [pc, #172]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 020c 	and.w	r2, r3, #12
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d1eb      	bne.n	8002d88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002db0:	4b25      	ldr	r3, [pc, #148]	@ (8002e48 <HAL_RCC_ClockConfig+0x1b8>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 030f 	and.w	r3, r3, #15
 8002db8:	683a      	ldr	r2, [r7, #0]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d20c      	bcs.n	8002dd8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dbe:	4b22      	ldr	r3, [pc, #136]	@ (8002e48 <HAL_RCC_ClockConfig+0x1b8>)
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dc6:	4b20      	ldr	r3, [pc, #128]	@ (8002e48 <HAL_RCC_ClockConfig+0x1b8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d001      	beq.n	8002dd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e032      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0304 	and.w	r3, r3, #4
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d008      	beq.n	8002df6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002de4:	4b19      	ldr	r3, [pc, #100]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	4916      	ldr	r1, [pc, #88]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d009      	beq.n	8002e16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e02:	4b12      	ldr	r3, [pc, #72]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	490e      	ldr	r1, [pc, #56]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e16:	f000 f887 	bl	8002f28 <HAL_RCC_GetSysClockFreq>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e4c <HAL_RCC_ClockConfig+0x1bc>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	091b      	lsrs	r3, r3, #4
 8002e22:	f003 030f 	and.w	r3, r3, #15
 8002e26:	490a      	ldr	r1, [pc, #40]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c0>)
 8002e28:	5ccb      	ldrb	r3, [r1, r3]
 8002e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e2e:	4a09      	ldr	r2, [pc, #36]	@ (8002e54 <HAL_RCC_ClockConfig+0x1c4>)
 8002e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e32:	4b09      	ldr	r3, [pc, #36]	@ (8002e58 <HAL_RCC_ClockConfig+0x1c8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7fe fd38 	bl	80018ac <HAL_InitTick>

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40023c00 	.word	0x40023c00
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	0800d314 	.word	0x0800d314
 8002e54:	20000000 	.word	0x20000000
 8002e58:	20000004 	.word	0x20000004

08002e5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e60:	4b03      	ldr	r3, [pc, #12]	@ (8002e70 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	20000000 	.word	0x20000000

08002e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e78:	f7ff fff0 	bl	8002e5c <HAL_RCC_GetHCLKFreq>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	4b05      	ldr	r3, [pc, #20]	@ (8002e94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	0a9b      	lsrs	r3, r3, #10
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	4903      	ldr	r1, [pc, #12]	@ (8002e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e8a:	5ccb      	ldrb	r3, [r1, r3]
 8002e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	40023800 	.word	0x40023800
 8002e98:	0800d324 	.word	0x0800d324

08002e9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ea0:	f7ff ffdc 	bl	8002e5c <HAL_RCC_GetHCLKFreq>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	4b05      	ldr	r3, [pc, #20]	@ (8002ebc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	0b5b      	lsrs	r3, r3, #13
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	4903      	ldr	r1, [pc, #12]	@ (8002ec0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002eb2:	5ccb      	ldrb	r3, [r1, r3]
 8002eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40023800 	.word	0x40023800
 8002ec0:	0800d324 	.word	0x0800d324

08002ec4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	220f      	movs	r2, #15
 8002ed2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002ed4:	4b12      	ldr	r3, [pc, #72]	@ (8002f20 <HAL_RCC_GetClockConfig+0x5c>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 0203 	and.w	r2, r3, #3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8002f20 <HAL_RCC_GetClockConfig+0x5c>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002eec:	4b0c      	ldr	r3, [pc, #48]	@ (8002f20 <HAL_RCC_GetClockConfig+0x5c>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002ef8:	4b09      	ldr	r3, [pc, #36]	@ (8002f20 <HAL_RCC_GetClockConfig+0x5c>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	08db      	lsrs	r3, r3, #3
 8002efe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f06:	4b07      	ldr	r3, [pc, #28]	@ (8002f24 <HAL_RCC_GetClockConfig+0x60>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 020f 	and.w	r2, r3, #15
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	601a      	str	r2, [r3, #0]
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	40023800 	.word	0x40023800
 8002f24:	40023c00 	.word	0x40023c00

08002f28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f2c:	b0ae      	sub	sp, #184	@ 0xb8
 8002f2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f4e:	4bcb      	ldr	r3, [pc, #812]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 030c 	and.w	r3, r3, #12
 8002f56:	2b0c      	cmp	r3, #12
 8002f58:	f200 8206 	bhi.w	8003368 <HAL_RCC_GetSysClockFreq+0x440>
 8002f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f64 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f62:	bf00      	nop
 8002f64:	08002f99 	.word	0x08002f99
 8002f68:	08003369 	.word	0x08003369
 8002f6c:	08003369 	.word	0x08003369
 8002f70:	08003369 	.word	0x08003369
 8002f74:	08002fa1 	.word	0x08002fa1
 8002f78:	08003369 	.word	0x08003369
 8002f7c:	08003369 	.word	0x08003369
 8002f80:	08003369 	.word	0x08003369
 8002f84:	08002fa9 	.word	0x08002fa9
 8002f88:	08003369 	.word	0x08003369
 8002f8c:	08003369 	.word	0x08003369
 8002f90:	08003369 	.word	0x08003369
 8002f94:	08003199 	.word	0x08003199
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f98:	4bb9      	ldr	r3, [pc, #740]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x358>)
 8002f9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002f9e:	e1e7      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fa0:	4bb8      	ldr	r3, [pc, #736]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002fa2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002fa6:	e1e3      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fa8:	4bb4      	ldr	r3, [pc, #720]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fb4:	4bb1      	ldr	r3, [pc, #708]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d071      	beq.n	80030a4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc0:	4bae      	ldr	r3, [pc, #696]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	099b      	lsrs	r3, r3, #6
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002fcc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002fd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002fdc:	2300      	movs	r3, #0
 8002fde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002fe2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002fe6:	4622      	mov	r2, r4
 8002fe8:	462b      	mov	r3, r5
 8002fea:	f04f 0000 	mov.w	r0, #0
 8002fee:	f04f 0100 	mov.w	r1, #0
 8002ff2:	0159      	lsls	r1, r3, #5
 8002ff4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ff8:	0150      	lsls	r0, r2, #5
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	4621      	mov	r1, r4
 8003000:	1a51      	subs	r1, r2, r1
 8003002:	6439      	str	r1, [r7, #64]	@ 0x40
 8003004:	4629      	mov	r1, r5
 8003006:	eb63 0301 	sbc.w	r3, r3, r1
 800300a:	647b      	str	r3, [r7, #68]	@ 0x44
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	f04f 0300 	mov.w	r3, #0
 8003014:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003018:	4649      	mov	r1, r9
 800301a:	018b      	lsls	r3, r1, #6
 800301c:	4641      	mov	r1, r8
 800301e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003022:	4641      	mov	r1, r8
 8003024:	018a      	lsls	r2, r1, #6
 8003026:	4641      	mov	r1, r8
 8003028:	1a51      	subs	r1, r2, r1
 800302a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800302c:	4649      	mov	r1, r9
 800302e:	eb63 0301 	sbc.w	r3, r3, r1
 8003032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003040:	4649      	mov	r1, r9
 8003042:	00cb      	lsls	r3, r1, #3
 8003044:	4641      	mov	r1, r8
 8003046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800304a:	4641      	mov	r1, r8
 800304c:	00ca      	lsls	r2, r1, #3
 800304e:	4610      	mov	r0, r2
 8003050:	4619      	mov	r1, r3
 8003052:	4603      	mov	r3, r0
 8003054:	4622      	mov	r2, r4
 8003056:	189b      	adds	r3, r3, r2
 8003058:	633b      	str	r3, [r7, #48]	@ 0x30
 800305a:	462b      	mov	r3, r5
 800305c:	460a      	mov	r2, r1
 800305e:	eb42 0303 	adc.w	r3, r2, r3
 8003062:	637b      	str	r3, [r7, #52]	@ 0x34
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003070:	4629      	mov	r1, r5
 8003072:	024b      	lsls	r3, r1, #9
 8003074:	4621      	mov	r1, r4
 8003076:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800307a:	4621      	mov	r1, r4
 800307c:	024a      	lsls	r2, r1, #9
 800307e:	4610      	mov	r0, r2
 8003080:	4619      	mov	r1, r3
 8003082:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003086:	2200      	movs	r2, #0
 8003088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800308c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003090:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003094:	f7fd fe18 	bl	8000cc8 <__aeabi_uldivmod>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
 800309c:	4613      	mov	r3, r2
 800309e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80030a2:	e067      	b.n	8003174 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a4:	4b75      	ldr	r3, [pc, #468]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	099b      	lsrs	r3, r3, #6
 80030aa:	2200      	movs	r2, #0
 80030ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80030b0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80030b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030be:	2300      	movs	r3, #0
 80030c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030c2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80030c6:	4622      	mov	r2, r4
 80030c8:	462b      	mov	r3, r5
 80030ca:	f04f 0000 	mov.w	r0, #0
 80030ce:	f04f 0100 	mov.w	r1, #0
 80030d2:	0159      	lsls	r1, r3, #5
 80030d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030d8:	0150      	lsls	r0, r2, #5
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4621      	mov	r1, r4
 80030e0:	1a51      	subs	r1, r2, r1
 80030e2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80030e4:	4629      	mov	r1, r5
 80030e6:	eb63 0301 	sbc.w	r3, r3, r1
 80030ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	f04f 0300 	mov.w	r3, #0
 80030f4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80030f8:	4649      	mov	r1, r9
 80030fa:	018b      	lsls	r3, r1, #6
 80030fc:	4641      	mov	r1, r8
 80030fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003102:	4641      	mov	r1, r8
 8003104:	018a      	lsls	r2, r1, #6
 8003106:	4641      	mov	r1, r8
 8003108:	ebb2 0a01 	subs.w	sl, r2, r1
 800310c:	4649      	mov	r1, r9
 800310e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	f04f 0300 	mov.w	r3, #0
 800311a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800311e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003122:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003126:	4692      	mov	sl, r2
 8003128:	469b      	mov	fp, r3
 800312a:	4623      	mov	r3, r4
 800312c:	eb1a 0303 	adds.w	r3, sl, r3
 8003130:	623b      	str	r3, [r7, #32]
 8003132:	462b      	mov	r3, r5
 8003134:	eb4b 0303 	adc.w	r3, fp, r3
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003146:	4629      	mov	r1, r5
 8003148:	028b      	lsls	r3, r1, #10
 800314a:	4621      	mov	r1, r4
 800314c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003150:	4621      	mov	r1, r4
 8003152:	028a      	lsls	r2, r1, #10
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800315c:	2200      	movs	r2, #0
 800315e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003160:	677a      	str	r2, [r7, #116]	@ 0x74
 8003162:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003166:	f7fd fdaf 	bl	8000cc8 <__aeabi_uldivmod>
 800316a:	4602      	mov	r2, r0
 800316c:	460b      	mov	r3, r1
 800316e:	4613      	mov	r3, r2
 8003170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003174:	4b41      	ldr	r3, [pc, #260]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	0c1b      	lsrs	r3, r3, #16
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	3301      	adds	r3, #1
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003186:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800318a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800318e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003192:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003196:	e0eb      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003198:	4b38      	ldr	r3, [pc, #224]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031a4:	4b35      	ldr	r3, [pc, #212]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d06b      	beq.n	8003288 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031b0:	4b32      	ldr	r3, [pc, #200]	@ (800327c <HAL_RCC_GetSysClockFreq+0x354>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	099b      	lsrs	r3, r3, #6
 80031b6:	2200      	movs	r2, #0
 80031b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80031bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80031c4:	2300      	movs	r3, #0
 80031c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80031c8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80031cc:	4622      	mov	r2, r4
 80031ce:	462b      	mov	r3, r5
 80031d0:	f04f 0000 	mov.w	r0, #0
 80031d4:	f04f 0100 	mov.w	r1, #0
 80031d8:	0159      	lsls	r1, r3, #5
 80031da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031de:	0150      	lsls	r0, r2, #5
 80031e0:	4602      	mov	r2, r0
 80031e2:	460b      	mov	r3, r1
 80031e4:	4621      	mov	r1, r4
 80031e6:	1a51      	subs	r1, r2, r1
 80031e8:	61b9      	str	r1, [r7, #24]
 80031ea:	4629      	mov	r1, r5
 80031ec:	eb63 0301 	sbc.w	r3, r3, r1
 80031f0:	61fb      	str	r3, [r7, #28]
 80031f2:	f04f 0200 	mov.w	r2, #0
 80031f6:	f04f 0300 	mov.w	r3, #0
 80031fa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80031fe:	4659      	mov	r1, fp
 8003200:	018b      	lsls	r3, r1, #6
 8003202:	4651      	mov	r1, sl
 8003204:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003208:	4651      	mov	r1, sl
 800320a:	018a      	lsls	r2, r1, #6
 800320c:	4651      	mov	r1, sl
 800320e:	ebb2 0801 	subs.w	r8, r2, r1
 8003212:	4659      	mov	r1, fp
 8003214:	eb63 0901 	sbc.w	r9, r3, r1
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003224:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003228:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800322c:	4690      	mov	r8, r2
 800322e:	4699      	mov	r9, r3
 8003230:	4623      	mov	r3, r4
 8003232:	eb18 0303 	adds.w	r3, r8, r3
 8003236:	613b      	str	r3, [r7, #16]
 8003238:	462b      	mov	r3, r5
 800323a:	eb49 0303 	adc.w	r3, r9, r3
 800323e:	617b      	str	r3, [r7, #20]
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800324c:	4629      	mov	r1, r5
 800324e:	024b      	lsls	r3, r1, #9
 8003250:	4621      	mov	r1, r4
 8003252:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003256:	4621      	mov	r1, r4
 8003258:	024a      	lsls	r2, r1, #9
 800325a:	4610      	mov	r0, r2
 800325c:	4619      	mov	r1, r3
 800325e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003262:	2200      	movs	r2, #0
 8003264:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003266:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003268:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800326c:	f7fd fd2c 	bl	8000cc8 <__aeabi_uldivmod>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4613      	mov	r3, r2
 8003276:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800327a:	e065      	b.n	8003348 <HAL_RCC_GetSysClockFreq+0x420>
 800327c:	40023800 	.word	0x40023800
 8003280:	00f42400 	.word	0x00f42400
 8003284:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003288:	4b3d      	ldr	r3, [pc, #244]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x458>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	099b      	lsrs	r3, r3, #6
 800328e:	2200      	movs	r2, #0
 8003290:	4618      	mov	r0, r3
 8003292:	4611      	mov	r1, r2
 8003294:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003298:	653b      	str	r3, [r7, #80]	@ 0x50
 800329a:	2300      	movs	r3, #0
 800329c:	657b      	str	r3, [r7, #84]	@ 0x54
 800329e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80032a2:	4642      	mov	r2, r8
 80032a4:	464b      	mov	r3, r9
 80032a6:	f04f 0000 	mov.w	r0, #0
 80032aa:	f04f 0100 	mov.w	r1, #0
 80032ae:	0159      	lsls	r1, r3, #5
 80032b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b4:	0150      	lsls	r0, r2, #5
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4641      	mov	r1, r8
 80032bc:	1a51      	subs	r1, r2, r1
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	4649      	mov	r1, r9
 80032c2:	eb63 0301 	sbc.w	r3, r3, r1
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	f04f 0300 	mov.w	r3, #0
 80032d0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80032d4:	4659      	mov	r1, fp
 80032d6:	018b      	lsls	r3, r1, #6
 80032d8:	4651      	mov	r1, sl
 80032da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032de:	4651      	mov	r1, sl
 80032e0:	018a      	lsls	r2, r1, #6
 80032e2:	4651      	mov	r1, sl
 80032e4:	1a54      	subs	r4, r2, r1
 80032e6:	4659      	mov	r1, fp
 80032e8:	eb63 0501 	sbc.w	r5, r3, r1
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	00eb      	lsls	r3, r5, #3
 80032f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032fa:	00e2      	lsls	r2, r4, #3
 80032fc:	4614      	mov	r4, r2
 80032fe:	461d      	mov	r5, r3
 8003300:	4643      	mov	r3, r8
 8003302:	18e3      	adds	r3, r4, r3
 8003304:	603b      	str	r3, [r7, #0]
 8003306:	464b      	mov	r3, r9
 8003308:	eb45 0303 	adc.w	r3, r5, r3
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	f04f 0200 	mov.w	r2, #0
 8003312:	f04f 0300 	mov.w	r3, #0
 8003316:	e9d7 4500 	ldrd	r4, r5, [r7]
 800331a:	4629      	mov	r1, r5
 800331c:	028b      	lsls	r3, r1, #10
 800331e:	4621      	mov	r1, r4
 8003320:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003324:	4621      	mov	r1, r4
 8003326:	028a      	lsls	r2, r1, #10
 8003328:	4610      	mov	r0, r2
 800332a:	4619      	mov	r1, r3
 800332c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003330:	2200      	movs	r2, #0
 8003332:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003334:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003336:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800333a:	f7fd fcc5 	bl	8000cc8 <__aeabi_uldivmod>
 800333e:	4602      	mov	r2, r0
 8003340:	460b      	mov	r3, r1
 8003342:	4613      	mov	r3, r2
 8003344:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003348:	4b0d      	ldr	r3, [pc, #52]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x458>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	0f1b      	lsrs	r3, r3, #28
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003356:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800335a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800335e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003366:	e003      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003368:	4b06      	ldr	r3, [pc, #24]	@ (8003384 <HAL_RCC_GetSysClockFreq+0x45c>)
 800336a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800336e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003370:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003374:	4618      	mov	r0, r3
 8003376:	37b8      	adds	r7, #184	@ 0xb8
 8003378:	46bd      	mov	sp, r7
 800337a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800337e:	bf00      	nop
 8003380:	40023800 	.word	0x40023800
 8003384:	00f42400 	.word	0x00f42400

08003388 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e28d      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 8083 	beq.w	80034ae <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80033a8:	4b94      	ldr	r3, [pc, #592]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 030c 	and.w	r3, r3, #12
 80033b0:	2b04      	cmp	r3, #4
 80033b2:	d019      	beq.n	80033e8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80033b4:	4b91      	ldr	r3, [pc, #580]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 030c 	and.w	r3, r3, #12
        || \
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80033c0:	4b8e      	ldr	r3, [pc, #568]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033cc:	d00c      	beq.n	80033e8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ce:	4b8b      	ldr	r3, [pc, #556]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80033d6:	2b0c      	cmp	r3, #12
 80033d8:	d112      	bne.n	8003400 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033da:	4b88      	ldr	r3, [pc, #544]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033e6:	d10b      	bne.n	8003400 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e8:	4b84      	ldr	r3, [pc, #528]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d05b      	beq.n	80034ac <HAL_RCC_OscConfig+0x124>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d157      	bne.n	80034ac <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e25a      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003408:	d106      	bne.n	8003418 <HAL_RCC_OscConfig+0x90>
 800340a:	4b7c      	ldr	r3, [pc, #496]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a7b      	ldr	r2, [pc, #492]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003414:	6013      	str	r3, [r2, #0]
 8003416:	e01d      	b.n	8003454 <HAL_RCC_OscConfig+0xcc>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003420:	d10c      	bne.n	800343c <HAL_RCC_OscConfig+0xb4>
 8003422:	4b76      	ldr	r3, [pc, #472]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a75      	ldr	r2, [pc, #468]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003428:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	4b73      	ldr	r3, [pc, #460]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a72      	ldr	r2, [pc, #456]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	e00b      	b.n	8003454 <HAL_RCC_OscConfig+0xcc>
 800343c:	4b6f      	ldr	r3, [pc, #444]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a6e      	ldr	r2, [pc, #440]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003442:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	4b6c      	ldr	r3, [pc, #432]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a6b      	ldr	r2, [pc, #428]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 800344e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d013      	beq.n	8003484 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345c:	f7fe fd72 	bl	8001f44 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003464:	f7fe fd6e 	bl	8001f44 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b64      	cmp	r3, #100	@ 0x64
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e21f      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003476:	4b61      	ldr	r3, [pc, #388]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0xdc>
 8003482:	e014      	b.n	80034ae <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003484:	f7fe fd5e 	bl	8001f44 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800348c:	f7fe fd5a 	bl	8001f44 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b64      	cmp	r3, #100	@ 0x64
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e20b      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349e:	4b57      	ldr	r3, [pc, #348]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f0      	bne.n	800348c <HAL_RCC_OscConfig+0x104>
 80034aa:	e000      	b.n	80034ae <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d06f      	beq.n	800359a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80034ba:	4b50      	ldr	r3, [pc, #320]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 030c 	and.w	r3, r3, #12
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d017      	beq.n	80034f6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80034c6:	4b4d      	ldr	r3, [pc, #308]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f003 030c 	and.w	r3, r3, #12
        || \
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d105      	bne.n	80034de <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80034d2:	4b4a      	ldr	r3, [pc, #296]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00b      	beq.n	80034f6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034de:	4b47      	ldr	r3, [pc, #284]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80034e6:	2b0c      	cmp	r3, #12
 80034e8:	d11c      	bne.n	8003524 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ea:	4b44      	ldr	r3, [pc, #272]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d116      	bne.n	8003524 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f6:	4b41      	ldr	r3, [pc, #260]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d005      	beq.n	800350e <HAL_RCC_OscConfig+0x186>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d001      	beq.n	800350e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e1d3      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350e:	4b3b      	ldr	r3, [pc, #236]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4937      	ldr	r1, [pc, #220]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 800351e:	4313      	orrs	r3, r2
 8003520:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003522:	e03a      	b.n	800359a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d020      	beq.n	800356e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800352c:	4b34      	ldr	r3, [pc, #208]	@ (8003600 <HAL_RCC_OscConfig+0x278>)
 800352e:	2201      	movs	r2, #1
 8003530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003532:	f7fe fd07 	bl	8001f44 <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003538:	e008      	b.n	800354c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800353a:	f7fe fd03 	bl	8001f44 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d901      	bls.n	800354c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e1b4      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354c:	4b2b      	ldr	r3, [pc, #172]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0f0      	beq.n	800353a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003558:	4b28      	ldr	r3, [pc, #160]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	4925      	ldr	r1, [pc, #148]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003568:	4313      	orrs	r3, r2
 800356a:	600b      	str	r3, [r1, #0]
 800356c:	e015      	b.n	800359a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800356e:	4b24      	ldr	r3, [pc, #144]	@ (8003600 <HAL_RCC_OscConfig+0x278>)
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003574:	f7fe fce6 	bl	8001f44 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800357c:	f7fe fce2 	bl	8001f44 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e193      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358e:	4b1b      	ldr	r3, [pc, #108]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1f0      	bne.n	800357c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d036      	beq.n	8003614 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d016      	beq.n	80035dc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ae:	4b15      	ldr	r3, [pc, #84]	@ (8003604 <HAL_RCC_OscConfig+0x27c>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b4:	f7fe fcc6 	bl	8001f44 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035bc:	f7fe fcc2 	bl	8001f44 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e173      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ce:	4b0b      	ldr	r3, [pc, #44]	@ (80035fc <HAL_RCC_OscConfig+0x274>)
 80035d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f0      	beq.n	80035bc <HAL_RCC_OscConfig+0x234>
 80035da:	e01b      	b.n	8003614 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035dc:	4b09      	ldr	r3, [pc, #36]	@ (8003604 <HAL_RCC_OscConfig+0x27c>)
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e2:	f7fe fcaf 	bl	8001f44 <HAL_GetTick>
 80035e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035e8:	e00e      	b.n	8003608 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ea:	f7fe fcab 	bl	8001f44 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d907      	bls.n	8003608 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e15c      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
 80035fc:	40023800 	.word	0x40023800
 8003600:	42470000 	.word	0x42470000
 8003604:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003608:	4b8a      	ldr	r3, [pc, #552]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 800360a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1ea      	bne.n	80035ea <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	2b00      	cmp	r3, #0
 800361e:	f000 8097 	beq.w	8003750 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003622:	2300      	movs	r3, #0
 8003624:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003626:	4b83      	ldr	r3, [pc, #524]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 8003628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10f      	bne.n	8003652 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	4b7f      	ldr	r3, [pc, #508]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	4a7e      	ldr	r2, [pc, #504]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 800363c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003640:	6413      	str	r3, [r2, #64]	@ 0x40
 8003642:	4b7c      	ldr	r3, [pc, #496]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 8003644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800364e:	2301      	movs	r3, #1
 8003650:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003652:	4b79      	ldr	r3, [pc, #484]	@ (8003838 <HAL_RCC_OscConfig+0x4b0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d118      	bne.n	8003690 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800365e:	4b76      	ldr	r3, [pc, #472]	@ (8003838 <HAL_RCC_OscConfig+0x4b0>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a75      	ldr	r2, [pc, #468]	@ (8003838 <HAL_RCC_OscConfig+0x4b0>)
 8003664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003668:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800366a:	f7fe fc6b 	bl	8001f44 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003672:	f7fe fc67 	bl	8001f44 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e118      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003684:	4b6c      	ldr	r3, [pc, #432]	@ (8003838 <HAL_RCC_OscConfig+0x4b0>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	d0f0      	beq.n	8003672 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d106      	bne.n	80036a6 <HAL_RCC_OscConfig+0x31e>
 8003698:	4b66      	ldr	r3, [pc, #408]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800369c:	4a65      	ldr	r2, [pc, #404]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 800369e:	f043 0301 	orr.w	r3, r3, #1
 80036a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036a4:	e01c      	b.n	80036e0 <HAL_RCC_OscConfig+0x358>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b05      	cmp	r3, #5
 80036ac:	d10c      	bne.n	80036c8 <HAL_RCC_OscConfig+0x340>
 80036ae:	4b61      	ldr	r3, [pc, #388]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b2:	4a60      	ldr	r2, [pc, #384]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036b4:	f043 0304 	orr.w	r3, r3, #4
 80036b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ba:	4b5e      	ldr	r3, [pc, #376]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036be:	4a5d      	ldr	r2, [pc, #372]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036c6:	e00b      	b.n	80036e0 <HAL_RCC_OscConfig+0x358>
 80036c8:	4b5a      	ldr	r3, [pc, #360]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036cc:	4a59      	ldr	r2, [pc, #356]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036ce:	f023 0301 	bic.w	r3, r3, #1
 80036d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d4:	4b57      	ldr	r3, [pc, #348]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d8:	4a56      	ldr	r2, [pc, #344]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80036da:	f023 0304 	bic.w	r3, r3, #4
 80036de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d015      	beq.n	8003714 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7fe fc2c 	bl	8001f44 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ee:	e00a      	b.n	8003706 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036f0:	f7fe fc28 	bl	8001f44 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fe:	4293      	cmp	r3, r2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e0d7      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003706:	4b4b      	ldr	r3, [pc, #300]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 8003708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d0ee      	beq.n	80036f0 <HAL_RCC_OscConfig+0x368>
 8003712:	e014      	b.n	800373e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003714:	f7fe fc16 	bl	8001f44 <HAL_GetTick>
 8003718:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371a:	e00a      	b.n	8003732 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800371c:	f7fe fc12 	bl	8001f44 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800372a:	4293      	cmp	r3, r2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e0c1      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003732:	4b40      	ldr	r3, [pc, #256]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 8003734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1ee      	bne.n	800371c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800373e:	7dfb      	ldrb	r3, [r7, #23]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d105      	bne.n	8003750 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003744:	4b3b      	ldr	r3, [pc, #236]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 8003746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003748:	4a3a      	ldr	r2, [pc, #232]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 800374a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800374e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80ad 	beq.w	80038b4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800375a:	4b36      	ldr	r3, [pc, #216]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 030c 	and.w	r3, r3, #12
 8003762:	2b08      	cmp	r3, #8
 8003764:	d060      	beq.n	8003828 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d145      	bne.n	80037fa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800376e:	4b33      	ldr	r3, [pc, #204]	@ (800383c <HAL_RCC_OscConfig+0x4b4>)
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003774:	f7fe fbe6 	bl	8001f44 <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800377c:	f7fe fbe2 	bl	8001f44 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e093      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800378e:	4b29      	ldr	r3, [pc, #164]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	69da      	ldr	r2, [r3, #28]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a8:	019b      	lsls	r3, r3, #6
 80037aa:	431a      	orrs	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b0:	085b      	lsrs	r3, r3, #1
 80037b2:	3b01      	subs	r3, #1
 80037b4:	041b      	lsls	r3, r3, #16
 80037b6:	431a      	orrs	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037bc:	061b      	lsls	r3, r3, #24
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c4:	071b      	lsls	r3, r3, #28
 80037c6:	491b      	ldr	r1, [pc, #108]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037cc:	4b1b      	ldr	r3, [pc, #108]	@ (800383c <HAL_RCC_OscConfig+0x4b4>)
 80037ce:	2201      	movs	r2, #1
 80037d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d2:	f7fe fbb7 	bl	8001f44 <HAL_GetTick>
 80037d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d8:	e008      	b.n	80037ec <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037da:	f7fe fbb3 	bl	8001f44 <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e064      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ec:	4b11      	ldr	r3, [pc, #68]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d0f0      	beq.n	80037da <HAL_RCC_OscConfig+0x452>
 80037f8:	e05c      	b.n	80038b4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037fa:	4b10      	ldr	r3, [pc, #64]	@ (800383c <HAL_RCC_OscConfig+0x4b4>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7fe fba0 	bl	8001f44 <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003808:	f7fe fb9c 	bl	8001f44 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e04d      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800381a:	4b06      	ldr	r3, [pc, #24]	@ (8003834 <HAL_RCC_OscConfig+0x4ac>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f0      	bne.n	8003808 <HAL_RCC_OscConfig+0x480>
 8003826:	e045      	b.n	80038b4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d107      	bne.n	8003840 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e040      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
 8003834:	40023800 	.word	0x40023800
 8003838:	40007000 	.word	0x40007000
 800383c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003840:	4b1f      	ldr	r3, [pc, #124]	@ (80038c0 <HAL_RCC_OscConfig+0x538>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d030      	beq.n	80038b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003858:	429a      	cmp	r2, r3
 800385a:	d129      	bne.n	80038b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003866:	429a      	cmp	r2, r3
 8003868:	d122      	bne.n	80038b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003870:	4013      	ands	r3, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003876:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003878:	4293      	cmp	r3, r2
 800387a:	d119      	bne.n	80038b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	085b      	lsrs	r3, r3, #1
 8003888:	3b01      	subs	r3, #1
 800388a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800388c:	429a      	cmp	r2, r3
 800388e:	d10f      	bne.n	80038b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800389c:	429a      	cmp	r2, r3
 800389e:	d107      	bne.n	80038b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e000      	b.n	80038b6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3718      	adds	r7, #24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40023800 	.word	0x40023800

080038c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e041      	b.n	800395a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7fd febe 	bl	800166c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2202      	movs	r2, #2
 80038f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3304      	adds	r3, #4
 8003900:	4619      	mov	r1, r3
 8003902:	4610      	mov	r0, r2
 8003904:	f000 fefc 	bl	8004700 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b01      	cmp	r3, #1
 8003976:	d001      	beq.n	800397c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e04e      	b.n	8003a1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2202      	movs	r2, #2
 8003980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f042 0201 	orr.w	r2, r2, #1
 8003992:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a23      	ldr	r2, [pc, #140]	@ (8003a28 <HAL_TIM_Base_Start_IT+0xc4>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d022      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x80>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a6:	d01d      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x80>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a1f      	ldr	r2, [pc, #124]	@ (8003a2c <HAL_TIM_Base_Start_IT+0xc8>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d018      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x80>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003a30 <HAL_TIM_Base_Start_IT+0xcc>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d013      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x80>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003a34 <HAL_TIM_Base_Start_IT+0xd0>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d00e      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x80>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003a38 <HAL_TIM_Base_Start_IT+0xd4>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d009      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x80>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a19      	ldr	r2, [pc, #100]	@ (8003a3c <HAL_TIM_Base_Start_IT+0xd8>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d004      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x80>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a18      	ldr	r2, [pc, #96]	@ (8003a40 <HAL_TIM_Base_Start_IT+0xdc>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d111      	bne.n	8003a08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 0307 	and.w	r3, r3, #7
 80039ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2b06      	cmp	r3, #6
 80039f4:	d010      	beq.n	8003a18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f042 0201 	orr.w	r2, r2, #1
 8003a04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a06:	e007      	b.n	8003a18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0201 	orr.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	40010000 	.word	0x40010000
 8003a2c:	40000400 	.word	0x40000400
 8003a30:	40000800 	.word	0x40000800
 8003a34:	40000c00 	.word	0x40000c00
 8003a38:	40010400 	.word	0x40010400
 8003a3c:	40014000 	.word	0x40014000
 8003a40:	40001800 	.word	0x40001800

08003a44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e041      	b.n	8003ada <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d106      	bne.n	8003a70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f839 	bl	8003ae2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	4619      	mov	r1, r3
 8003a82:	4610      	mov	r0, r2
 8003a84:	f000 fe3c 	bl	8004700 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
	...

08003af8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d109      	bne.n	8003b1c <HAL_TIM_PWM_Start+0x24>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	bf14      	ite	ne
 8003b14:	2301      	movne	r3, #1
 8003b16:	2300      	moveq	r3, #0
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	e022      	b.n	8003b62 <HAL_TIM_PWM_Start+0x6a>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d109      	bne.n	8003b36 <HAL_TIM_PWM_Start+0x3e>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	bf14      	ite	ne
 8003b2e:	2301      	movne	r3, #1
 8003b30:	2300      	moveq	r3, #0
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	e015      	b.n	8003b62 <HAL_TIM_PWM_Start+0x6a>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d109      	bne.n	8003b50 <HAL_TIM_PWM_Start+0x58>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	bf14      	ite	ne
 8003b48:	2301      	movne	r3, #1
 8003b4a:	2300      	moveq	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	e008      	b.n	8003b62 <HAL_TIM_PWM_Start+0x6a>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	bf14      	ite	ne
 8003b5c:	2301      	movne	r3, #1
 8003b5e:	2300      	moveq	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e07c      	b.n	8003c64 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d104      	bne.n	8003b7a <HAL_TIM_PWM_Start+0x82>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b78:	e013      	b.n	8003ba2 <HAL_TIM_PWM_Start+0xaa>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d104      	bne.n	8003b8a <HAL_TIM_PWM_Start+0x92>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b88:	e00b      	b.n	8003ba2 <HAL_TIM_PWM_Start+0xaa>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d104      	bne.n	8003b9a <HAL_TIM_PWM_Start+0xa2>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2202      	movs	r2, #2
 8003b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b98:	e003      	b.n	8003ba2 <HAL_TIM_PWM_Start+0xaa>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	6839      	ldr	r1, [r7, #0]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f001 fa5a 	bl	8005064 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8003c6c <HAL_TIM_PWM_Start+0x174>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d004      	beq.n	8003bc4 <HAL_TIM_PWM_Start+0xcc>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a2c      	ldr	r2, [pc, #176]	@ (8003c70 <HAL_TIM_PWM_Start+0x178>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d101      	bne.n	8003bc8 <HAL_TIM_PWM_Start+0xd0>
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e000      	b.n	8003bca <HAL_TIM_PWM_Start+0xd2>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d007      	beq.n	8003bde <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bdc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a22      	ldr	r2, [pc, #136]	@ (8003c6c <HAL_TIM_PWM_Start+0x174>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d022      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x136>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bf0:	d01d      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x136>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8003c74 <HAL_TIM_PWM_Start+0x17c>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d018      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x136>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a1d      	ldr	r2, [pc, #116]	@ (8003c78 <HAL_TIM_PWM_Start+0x180>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d013      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x136>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003c7c <HAL_TIM_PWM_Start+0x184>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00e      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x136>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a16      	ldr	r2, [pc, #88]	@ (8003c70 <HAL_TIM_PWM_Start+0x178>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d009      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x136>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a18      	ldr	r2, [pc, #96]	@ (8003c80 <HAL_TIM_PWM_Start+0x188>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d004      	beq.n	8003c2e <HAL_TIM_PWM_Start+0x136>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a16      	ldr	r2, [pc, #88]	@ (8003c84 <HAL_TIM_PWM_Start+0x18c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d111      	bne.n	8003c52 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2b06      	cmp	r3, #6
 8003c3e:	d010      	beq.n	8003c62 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0201 	orr.w	r2, r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c50:	e007      	b.n	8003c62 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f042 0201 	orr.w	r2, r2, #1
 8003c60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40010000 	.word	0x40010000
 8003c70:	40010400 	.word	0x40010400
 8003c74:	40000400 	.word	0x40000400
 8003c78:	40000800 	.word	0x40000800
 8003c7c:	40000c00 	.word	0x40000c00
 8003c80:	40014000 	.word	0x40014000
 8003c84:	40001800 	.word	0x40001800

08003c88 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e041      	b.n	8003d1e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d106      	bne.n	8003cb4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f839 	bl	8003d26 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4610      	mov	r0, r2
 8003cc8:	f000 fd1a 	bl	8004700 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b083      	sub	sp, #12
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003d2e:	bf00      	nop
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
	...

08003d3c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d46:	2300      	movs	r3, #0
 8003d48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d104      	bne.n	8003d5a <HAL_TIM_IC_Start_IT+0x1e>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	e013      	b.n	8003d82 <HAL_TIM_IC_Start_IT+0x46>
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	2b04      	cmp	r3, #4
 8003d5e:	d104      	bne.n	8003d6a <HAL_TIM_IC_Start_IT+0x2e>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	e00b      	b.n	8003d82 <HAL_TIM_IC_Start_IT+0x46>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d104      	bne.n	8003d7a <HAL_TIM_IC_Start_IT+0x3e>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	e003      	b.n	8003d82 <HAL_TIM_IC_Start_IT+0x46>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d104      	bne.n	8003d94 <HAL_TIM_IC_Start_IT+0x58>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	e013      	b.n	8003dbc <HAL_TIM_IC_Start_IT+0x80>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	2b04      	cmp	r3, #4
 8003d98:	d104      	bne.n	8003da4 <HAL_TIM_IC_Start_IT+0x68>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	e00b      	b.n	8003dbc <HAL_TIM_IC_Start_IT+0x80>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2b08      	cmp	r3, #8
 8003da8:	d104      	bne.n	8003db4 <HAL_TIM_IC_Start_IT+0x78>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	e003      	b.n	8003dbc <HAL_TIM_IC_Start_IT+0x80>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dbe:	7bbb      	ldrb	r3, [r7, #14]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d102      	bne.n	8003dca <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003dc4:	7b7b      	ldrb	r3, [r7, #13]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d001      	beq.n	8003dce <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e0cc      	b.n	8003f68 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d104      	bne.n	8003dde <HAL_TIM_IC_Start_IT+0xa2>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ddc:	e013      	b.n	8003e06 <HAL_TIM_IC_Start_IT+0xca>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	2b04      	cmp	r3, #4
 8003de2:	d104      	bne.n	8003dee <HAL_TIM_IC_Start_IT+0xb2>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dec:	e00b      	b.n	8003e06 <HAL_TIM_IC_Start_IT+0xca>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d104      	bne.n	8003dfe <HAL_TIM_IC_Start_IT+0xc2>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dfc:	e003      	b.n	8003e06 <HAL_TIM_IC_Start_IT+0xca>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2202      	movs	r2, #2
 8003e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d104      	bne.n	8003e16 <HAL_TIM_IC_Start_IT+0xda>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e14:	e013      	b.n	8003e3e <HAL_TIM_IC_Start_IT+0x102>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d104      	bne.n	8003e26 <HAL_TIM_IC_Start_IT+0xea>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e24:	e00b      	b.n	8003e3e <HAL_TIM_IC_Start_IT+0x102>
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	2b08      	cmp	r3, #8
 8003e2a:	d104      	bne.n	8003e36 <HAL_TIM_IC_Start_IT+0xfa>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2202      	movs	r2, #2
 8003e30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e34:	e003      	b.n	8003e3e <HAL_TIM_IC_Start_IT+0x102>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2202      	movs	r2, #2
 8003e3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2b0c      	cmp	r3, #12
 8003e42:	d841      	bhi.n	8003ec8 <HAL_TIM_IC_Start_IT+0x18c>
 8003e44:	a201      	add	r2, pc, #4	@ (adr r2, 8003e4c <HAL_TIM_IC_Start_IT+0x110>)
 8003e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4a:	bf00      	nop
 8003e4c:	08003e81 	.word	0x08003e81
 8003e50:	08003ec9 	.word	0x08003ec9
 8003e54:	08003ec9 	.word	0x08003ec9
 8003e58:	08003ec9 	.word	0x08003ec9
 8003e5c:	08003e93 	.word	0x08003e93
 8003e60:	08003ec9 	.word	0x08003ec9
 8003e64:	08003ec9 	.word	0x08003ec9
 8003e68:	08003ec9 	.word	0x08003ec9
 8003e6c:	08003ea5 	.word	0x08003ea5
 8003e70:	08003ec9 	.word	0x08003ec9
 8003e74:	08003ec9 	.word	0x08003ec9
 8003e78:	08003ec9 	.word	0x08003ec9
 8003e7c:	08003eb7 	.word	0x08003eb7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0202 	orr.w	r2, r2, #2
 8003e8e:	60da      	str	r2, [r3, #12]
      break;
 8003e90:	e01d      	b.n	8003ece <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68da      	ldr	r2, [r3, #12]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f042 0204 	orr.w	r2, r2, #4
 8003ea0:	60da      	str	r2, [r3, #12]
      break;
 8003ea2:	e014      	b.n	8003ece <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68da      	ldr	r2, [r3, #12]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f042 0208 	orr.w	r2, r2, #8
 8003eb2:	60da      	str	r2, [r3, #12]
      break;
 8003eb4:	e00b      	b.n	8003ece <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68da      	ldr	r2, [r3, #12]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f042 0210 	orr.w	r2, r2, #16
 8003ec4:	60da      	str	r2, [r3, #12]
      break;
 8003ec6:	e002      	b.n	8003ece <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	73fb      	strb	r3, [r7, #15]
      break;
 8003ecc:	bf00      	nop
  }

  if (status == HAL_OK)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d148      	bne.n	8003f66 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	6839      	ldr	r1, [r7, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f001 f8c1 	bl	8005064 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a22      	ldr	r2, [pc, #136]	@ (8003f70 <HAL_TIM_IC_Start_IT+0x234>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d022      	beq.n	8003f32 <HAL_TIM_IC_Start_IT+0x1f6>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ef4:	d01d      	beq.n	8003f32 <HAL_TIM_IC_Start_IT+0x1f6>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a1e      	ldr	r2, [pc, #120]	@ (8003f74 <HAL_TIM_IC_Start_IT+0x238>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d018      	beq.n	8003f32 <HAL_TIM_IC_Start_IT+0x1f6>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a1c      	ldr	r2, [pc, #112]	@ (8003f78 <HAL_TIM_IC_Start_IT+0x23c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d013      	beq.n	8003f32 <HAL_TIM_IC_Start_IT+0x1f6>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8003f7c <HAL_TIM_IC_Start_IT+0x240>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d00e      	beq.n	8003f32 <HAL_TIM_IC_Start_IT+0x1f6>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a19      	ldr	r2, [pc, #100]	@ (8003f80 <HAL_TIM_IC_Start_IT+0x244>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d009      	beq.n	8003f32 <HAL_TIM_IC_Start_IT+0x1f6>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a18      	ldr	r2, [pc, #96]	@ (8003f84 <HAL_TIM_IC_Start_IT+0x248>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d004      	beq.n	8003f32 <HAL_TIM_IC_Start_IT+0x1f6>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a16      	ldr	r2, [pc, #88]	@ (8003f88 <HAL_TIM_IC_Start_IT+0x24c>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d111      	bne.n	8003f56 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2b06      	cmp	r3, #6
 8003f42:	d010      	beq.n	8003f66 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0201 	orr.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f54:	e007      	b.n	8003f66 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f042 0201 	orr.w	r2, r2, #1
 8003f64:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40010000 	.word	0x40010000
 8003f74:	40000400 	.word	0x40000400
 8003f78:	40000800 	.word	0x40000800
 8003f7c:	40000c00 	.word	0x40000c00
 8003f80:	40010400 	.word	0x40010400
 8003f84:	40014000 	.word	0x40014000
 8003f88:	40001800 	.word	0x40001800

08003f8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d020      	beq.n	8003ff0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d01b      	beq.n	8003ff0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f06f 0202 	mvn.w	r2, #2
 8003fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	f003 0303 	and.w	r3, r3, #3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7fd f878 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
 8003fdc:	e005      	b.n	8003fea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 fb70 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 fb77 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f003 0304 	and.w	r3, r3, #4
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d020      	beq.n	800403c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f003 0304 	and.w	r3, r3, #4
 8004000:	2b00      	cmp	r3, #0
 8004002:	d01b      	beq.n	800403c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f06f 0204 	mvn.w	r2, #4
 800400c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2202      	movs	r2, #2
 8004012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800401e:	2b00      	cmp	r3, #0
 8004020:	d003      	beq.n	800402a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7fd f852 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
 8004028:	e005      	b.n	8004036 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 fb4a 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f000 fb51 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d020      	beq.n	8004088 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d01b      	beq.n	8004088 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f06f 0208 	mvn.w	r2, #8
 8004058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2204      	movs	r2, #4
 800405e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	69db      	ldr	r3, [r3, #28]
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fd f82c 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
 8004074:	e005      	b.n	8004082 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fb24 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fb2b 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f003 0310 	and.w	r3, r3, #16
 800408e:	2b00      	cmp	r3, #0
 8004090:	d020      	beq.n	80040d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f003 0310 	and.w	r3, r3, #16
 8004098:	2b00      	cmp	r3, #0
 800409a:	d01b      	beq.n	80040d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0210 	mvn.w	r2, #16
 80040a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2208      	movs	r2, #8
 80040aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fd f806 	bl	80010cc <HAL_TIM_IC_CaptureCallback>
 80040c0:	e005      	b.n	80040ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fafe 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 fb05 	bl	80046d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00c      	beq.n	80040f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d007      	beq.n	80040f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f06f 0201 	mvn.w	r2, #1
 80040f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f7fd fa76 	bl	80015e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00c      	beq.n	800411c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004108:	2b00      	cmp	r3, #0
 800410a:	d007      	beq.n	800411c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f001 f850 	bl	80051bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00c      	beq.n	8004140 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800412c:	2b00      	cmp	r3, #0
 800412e:	d007      	beq.n	8004140 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 fad6 	bl	80046ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00c      	beq.n	8004164 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f003 0320 	and.w	r3, r3, #32
 8004150:	2b00      	cmp	r3, #0
 8004152:	d007      	beq.n	8004164 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f06f 0220 	mvn.w	r2, #32
 800415c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f001 f822 	bl	80051a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004164:	bf00      	nop
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004178:	2300      	movs	r3, #0
 800417a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004182:	2b01      	cmp	r3, #1
 8004184:	d101      	bne.n	800418a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004186:	2302      	movs	r3, #2
 8004188:	e088      	b.n	800429c <HAL_TIM_IC_ConfigChannel+0x130>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d11b      	bne.n	80041d0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80041a8:	f000 fd98 	bl	8004cdc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699a      	ldr	r2, [r3, #24]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 020c 	bic.w	r2, r2, #12
 80041ba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6999      	ldr	r1, [r3, #24]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	689a      	ldr	r2, [r3, #8]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	619a      	str	r2, [r3, #24]
 80041ce:	e060      	b.n	8004292 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d11c      	bne.n	8004210 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80041e6:	f000 fe1c 	bl	8004e22 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	699a      	ldr	r2, [r3, #24]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80041f8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6999      	ldr	r1, [r3, #24]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	021a      	lsls	r2, r3, #8
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	619a      	str	r2, [r3, #24]
 800420e:	e040      	b.n	8004292 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b08      	cmp	r3, #8
 8004214:	d11b      	bne.n	800424e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004226:	f000 fe69 	bl	8004efc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	69da      	ldr	r2, [r3, #28]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 020c 	bic.w	r2, r2, #12
 8004238:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69d9      	ldr	r1, [r3, #28]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	61da      	str	r2, [r3, #28]
 800424c:	e021      	b.n	8004292 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b0c      	cmp	r3, #12
 8004252:	d11c      	bne.n	800428e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004264:	f000 fe86 	bl	8004f74 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	69da      	ldr	r2, [r3, #28]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004276:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	69d9      	ldr	r1, [r3, #28]
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	021a      	lsls	r2, r3, #8
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	430a      	orrs	r2, r1
 800428a:	61da      	str	r2, [r3, #28]
 800428c:	e001      	b.n	8004292 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800429a:	7dfb      	ldrb	r3, [r7, #23]
}
 800429c:	4618      	mov	r0, r3
 800429e:	3718      	adds	r7, #24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d101      	bne.n	80042c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042be:	2302      	movs	r3, #2
 80042c0:	e0ae      	b.n	8004420 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b0c      	cmp	r3, #12
 80042ce:	f200 809f 	bhi.w	8004410 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80042d2:	a201      	add	r2, pc, #4	@ (adr r2, 80042d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d8:	0800430d 	.word	0x0800430d
 80042dc:	08004411 	.word	0x08004411
 80042e0:	08004411 	.word	0x08004411
 80042e4:	08004411 	.word	0x08004411
 80042e8:	0800434d 	.word	0x0800434d
 80042ec:	08004411 	.word	0x08004411
 80042f0:	08004411 	.word	0x08004411
 80042f4:	08004411 	.word	0x08004411
 80042f8:	0800438f 	.word	0x0800438f
 80042fc:	08004411 	.word	0x08004411
 8004300:	08004411 	.word	0x08004411
 8004304:	08004411 	.word	0x08004411
 8004308:	080043cf 	.word	0x080043cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68b9      	ldr	r1, [r7, #8]
 8004312:	4618      	mov	r0, r3
 8004314:	f000 faa0 	bl	8004858 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f042 0208 	orr.w	r2, r2, #8
 8004326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699a      	ldr	r2, [r3, #24]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0204 	bic.w	r2, r2, #4
 8004336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6999      	ldr	r1, [r3, #24]
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	691a      	ldr	r2, [r3, #16]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	619a      	str	r2, [r3, #24]
      break;
 800434a:	e064      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68b9      	ldr	r1, [r7, #8]
 8004352:	4618      	mov	r0, r3
 8004354:	f000 faf0 	bl	8004938 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	699a      	ldr	r2, [r3, #24]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004366:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699a      	ldr	r2, [r3, #24]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004376:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	6999      	ldr	r1, [r3, #24]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	021a      	lsls	r2, r3, #8
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	430a      	orrs	r2, r1
 800438a:	619a      	str	r2, [r3, #24]
      break;
 800438c:	e043      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68b9      	ldr	r1, [r7, #8]
 8004394:	4618      	mov	r0, r3
 8004396:	f000 fb45 	bl	8004a24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69da      	ldr	r2, [r3, #28]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f042 0208 	orr.w	r2, r2, #8
 80043a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69da      	ldr	r2, [r3, #28]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0204 	bic.w	r2, r2, #4
 80043b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	69d9      	ldr	r1, [r3, #28]
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	691a      	ldr	r2, [r3, #16]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	430a      	orrs	r2, r1
 80043ca:	61da      	str	r2, [r3, #28]
      break;
 80043cc:	e023      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68b9      	ldr	r1, [r7, #8]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 fb99 	bl	8004b0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	69da      	ldr	r2, [r3, #28]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	69da      	ldr	r2, [r3, #28]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	69d9      	ldr	r1, [r3, #28]
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	021a      	lsls	r2, r3, #8
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	430a      	orrs	r2, r1
 800440c:	61da      	str	r2, [r3, #28]
      break;
 800440e:	e002      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	75fb      	strb	r3, [r7, #23]
      break;
 8004414:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800441e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800443c:	2b01      	cmp	r3, #1
 800443e:	d101      	bne.n	8004444 <HAL_TIM_ConfigClockSource+0x1c>
 8004440:	2302      	movs	r3, #2
 8004442:	e0b4      	b.n	80045ae <HAL_TIM_ConfigClockSource+0x186>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2202      	movs	r2, #2
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800446a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800447c:	d03e      	beq.n	80044fc <HAL_TIM_ConfigClockSource+0xd4>
 800447e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004482:	f200 8087 	bhi.w	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 8004486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800448a:	f000 8086 	beq.w	800459a <HAL_TIM_ConfigClockSource+0x172>
 800448e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004492:	d87f      	bhi.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 8004494:	2b70      	cmp	r3, #112	@ 0x70
 8004496:	d01a      	beq.n	80044ce <HAL_TIM_ConfigClockSource+0xa6>
 8004498:	2b70      	cmp	r3, #112	@ 0x70
 800449a:	d87b      	bhi.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 800449c:	2b60      	cmp	r3, #96	@ 0x60
 800449e:	d050      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x11a>
 80044a0:	2b60      	cmp	r3, #96	@ 0x60
 80044a2:	d877      	bhi.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 80044a4:	2b50      	cmp	r3, #80	@ 0x50
 80044a6:	d03c      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0xfa>
 80044a8:	2b50      	cmp	r3, #80	@ 0x50
 80044aa:	d873      	bhi.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 80044ac:	2b40      	cmp	r3, #64	@ 0x40
 80044ae:	d058      	beq.n	8004562 <HAL_TIM_ConfigClockSource+0x13a>
 80044b0:	2b40      	cmp	r3, #64	@ 0x40
 80044b2:	d86f      	bhi.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 80044b4:	2b30      	cmp	r3, #48	@ 0x30
 80044b6:	d064      	beq.n	8004582 <HAL_TIM_ConfigClockSource+0x15a>
 80044b8:	2b30      	cmp	r3, #48	@ 0x30
 80044ba:	d86b      	bhi.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 80044bc:	2b20      	cmp	r3, #32
 80044be:	d060      	beq.n	8004582 <HAL_TIM_ConfigClockSource+0x15a>
 80044c0:	2b20      	cmp	r3, #32
 80044c2:	d867      	bhi.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d05c      	beq.n	8004582 <HAL_TIM_ConfigClockSource+0x15a>
 80044c8:	2b10      	cmp	r3, #16
 80044ca:	d05a      	beq.n	8004582 <HAL_TIM_ConfigClockSource+0x15a>
 80044cc:	e062      	b.n	8004594 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044de:	f000 fda1 	bl	8005024 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80044f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	609a      	str	r2, [r3, #8]
      break;
 80044fa:	e04f      	b.n	800459c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800450c:	f000 fd8a 	bl	8005024 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689a      	ldr	r2, [r3, #8]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800451e:	609a      	str	r2, [r3, #8]
      break;
 8004520:	e03c      	b.n	800459c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800452e:	461a      	mov	r2, r3
 8004530:	f000 fc48 	bl	8004dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2150      	movs	r1, #80	@ 0x50
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fd57 	bl	8004fee <TIM_ITRx_SetConfig>
      break;
 8004540:	e02c      	b.n	800459c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800454e:	461a      	mov	r2, r3
 8004550:	f000 fca4 	bl	8004e9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2160      	movs	r1, #96	@ 0x60
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fd47 	bl	8004fee <TIM_ITRx_SetConfig>
      break;
 8004560:	e01c      	b.n	800459c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800456e:	461a      	mov	r2, r3
 8004570:	f000 fc28 	bl	8004dc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2140      	movs	r1, #64	@ 0x40
 800457a:	4618      	mov	r0, r3
 800457c:	f000 fd37 	bl	8004fee <TIM_ITRx_SetConfig>
      break;
 8004580:	e00c      	b.n	800459c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4619      	mov	r1, r3
 800458c:	4610      	mov	r0, r2
 800458e:	f000 fd2e 	bl	8004fee <TIM_ITRx_SetConfig>
      break;
 8004592:	e003      	b.n	800459c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	73fb      	strb	r3, [r7, #15]
      break;
 8004598:	e000      	b.n	800459c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800459a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b082      	sub	sp, #8
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
 80045be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <HAL_TIM_SlaveConfigSynchro+0x18>
 80045ca:	2302      	movs	r3, #2
 80045cc:	e031      	b.n	8004632 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2202      	movs	r2, #2
 80045da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80045de:	6839      	ldr	r1, [r7, #0]
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 fae9 	bl	8004bb8 <TIM_SlaveTimer_SetConfig>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d009      	beq.n	8004600 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e018      	b.n	8004632 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800460e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68da      	ldr	r2, [r3, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800461e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
	...

0800463c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b0c      	cmp	r3, #12
 800464e:	d831      	bhi.n	80046b4 <HAL_TIM_ReadCapturedValue+0x78>
 8004650:	a201      	add	r2, pc, #4	@ (adr r2, 8004658 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004656:	bf00      	nop
 8004658:	0800468d 	.word	0x0800468d
 800465c:	080046b5 	.word	0x080046b5
 8004660:	080046b5 	.word	0x080046b5
 8004664:	080046b5 	.word	0x080046b5
 8004668:	08004697 	.word	0x08004697
 800466c:	080046b5 	.word	0x080046b5
 8004670:	080046b5 	.word	0x080046b5
 8004674:	080046b5 	.word	0x080046b5
 8004678:	080046a1 	.word	0x080046a1
 800467c:	080046b5 	.word	0x080046b5
 8004680:	080046b5 	.word	0x080046b5
 8004684:	080046b5 	.word	0x080046b5
 8004688:	080046ab 	.word	0x080046ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004692:	60fb      	str	r3, [r7, #12]

      break;
 8004694:	e00f      	b.n	80046b6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469c:	60fb      	str	r3, [r7, #12]

      break;
 800469e:	e00a      	b.n	80046b6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a6:	60fb      	str	r3, [r7, #12]

      break;
 80046a8:	e005      	b.n	80046b6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b0:	60fb      	str	r3, [r7, #12]

      break;
 80046b2:	e000      	b.n	80046b6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80046b4:	bf00      	nop
  }

  return tmpreg;
 80046b6:	68fb      	ldr	r3, [r7, #12]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3714      	adds	r7, #20
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a46      	ldr	r2, [pc, #280]	@ (800482c <TIM_Base_SetConfig+0x12c>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d013      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471e:	d00f      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a43      	ldr	r2, [pc, #268]	@ (8004830 <TIM_Base_SetConfig+0x130>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d00b      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a42      	ldr	r2, [pc, #264]	@ (8004834 <TIM_Base_SetConfig+0x134>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d007      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a41      	ldr	r2, [pc, #260]	@ (8004838 <TIM_Base_SetConfig+0x138>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d003      	beq.n	8004740 <TIM_Base_SetConfig+0x40>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a40      	ldr	r2, [pc, #256]	@ (800483c <TIM_Base_SetConfig+0x13c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d108      	bne.n	8004752 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004746:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a35      	ldr	r2, [pc, #212]	@ (800482c <TIM_Base_SetConfig+0x12c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d02b      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004760:	d027      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a32      	ldr	r2, [pc, #200]	@ (8004830 <TIM_Base_SetConfig+0x130>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d023      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a31      	ldr	r2, [pc, #196]	@ (8004834 <TIM_Base_SetConfig+0x134>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d01f      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a30      	ldr	r2, [pc, #192]	@ (8004838 <TIM_Base_SetConfig+0x138>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d01b      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a2f      	ldr	r2, [pc, #188]	@ (800483c <TIM_Base_SetConfig+0x13c>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d017      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a2e      	ldr	r2, [pc, #184]	@ (8004840 <TIM_Base_SetConfig+0x140>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d013      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a2d      	ldr	r2, [pc, #180]	@ (8004844 <TIM_Base_SetConfig+0x144>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00f      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a2c      	ldr	r2, [pc, #176]	@ (8004848 <TIM_Base_SetConfig+0x148>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d00b      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a2b      	ldr	r2, [pc, #172]	@ (800484c <TIM_Base_SetConfig+0x14c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d007      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a2a      	ldr	r2, [pc, #168]	@ (8004850 <TIM_Base_SetConfig+0x150>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d003      	beq.n	80047b2 <TIM_Base_SetConfig+0xb2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a29      	ldr	r2, [pc, #164]	@ (8004854 <TIM_Base_SetConfig+0x154>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d108      	bne.n	80047c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a10      	ldr	r2, [pc, #64]	@ (800482c <TIM_Base_SetConfig+0x12c>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d003      	beq.n	80047f8 <TIM_Base_SetConfig+0xf8>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a12      	ldr	r2, [pc, #72]	@ (800483c <TIM_Base_SetConfig+0x13c>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d103      	bne.n	8004800 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	691a      	ldr	r2, [r3, #16]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b01      	cmp	r3, #1
 8004810:	d105      	bne.n	800481e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	f023 0201 	bic.w	r2, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	611a      	str	r2, [r3, #16]
  }
}
 800481e:	bf00      	nop
 8004820:	3714      	adds	r7, #20
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	40010000 	.word	0x40010000
 8004830:	40000400 	.word	0x40000400
 8004834:	40000800 	.word	0x40000800
 8004838:	40000c00 	.word	0x40000c00
 800483c:	40010400 	.word	0x40010400
 8004840:	40014000 	.word	0x40014000
 8004844:	40014400 	.word	0x40014400
 8004848:	40014800 	.word	0x40014800
 800484c:	40001800 	.word	0x40001800
 8004850:	40001c00 	.word	0x40001c00
 8004854:	40002000 	.word	0x40002000

08004858 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a1b      	ldr	r3, [r3, #32]
 800486c:	f023 0201 	bic.w	r2, r3, #1
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f023 0303 	bic.w	r3, r3, #3
 800488e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f023 0302 	bic.w	r3, r3, #2
 80048a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a20      	ldr	r2, [pc, #128]	@ (8004930 <TIM_OC1_SetConfig+0xd8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d003      	beq.n	80048bc <TIM_OC1_SetConfig+0x64>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a1f      	ldr	r2, [pc, #124]	@ (8004934 <TIM_OC1_SetConfig+0xdc>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d10c      	bne.n	80048d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f023 0308 	bic.w	r3, r3, #8
 80048c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	697a      	ldr	r2, [r7, #20]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	f023 0304 	bic.w	r3, r3, #4
 80048d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a15      	ldr	r2, [pc, #84]	@ (8004930 <TIM_OC1_SetConfig+0xd8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d003      	beq.n	80048e6 <TIM_OC1_SetConfig+0x8e>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a14      	ldr	r2, [pc, #80]	@ (8004934 <TIM_OC1_SetConfig+0xdc>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d111      	bne.n	800490a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	4313      	orrs	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	693a      	ldr	r2, [r7, #16]
 800490e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	621a      	str	r2, [r3, #32]
}
 8004924:	bf00      	nop
 8004926:	371c      	adds	r7, #28
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	40010000 	.word	0x40010000
 8004934:	40010400 	.word	0x40010400

08004938 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	f023 0210 	bic.w	r2, r3, #16
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800496e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	021b      	lsls	r3, r3, #8
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	4313      	orrs	r3, r2
 800497a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f023 0320 	bic.w	r3, r3, #32
 8004982:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	4313      	orrs	r3, r2
 800498e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a22      	ldr	r2, [pc, #136]	@ (8004a1c <TIM_OC2_SetConfig+0xe4>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d003      	beq.n	80049a0 <TIM_OC2_SetConfig+0x68>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a21      	ldr	r2, [pc, #132]	@ (8004a20 <TIM_OC2_SetConfig+0xe8>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d10d      	bne.n	80049bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	011b      	lsls	r3, r3, #4
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a17      	ldr	r2, [pc, #92]	@ (8004a1c <TIM_OC2_SetConfig+0xe4>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d003      	beq.n	80049cc <TIM_OC2_SetConfig+0x94>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a16      	ldr	r2, [pc, #88]	@ (8004a20 <TIM_OC2_SetConfig+0xe8>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d113      	bne.n	80049f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	693a      	ldr	r2, [r7, #16]
 80049f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	621a      	str	r2, [r3, #32]
}
 8004a0e:	bf00      	nop
 8004a10:	371c      	adds	r7, #28
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40010000 	.word	0x40010000
 8004a20:	40010400 	.word	0x40010400

08004a24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f023 0303 	bic.w	r3, r3, #3
 8004a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	021b      	lsls	r3, r3, #8
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a21      	ldr	r2, [pc, #132]	@ (8004b04 <TIM_OC3_SetConfig+0xe0>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d003      	beq.n	8004a8a <TIM_OC3_SetConfig+0x66>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a20      	ldr	r2, [pc, #128]	@ (8004b08 <TIM_OC3_SetConfig+0xe4>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d10d      	bne.n	8004aa6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	021b      	lsls	r3, r3, #8
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004aa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a16      	ldr	r2, [pc, #88]	@ (8004b04 <TIM_OC3_SetConfig+0xe0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d003      	beq.n	8004ab6 <TIM_OC3_SetConfig+0x92>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a15      	ldr	r2, [pc, #84]	@ (8004b08 <TIM_OC3_SetConfig+0xe4>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d113      	bne.n	8004ade <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	695b      	ldr	r3, [r3, #20]
 8004aca:	011b      	lsls	r3, r3, #4
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	621a      	str	r2, [r3, #32]
}
 8004af8:	bf00      	nop
 8004afa:	371c      	adds	r7, #28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	40010000 	.word	0x40010000
 8004b08:	40010400 	.word	0x40010400

08004b0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	021b      	lsls	r3, r3, #8
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	031b      	lsls	r3, r3, #12
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a12      	ldr	r2, [pc, #72]	@ (8004bb0 <TIM_OC4_SetConfig+0xa4>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d003      	beq.n	8004b74 <TIM_OC4_SetConfig+0x68>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a11      	ldr	r2, [pc, #68]	@ (8004bb4 <TIM_OC4_SetConfig+0xa8>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d109      	bne.n	8004b88 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	019b      	lsls	r3, r3, #6
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	621a      	str	r2, [r3, #32]
}
 8004ba2:	bf00      	nop
 8004ba4:	371c      	adds	r7, #28
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	40010000 	.word	0x40010000
 8004bb4:	40010400 	.word	0x40010400

08004bb8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b086      	sub	sp, #24
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f023 0307 	bic.w	r3, r3, #7
 8004be6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2b70      	cmp	r3, #112	@ 0x70
 8004c00:	d01a      	beq.n	8004c38 <TIM_SlaveTimer_SetConfig+0x80>
 8004c02:	2b70      	cmp	r3, #112	@ 0x70
 8004c04:	d860      	bhi.n	8004cc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004c06:	2b60      	cmp	r3, #96	@ 0x60
 8004c08:	d054      	beq.n	8004cb4 <TIM_SlaveTimer_SetConfig+0xfc>
 8004c0a:	2b60      	cmp	r3, #96	@ 0x60
 8004c0c:	d85c      	bhi.n	8004cc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004c0e:	2b50      	cmp	r3, #80	@ 0x50
 8004c10:	d046      	beq.n	8004ca0 <TIM_SlaveTimer_SetConfig+0xe8>
 8004c12:	2b50      	cmp	r3, #80	@ 0x50
 8004c14:	d858      	bhi.n	8004cc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004c16:	2b40      	cmp	r3, #64	@ 0x40
 8004c18:	d019      	beq.n	8004c4e <TIM_SlaveTimer_SetConfig+0x96>
 8004c1a:	2b40      	cmp	r3, #64	@ 0x40
 8004c1c:	d854      	bhi.n	8004cc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004c1e:	2b30      	cmp	r3, #48	@ 0x30
 8004c20:	d055      	beq.n	8004cce <TIM_SlaveTimer_SetConfig+0x116>
 8004c22:	2b30      	cmp	r3, #48	@ 0x30
 8004c24:	d850      	bhi.n	8004cc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004c26:	2b20      	cmp	r3, #32
 8004c28:	d051      	beq.n	8004cce <TIM_SlaveTimer_SetConfig+0x116>
 8004c2a:	2b20      	cmp	r3, #32
 8004c2c:	d84c      	bhi.n	8004cc8 <TIM_SlaveTimer_SetConfig+0x110>
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d04d      	beq.n	8004cce <TIM_SlaveTimer_SetConfig+0x116>
 8004c32:	2b10      	cmp	r3, #16
 8004c34:	d04b      	beq.n	8004cce <TIM_SlaveTimer_SetConfig+0x116>
 8004c36:	e047      	b.n	8004cc8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004c48:	f000 f9ec 	bl	8005024 <TIM_ETR_SetConfig>
      break;
 8004c4c:	e040      	b.n	8004cd0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2b05      	cmp	r3, #5
 8004c54:	d101      	bne.n	8004c5a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e03b      	b.n	8004cd2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	6a1a      	ldr	r2, [r3, #32]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 0201 	bic.w	r2, r2, #1
 8004c70:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c80:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	011b      	lsls	r3, r3, #4
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68ba      	ldr	r2, [r7, #8]
 8004c94:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	621a      	str	r2, [r3, #32]
      break;
 8004c9e:	e017      	b.n	8004cd0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cac:	461a      	mov	r2, r3
 8004cae:	f000 f889 	bl	8004dc4 <TIM_TI1_ConfigInputStage>
      break;
 8004cb2:	e00d      	b.n	8004cd0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	f000 f8eb 	bl	8004e9c <TIM_TI2_ConfigInputStage>
      break;
 8004cc6:	e003      	b.n	8004cd0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	75fb      	strb	r3, [r7, #23]
      break;
 8004ccc:	e000      	b.n	8004cd0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004cce:	bf00      	nop
  }

  return status;
 8004cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3718      	adds	r7, #24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
	...

08004cdc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	f023 0201 	bic.w	r2, r3, #1
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	4a28      	ldr	r2, [pc, #160]	@ (8004da8 <TIM_TI1_SetConfig+0xcc>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d01b      	beq.n	8004d42 <TIM_TI1_SetConfig+0x66>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d10:	d017      	beq.n	8004d42 <TIM_TI1_SetConfig+0x66>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	4a25      	ldr	r2, [pc, #148]	@ (8004dac <TIM_TI1_SetConfig+0xd0>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d013      	beq.n	8004d42 <TIM_TI1_SetConfig+0x66>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	4a24      	ldr	r2, [pc, #144]	@ (8004db0 <TIM_TI1_SetConfig+0xd4>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00f      	beq.n	8004d42 <TIM_TI1_SetConfig+0x66>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	4a23      	ldr	r2, [pc, #140]	@ (8004db4 <TIM_TI1_SetConfig+0xd8>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d00b      	beq.n	8004d42 <TIM_TI1_SetConfig+0x66>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4a22      	ldr	r2, [pc, #136]	@ (8004db8 <TIM_TI1_SetConfig+0xdc>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d007      	beq.n	8004d42 <TIM_TI1_SetConfig+0x66>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	4a21      	ldr	r2, [pc, #132]	@ (8004dbc <TIM_TI1_SetConfig+0xe0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d003      	beq.n	8004d42 <TIM_TI1_SetConfig+0x66>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	4a20      	ldr	r2, [pc, #128]	@ (8004dc0 <TIM_TI1_SetConfig+0xe4>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d101      	bne.n	8004d46 <TIM_TI1_SetConfig+0x6a>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e000      	b.n	8004d48 <TIM_TI1_SetConfig+0x6c>
 8004d46:	2300      	movs	r3, #0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d008      	beq.n	8004d5e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	f023 0303 	bic.w	r3, r3, #3
 8004d52:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]
 8004d5c:	e003      	b.n	8004d66 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f043 0301 	orr.w	r3, r3, #1
 8004d64:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	011b      	lsls	r3, r3, #4
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	f023 030a 	bic.w	r3, r3, #10
 8004d80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	f003 030a 	and.w	r3, r3, #10
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	621a      	str	r2, [r3, #32]
}
 8004d9a:	bf00      	nop
 8004d9c:	371c      	adds	r7, #28
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	40010000 	.word	0x40010000
 8004dac:	40000400 	.word	0x40000400
 8004db0:	40000800 	.word	0x40000800
 8004db4:	40000c00 	.word	0x40000c00
 8004db8:	40010400 	.word	0x40010400
 8004dbc:	40014000 	.word	0x40014000
 8004dc0:	40001800 	.word	0x40001800

08004dc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b087      	sub	sp, #28
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	f023 0201 	bic.w	r2, r3, #1
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f023 030a 	bic.w	r3, r3, #10
 8004e00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	697a      	ldr	r2, [r7, #20]
 8004e14:	621a      	str	r2, [r3, #32]
}
 8004e16:	bf00      	nop
 8004e18:	371c      	adds	r7, #28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr

08004e22 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b087      	sub	sp, #28
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	607a      	str	r2, [r7, #4]
 8004e2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	f023 0210 	bic.w	r2, r3, #16
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	021b      	lsls	r3, r3, #8
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	031b      	lsls	r3, r3, #12
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e74:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	011b      	lsls	r3, r3, #4
 8004e7a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	621a      	str	r2, [r3, #32]
}
 8004e90:	bf00      	nop
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	f023 0210 	bic.w	r2, r3, #16
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	699b      	ldr	r3, [r3, #24]
 8004ebe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ec6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	031b      	lsls	r3, r3, #12
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ed8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	621a      	str	r2, [r3, #32]
}
 8004ef0:	bf00      	nop
 8004ef2:	371c      	adds	r7, #28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b087      	sub	sp, #28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
 8004f08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	69db      	ldr	r3, [r3, #28]
 8004f20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	f023 0303 	bic.w	r3, r3, #3
 8004f28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f38:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	011b      	lsls	r3, r3, #4
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004f4c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	021b      	lsls	r3, r3, #8
 8004f52:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	697a      	ldr	r2, [r7, #20]
 8004f66:	621a      	str	r2, [r3, #32]
}
 8004f68:	bf00      	nop
 8004f6a:	371c      	adds	r7, #28
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
 8004f80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	69db      	ldr	r3, [r3, #28]
 8004f98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fa0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	021b      	lsls	r3, r3, #8
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fb2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	031b      	lsls	r3, r3, #12
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004fc6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	031b      	lsls	r3, r3, #12
 8004fcc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	621a      	str	r2, [r3, #32]
}
 8004fe2:	bf00      	nop
 8004fe4:	371c      	adds	r7, #28
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b085      	sub	sp, #20
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
 8004ff6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005004:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	f043 0307 	orr.w	r3, r3, #7
 8005010:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	609a      	str	r2, [r3, #8]
}
 8005018:	bf00      	nop
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005024:	b480      	push	{r7}
 8005026:	b087      	sub	sp, #28
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800503e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	021a      	lsls	r2, r3, #8
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	431a      	orrs	r2, r3
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	4313      	orrs	r3, r2
 800504c:	697a      	ldr	r2, [r7, #20]
 800504e:	4313      	orrs	r3, r2
 8005050:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	609a      	str	r2, [r3, #8]
}
 8005058:	bf00      	nop
 800505a:	371c      	adds	r7, #28
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f003 031f 	and.w	r3, r3, #31
 8005076:	2201      	movs	r2, #1
 8005078:	fa02 f303 	lsl.w	r3, r2, r3
 800507c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6a1a      	ldr	r2, [r3, #32]
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	43db      	mvns	r3, r3
 8005086:	401a      	ands	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6a1a      	ldr	r2, [r3, #32]
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f003 031f 	and.w	r3, r3, #31
 8005096:	6879      	ldr	r1, [r7, #4]
 8005098:	fa01 f303 	lsl.w	r3, r1, r3
 800509c:	431a      	orrs	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	621a      	str	r2, [r3, #32]
}
 80050a2:	bf00      	nop
 80050a4:	371c      	adds	r7, #28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
	...

080050b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d101      	bne.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050c4:	2302      	movs	r3, #2
 80050c6:	e05a      	b.n	800517e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2202      	movs	r2, #2
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a21      	ldr	r2, [pc, #132]	@ (800518c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d022      	beq.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005114:	d01d      	beq.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a1d      	ldr	r2, [pc, #116]	@ (8005190 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d018      	beq.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a1b      	ldr	r2, [pc, #108]	@ (8005194 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d013      	beq.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a1a      	ldr	r2, [pc, #104]	@ (8005198 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d00e      	beq.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a18      	ldr	r2, [pc, #96]	@ (800519c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d009      	beq.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a17      	ldr	r2, [pc, #92]	@ (80051a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d004      	beq.n	8005152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a15      	ldr	r2, [pc, #84]	@ (80051a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d10c      	bne.n	800516c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005158:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	4313      	orrs	r3, r2
 8005162:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68ba      	ldr	r2, [r7, #8]
 800516a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3714      	adds	r7, #20
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	40010000 	.word	0x40010000
 8005190:	40000400 	.word	0x40000400
 8005194:	40000800 	.word	0x40000800
 8005198:	40000c00 	.word	0x40000c00
 800519c:	40010400 	.word	0x40010400
 80051a0:	40014000 	.word	0x40014000
 80051a4:	40001800 	.word	0x40001800

080051a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e042      	b.n	8005268 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d106      	bne.n	80051fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f7fc fb08 	bl	800180c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2224      	movs	r2, #36	@ 0x24
 8005200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005212:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f000 fdbd 	bl	8005d94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	691a      	ldr	r2, [r3, #16]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005228:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695a      	ldr	r2, [r3, #20]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005238:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005248:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2220      	movs	r2, #32
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2220      	movs	r2, #32
 800525c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b08a      	sub	sp, #40	@ 0x28
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	603b      	str	r3, [r7, #0]
 800527c:	4613      	mov	r3, r2
 800527e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005280:	2300      	movs	r3, #0
 8005282:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b20      	cmp	r3, #32
 800528e:	d175      	bne.n	800537c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d002      	beq.n	800529c <HAL_UART_Transmit+0x2c>
 8005296:	88fb      	ldrh	r3, [r7, #6]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d101      	bne.n	80052a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e06e      	b.n	800537e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2221      	movs	r2, #33	@ 0x21
 80052aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ae:	f7fc fe49 	bl	8001f44 <HAL_GetTick>
 80052b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	88fa      	ldrh	r2, [r7, #6]
 80052be:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052c8:	d108      	bne.n	80052dc <HAL_UART_Transmit+0x6c>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d104      	bne.n	80052dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	61bb      	str	r3, [r7, #24]
 80052da:	e003      	b.n	80052e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052e0:	2300      	movs	r3, #0
 80052e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052e4:	e02e      	b.n	8005344 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2200      	movs	r2, #0
 80052ee:	2180      	movs	r1, #128	@ 0x80
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 fb1f 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d005      	beq.n	8005308 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2220      	movs	r2, #32
 8005300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e03a      	b.n	800537e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10b      	bne.n	8005326 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	881b      	ldrh	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800531c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	3302      	adds	r3, #2
 8005322:	61bb      	str	r3, [r7, #24]
 8005324:	e007      	b.n	8005336 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	781a      	ldrb	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	3301      	adds	r3, #1
 8005334:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800533a:	b29b      	uxth	r3, r3
 800533c:	3b01      	subs	r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005348:	b29b      	uxth	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1cb      	bne.n	80052e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	9300      	str	r3, [sp, #0]
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	2200      	movs	r2, #0
 8005356:	2140      	movs	r1, #64	@ 0x40
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f000 faeb 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d005      	beq.n	8005370 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2220      	movs	r2, #32
 8005368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e006      	b.n	800537e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005378:	2300      	movs	r3, #0
 800537a:	e000      	b.n	800537e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800537c:	2302      	movs	r3, #2
  }
}
 800537e:	4618      	mov	r0, r3
 8005380:	3720      	adds	r7, #32
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b084      	sub	sp, #16
 800538a:	af00      	add	r7, sp, #0
 800538c:	60f8      	str	r0, [r7, #12]
 800538e:	60b9      	str	r1, [r7, #8]
 8005390:	4613      	mov	r3, r2
 8005392:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800539a:	b2db      	uxtb	r3, r3
 800539c:	2b20      	cmp	r3, #32
 800539e:	d112      	bne.n	80053c6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d002      	beq.n	80053ac <HAL_UART_Receive_IT+0x26>
 80053a6:	88fb      	ldrh	r3, [r7, #6]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d101      	bne.n	80053b0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e00b      	b.n	80053c8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053b6:	88fb      	ldrh	r3, [r7, #6]
 80053b8:	461a      	mov	r2, r3
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f000 fb12 	bl	80059e6 <UART_Start_Receive_IT>
 80053c2:	4603      	mov	r3, r0
 80053c4:	e000      	b.n	80053c8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80053c6:	2302      	movs	r3, #2
  }
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b0ba      	sub	sp, #232	@ 0xe8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053fc:	2300      	movs	r3, #0
 80053fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005406:	f003 030f 	and.w	r3, r3, #15
 800540a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800540e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10f      	bne.n	8005436 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800541a:	f003 0320 	and.w	r3, r3, #32
 800541e:	2b00      	cmp	r3, #0
 8005420:	d009      	beq.n	8005436 <HAL_UART_IRQHandler+0x66>
 8005422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 fbf2 	bl	8005c18 <UART_Receive_IT>
      return;
 8005434:	e25b      	b.n	80058ee <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005436:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800543a:	2b00      	cmp	r3, #0
 800543c:	f000 80de 	beq.w	80055fc <HAL_UART_IRQHandler+0x22c>
 8005440:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b00      	cmp	r3, #0
 800544a:	d106      	bne.n	800545a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800544c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005450:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 80d1 	beq.w	80055fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800545a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00b      	beq.n	800547e <HAL_UART_IRQHandler+0xae>
 8005466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800546a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800546e:	2b00      	cmp	r3, #0
 8005470:	d005      	beq.n	800547e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005476:	f043 0201 	orr.w	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800547e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005482:	f003 0304 	and.w	r3, r3, #4
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00b      	beq.n	80054a2 <HAL_UART_IRQHandler+0xd2>
 800548a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d005      	beq.n	80054a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800549a:	f043 0202 	orr.w	r2, r3, #2
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00b      	beq.n	80054c6 <HAL_UART_IRQHandler+0xf6>
 80054ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d005      	beq.n	80054c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054be:	f043 0204 	orr.w	r2, r3, #4
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d011      	beq.n	80054f6 <HAL_UART_IRQHandler+0x126>
 80054d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d6:	f003 0320 	and.w	r3, r3, #32
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d105      	bne.n	80054ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d005      	beq.n	80054f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ee:	f043 0208 	orr.w	r2, r3, #8
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 81f2 	beq.w	80058e4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d008      	beq.n	800551e <HAL_UART_IRQHandler+0x14e>
 800550c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 fb7d 	bl	8005c18 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005528:	2b40      	cmp	r3, #64	@ 0x40
 800552a:	bf0c      	ite	eq
 800552c:	2301      	moveq	r3, #1
 800552e:	2300      	movne	r3, #0
 8005530:	b2db      	uxtb	r3, r3
 8005532:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553a:	f003 0308 	and.w	r3, r3, #8
 800553e:	2b00      	cmp	r3, #0
 8005540:	d103      	bne.n	800554a <HAL_UART_IRQHandler+0x17a>
 8005542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005546:	2b00      	cmp	r3, #0
 8005548:	d04f      	beq.n	80055ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fa85 	bl	8005a5a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800555a:	2b40      	cmp	r3, #64	@ 0x40
 800555c:	d141      	bne.n	80055e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	3314      	adds	r3, #20
 8005564:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005568:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800556c:	e853 3f00 	ldrex	r3, [r3]
 8005570:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005574:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005578:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800557c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3314      	adds	r3, #20
 8005586:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800558a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800558e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005592:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005596:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800559a:	e841 2300 	strex	r3, r2, [r1]
 800559e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1d9      	bne.n	800555e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d013      	beq.n	80055da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b6:	4a7e      	ldr	r2, [pc, #504]	@ (80057b0 <HAL_UART_IRQHandler+0x3e0>)
 80055b8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fc fef0 	bl	80023a4 <HAL_DMA_Abort_IT>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d016      	beq.n	80055f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055d4:	4610      	mov	r0, r2
 80055d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d8:	e00e      	b.n	80055f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f994 	bl	8005908 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e0:	e00a      	b.n	80055f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f990 	bl	8005908 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e8:	e006      	b.n	80055f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f98c 	bl	8005908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055f6:	e175      	b.n	80058e4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f8:	bf00      	nop
    return;
 80055fa:	e173      	b.n	80058e4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005600:	2b01      	cmp	r3, #1
 8005602:	f040 814f 	bne.w	80058a4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800560a:	f003 0310 	and.w	r3, r3, #16
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 8148 	beq.w	80058a4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005618:	f003 0310 	and.w	r3, r3, #16
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 8141 	beq.w	80058a4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005622:	2300      	movs	r3, #0
 8005624:	60bb      	str	r3, [r7, #8]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	60bb      	str	r3, [r7, #8]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	60bb      	str	r3, [r7, #8]
 8005636:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005642:	2b40      	cmp	r3, #64	@ 0x40
 8005644:	f040 80b6 	bne.w	80057b4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005654:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 8145 	beq.w	80058e8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005662:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005666:	429a      	cmp	r2, r3
 8005668:	f080 813e 	bcs.w	80058e8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005672:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005678:	69db      	ldr	r3, [r3, #28]
 800567a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800567e:	f000 8088 	beq.w	8005792 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	330c      	adds	r3, #12
 8005688:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005690:	e853 3f00 	ldrex	r3, [r3]
 8005694:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005698:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800569c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	330c      	adds	r3, #12
 80056aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80056ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056be:	e841 2300 	strex	r3, r2, [r1]
 80056c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1d9      	bne.n	8005682 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	3314      	adds	r3, #20
 80056d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056d8:	e853 3f00 	ldrex	r3, [r3]
 80056dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056e0:	f023 0301 	bic.w	r3, r3, #1
 80056e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	3314      	adds	r3, #20
 80056ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005704:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e1      	bne.n	80056ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	3314      	adds	r3, #20
 8005710:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005712:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005714:	e853 3f00 	ldrex	r3, [r3]
 8005718:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800571a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800571c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005720:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	3314      	adds	r3, #20
 800572a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800572e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005730:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005732:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005734:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005736:	e841 2300 	strex	r3, r2, [r1]
 800573a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800573c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1e3      	bne.n	800570a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2220      	movs	r2, #32
 8005746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	330c      	adds	r3, #12
 8005756:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005758:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800575a:	e853 3f00 	ldrex	r3, [r3]
 800575e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005760:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005762:	f023 0310 	bic.w	r3, r3, #16
 8005766:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	330c      	adds	r3, #12
 8005770:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005774:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005776:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800577a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800577c:	e841 2300 	strex	r3, r2, [r1]
 8005780:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e3      	bne.n	8005750 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578c:	4618      	mov	r0, r3
 800578e:	f7fc fd99 	bl	80022c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	4619      	mov	r1, r3
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f8b7 	bl	800591c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057ae:	e09b      	b.n	80058e8 <HAL_UART_IRQHandler+0x518>
 80057b0:	08005b21 	.word	0x08005b21
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057bc:	b29b      	uxth	r3, r3
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f000 808e 	beq.w	80058ec <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80057d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 8089 	beq.w	80058ec <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	330c      	adds	r3, #12
 80057e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e4:	e853 3f00 	ldrex	r3, [r3]
 80057e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	330c      	adds	r3, #12
 80057fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80057fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8005800:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005802:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005804:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800580c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e3      	bne.n	80057da <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3314      	adds	r3, #20
 8005818:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	623b      	str	r3, [r7, #32]
   return(result);
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	f023 0301 	bic.w	r3, r3, #1
 8005828:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3314      	adds	r3, #20
 8005832:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005836:	633a      	str	r2, [r7, #48]	@ 0x30
 8005838:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800583c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e3      	bne.n	8005812 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2220      	movs	r2, #32
 800584e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	330c      	adds	r3, #12
 800585e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	e853 3f00 	ldrex	r3, [r3]
 8005866:	60fb      	str	r3, [r7, #12]
   return(result);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 0310 	bic.w	r3, r3, #16
 800586e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	330c      	adds	r3, #12
 8005878:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800587c:	61fa      	str	r2, [r7, #28]
 800587e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	69b9      	ldr	r1, [r7, #24]
 8005882:	69fa      	ldr	r2, [r7, #28]
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	617b      	str	r3, [r7, #20]
   return(result);
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e3      	bne.n	8005858 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005896:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f83d 	bl	800591c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058a2:	e023      	b.n	80058ec <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d009      	beq.n	80058c4 <HAL_UART_IRQHandler+0x4f4>
 80058b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 f943 	bl	8005b48 <UART_Transmit_IT>
    return;
 80058c2:	e014      	b.n	80058ee <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00e      	beq.n	80058ee <HAL_UART_IRQHandler+0x51e>
 80058d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d008      	beq.n	80058ee <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 f983 	bl	8005be8 <UART_EndTransmit_IT>
    return;
 80058e2:	e004      	b.n	80058ee <HAL_UART_IRQHandler+0x51e>
    return;
 80058e4:	bf00      	nop
 80058e6:	e002      	b.n	80058ee <HAL_UART_IRQHandler+0x51e>
      return;
 80058e8:	bf00      	nop
 80058ea:	e000      	b.n	80058ee <HAL_UART_IRQHandler+0x51e>
      return;
 80058ec:	bf00      	nop
  }
}
 80058ee:	37e8      	adds	r7, #232	@ 0xe8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	603b      	str	r3, [r7, #0]
 8005940:	4613      	mov	r3, r2
 8005942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005944:	e03b      	b.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800594c:	d037      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594e:	f7fc faf9 	bl	8001f44 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	6a3a      	ldr	r2, [r7, #32]
 800595a:	429a      	cmp	r2, r3
 800595c:	d302      	bcc.n	8005964 <UART_WaitOnFlagUntilTimeout+0x30>
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e03a      	b.n	80059de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	2b00      	cmp	r3, #0
 8005974:	d023      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2b80      	cmp	r3, #128	@ 0x80
 800597a:	d020      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2b40      	cmp	r3, #64	@ 0x40
 8005980:	d01d      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b08      	cmp	r3, #8
 800598e:	d116      	bne.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005990:	2300      	movs	r3, #0
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	617b      	str	r3, [r7, #20]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f857 	bl	8005a5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2208      	movs	r2, #8
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e00f      	b.n	80059de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4013      	ands	r3, r2
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	bf0c      	ite	eq
 80059ce:	2301      	moveq	r3, #1
 80059d0:	2300      	movne	r3, #0
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	461a      	mov	r2, r3
 80059d6:	79fb      	ldrb	r3, [r7, #7]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d0b4      	beq.n	8005946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b085      	sub	sp, #20
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	60f8      	str	r0, [r7, #12]
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	4613      	mov	r3, r2
 80059f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	88fa      	ldrh	r2, [r7, #6]
 80059fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	88fa      	ldrh	r2, [r7, #6]
 8005a04:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2222      	movs	r2, #34	@ 0x22
 8005a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68da      	ldr	r2, [r3, #12]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a2a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695a      	ldr	r2, [r3, #20]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0201 	orr.w	r2, r2, #1
 8005a3a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f042 0220 	orr.w	r2, r2, #32
 8005a4a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b095      	sub	sp, #84	@ 0x54
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	330c      	adds	r3, #12
 8005a68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	330c      	adds	r3, #12
 8005a80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a82:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e5      	bne.n	8005a62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3314      	adds	r3, #20
 8005a9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	e853 3f00 	ldrex	r3, [r3]
 8005aa4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	f023 0301 	bic.w	r3, r3, #1
 8005aac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	3314      	adds	r3, #20
 8005ab4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005abe:	e841 2300 	strex	r3, r2, [r1]
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1e5      	bne.n	8005a96 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d119      	bne.n	8005b06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	330c      	adds	r3, #12
 8005ad8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	e853 3f00 	ldrex	r3, [r3]
 8005ae0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f023 0310 	bic.w	r3, r3, #16
 8005ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	330c      	adds	r3, #12
 8005af0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af2:	61ba      	str	r2, [r7, #24]
 8005af4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af6:	6979      	ldr	r1, [r7, #20]
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	e841 2300 	strex	r3, r2, [r1]
 8005afe:	613b      	str	r3, [r7, #16]
   return(result);
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1e5      	bne.n	8005ad2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2220      	movs	r2, #32
 8005b0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b14:	bf00      	nop
 8005b16:	3754      	adds	r7, #84	@ 0x54
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f7ff fee4 	bl	8005908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b40:	bf00      	nop
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b21      	cmp	r3, #33	@ 0x21
 8005b5a:	d13e      	bne.n	8005bda <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b64:	d114      	bne.n	8005b90 <UART_Transmit_IT+0x48>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d110      	bne.n	8005b90 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	881b      	ldrh	r3, [r3, #0]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b82:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	1c9a      	adds	r2, r3, #2
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	621a      	str	r2, [r3, #32]
 8005b8e:	e008      	b.n	8005ba2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	1c59      	adds	r1, r3, #1
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	6211      	str	r1, [r2, #32]
 8005b9a:	781a      	ldrb	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	4619      	mov	r1, r3
 8005bb0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10f      	bne.n	8005bd6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68da      	ldr	r2, [r3, #12]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	e000      	b.n	8005bdc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bda:	2302      	movs	r3, #2
  }
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bfe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7ff fe73 	bl	80058f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3708      	adds	r7, #8
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b08c      	sub	sp, #48	@ 0x30
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b22      	cmp	r3, #34	@ 0x22
 8005c2a:	f040 80ae 	bne.w	8005d8a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c36:	d117      	bne.n	8005c68 <UART_Receive_IT+0x50>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d113      	bne.n	8005c68 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c40:	2300      	movs	r3, #0
 8005c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c48:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c5a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c60:	1c9a      	adds	r2, r3, #2
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c66:	e026      	b.n	8005cb6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c7a:	d007      	beq.n	8005c8c <UART_Receive_IT+0x74>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10a      	bne.n	8005c9a <UART_Receive_IT+0x82>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d106      	bne.n	8005c9a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	b2da      	uxtb	r2, r3
 8005c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c96:	701a      	strb	r2, [r3, #0]
 8005c98:	e008      	b.n	8005cac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005caa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d15d      	bne.n	8005d86 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68da      	ldr	r2, [r3, #12]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0220 	bic.w	r2, r2, #32
 8005cd8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68da      	ldr	r2, [r3, #12]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ce8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	695a      	ldr	r2, [r3, #20]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0201 	bic.w	r2, r2, #1
 8005cf8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d135      	bne.n	8005d7c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	330c      	adds	r3, #12
 8005d1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	e853 3f00 	ldrex	r3, [r3]
 8005d24:	613b      	str	r3, [r7, #16]
   return(result);
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	f023 0310 	bic.w	r3, r3, #16
 8005d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	330c      	adds	r3, #12
 8005d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d36:	623a      	str	r2, [r7, #32]
 8005d38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3a:	69f9      	ldr	r1, [r7, #28]
 8005d3c:	6a3a      	ldr	r2, [r7, #32]
 8005d3e:	e841 2300 	strex	r3, r2, [r1]
 8005d42:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1e5      	bne.n	8005d16 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0310 	and.w	r3, r3, #16
 8005d54:	2b10      	cmp	r3, #16
 8005d56:	d10a      	bne.n	8005d6e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d58:	2300      	movs	r3, #0
 8005d5a:	60fb      	str	r3, [r7, #12]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	60fb      	str	r3, [r7, #12]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d72:	4619      	mov	r1, r3
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f7ff fdd1 	bl	800591c <HAL_UARTEx_RxEventCallback>
 8005d7a:	e002      	b.n	8005d82 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f7fb f96f 	bl	8001060 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d82:	2300      	movs	r3, #0
 8005d84:	e002      	b.n	8005d8c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d86:	2300      	movs	r3, #0
 8005d88:	e000      	b.n	8005d8c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d8a:	2302      	movs	r3, #2
  }
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3730      	adds	r7, #48	@ 0x30
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d98:	b0c0      	sub	sp, #256	@ 0x100
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db0:	68d9      	ldr	r1, [r3, #12]
 8005db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	ea40 0301 	orr.w	r3, r0, r1
 8005dbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	431a      	orrs	r2, r3
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005dec:	f021 010c 	bic.w	r1, r1, #12
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005dfa:	430b      	orrs	r3, r1
 8005dfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0e:	6999      	ldr	r1, [r3, #24]
 8005e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	ea40 0301 	orr.w	r3, r0, r1
 8005e1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	4b8f      	ldr	r3, [pc, #572]	@ (8006060 <UART_SetConfig+0x2cc>)
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d005      	beq.n	8005e34 <UART_SetConfig+0xa0>
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	4b8d      	ldr	r3, [pc, #564]	@ (8006064 <UART_SetConfig+0x2d0>)
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d104      	bne.n	8005e3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e34:	f7fd f832 	bl	8002e9c <HAL_RCC_GetPCLK2Freq>
 8005e38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e3c:	e003      	b.n	8005e46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e3e:	f7fd f819 	bl	8002e74 <HAL_RCC_GetPCLK1Freq>
 8005e42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4a:	69db      	ldr	r3, [r3, #28]
 8005e4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e50:	f040 810c 	bne.w	800606c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e66:	4622      	mov	r2, r4
 8005e68:	462b      	mov	r3, r5
 8005e6a:	1891      	adds	r1, r2, r2
 8005e6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e6e:	415b      	adcs	r3, r3
 8005e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e76:	4621      	mov	r1, r4
 8005e78:	eb12 0801 	adds.w	r8, r2, r1
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	eb43 0901 	adc.w	r9, r3, r1
 8005e82:	f04f 0200 	mov.w	r2, #0
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e96:	4690      	mov	r8, r2
 8005e98:	4699      	mov	r9, r3
 8005e9a:	4623      	mov	r3, r4
 8005e9c:	eb18 0303 	adds.w	r3, r8, r3
 8005ea0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ea4:	462b      	mov	r3, r5
 8005ea6:	eb49 0303 	adc.w	r3, r9, r3
 8005eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005eba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ebe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	18db      	adds	r3, r3, r3
 8005ec6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ec8:	4613      	mov	r3, r2
 8005eca:	eb42 0303 	adc.w	r3, r2, r3
 8005ece:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ed0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ed4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ed8:	f7fa fef6 	bl	8000cc8 <__aeabi_uldivmod>
 8005edc:	4602      	mov	r2, r0
 8005ede:	460b      	mov	r3, r1
 8005ee0:	4b61      	ldr	r3, [pc, #388]	@ (8006068 <UART_SetConfig+0x2d4>)
 8005ee2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	011c      	lsls	r4, r3, #4
 8005eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ef4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ef8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	1891      	adds	r1, r2, r2
 8005f02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f04:	415b      	adcs	r3, r3
 8005f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f0c:	4641      	mov	r1, r8
 8005f0e:	eb12 0a01 	adds.w	sl, r2, r1
 8005f12:	4649      	mov	r1, r9
 8005f14:	eb43 0b01 	adc.w	fp, r3, r1
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f2c:	4692      	mov	sl, r2
 8005f2e:	469b      	mov	fp, r3
 8005f30:	4643      	mov	r3, r8
 8005f32:	eb1a 0303 	adds.w	r3, sl, r3
 8005f36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f3a:	464b      	mov	r3, r9
 8005f3c:	eb4b 0303 	adc.w	r3, fp, r3
 8005f40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	18db      	adds	r3, r3, r3
 8005f5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f5e:	4613      	mov	r3, r2
 8005f60:	eb42 0303 	adc.w	r3, r2, r3
 8005f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f6e:	f7fa feab 	bl	8000cc8 <__aeabi_uldivmod>
 8005f72:	4602      	mov	r2, r0
 8005f74:	460b      	mov	r3, r1
 8005f76:	4611      	mov	r1, r2
 8005f78:	4b3b      	ldr	r3, [pc, #236]	@ (8006068 <UART_SetConfig+0x2d4>)
 8005f7a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f7e:	095b      	lsrs	r3, r3, #5
 8005f80:	2264      	movs	r2, #100	@ 0x64
 8005f82:	fb02 f303 	mul.w	r3, r2, r3
 8005f86:	1acb      	subs	r3, r1, r3
 8005f88:	00db      	lsls	r3, r3, #3
 8005f8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f8e:	4b36      	ldr	r3, [pc, #216]	@ (8006068 <UART_SetConfig+0x2d4>)
 8005f90:	fba3 2302 	umull	r2, r3, r3, r2
 8005f94:	095b      	lsrs	r3, r3, #5
 8005f96:	005b      	lsls	r3, r3, #1
 8005f98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f9c:	441c      	add	r4, r3
 8005f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fa8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	464b      	mov	r3, r9
 8005fb4:	1891      	adds	r1, r2, r2
 8005fb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fb8:	415b      	adcs	r3, r3
 8005fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fc0:	4641      	mov	r1, r8
 8005fc2:	1851      	adds	r1, r2, r1
 8005fc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fc6:	4649      	mov	r1, r9
 8005fc8:	414b      	adcs	r3, r1
 8005fca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fd8:	4659      	mov	r1, fp
 8005fda:	00cb      	lsls	r3, r1, #3
 8005fdc:	4651      	mov	r1, sl
 8005fde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fe2:	4651      	mov	r1, sl
 8005fe4:	00ca      	lsls	r2, r1, #3
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4603      	mov	r3, r0
 8005fec:	4642      	mov	r2, r8
 8005fee:	189b      	adds	r3, r3, r2
 8005ff0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ff4:	464b      	mov	r3, r9
 8005ff6:	460a      	mov	r2, r1
 8005ff8:	eb42 0303 	adc.w	r3, r2, r3
 8005ffc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800600c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006010:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006014:	460b      	mov	r3, r1
 8006016:	18db      	adds	r3, r3, r3
 8006018:	62bb      	str	r3, [r7, #40]	@ 0x28
 800601a:	4613      	mov	r3, r2
 800601c:	eb42 0303 	adc.w	r3, r2, r3
 8006020:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006022:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006026:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800602a:	f7fa fe4d 	bl	8000cc8 <__aeabi_uldivmod>
 800602e:	4602      	mov	r2, r0
 8006030:	460b      	mov	r3, r1
 8006032:	4b0d      	ldr	r3, [pc, #52]	@ (8006068 <UART_SetConfig+0x2d4>)
 8006034:	fba3 1302 	umull	r1, r3, r3, r2
 8006038:	095b      	lsrs	r3, r3, #5
 800603a:	2164      	movs	r1, #100	@ 0x64
 800603c:	fb01 f303 	mul.w	r3, r1, r3
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	00db      	lsls	r3, r3, #3
 8006044:	3332      	adds	r3, #50	@ 0x32
 8006046:	4a08      	ldr	r2, [pc, #32]	@ (8006068 <UART_SetConfig+0x2d4>)
 8006048:	fba2 2303 	umull	r2, r3, r2, r3
 800604c:	095b      	lsrs	r3, r3, #5
 800604e:	f003 0207 	and.w	r2, r3, #7
 8006052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4422      	add	r2, r4
 800605a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800605c:	e106      	b.n	800626c <UART_SetConfig+0x4d8>
 800605e:	bf00      	nop
 8006060:	40011000 	.word	0x40011000
 8006064:	40011400 	.word	0x40011400
 8006068:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800606c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006070:	2200      	movs	r2, #0
 8006072:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006076:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800607a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800607e:	4642      	mov	r2, r8
 8006080:	464b      	mov	r3, r9
 8006082:	1891      	adds	r1, r2, r2
 8006084:	6239      	str	r1, [r7, #32]
 8006086:	415b      	adcs	r3, r3
 8006088:	627b      	str	r3, [r7, #36]	@ 0x24
 800608a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800608e:	4641      	mov	r1, r8
 8006090:	1854      	adds	r4, r2, r1
 8006092:	4649      	mov	r1, r9
 8006094:	eb43 0501 	adc.w	r5, r3, r1
 8006098:	f04f 0200 	mov.w	r2, #0
 800609c:	f04f 0300 	mov.w	r3, #0
 80060a0:	00eb      	lsls	r3, r5, #3
 80060a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060a6:	00e2      	lsls	r2, r4, #3
 80060a8:	4614      	mov	r4, r2
 80060aa:	461d      	mov	r5, r3
 80060ac:	4643      	mov	r3, r8
 80060ae:	18e3      	adds	r3, r4, r3
 80060b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060b4:	464b      	mov	r3, r9
 80060b6:	eb45 0303 	adc.w	r3, r5, r3
 80060ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ce:	f04f 0200 	mov.w	r2, #0
 80060d2:	f04f 0300 	mov.w	r3, #0
 80060d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060da:	4629      	mov	r1, r5
 80060dc:	008b      	lsls	r3, r1, #2
 80060de:	4621      	mov	r1, r4
 80060e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060e4:	4621      	mov	r1, r4
 80060e6:	008a      	lsls	r2, r1, #2
 80060e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060ec:	f7fa fdec 	bl	8000cc8 <__aeabi_uldivmod>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	4b60      	ldr	r3, [pc, #384]	@ (8006278 <UART_SetConfig+0x4e4>)
 80060f6:	fba3 2302 	umull	r2, r3, r3, r2
 80060fa:	095b      	lsrs	r3, r3, #5
 80060fc:	011c      	lsls	r4, r3, #4
 80060fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006102:	2200      	movs	r2, #0
 8006104:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006108:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800610c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006110:	4642      	mov	r2, r8
 8006112:	464b      	mov	r3, r9
 8006114:	1891      	adds	r1, r2, r2
 8006116:	61b9      	str	r1, [r7, #24]
 8006118:	415b      	adcs	r3, r3
 800611a:	61fb      	str	r3, [r7, #28]
 800611c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006120:	4641      	mov	r1, r8
 8006122:	1851      	adds	r1, r2, r1
 8006124:	6139      	str	r1, [r7, #16]
 8006126:	4649      	mov	r1, r9
 8006128:	414b      	adcs	r3, r1
 800612a:	617b      	str	r3, [r7, #20]
 800612c:	f04f 0200 	mov.w	r2, #0
 8006130:	f04f 0300 	mov.w	r3, #0
 8006134:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006138:	4659      	mov	r1, fp
 800613a:	00cb      	lsls	r3, r1, #3
 800613c:	4651      	mov	r1, sl
 800613e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006142:	4651      	mov	r1, sl
 8006144:	00ca      	lsls	r2, r1, #3
 8006146:	4610      	mov	r0, r2
 8006148:	4619      	mov	r1, r3
 800614a:	4603      	mov	r3, r0
 800614c:	4642      	mov	r2, r8
 800614e:	189b      	adds	r3, r3, r2
 8006150:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006154:	464b      	mov	r3, r9
 8006156:	460a      	mov	r2, r1
 8006158:	eb42 0303 	adc.w	r3, r2, r3
 800615c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	67bb      	str	r3, [r7, #120]	@ 0x78
 800616a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800616c:	f04f 0200 	mov.w	r2, #0
 8006170:	f04f 0300 	mov.w	r3, #0
 8006174:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006178:	4649      	mov	r1, r9
 800617a:	008b      	lsls	r3, r1, #2
 800617c:	4641      	mov	r1, r8
 800617e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006182:	4641      	mov	r1, r8
 8006184:	008a      	lsls	r2, r1, #2
 8006186:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800618a:	f7fa fd9d 	bl	8000cc8 <__aeabi_uldivmod>
 800618e:	4602      	mov	r2, r0
 8006190:	460b      	mov	r3, r1
 8006192:	4611      	mov	r1, r2
 8006194:	4b38      	ldr	r3, [pc, #224]	@ (8006278 <UART_SetConfig+0x4e4>)
 8006196:	fba3 2301 	umull	r2, r3, r3, r1
 800619a:	095b      	lsrs	r3, r3, #5
 800619c:	2264      	movs	r2, #100	@ 0x64
 800619e:	fb02 f303 	mul.w	r3, r2, r3
 80061a2:	1acb      	subs	r3, r1, r3
 80061a4:	011b      	lsls	r3, r3, #4
 80061a6:	3332      	adds	r3, #50	@ 0x32
 80061a8:	4a33      	ldr	r2, [pc, #204]	@ (8006278 <UART_SetConfig+0x4e4>)
 80061aa:	fba2 2303 	umull	r2, r3, r2, r3
 80061ae:	095b      	lsrs	r3, r3, #5
 80061b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061b4:	441c      	add	r4, r3
 80061b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061ba:	2200      	movs	r2, #0
 80061bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80061be:	677a      	str	r2, [r7, #116]	@ 0x74
 80061c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061c4:	4642      	mov	r2, r8
 80061c6:	464b      	mov	r3, r9
 80061c8:	1891      	adds	r1, r2, r2
 80061ca:	60b9      	str	r1, [r7, #8]
 80061cc:	415b      	adcs	r3, r3
 80061ce:	60fb      	str	r3, [r7, #12]
 80061d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061d4:	4641      	mov	r1, r8
 80061d6:	1851      	adds	r1, r2, r1
 80061d8:	6039      	str	r1, [r7, #0]
 80061da:	4649      	mov	r1, r9
 80061dc:	414b      	adcs	r3, r1
 80061de:	607b      	str	r3, [r7, #4]
 80061e0:	f04f 0200 	mov.w	r2, #0
 80061e4:	f04f 0300 	mov.w	r3, #0
 80061e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061ec:	4659      	mov	r1, fp
 80061ee:	00cb      	lsls	r3, r1, #3
 80061f0:	4651      	mov	r1, sl
 80061f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061f6:	4651      	mov	r1, sl
 80061f8:	00ca      	lsls	r2, r1, #3
 80061fa:	4610      	mov	r0, r2
 80061fc:	4619      	mov	r1, r3
 80061fe:	4603      	mov	r3, r0
 8006200:	4642      	mov	r2, r8
 8006202:	189b      	adds	r3, r3, r2
 8006204:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006206:	464b      	mov	r3, r9
 8006208:	460a      	mov	r2, r1
 800620a:	eb42 0303 	adc.w	r3, r2, r3
 800620e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	663b      	str	r3, [r7, #96]	@ 0x60
 800621a:	667a      	str	r2, [r7, #100]	@ 0x64
 800621c:	f04f 0200 	mov.w	r2, #0
 8006220:	f04f 0300 	mov.w	r3, #0
 8006224:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006228:	4649      	mov	r1, r9
 800622a:	008b      	lsls	r3, r1, #2
 800622c:	4641      	mov	r1, r8
 800622e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006232:	4641      	mov	r1, r8
 8006234:	008a      	lsls	r2, r1, #2
 8006236:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800623a:	f7fa fd45 	bl	8000cc8 <__aeabi_uldivmod>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4b0d      	ldr	r3, [pc, #52]	@ (8006278 <UART_SetConfig+0x4e4>)
 8006244:	fba3 1302 	umull	r1, r3, r3, r2
 8006248:	095b      	lsrs	r3, r3, #5
 800624a:	2164      	movs	r1, #100	@ 0x64
 800624c:	fb01 f303 	mul.w	r3, r1, r3
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	011b      	lsls	r3, r3, #4
 8006254:	3332      	adds	r3, #50	@ 0x32
 8006256:	4a08      	ldr	r2, [pc, #32]	@ (8006278 <UART_SetConfig+0x4e4>)
 8006258:	fba2 2303 	umull	r2, r3, r2, r3
 800625c:	095b      	lsrs	r3, r3, #5
 800625e:	f003 020f 	and.w	r2, r3, #15
 8006262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4422      	add	r2, r4
 800626a:	609a      	str	r2, [r3, #8]
}
 800626c:	bf00      	nop
 800626e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006272:	46bd      	mov	sp, r7
 8006274:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006278:	51eb851f 	.word	0x51eb851f

0800627c <__NVIC_SetPriority>:
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	4603      	mov	r3, r0
 8006284:	6039      	str	r1, [r7, #0]
 8006286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800628c:	2b00      	cmp	r3, #0
 800628e:	db0a      	blt.n	80062a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	b2da      	uxtb	r2, r3
 8006294:	490c      	ldr	r1, [pc, #48]	@ (80062c8 <__NVIC_SetPriority+0x4c>)
 8006296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800629a:	0112      	lsls	r2, r2, #4
 800629c:	b2d2      	uxtb	r2, r2
 800629e:	440b      	add	r3, r1
 80062a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80062a4:	e00a      	b.n	80062bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	b2da      	uxtb	r2, r3
 80062aa:	4908      	ldr	r1, [pc, #32]	@ (80062cc <__NVIC_SetPriority+0x50>)
 80062ac:	79fb      	ldrb	r3, [r7, #7]
 80062ae:	f003 030f 	and.w	r3, r3, #15
 80062b2:	3b04      	subs	r3, #4
 80062b4:	0112      	lsls	r2, r2, #4
 80062b6:	b2d2      	uxtb	r2, r2
 80062b8:	440b      	add	r3, r1
 80062ba:	761a      	strb	r2, [r3, #24]
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	e000e100 	.word	0xe000e100
 80062cc:	e000ed00 	.word	0xe000ed00

080062d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062d0:	b580      	push	{r7, lr}
 80062d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80062d4:	4b05      	ldr	r3, [pc, #20]	@ (80062ec <SysTick_Handler+0x1c>)
 80062d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062d8:	f001 feae 	bl	8008038 <xTaskGetSchedulerState>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d001      	beq.n	80062e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80062e2:	f002 fda9 	bl	8008e38 <xPortSysTickHandler>
  }
}
 80062e6:	bf00      	nop
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	e000e010 	.word	0xe000e010

080062f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80062f0:	b580      	push	{r7, lr}
 80062f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80062f4:	2100      	movs	r1, #0
 80062f6:	f06f 0004 	mvn.w	r0, #4
 80062fa:	f7ff ffbf 	bl	800627c <__NVIC_SetPriority>
#endif
}
 80062fe:	bf00      	nop
 8006300:	bd80      	pop	{r7, pc}
	...

08006304 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800630a:	f3ef 8305 	mrs	r3, IPSR
 800630e:	603b      	str	r3, [r7, #0]
  return(result);
 8006310:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006312:	2b00      	cmp	r3, #0
 8006314:	d003      	beq.n	800631e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006316:	f06f 0305 	mvn.w	r3, #5
 800631a:	607b      	str	r3, [r7, #4]
 800631c:	e00c      	b.n	8006338 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800631e:	4b0a      	ldr	r3, [pc, #40]	@ (8006348 <osKernelInitialize+0x44>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d105      	bne.n	8006332 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006326:	4b08      	ldr	r3, [pc, #32]	@ (8006348 <osKernelInitialize+0x44>)
 8006328:	2201      	movs	r2, #1
 800632a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800632c:	2300      	movs	r3, #0
 800632e:	607b      	str	r3, [r7, #4]
 8006330:	e002      	b.n	8006338 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006332:	f04f 33ff 	mov.w	r3, #4294967295
 8006336:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006338:	687b      	ldr	r3, [r7, #4]
}
 800633a:	4618      	mov	r0, r3
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	200003ac 	.word	0x200003ac

0800634c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006352:	f3ef 8305 	mrs	r3, IPSR
 8006356:	603b      	str	r3, [r7, #0]
  return(result);
 8006358:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <osKernelStart+0x1a>
    stat = osErrorISR;
 800635e:	f06f 0305 	mvn.w	r3, #5
 8006362:	607b      	str	r3, [r7, #4]
 8006364:	e010      	b.n	8006388 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006366:	4b0b      	ldr	r3, [pc, #44]	@ (8006394 <osKernelStart+0x48>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b01      	cmp	r3, #1
 800636c:	d109      	bne.n	8006382 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800636e:	f7ff ffbf 	bl	80062f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006372:	4b08      	ldr	r3, [pc, #32]	@ (8006394 <osKernelStart+0x48>)
 8006374:	2202      	movs	r2, #2
 8006376:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006378:	f001 fa10 	bl	800779c <vTaskStartScheduler>
      stat = osOK;
 800637c:	2300      	movs	r3, #0
 800637e:	607b      	str	r3, [r7, #4]
 8006380:	e002      	b.n	8006388 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006382:	f04f 33ff 	mov.w	r3, #4294967295
 8006386:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006388:	687b      	ldr	r3, [r7, #4]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3708      	adds	r7, #8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	200003ac 	.word	0x200003ac

08006398 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006398:	b580      	push	{r7, lr}
 800639a:	b08e      	sub	sp, #56	@ 0x38
 800639c:	af04      	add	r7, sp, #16
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80063a4:	2300      	movs	r3, #0
 80063a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063a8:	f3ef 8305 	mrs	r3, IPSR
 80063ac:	617b      	str	r3, [r7, #20]
  return(result);
 80063ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d17e      	bne.n	80064b2 <osThreadNew+0x11a>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d07b      	beq.n	80064b2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80063ba:	2380      	movs	r3, #128	@ 0x80
 80063bc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80063be:	2318      	movs	r3, #24
 80063c0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80063c2:	2300      	movs	r3, #0
 80063c4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80063c6:	f04f 33ff 	mov.w	r3, #4294967295
 80063ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d045      	beq.n	800645e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d002      	beq.n	80063e0 <osThreadNew+0x48>
        name = attr->name;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d002      	beq.n	80063ee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d008      	beq.n	8006406 <osThreadNew+0x6e>
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	2b38      	cmp	r3, #56	@ 0x38
 80063f8:	d805      	bhi.n	8006406 <osThreadNew+0x6e>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f003 0301 	and.w	r3, r3, #1
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <osThreadNew+0x72>
        return (NULL);
 8006406:	2300      	movs	r3, #0
 8006408:	e054      	b.n	80064b4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	089b      	lsrs	r3, r3, #2
 8006418:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00e      	beq.n	8006440 <osThreadNew+0xa8>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	2b5b      	cmp	r3, #91	@ 0x5b
 8006428:	d90a      	bls.n	8006440 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800642e:	2b00      	cmp	r3, #0
 8006430:	d006      	beq.n	8006440 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d002      	beq.n	8006440 <osThreadNew+0xa8>
        mem = 1;
 800643a:	2301      	movs	r3, #1
 800643c:	61bb      	str	r3, [r7, #24]
 800643e:	e010      	b.n	8006462 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10c      	bne.n	8006462 <osThreadNew+0xca>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d108      	bne.n	8006462 <osThreadNew+0xca>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d104      	bne.n	8006462 <osThreadNew+0xca>
          mem = 0;
 8006458:	2300      	movs	r3, #0
 800645a:	61bb      	str	r3, [r7, #24]
 800645c:	e001      	b.n	8006462 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800645e:	2300      	movs	r3, #0
 8006460:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d110      	bne.n	800648a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006470:	9202      	str	r2, [sp, #8]
 8006472:	9301      	str	r3, [sp, #4]
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	6a3a      	ldr	r2, [r7, #32]
 800647c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f000 ffb0 	bl	80073e4 <xTaskCreateStatic>
 8006484:	4603      	mov	r3, r0
 8006486:	613b      	str	r3, [r7, #16]
 8006488:	e013      	b.n	80064b2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d110      	bne.n	80064b2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006490:	6a3b      	ldr	r3, [r7, #32]
 8006492:	b29a      	uxth	r2, r3
 8006494:	f107 0310 	add.w	r3, r7, #16
 8006498:	9301      	str	r3, [sp, #4]
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80064a2:	68f8      	ldr	r0, [r7, #12]
 80064a4:	f000 fffe 	bl	80074a4 <xTaskCreate>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d001      	beq.n	80064b2 <osThreadNew+0x11a>
            hTask = NULL;
 80064ae:	2300      	movs	r3, #0
 80064b0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80064b2:	693b      	ldr	r3, [r7, #16]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3728      	adds	r7, #40	@ 0x28
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064c4:	f3ef 8305 	mrs	r3, IPSR
 80064c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80064ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d003      	beq.n	80064d8 <osDelay+0x1c>
    stat = osErrorISR;
 80064d0:	f06f 0305 	mvn.w	r3, #5
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	e007      	b.n	80064e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80064d8:	2300      	movs	r3, #0
 80064da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f001 f924 	bl	8007730 <vTaskDelay>
    }
  }

  return (stat);
 80064e8:	68fb      	ldr	r3, [r7, #12]
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	4a07      	ldr	r2, [pc, #28]	@ (8006520 <vApplicationGetIdleTaskMemory+0x2c>)
 8006504:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	4a06      	ldr	r2, [pc, #24]	@ (8006524 <vApplicationGetIdleTaskMemory+0x30>)
 800650a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2280      	movs	r2, #128	@ 0x80
 8006510:	601a      	str	r2, [r3, #0]
}
 8006512:	bf00      	nop
 8006514:	3714      	adds	r7, #20
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	200003b0 	.word	0x200003b0
 8006524:	2000040c 	.word	0x2000040c

08006528 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	4a07      	ldr	r2, [pc, #28]	@ (8006554 <vApplicationGetTimerTaskMemory+0x2c>)
 8006538:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	4a06      	ldr	r2, [pc, #24]	@ (8006558 <vApplicationGetTimerTaskMemory+0x30>)
 800653e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006546:	601a      	str	r2, [r3, #0]
}
 8006548:	bf00      	nop
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	2000060c 	.word	0x2000060c
 8006558:	20000668 	.word	0x20000668

0800655c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f103 0208 	add.w	r2, r3, #8
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f04f 32ff 	mov.w	r2, #4294967295
 8006574:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f103 0208 	add.w	r2, r3, #8
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f103 0208 	add.w	r2, r3, #8
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	689a      	ldr	r2, [r3, #8]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	601a      	str	r2, [r3, #0]
}
 80065f2:	bf00      	nop
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80065fe:	b480      	push	{r7}
 8006600:	b085      	sub	sp, #20
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
 8006606:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006614:	d103      	bne.n	800661e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	e00c      	b.n	8006638 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	3308      	adds	r3, #8
 8006622:	60fb      	str	r3, [r7, #12]
 8006624:	e002      	b.n	800662c <vListInsert+0x2e>
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68ba      	ldr	r2, [r7, #8]
 8006634:	429a      	cmp	r2, r3
 8006636:	d2f6      	bcs.n	8006626 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	685a      	ldr	r2, [r3, #4]
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	683a      	ldr	r2, [r7, #0]
 8006646:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	683a      	ldr	r2, [r7, #0]
 8006652:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	1c5a      	adds	r2, r3, #1
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	601a      	str	r2, [r3, #0]
}
 8006664:	bf00      	nop
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	6892      	ldr	r2, [r2, #8]
 8006686:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6852      	ldr	r2, [r2, #4]
 8006690:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	429a      	cmp	r2, r3
 800669a:	d103      	bne.n	80066a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	1e5a      	subs	r2, r3, #1
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3714      	adds	r7, #20
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr

080066c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d10b      	bne.n	80066f0 <xQueueGenericReset+0x2c>
	__asm volatile
 80066d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066dc:	f383 8811 	msr	BASEPRI, r3
 80066e0:	f3bf 8f6f 	isb	sy
 80066e4:	f3bf 8f4f 	dsb	sy
 80066e8:	60bb      	str	r3, [r7, #8]
}
 80066ea:	bf00      	nop
 80066ec:	bf00      	nop
 80066ee:	e7fd      	b.n	80066ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80066f0:	f002 fb12 	bl	8008d18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066fc:	68f9      	ldr	r1, [r7, #12]
 80066fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006700:	fb01 f303 	mul.w	r3, r1, r3
 8006704:	441a      	add	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006720:	3b01      	subs	r3, #1
 8006722:	68f9      	ldr	r1, [r7, #12]
 8006724:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006726:	fb01 f303 	mul.w	r3, r1, r3
 800672a:	441a      	add	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	22ff      	movs	r2, #255	@ 0xff
 8006734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	22ff      	movs	r2, #255	@ 0xff
 800673c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d114      	bne.n	8006770 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d01a      	beq.n	8006784 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	3310      	adds	r3, #16
 8006752:	4618      	mov	r0, r3
 8006754:	f001 fab0 	bl	8007cb8 <xTaskRemoveFromEventList>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d012      	beq.n	8006784 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800675e:	4b0d      	ldr	r3, [pc, #52]	@ (8006794 <xQueueGenericReset+0xd0>)
 8006760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	e009      	b.n	8006784 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	3310      	adds	r3, #16
 8006774:	4618      	mov	r0, r3
 8006776:	f7ff fef1 	bl	800655c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	3324      	adds	r3, #36	@ 0x24
 800677e:	4618      	mov	r0, r3
 8006780:	f7ff feec 	bl	800655c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006784:	f002 fafa 	bl	8008d7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006788:	2301      	movs	r3, #1
}
 800678a:	4618      	mov	r0, r3
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	e000ed04 	.word	0xe000ed04

08006798 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006798:	b580      	push	{r7, lr}
 800679a:	b08e      	sub	sp, #56	@ 0x38
 800679c:	af02      	add	r7, sp, #8
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
 80067a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10b      	bne.n	80067c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80067ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b0:	f383 8811 	msr	BASEPRI, r3
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	f3bf 8f4f 	dsb	sy
 80067bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80067be:	bf00      	nop
 80067c0:	bf00      	nop
 80067c2:	e7fd      	b.n	80067c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10b      	bne.n	80067e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80067ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ce:	f383 8811 	msr	BASEPRI, r3
 80067d2:	f3bf 8f6f 	isb	sy
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80067dc:	bf00      	nop
 80067de:	bf00      	nop
 80067e0:	e7fd      	b.n	80067de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d002      	beq.n	80067ee <xQueueGenericCreateStatic+0x56>
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <xQueueGenericCreateStatic+0x5a>
 80067ee:	2301      	movs	r3, #1
 80067f0:	e000      	b.n	80067f4 <xQueueGenericCreateStatic+0x5c>
 80067f2:	2300      	movs	r3, #0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10b      	bne.n	8006810 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80067f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fc:	f383 8811 	msr	BASEPRI, r3
 8006800:	f3bf 8f6f 	isb	sy
 8006804:	f3bf 8f4f 	dsb	sy
 8006808:	623b      	str	r3, [r7, #32]
}
 800680a:	bf00      	nop
 800680c:	bf00      	nop
 800680e:	e7fd      	b.n	800680c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d102      	bne.n	800681c <xQueueGenericCreateStatic+0x84>
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d101      	bne.n	8006820 <xQueueGenericCreateStatic+0x88>
 800681c:	2301      	movs	r3, #1
 800681e:	e000      	b.n	8006822 <xQueueGenericCreateStatic+0x8a>
 8006820:	2300      	movs	r3, #0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10b      	bne.n	800683e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	61fb      	str	r3, [r7, #28]
}
 8006838:	bf00      	nop
 800683a:	bf00      	nop
 800683c:	e7fd      	b.n	800683a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800683e:	2350      	movs	r3, #80	@ 0x50
 8006840:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	2b50      	cmp	r3, #80	@ 0x50
 8006846:	d00b      	beq.n	8006860 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684c:	f383 8811 	msr	BASEPRI, r3
 8006850:	f3bf 8f6f 	isb	sy
 8006854:	f3bf 8f4f 	dsb	sy
 8006858:	61bb      	str	r3, [r7, #24]
}
 800685a:	bf00      	nop
 800685c:	bf00      	nop
 800685e:	e7fd      	b.n	800685c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006860:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00d      	beq.n	8006888 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800686c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006874:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800687a:	9300      	str	r3, [sp, #0]
 800687c:	4613      	mov	r3, r2
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	68b9      	ldr	r1, [r7, #8]
 8006882:	68f8      	ldr	r0, [r7, #12]
 8006884:	f000 f840 	bl	8006908 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800688a:	4618      	mov	r0, r3
 800688c:	3730      	adds	r7, #48	@ 0x30
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006892:	b580      	push	{r7, lr}
 8006894:	b08a      	sub	sp, #40	@ 0x28
 8006896:	af02      	add	r7, sp, #8
 8006898:	60f8      	str	r0, [r7, #12]
 800689a:	60b9      	str	r1, [r7, #8]
 800689c:	4613      	mov	r3, r2
 800689e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10b      	bne.n	80068be <xQueueGenericCreate+0x2c>
	__asm volatile
 80068a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	613b      	str	r3, [r7, #16]
}
 80068b8:	bf00      	nop
 80068ba:	bf00      	nop
 80068bc:	e7fd      	b.n	80068ba <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	fb02 f303 	mul.w	r3, r2, r3
 80068c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	3350      	adds	r3, #80	@ 0x50
 80068cc:	4618      	mov	r0, r3
 80068ce:	f002 fb45 	bl	8008f5c <pvPortMalloc>
 80068d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d011      	beq.n	80068fe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	3350      	adds	r3, #80	@ 0x50
 80068e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80068e4:	69bb      	ldr	r3, [r7, #24]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068ec:	79fa      	ldrb	r2, [r7, #7]
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	4613      	mov	r3, r2
 80068f4:	697a      	ldr	r2, [r7, #20]
 80068f6:	68b9      	ldr	r1, [r7, #8]
 80068f8:	68f8      	ldr	r0, [r7, #12]
 80068fa:	f000 f805 	bl	8006908 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80068fe:	69bb      	ldr	r3, [r7, #24]
	}
 8006900:	4618      	mov	r0, r3
 8006902:	3720      	adds	r7, #32
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
 8006914:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d103      	bne.n	8006924 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	69ba      	ldr	r2, [r7, #24]
 8006920:	601a      	str	r2, [r3, #0]
 8006922:	e002      	b.n	800692a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006936:	2101      	movs	r1, #1
 8006938:	69b8      	ldr	r0, [r7, #24]
 800693a:	f7ff fec3 	bl	80066c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	78fa      	ldrb	r2, [r7, #3]
 8006942:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006946:	bf00      	nop
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800694e:	b580      	push	{r7, lr}
 8006950:	b082      	sub	sp, #8
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00e      	beq.n	800697a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800696e:	2300      	movs	r3, #0
 8006970:	2200      	movs	r2, #0
 8006972:	2100      	movs	r1, #0
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 f81d 	bl	80069b4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800697a:	bf00      	nop
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006982:	b580      	push	{r7, lr}
 8006984:	b086      	sub	sp, #24
 8006986:	af00      	add	r7, sp, #0
 8006988:	4603      	mov	r3, r0
 800698a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800698c:	2301      	movs	r3, #1
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	2300      	movs	r3, #0
 8006992:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006994:	79fb      	ldrb	r3, [r7, #7]
 8006996:	461a      	mov	r2, r3
 8006998:	6939      	ldr	r1, [r7, #16]
 800699a:	6978      	ldr	r0, [r7, #20]
 800699c:	f7ff ff79 	bl	8006892 <xQueueGenericCreate>
 80069a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f7ff ffd3 	bl	800694e <prvInitialiseMutex>

		return xNewQueue;
 80069a8:	68fb      	ldr	r3, [r7, #12]
	}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
	...

080069b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b08e      	sub	sp, #56	@ 0x38
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	607a      	str	r2, [r7, #4]
 80069c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80069c2:	2300      	movs	r3, #0
 80069c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80069ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10b      	bne.n	80069e8 <xQueueGenericSend+0x34>
	__asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80069e2:	bf00      	nop
 80069e4:	bf00      	nop
 80069e6:	e7fd      	b.n	80069e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d103      	bne.n	80069f6 <xQueueGenericSend+0x42>
 80069ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d101      	bne.n	80069fa <xQueueGenericSend+0x46>
 80069f6:	2301      	movs	r3, #1
 80069f8:	e000      	b.n	80069fc <xQueueGenericSend+0x48>
 80069fa:	2300      	movs	r3, #0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d10b      	bne.n	8006a18 <xQueueGenericSend+0x64>
	__asm volatile
 8006a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a04:	f383 8811 	msr	BASEPRI, r3
 8006a08:	f3bf 8f6f 	isb	sy
 8006a0c:	f3bf 8f4f 	dsb	sy
 8006a10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006a12:	bf00      	nop
 8006a14:	bf00      	nop
 8006a16:	e7fd      	b.n	8006a14 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d103      	bne.n	8006a26 <xQueueGenericSend+0x72>
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d101      	bne.n	8006a2a <xQueueGenericSend+0x76>
 8006a26:	2301      	movs	r3, #1
 8006a28:	e000      	b.n	8006a2c <xQueueGenericSend+0x78>
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d10b      	bne.n	8006a48 <xQueueGenericSend+0x94>
	__asm volatile
 8006a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a34:	f383 8811 	msr	BASEPRI, r3
 8006a38:	f3bf 8f6f 	isb	sy
 8006a3c:	f3bf 8f4f 	dsb	sy
 8006a40:	623b      	str	r3, [r7, #32]
}
 8006a42:	bf00      	nop
 8006a44:	bf00      	nop
 8006a46:	e7fd      	b.n	8006a44 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a48:	f001 faf6 	bl	8008038 <xTaskGetSchedulerState>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d102      	bne.n	8006a58 <xQueueGenericSend+0xa4>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d101      	bne.n	8006a5c <xQueueGenericSend+0xa8>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e000      	b.n	8006a5e <xQueueGenericSend+0xaa>
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10b      	bne.n	8006a7a <xQueueGenericSend+0xc6>
	__asm volatile
 8006a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a66:	f383 8811 	msr	BASEPRI, r3
 8006a6a:	f3bf 8f6f 	isb	sy
 8006a6e:	f3bf 8f4f 	dsb	sy
 8006a72:	61fb      	str	r3, [r7, #28]
}
 8006a74:	bf00      	nop
 8006a76:	bf00      	nop
 8006a78:	e7fd      	b.n	8006a76 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a7a:	f002 f94d 	bl	8008d18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d302      	bcc.n	8006a90 <xQueueGenericSend+0xdc>
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d129      	bne.n	8006ae4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a90:	683a      	ldr	r2, [r7, #0]
 8006a92:	68b9      	ldr	r1, [r7, #8]
 8006a94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006a96:	f000 fb37 	bl	8007108 <prvCopyDataToQueue>
 8006a9a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d010      	beq.n	8006ac6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa6:	3324      	adds	r3, #36	@ 0x24
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f001 f905 	bl	8007cb8 <xTaskRemoveFromEventList>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d013      	beq.n	8006adc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006ab4:	4b3f      	ldr	r3, [pc, #252]	@ (8006bb4 <xQueueGenericSend+0x200>)
 8006ab6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aba:	601a      	str	r2, [r3, #0]
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	f3bf 8f6f 	isb	sy
 8006ac4:	e00a      	b.n	8006adc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d007      	beq.n	8006adc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006acc:	4b39      	ldr	r3, [pc, #228]	@ (8006bb4 <xQueueGenericSend+0x200>)
 8006ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ad2:	601a      	str	r2, [r3, #0]
 8006ad4:	f3bf 8f4f 	dsb	sy
 8006ad8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006adc:	f002 f94e 	bl	8008d7c <vPortExitCritical>
				return pdPASS;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e063      	b.n	8006bac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d103      	bne.n	8006af2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006aea:	f002 f947 	bl	8008d7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006aee:	2300      	movs	r3, #0
 8006af0:	e05c      	b.n	8006bac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d106      	bne.n	8006b06 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006af8:	f107 0314 	add.w	r3, r7, #20
 8006afc:	4618      	mov	r0, r3
 8006afe:	f001 f93f 	bl	8007d80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b02:	2301      	movs	r3, #1
 8006b04:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b06:	f002 f939 	bl	8008d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b0a:	f000 feaf 	bl	800786c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b0e:	f002 f903 	bl	8008d18 <vPortEnterCritical>
 8006b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b18:	b25b      	sxtb	r3, r3
 8006b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1e:	d103      	bne.n	8006b28 <xQueueGenericSend+0x174>
 8006b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b2e:	b25b      	sxtb	r3, r3
 8006b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b34:	d103      	bne.n	8006b3e <xQueueGenericSend+0x18a>
 8006b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b3e:	f002 f91d 	bl	8008d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b42:	1d3a      	adds	r2, r7, #4
 8006b44:	f107 0314 	add.w	r3, r7, #20
 8006b48:	4611      	mov	r1, r2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 f92e 	bl	8007dac <xTaskCheckForTimeOut>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d124      	bne.n	8006ba0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006b56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b58:	f000 fbce 	bl	80072f8 <prvIsQueueFull>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d018      	beq.n	8006b94 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b64:	3310      	adds	r3, #16
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	4611      	mov	r1, r2
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f001 f852 	bl	8007c14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006b70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b72:	f000 fb59 	bl	8007228 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006b76:	f000 fe87 	bl	8007888 <xTaskResumeAll>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f47f af7c 	bne.w	8006a7a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006b82:	4b0c      	ldr	r3, [pc, #48]	@ (8006bb4 <xQueueGenericSend+0x200>)
 8006b84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	f3bf 8f6f 	isb	sy
 8006b92:	e772      	b.n	8006a7a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006b94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b96:	f000 fb47 	bl	8007228 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b9a:	f000 fe75 	bl	8007888 <xTaskResumeAll>
 8006b9e:	e76c      	b.n	8006a7a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ba0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ba2:	f000 fb41 	bl	8007228 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ba6:	f000 fe6f 	bl	8007888 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006baa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3738      	adds	r7, #56	@ 0x38
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	e000ed04 	.word	0xe000ed04

08006bb8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b090      	sub	sp, #64	@ 0x40
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	607a      	str	r2, [r7, #4]
 8006bc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10b      	bne.n	8006be8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd4:	f383 8811 	msr	BASEPRI, r3
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006be2:	bf00      	nop
 8006be4:	bf00      	nop
 8006be6:	e7fd      	b.n	8006be4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d103      	bne.n	8006bf6 <xQueueGenericSendFromISR+0x3e>
 8006bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <xQueueGenericSendFromISR+0x42>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e000      	b.n	8006bfc <xQueueGenericSendFromISR+0x44>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10b      	bne.n	8006c18 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c04:	f383 8811 	msr	BASEPRI, r3
 8006c08:	f3bf 8f6f 	isb	sy
 8006c0c:	f3bf 8f4f 	dsb	sy
 8006c10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006c12:	bf00      	nop
 8006c14:	bf00      	nop
 8006c16:	e7fd      	b.n	8006c14 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d103      	bne.n	8006c26 <xQueueGenericSendFromISR+0x6e>
 8006c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d101      	bne.n	8006c2a <xQueueGenericSendFromISR+0x72>
 8006c26:	2301      	movs	r3, #1
 8006c28:	e000      	b.n	8006c2c <xQueueGenericSendFromISR+0x74>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d10b      	bne.n	8006c48 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	623b      	str	r3, [r7, #32]
}
 8006c42:	bf00      	nop
 8006c44:	bf00      	nop
 8006c46:	e7fd      	b.n	8006c44 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c48:	f002 f946 	bl	8008ed8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006c4c:	f3ef 8211 	mrs	r2, BASEPRI
 8006c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c54:	f383 8811 	msr	BASEPRI, r3
 8006c58:	f3bf 8f6f 	isb	sy
 8006c5c:	f3bf 8f4f 	dsb	sy
 8006c60:	61fa      	str	r2, [r7, #28]
 8006c62:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006c64:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c66:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d302      	bcc.n	8006c7a <xQueueGenericSendFromISR+0xc2>
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d12f      	bne.n	8006cda <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	68b9      	ldr	r1, [r7, #8]
 8006c8e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006c90:	f000 fa3a 	bl	8007108 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006c94:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c9c:	d112      	bne.n	8006cc4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d016      	beq.n	8006cd4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca8:	3324      	adds	r3, #36	@ 0x24
 8006caa:	4618      	mov	r0, r3
 8006cac:	f001 f804 	bl	8007cb8 <xTaskRemoveFromEventList>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00e      	beq.n	8006cd4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00b      	beq.n	8006cd4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	e007      	b.n	8006cd4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006cc4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006cc8:	3301      	adds	r3, #1
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	b25a      	sxtb	r2, r3
 8006cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006cd8:	e001      	b.n	8006cde <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ce0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006ce8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3740      	adds	r7, #64	@ 0x40
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b08c      	sub	sp, #48	@ 0x30
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006d00:	2300      	movs	r3, #0
 8006d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10b      	bne.n	8006d26 <xQueueReceive+0x32>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	623b      	str	r3, [r7, #32]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d103      	bne.n	8006d34 <xQueueReceive+0x40>
 8006d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <xQueueReceive+0x44>
 8006d34:	2301      	movs	r3, #1
 8006d36:	e000      	b.n	8006d3a <xQueueReceive+0x46>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10b      	bne.n	8006d56 <xQueueReceive+0x62>
	__asm volatile
 8006d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	61fb      	str	r3, [r7, #28]
}
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
 8006d54:	e7fd      	b.n	8006d52 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d56:	f001 f96f 	bl	8008038 <xTaskGetSchedulerState>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d102      	bne.n	8006d66 <xQueueReceive+0x72>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d101      	bne.n	8006d6a <xQueueReceive+0x76>
 8006d66:	2301      	movs	r3, #1
 8006d68:	e000      	b.n	8006d6c <xQueueReceive+0x78>
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10b      	bne.n	8006d88 <xQueueReceive+0x94>
	__asm volatile
 8006d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d74:	f383 8811 	msr	BASEPRI, r3
 8006d78:	f3bf 8f6f 	isb	sy
 8006d7c:	f3bf 8f4f 	dsb	sy
 8006d80:	61bb      	str	r3, [r7, #24]
}
 8006d82:	bf00      	nop
 8006d84:	bf00      	nop
 8006d86:	e7fd      	b.n	8006d84 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d88:	f001 ffc6 	bl	8008d18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d90:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d01f      	beq.n	8006dd8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006d98:	68b9      	ldr	r1, [r7, #8]
 8006d9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d9c:	f000 fa1e 	bl	80071dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da2:	1e5a      	subs	r2, r3, #1
 8006da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00f      	beq.n	8006dd0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db2:	3310      	adds	r3, #16
 8006db4:	4618      	mov	r0, r3
 8006db6:	f000 ff7f 	bl	8007cb8 <xTaskRemoveFromEventList>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d007      	beq.n	8006dd0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006dc0:	4b3c      	ldr	r3, [pc, #240]	@ (8006eb4 <xQueueReceive+0x1c0>)
 8006dc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006dd0:	f001 ffd4 	bl	8008d7c <vPortExitCritical>
				return pdPASS;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e069      	b.n	8006eac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d103      	bne.n	8006de6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006dde:	f001 ffcd 	bl	8008d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006de2:	2300      	movs	r3, #0
 8006de4:	e062      	b.n	8006eac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d106      	bne.n	8006dfa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006dec:	f107 0310 	add.w	r3, r7, #16
 8006df0:	4618      	mov	r0, r3
 8006df2:	f000 ffc5 	bl	8007d80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006df6:	2301      	movs	r3, #1
 8006df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006dfa:	f001 ffbf 	bl	8008d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006dfe:	f000 fd35 	bl	800786c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e02:	f001 ff89 	bl	8008d18 <vPortEnterCritical>
 8006e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e0c:	b25b      	sxtb	r3, r3
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d103      	bne.n	8006e1c <xQueueReceive+0x128>
 8006e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e16:	2200      	movs	r2, #0
 8006e18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e22:	b25b      	sxtb	r3, r3
 8006e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e28:	d103      	bne.n	8006e32 <xQueueReceive+0x13e>
 8006e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e32:	f001 ffa3 	bl	8008d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e36:	1d3a      	adds	r2, r7, #4
 8006e38:	f107 0310 	add.w	r3, r7, #16
 8006e3c:	4611      	mov	r1, r2
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 ffb4 	bl	8007dac <xTaskCheckForTimeOut>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d123      	bne.n	8006e92 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e4c:	f000 fa3e 	bl	80072cc <prvIsQueueEmpty>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d017      	beq.n	8006e86 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e58:	3324      	adds	r3, #36	@ 0x24
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	4611      	mov	r1, r2
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f000 fed8 	bl	8007c14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006e64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e66:	f000 f9df 	bl	8007228 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006e6a:	f000 fd0d 	bl	8007888 <xTaskResumeAll>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d189      	bne.n	8006d88 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006e74:	4b0f      	ldr	r3, [pc, #60]	@ (8006eb4 <xQueueReceive+0x1c0>)
 8006e76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e7a:	601a      	str	r2, [r3, #0]
 8006e7c:	f3bf 8f4f 	dsb	sy
 8006e80:	f3bf 8f6f 	isb	sy
 8006e84:	e780      	b.n	8006d88 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006e86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e88:	f000 f9ce 	bl	8007228 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e8c:	f000 fcfc 	bl	8007888 <xTaskResumeAll>
 8006e90:	e77a      	b.n	8006d88 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e94:	f000 f9c8 	bl	8007228 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e98:	f000 fcf6 	bl	8007888 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e9e:	f000 fa15 	bl	80072cc <prvIsQueueEmpty>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f43f af6f 	beq.w	8006d88 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006eaa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3730      	adds	r7, #48	@ 0x30
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	e000ed04 	.word	0xe000ed04

08006eb8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b08e      	sub	sp, #56	@ 0x38
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10b      	bne.n	8006eec <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed8:	f383 8811 	msr	BASEPRI, r3
 8006edc:	f3bf 8f6f 	isb	sy
 8006ee0:	f3bf 8f4f 	dsb	sy
 8006ee4:	623b      	str	r3, [r7, #32]
}
 8006ee6:	bf00      	nop
 8006ee8:	bf00      	nop
 8006eea:	e7fd      	b.n	8006ee8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00b      	beq.n	8006f0c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	61fb      	str	r3, [r7, #28]
}
 8006f06:	bf00      	nop
 8006f08:	bf00      	nop
 8006f0a:	e7fd      	b.n	8006f08 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f0c:	f001 f894 	bl	8008038 <xTaskGetSchedulerState>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d102      	bne.n	8006f1c <xQueueSemaphoreTake+0x64>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d101      	bne.n	8006f20 <xQueueSemaphoreTake+0x68>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e000      	b.n	8006f22 <xQueueSemaphoreTake+0x6a>
 8006f20:	2300      	movs	r3, #0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10b      	bne.n	8006f3e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2a:	f383 8811 	msr	BASEPRI, r3
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	61bb      	str	r3, [r7, #24]
}
 8006f38:	bf00      	nop
 8006f3a:	bf00      	nop
 8006f3c:	e7fd      	b.n	8006f3a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f3e:	f001 feeb 	bl	8008d18 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f46:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d024      	beq.n	8006f98 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f50:	1e5a      	subs	r2, r3, #1
 8006f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f54:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d104      	bne.n	8006f68 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006f5e:	f001 f9e5 	bl	800832c <pvTaskIncrementMutexHeldCount>
 8006f62:	4602      	mov	r2, r0
 8006f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f66:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6a:	691b      	ldr	r3, [r3, #16]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00f      	beq.n	8006f90 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f72:	3310      	adds	r3, #16
 8006f74:	4618      	mov	r0, r3
 8006f76:	f000 fe9f 	bl	8007cb8 <xTaskRemoveFromEventList>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d007      	beq.n	8006f90 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006f80:	4b54      	ldr	r3, [pc, #336]	@ (80070d4 <xQueueSemaphoreTake+0x21c>)
 8006f82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f86:	601a      	str	r2, [r3, #0]
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006f90:	f001 fef4 	bl	8008d7c <vPortExitCritical>
				return pdPASS;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e098      	b.n	80070ca <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d112      	bne.n	8006fc4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d00b      	beq.n	8006fbc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa8:	f383 8811 	msr	BASEPRI, r3
 8006fac:	f3bf 8f6f 	isb	sy
 8006fb0:	f3bf 8f4f 	dsb	sy
 8006fb4:	617b      	str	r3, [r7, #20]
}
 8006fb6:	bf00      	nop
 8006fb8:	bf00      	nop
 8006fba:	e7fd      	b.n	8006fb8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006fbc:	f001 fede 	bl	8008d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	e082      	b.n	80070ca <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006fca:	f107 030c 	add.w	r3, r7, #12
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f000 fed6 	bl	8007d80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006fd8:	f001 fed0 	bl	8008d7c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006fdc:	f000 fc46 	bl	800786c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006fe0:	f001 fe9a 	bl	8008d18 <vPortEnterCritical>
 8006fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fea:	b25b      	sxtb	r3, r3
 8006fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff0:	d103      	bne.n	8006ffa <xQueueSemaphoreTake+0x142>
 8006ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ffc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007000:	b25b      	sxtb	r3, r3
 8007002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007006:	d103      	bne.n	8007010 <xQueueSemaphoreTake+0x158>
 8007008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800700a:	2200      	movs	r2, #0
 800700c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007010:	f001 feb4 	bl	8008d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007014:	463a      	mov	r2, r7
 8007016:	f107 030c 	add.w	r3, r7, #12
 800701a:	4611      	mov	r1, r2
 800701c:	4618      	mov	r0, r3
 800701e:	f000 fec5 	bl	8007dac <xTaskCheckForTimeOut>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d132      	bne.n	800708e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007028:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800702a:	f000 f94f 	bl	80072cc <prvIsQueueEmpty>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d026      	beq.n	8007082 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d109      	bne.n	8007050 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800703c:	f001 fe6c 	bl	8008d18 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	4618      	mov	r0, r3
 8007046:	f001 f815 	bl	8008074 <xTaskPriorityInherit>
 800704a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800704c:	f001 fe96 	bl	8008d7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007052:	3324      	adds	r3, #36	@ 0x24
 8007054:	683a      	ldr	r2, [r7, #0]
 8007056:	4611      	mov	r1, r2
 8007058:	4618      	mov	r0, r3
 800705a:	f000 fddb 	bl	8007c14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800705e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007060:	f000 f8e2 	bl	8007228 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007064:	f000 fc10 	bl	8007888 <xTaskResumeAll>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	f47f af67 	bne.w	8006f3e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007070:	4b18      	ldr	r3, [pc, #96]	@ (80070d4 <xQueueSemaphoreTake+0x21c>)
 8007072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007076:	601a      	str	r2, [r3, #0]
 8007078:	f3bf 8f4f 	dsb	sy
 800707c:	f3bf 8f6f 	isb	sy
 8007080:	e75d      	b.n	8006f3e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007082:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007084:	f000 f8d0 	bl	8007228 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007088:	f000 fbfe 	bl	8007888 <xTaskResumeAll>
 800708c:	e757      	b.n	8006f3e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800708e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007090:	f000 f8ca 	bl	8007228 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007094:	f000 fbf8 	bl	8007888 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007098:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800709a:	f000 f917 	bl	80072cc <prvIsQueueEmpty>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f43f af4c 	beq.w	8006f3e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80070a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00d      	beq.n	80070c8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80070ac:	f001 fe34 	bl	8008d18 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80070b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80070b2:	f000 f811 	bl	80070d8 <prvGetDisinheritPriorityAfterTimeout>
 80070b6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80070b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070be:	4618      	mov	r0, r3
 80070c0:	f001 f8b0 	bl	8008224 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80070c4:	f001 fe5a 	bl	8008d7c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80070c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3738      	adds	r7, #56	@ 0x38
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	e000ed04 	.word	0xe000ed04

080070d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d006      	beq.n	80070f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	e001      	b.n	80070fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80070f6:	2300      	movs	r3, #0
 80070f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80070fa:	68fb      	ldr	r3, [r7, #12]
	}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3714      	adds	r7, #20
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b086      	sub	sp, #24
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007114:	2300      	movs	r3, #0
 8007116:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007122:	2b00      	cmp	r3, #0
 8007124:	d10d      	bne.n	8007142 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d14d      	bne.n	80071ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	4618      	mov	r0, r3
 8007134:	f001 f806 	bl	8008144 <xTaskPriorityDisinherit>
 8007138:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2200      	movs	r2, #0
 800713e:	609a      	str	r2, [r3, #8]
 8007140:	e043      	b.n	80071ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d119      	bne.n	800717c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6858      	ldr	r0, [r3, #4]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007150:	461a      	mov	r2, r3
 8007152:	68b9      	ldr	r1, [r7, #8]
 8007154:	f003 fdf5 	bl	800ad42 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	685a      	ldr	r2, [r3, #4]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007160:	441a      	add	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	685a      	ldr	r2, [r3, #4]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	429a      	cmp	r2, r3
 8007170:	d32b      	bcc.n	80071ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	605a      	str	r2, [r3, #4]
 800717a:	e026      	b.n	80071ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	68d8      	ldr	r0, [r3, #12]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007184:	461a      	mov	r2, r3
 8007186:	68b9      	ldr	r1, [r7, #8]
 8007188:	f003 fddb 	bl	800ad42 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	68da      	ldr	r2, [r3, #12]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007194:	425b      	negs	r3, r3
 8007196:	441a      	add	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	68da      	ldr	r2, [r3, #12]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d207      	bcs.n	80071b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	689a      	ldr	r2, [r3, #8]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b0:	425b      	negs	r3, r3
 80071b2:	441a      	add	r2, r3
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d105      	bne.n	80071ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d002      	beq.n	80071ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	3b01      	subs	r3, #1
 80071c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	1c5a      	adds	r2, r3, #1
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80071d2:	697b      	ldr	r3, [r7, #20]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3718      	adds	r7, #24
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d018      	beq.n	8007220 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	68da      	ldr	r2, [r3, #12]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	441a      	add	r2, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	68da      	ldr	r2, [r3, #12]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	429a      	cmp	r2, r3
 8007206:	d303      	bcc.n	8007210 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	68d9      	ldr	r1, [r3, #12]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007218:	461a      	mov	r2, r3
 800721a:	6838      	ldr	r0, [r7, #0]
 800721c:	f003 fd91 	bl	800ad42 <memcpy>
	}
}
 8007220:	bf00      	nop
 8007222:	3708      	adds	r7, #8
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}

08007228 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007230:	f001 fd72 	bl	8008d18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800723a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800723c:	e011      	b.n	8007262 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007242:	2b00      	cmp	r3, #0
 8007244:	d012      	beq.n	800726c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	3324      	adds	r3, #36	@ 0x24
 800724a:	4618      	mov	r0, r3
 800724c:	f000 fd34 	bl	8007cb8 <xTaskRemoveFromEventList>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d001      	beq.n	800725a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007256:	f000 fe0d 	bl	8007e74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800725a:	7bfb      	ldrb	r3, [r7, #15]
 800725c:	3b01      	subs	r3, #1
 800725e:	b2db      	uxtb	r3, r3
 8007260:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007266:	2b00      	cmp	r3, #0
 8007268:	dce9      	bgt.n	800723e <prvUnlockQueue+0x16>
 800726a:	e000      	b.n	800726e <prvUnlockQueue+0x46>
					break;
 800726c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	22ff      	movs	r2, #255	@ 0xff
 8007272:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007276:	f001 fd81 	bl	8008d7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800727a:	f001 fd4d 	bl	8008d18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007284:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007286:	e011      	b.n	80072ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	691b      	ldr	r3, [r3, #16]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d012      	beq.n	80072b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	3310      	adds	r3, #16
 8007294:	4618      	mov	r0, r3
 8007296:	f000 fd0f 	bl	8007cb8 <xTaskRemoveFromEventList>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d001      	beq.n	80072a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80072a0:	f000 fde8 	bl	8007e74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80072a4:	7bbb      	ldrb	r3, [r7, #14]
 80072a6:	3b01      	subs	r3, #1
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80072ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dce9      	bgt.n	8007288 <prvUnlockQueue+0x60>
 80072b4:	e000      	b.n	80072b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80072b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	22ff      	movs	r2, #255	@ 0xff
 80072bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80072c0:	f001 fd5c 	bl	8008d7c <vPortExitCritical>
}
 80072c4:	bf00      	nop
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80072d4:	f001 fd20 	bl	8008d18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d102      	bne.n	80072e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80072e0:	2301      	movs	r3, #1
 80072e2:	60fb      	str	r3, [r7, #12]
 80072e4:	e001      	b.n	80072ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80072e6:	2300      	movs	r3, #0
 80072e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80072ea:	f001 fd47 	bl	8008d7c <vPortExitCritical>

	return xReturn;
 80072ee:	68fb      	ldr	r3, [r7, #12]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007300:	f001 fd0a 	bl	8008d18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800730c:	429a      	cmp	r2, r3
 800730e:	d102      	bne.n	8007316 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007310:	2301      	movs	r3, #1
 8007312:	60fb      	str	r3, [r7, #12]
 8007314:	e001      	b.n	800731a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007316:	2300      	movs	r3, #0
 8007318:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800731a:	f001 fd2f 	bl	8008d7c <vPortExitCritical>

	return xReturn;
 800731e:	68fb      	ldr	r3, [r7, #12]
}
 8007320:	4618      	mov	r0, r3
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007332:	2300      	movs	r3, #0
 8007334:	60fb      	str	r3, [r7, #12]
 8007336:	e014      	b.n	8007362 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007338:	4a0f      	ldr	r2, [pc, #60]	@ (8007378 <vQueueAddToRegistry+0x50>)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d10b      	bne.n	800735c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007344:	490c      	ldr	r1, [pc, #48]	@ (8007378 <vQueueAddToRegistry+0x50>)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	683a      	ldr	r2, [r7, #0]
 800734a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800734e:	4a0a      	ldr	r2, [pc, #40]	@ (8007378 <vQueueAddToRegistry+0x50>)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	00db      	lsls	r3, r3, #3
 8007354:	4413      	add	r3, r2
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800735a:	e006      	b.n	800736a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	3301      	adds	r3, #1
 8007360:	60fb      	str	r3, [r7, #12]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2b07      	cmp	r3, #7
 8007366:	d9e7      	bls.n	8007338 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007368:	bf00      	nop
 800736a:	bf00      	nop
 800736c:	3714      	adds	r7, #20
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr
 8007376:	bf00      	nop
 8007378:	20000a68 	.word	0x20000a68

0800737c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800738c:	f001 fcc4 	bl	8008d18 <vPortEnterCritical>
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007396:	b25b      	sxtb	r3, r3
 8007398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800739c:	d103      	bne.n	80073a6 <vQueueWaitForMessageRestricted+0x2a>
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073ac:	b25b      	sxtb	r3, r3
 80073ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073b2:	d103      	bne.n	80073bc <vQueueWaitForMessageRestricted+0x40>
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073bc:	f001 fcde 	bl	8008d7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d106      	bne.n	80073d6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	3324      	adds	r3, #36	@ 0x24
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	68b9      	ldr	r1, [r7, #8]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f000 fc45 	bl	8007c60 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80073d6:	6978      	ldr	r0, [r7, #20]
 80073d8:	f7ff ff26 	bl	8007228 <prvUnlockQueue>
	}
 80073dc:	bf00      	nop
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b08e      	sub	sp, #56	@ 0x38
 80073e8:	af04      	add	r7, sp, #16
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	607a      	str	r2, [r7, #4]
 80073f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80073f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10b      	bne.n	8007410 <xTaskCreateStatic+0x2c>
	__asm volatile
 80073f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fc:	f383 8811 	msr	BASEPRI, r3
 8007400:	f3bf 8f6f 	isb	sy
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	623b      	str	r3, [r7, #32]
}
 800740a:	bf00      	nop
 800740c:	bf00      	nop
 800740e:	e7fd      	b.n	800740c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10b      	bne.n	800742e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	61fb      	str	r3, [r7, #28]
}
 8007428:	bf00      	nop
 800742a:	bf00      	nop
 800742c:	e7fd      	b.n	800742a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800742e:	235c      	movs	r3, #92	@ 0x5c
 8007430:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	2b5c      	cmp	r3, #92	@ 0x5c
 8007436:	d00b      	beq.n	8007450 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743c:	f383 8811 	msr	BASEPRI, r3
 8007440:	f3bf 8f6f 	isb	sy
 8007444:	f3bf 8f4f 	dsb	sy
 8007448:	61bb      	str	r3, [r7, #24]
}
 800744a:	bf00      	nop
 800744c:	bf00      	nop
 800744e:	e7fd      	b.n	800744c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007450:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007454:	2b00      	cmp	r3, #0
 8007456:	d01e      	beq.n	8007496 <xTaskCreateStatic+0xb2>
 8007458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800745a:	2b00      	cmp	r3, #0
 800745c:	d01b      	beq.n	8007496 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800745e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007460:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007464:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007466:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746a:	2202      	movs	r2, #2
 800746c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007470:	2300      	movs	r3, #0
 8007472:	9303      	str	r3, [sp, #12]
 8007474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007476:	9302      	str	r3, [sp, #8]
 8007478:	f107 0314 	add.w	r3, r7, #20
 800747c:	9301      	str	r3, [sp, #4]
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	68b9      	ldr	r1, [r7, #8]
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f000 f850 	bl	800752e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800748e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007490:	f000 f8de 	bl	8007650 <prvAddNewTaskToReadyList>
 8007494:	e001      	b.n	800749a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007496:	2300      	movs	r3, #0
 8007498:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800749a:	697b      	ldr	r3, [r7, #20]
	}
 800749c:	4618      	mov	r0, r3
 800749e:	3728      	adds	r7, #40	@ 0x28
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b08c      	sub	sp, #48	@ 0x30
 80074a8:	af04      	add	r7, sp, #16
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	603b      	str	r3, [r7, #0]
 80074b0:	4613      	mov	r3, r2
 80074b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80074b4:	88fb      	ldrh	r3, [r7, #6]
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	4618      	mov	r0, r3
 80074ba:	f001 fd4f 	bl	8008f5c <pvPortMalloc>
 80074be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00e      	beq.n	80074e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80074c6:	205c      	movs	r0, #92	@ 0x5c
 80074c8:	f001 fd48 	bl	8008f5c <pvPortMalloc>
 80074cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	697a      	ldr	r2, [r7, #20]
 80074d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80074da:	e005      	b.n	80074e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80074dc:	6978      	ldr	r0, [r7, #20]
 80074de:	f001 fe0b 	bl	80090f8 <vPortFree>
 80074e2:	e001      	b.n	80074e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80074e4:	2300      	movs	r3, #0
 80074e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d017      	beq.n	800751e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80074f6:	88fa      	ldrh	r2, [r7, #6]
 80074f8:	2300      	movs	r3, #0
 80074fa:	9303      	str	r3, [sp, #12]
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	9302      	str	r3, [sp, #8]
 8007500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007502:	9301      	str	r3, [sp, #4]
 8007504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007506:	9300      	str	r3, [sp, #0]
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	68b9      	ldr	r1, [r7, #8]
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f000 f80e 	bl	800752e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007512:	69f8      	ldr	r0, [r7, #28]
 8007514:	f000 f89c 	bl	8007650 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007518:	2301      	movs	r3, #1
 800751a:	61bb      	str	r3, [r7, #24]
 800751c:	e002      	b.n	8007524 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800751e:	f04f 33ff 	mov.w	r3, #4294967295
 8007522:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007524:	69bb      	ldr	r3, [r7, #24]
	}
 8007526:	4618      	mov	r0, r3
 8007528:	3720      	adds	r7, #32
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b088      	sub	sp, #32
 8007532:	af00      	add	r7, sp, #0
 8007534:	60f8      	str	r0, [r7, #12]
 8007536:	60b9      	str	r1, [r7, #8]
 8007538:	607a      	str	r2, [r7, #4]
 800753a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800753c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	461a      	mov	r2, r3
 8007546:	21a5      	movs	r1, #165	@ 0xa5
 8007548:	f003 fb6a 	bl	800ac20 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800754c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007556:	3b01      	subs	r3, #1
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	4413      	add	r3, r2
 800755c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	f023 0307 	bic.w	r3, r3, #7
 8007564:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	f003 0307 	and.w	r3, r3, #7
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00b      	beq.n	8007588 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007574:	f383 8811 	msr	BASEPRI, r3
 8007578:	f3bf 8f6f 	isb	sy
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	617b      	str	r3, [r7, #20]
}
 8007582:	bf00      	nop
 8007584:	bf00      	nop
 8007586:	e7fd      	b.n	8007584 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d01f      	beq.n	80075ce <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800758e:	2300      	movs	r3, #0
 8007590:	61fb      	str	r3, [r7, #28]
 8007592:	e012      	b.n	80075ba <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	4413      	add	r3, r2
 800759a:	7819      	ldrb	r1, [r3, #0]
 800759c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	4413      	add	r3, r2
 80075a2:	3334      	adds	r3, #52	@ 0x34
 80075a4:	460a      	mov	r2, r1
 80075a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	69fb      	ldr	r3, [r7, #28]
 80075ac:	4413      	add	r3, r2
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d006      	beq.n	80075c2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	3301      	adds	r3, #1
 80075b8:	61fb      	str	r3, [r7, #28]
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	2b0f      	cmp	r3, #15
 80075be:	d9e9      	bls.n	8007594 <prvInitialiseNewTask+0x66>
 80075c0:	e000      	b.n	80075c4 <prvInitialiseNewTask+0x96>
			{
				break;
 80075c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80075c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80075cc:	e003      	b.n	80075d6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80075ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80075d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d8:	2b37      	cmp	r3, #55	@ 0x37
 80075da:	d901      	bls.n	80075e0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80075dc:	2337      	movs	r3, #55	@ 0x37
 80075de:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80075e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075e4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80075e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075ea:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80075ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ee:	2200      	movs	r2, #0
 80075f0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80075f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f4:	3304      	adds	r3, #4
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7fe ffd0 	bl	800659c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80075fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fe:	3318      	adds	r3, #24
 8007600:	4618      	mov	r0, r3
 8007602:	f7fe ffcb 	bl	800659c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800760a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800760c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007614:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007618:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800761a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800761c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761e:	2200      	movs	r2, #0
 8007620:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007624:	2200      	movs	r2, #0
 8007626:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	68f9      	ldr	r1, [r7, #12]
 800762e:	69b8      	ldr	r0, [r7, #24]
 8007630:	f001 fa3e 	bl	8008ab0 <pxPortInitialiseStack>
 8007634:	4602      	mov	r2, r0
 8007636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007638:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800763a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800763c:	2b00      	cmp	r3, #0
 800763e:	d002      	beq.n	8007646 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007644:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007646:	bf00      	nop
 8007648:	3720      	adds	r7, #32
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007658:	f001 fb5e 	bl	8008d18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800765c:	4b2d      	ldr	r3, [pc, #180]	@ (8007714 <prvAddNewTaskToReadyList+0xc4>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	3301      	adds	r3, #1
 8007662:	4a2c      	ldr	r2, [pc, #176]	@ (8007714 <prvAddNewTaskToReadyList+0xc4>)
 8007664:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007666:	4b2c      	ldr	r3, [pc, #176]	@ (8007718 <prvAddNewTaskToReadyList+0xc8>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d109      	bne.n	8007682 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800766e:	4a2a      	ldr	r2, [pc, #168]	@ (8007718 <prvAddNewTaskToReadyList+0xc8>)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007674:	4b27      	ldr	r3, [pc, #156]	@ (8007714 <prvAddNewTaskToReadyList+0xc4>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2b01      	cmp	r3, #1
 800767a:	d110      	bne.n	800769e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800767c:	f000 fc1e 	bl	8007ebc <prvInitialiseTaskLists>
 8007680:	e00d      	b.n	800769e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007682:	4b26      	ldr	r3, [pc, #152]	@ (800771c <prvAddNewTaskToReadyList+0xcc>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d109      	bne.n	800769e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800768a:	4b23      	ldr	r3, [pc, #140]	@ (8007718 <prvAddNewTaskToReadyList+0xc8>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007694:	429a      	cmp	r2, r3
 8007696:	d802      	bhi.n	800769e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007698:	4a1f      	ldr	r2, [pc, #124]	@ (8007718 <prvAddNewTaskToReadyList+0xc8>)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800769e:	4b20      	ldr	r3, [pc, #128]	@ (8007720 <prvAddNewTaskToReadyList+0xd0>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3301      	adds	r3, #1
 80076a4:	4a1e      	ldr	r2, [pc, #120]	@ (8007720 <prvAddNewTaskToReadyList+0xd0>)
 80076a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80076a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007720 <prvAddNewTaskToReadyList+0xd0>)
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076b4:	4b1b      	ldr	r3, [pc, #108]	@ (8007724 <prvAddNewTaskToReadyList+0xd4>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d903      	bls.n	80076c4 <prvAddNewTaskToReadyList+0x74>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c0:	4a18      	ldr	r2, [pc, #96]	@ (8007724 <prvAddNewTaskToReadyList+0xd4>)
 80076c2:	6013      	str	r3, [r2, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076c8:	4613      	mov	r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4413      	add	r3, r2
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4a15      	ldr	r2, [pc, #84]	@ (8007728 <prvAddNewTaskToReadyList+0xd8>)
 80076d2:	441a      	add	r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	3304      	adds	r3, #4
 80076d8:	4619      	mov	r1, r3
 80076da:	4610      	mov	r0, r2
 80076dc:	f7fe ff6b 	bl	80065b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80076e0:	f001 fb4c 	bl	8008d7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80076e4:	4b0d      	ldr	r3, [pc, #52]	@ (800771c <prvAddNewTaskToReadyList+0xcc>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00e      	beq.n	800770a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80076ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007718 <prvAddNewTaskToReadyList+0xc8>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d207      	bcs.n	800770a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80076fa:	4b0c      	ldr	r3, [pc, #48]	@ (800772c <prvAddNewTaskToReadyList+0xdc>)
 80076fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007700:	601a      	str	r2, [r3, #0]
 8007702:	f3bf 8f4f 	dsb	sy
 8007706:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800770a:	bf00      	nop
 800770c:	3708      	adds	r7, #8
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	20000f7c 	.word	0x20000f7c
 8007718:	20000aa8 	.word	0x20000aa8
 800771c:	20000f88 	.word	0x20000f88
 8007720:	20000f98 	.word	0x20000f98
 8007724:	20000f84 	.word	0x20000f84
 8007728:	20000aac 	.word	0x20000aac
 800772c:	e000ed04 	.word	0xe000ed04

08007730 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007738:	2300      	movs	r3, #0
 800773a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d018      	beq.n	8007774 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007742:	4b14      	ldr	r3, [pc, #80]	@ (8007794 <vTaskDelay+0x64>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00b      	beq.n	8007762 <vTaskDelay+0x32>
	__asm volatile
 800774a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774e:	f383 8811 	msr	BASEPRI, r3
 8007752:	f3bf 8f6f 	isb	sy
 8007756:	f3bf 8f4f 	dsb	sy
 800775a:	60bb      	str	r3, [r7, #8]
}
 800775c:	bf00      	nop
 800775e:	bf00      	nop
 8007760:	e7fd      	b.n	800775e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007762:	f000 f883 	bl	800786c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007766:	2100      	movs	r1, #0
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 fdf3 	bl	8008354 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800776e:	f000 f88b 	bl	8007888 <xTaskResumeAll>
 8007772:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d107      	bne.n	800778a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800777a:	4b07      	ldr	r3, [pc, #28]	@ (8007798 <vTaskDelay+0x68>)
 800777c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007780:	601a      	str	r2, [r3, #0]
 8007782:	f3bf 8f4f 	dsb	sy
 8007786:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800778a:	bf00      	nop
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20000fa4 	.word	0x20000fa4
 8007798:	e000ed04 	.word	0xe000ed04

0800779c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b08a      	sub	sp, #40	@ 0x28
 80077a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80077a2:	2300      	movs	r3, #0
 80077a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80077a6:	2300      	movs	r3, #0
 80077a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80077aa:	463a      	mov	r2, r7
 80077ac:	1d39      	adds	r1, r7, #4
 80077ae:	f107 0308 	add.w	r3, r7, #8
 80077b2:	4618      	mov	r0, r3
 80077b4:	f7fe fe9e 	bl	80064f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80077b8:	6839      	ldr	r1, [r7, #0]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	9202      	str	r2, [sp, #8]
 80077c0:	9301      	str	r3, [sp, #4]
 80077c2:	2300      	movs	r3, #0
 80077c4:	9300      	str	r3, [sp, #0]
 80077c6:	2300      	movs	r3, #0
 80077c8:	460a      	mov	r2, r1
 80077ca:	4922      	ldr	r1, [pc, #136]	@ (8007854 <vTaskStartScheduler+0xb8>)
 80077cc:	4822      	ldr	r0, [pc, #136]	@ (8007858 <vTaskStartScheduler+0xbc>)
 80077ce:	f7ff fe09 	bl	80073e4 <xTaskCreateStatic>
 80077d2:	4603      	mov	r3, r0
 80077d4:	4a21      	ldr	r2, [pc, #132]	@ (800785c <vTaskStartScheduler+0xc0>)
 80077d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80077d8:	4b20      	ldr	r3, [pc, #128]	@ (800785c <vTaskStartScheduler+0xc0>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d002      	beq.n	80077e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80077e0:	2301      	movs	r3, #1
 80077e2:	617b      	str	r3, [r7, #20]
 80077e4:	e001      	b.n	80077ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80077e6:	2300      	movs	r3, #0
 80077e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d102      	bne.n	80077f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80077f0:	f000 fe04 	bl	80083fc <xTimerCreateTimerTask>
 80077f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d116      	bne.n	800782a <vTaskStartScheduler+0x8e>
	__asm volatile
 80077fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007800:	f383 8811 	msr	BASEPRI, r3
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	613b      	str	r3, [r7, #16]
}
 800780e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007810:	4b13      	ldr	r3, [pc, #76]	@ (8007860 <vTaskStartScheduler+0xc4>)
 8007812:	f04f 32ff 	mov.w	r2, #4294967295
 8007816:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007818:	4b12      	ldr	r3, [pc, #72]	@ (8007864 <vTaskStartScheduler+0xc8>)
 800781a:	2201      	movs	r2, #1
 800781c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800781e:	4b12      	ldr	r3, [pc, #72]	@ (8007868 <vTaskStartScheduler+0xcc>)
 8007820:	2200      	movs	r2, #0
 8007822:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007824:	f001 f9d4 	bl	8008bd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007828:	e00f      	b.n	800784a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007830:	d10b      	bne.n	800784a <vTaskStartScheduler+0xae>
	__asm volatile
 8007832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007836:	f383 8811 	msr	BASEPRI, r3
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	60fb      	str	r3, [r7, #12]
}
 8007844:	bf00      	nop
 8007846:	bf00      	nop
 8007848:	e7fd      	b.n	8007846 <vTaskStartScheduler+0xaa>
}
 800784a:	bf00      	nop
 800784c:	3718      	adds	r7, #24
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	0800d2d8 	.word	0x0800d2d8
 8007858:	08007e8d 	.word	0x08007e8d
 800785c:	20000fa0 	.word	0x20000fa0
 8007860:	20000f9c 	.word	0x20000f9c
 8007864:	20000f88 	.word	0x20000f88
 8007868:	20000f80 	.word	0x20000f80

0800786c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800786c:	b480      	push	{r7}
 800786e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007870:	4b04      	ldr	r3, [pc, #16]	@ (8007884 <vTaskSuspendAll+0x18>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	3301      	adds	r3, #1
 8007876:	4a03      	ldr	r2, [pc, #12]	@ (8007884 <vTaskSuspendAll+0x18>)
 8007878:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800787a:	bf00      	nop
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr
 8007884:	20000fa4 	.word	0x20000fa4

08007888 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007892:	2300      	movs	r3, #0
 8007894:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007896:	4b42      	ldr	r3, [pc, #264]	@ (80079a0 <xTaskResumeAll+0x118>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10b      	bne.n	80078b6 <xTaskResumeAll+0x2e>
	__asm volatile
 800789e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	603b      	str	r3, [r7, #0]
}
 80078b0:	bf00      	nop
 80078b2:	bf00      	nop
 80078b4:	e7fd      	b.n	80078b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80078b6:	f001 fa2f 	bl	8008d18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80078ba:	4b39      	ldr	r3, [pc, #228]	@ (80079a0 <xTaskResumeAll+0x118>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	3b01      	subs	r3, #1
 80078c0:	4a37      	ldr	r2, [pc, #220]	@ (80079a0 <xTaskResumeAll+0x118>)
 80078c2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078c4:	4b36      	ldr	r3, [pc, #216]	@ (80079a0 <xTaskResumeAll+0x118>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d162      	bne.n	8007992 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80078cc:	4b35      	ldr	r3, [pc, #212]	@ (80079a4 <xTaskResumeAll+0x11c>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d05e      	beq.n	8007992 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80078d4:	e02f      	b.n	8007936 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078d6:	4b34      	ldr	r3, [pc, #208]	@ (80079a8 <xTaskResumeAll+0x120>)
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	3318      	adds	r3, #24
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7fe fec4 	bl	8006670 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	3304      	adds	r3, #4
 80078ec:	4618      	mov	r0, r3
 80078ee:	f7fe febf 	bl	8006670 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078f6:	4b2d      	ldr	r3, [pc, #180]	@ (80079ac <xTaskResumeAll+0x124>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d903      	bls.n	8007906 <xTaskResumeAll+0x7e>
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007902:	4a2a      	ldr	r2, [pc, #168]	@ (80079ac <xTaskResumeAll+0x124>)
 8007904:	6013      	str	r3, [r2, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800790a:	4613      	mov	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	4413      	add	r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	4a27      	ldr	r2, [pc, #156]	@ (80079b0 <xTaskResumeAll+0x128>)
 8007914:	441a      	add	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	3304      	adds	r3, #4
 800791a:	4619      	mov	r1, r3
 800791c:	4610      	mov	r0, r2
 800791e:	f7fe fe4a 	bl	80065b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007926:	4b23      	ldr	r3, [pc, #140]	@ (80079b4 <xTaskResumeAll+0x12c>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800792c:	429a      	cmp	r2, r3
 800792e:	d302      	bcc.n	8007936 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007930:	4b21      	ldr	r3, [pc, #132]	@ (80079b8 <xTaskResumeAll+0x130>)
 8007932:	2201      	movs	r2, #1
 8007934:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007936:	4b1c      	ldr	r3, [pc, #112]	@ (80079a8 <xTaskResumeAll+0x120>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1cb      	bne.n	80078d6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d001      	beq.n	8007948 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007944:	f000 fb58 	bl	8007ff8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007948:	4b1c      	ldr	r3, [pc, #112]	@ (80079bc <xTaskResumeAll+0x134>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d010      	beq.n	8007976 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007954:	f000 f846 	bl	80079e4 <xTaskIncrementTick>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d002      	beq.n	8007964 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800795e:	4b16      	ldr	r3, [pc, #88]	@ (80079b8 <xTaskResumeAll+0x130>)
 8007960:	2201      	movs	r2, #1
 8007962:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	3b01      	subs	r3, #1
 8007968:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1f1      	bne.n	8007954 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007970:	4b12      	ldr	r3, [pc, #72]	@ (80079bc <xTaskResumeAll+0x134>)
 8007972:	2200      	movs	r2, #0
 8007974:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007976:	4b10      	ldr	r3, [pc, #64]	@ (80079b8 <xTaskResumeAll+0x130>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d009      	beq.n	8007992 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800797e:	2301      	movs	r3, #1
 8007980:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007982:	4b0f      	ldr	r3, [pc, #60]	@ (80079c0 <xTaskResumeAll+0x138>)
 8007984:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007988:	601a      	str	r2, [r3, #0]
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007992:	f001 f9f3 	bl	8008d7c <vPortExitCritical>

	return xAlreadyYielded;
 8007996:	68bb      	ldr	r3, [r7, #8]
}
 8007998:	4618      	mov	r0, r3
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	20000fa4 	.word	0x20000fa4
 80079a4:	20000f7c 	.word	0x20000f7c
 80079a8:	20000f3c 	.word	0x20000f3c
 80079ac:	20000f84 	.word	0x20000f84
 80079b0:	20000aac 	.word	0x20000aac
 80079b4:	20000aa8 	.word	0x20000aa8
 80079b8:	20000f90 	.word	0x20000f90
 80079bc:	20000f8c 	.word	0x20000f8c
 80079c0:	e000ed04 	.word	0xe000ed04

080079c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80079ca:	4b05      	ldr	r3, [pc, #20]	@ (80079e0 <xTaskGetTickCount+0x1c>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80079d0:	687b      	ldr	r3, [r7, #4]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	370c      	adds	r7, #12
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	20000f80 	.word	0x20000f80

080079e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80079ea:	2300      	movs	r3, #0
 80079ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079ee:	4b4f      	ldr	r3, [pc, #316]	@ (8007b2c <xTaskIncrementTick+0x148>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f040 8090 	bne.w	8007b18 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80079f8:	4b4d      	ldr	r3, [pc, #308]	@ (8007b30 <xTaskIncrementTick+0x14c>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3301      	adds	r3, #1
 80079fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007a00:	4a4b      	ldr	r2, [pc, #300]	@ (8007b30 <xTaskIncrementTick+0x14c>)
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d121      	bne.n	8007a50 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007a0c:	4b49      	ldr	r3, [pc, #292]	@ (8007b34 <xTaskIncrementTick+0x150>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00b      	beq.n	8007a2e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	603b      	str	r3, [r7, #0]
}
 8007a28:	bf00      	nop
 8007a2a:	bf00      	nop
 8007a2c:	e7fd      	b.n	8007a2a <xTaskIncrementTick+0x46>
 8007a2e:	4b41      	ldr	r3, [pc, #260]	@ (8007b34 <xTaskIncrementTick+0x150>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	60fb      	str	r3, [r7, #12]
 8007a34:	4b40      	ldr	r3, [pc, #256]	@ (8007b38 <xTaskIncrementTick+0x154>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a3e      	ldr	r2, [pc, #248]	@ (8007b34 <xTaskIncrementTick+0x150>)
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	4a3e      	ldr	r2, [pc, #248]	@ (8007b38 <xTaskIncrementTick+0x154>)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6013      	str	r3, [r2, #0]
 8007a42:	4b3e      	ldr	r3, [pc, #248]	@ (8007b3c <xTaskIncrementTick+0x158>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	3301      	adds	r3, #1
 8007a48:	4a3c      	ldr	r2, [pc, #240]	@ (8007b3c <xTaskIncrementTick+0x158>)
 8007a4a:	6013      	str	r3, [r2, #0]
 8007a4c:	f000 fad4 	bl	8007ff8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007a50:	4b3b      	ldr	r3, [pc, #236]	@ (8007b40 <xTaskIncrementTick+0x15c>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	693a      	ldr	r2, [r7, #16]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d349      	bcc.n	8007aee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a5a:	4b36      	ldr	r3, [pc, #216]	@ (8007b34 <xTaskIncrementTick+0x150>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d104      	bne.n	8007a6e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a64:	4b36      	ldr	r3, [pc, #216]	@ (8007b40 <xTaskIncrementTick+0x15c>)
 8007a66:	f04f 32ff 	mov.w	r2, #4294967295
 8007a6a:	601a      	str	r2, [r3, #0]
					break;
 8007a6c:	e03f      	b.n	8007aee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a6e:	4b31      	ldr	r3, [pc, #196]	@ (8007b34 <xTaskIncrementTick+0x150>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d203      	bcs.n	8007a8e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007a86:	4a2e      	ldr	r2, [pc, #184]	@ (8007b40 <xTaskIncrementTick+0x15c>)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007a8c:	e02f      	b.n	8007aee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	3304      	adds	r3, #4
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7fe fdec 	bl	8006670 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d004      	beq.n	8007aaa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	3318      	adds	r3, #24
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7fe fde3 	bl	8006670 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aae:	4b25      	ldr	r3, [pc, #148]	@ (8007b44 <xTaskIncrementTick+0x160>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d903      	bls.n	8007abe <xTaskIncrementTick+0xda>
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aba:	4a22      	ldr	r2, [pc, #136]	@ (8007b44 <xTaskIncrementTick+0x160>)
 8007abc:	6013      	str	r3, [r2, #0]
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	4413      	add	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	4a1f      	ldr	r2, [pc, #124]	@ (8007b48 <xTaskIncrementTick+0x164>)
 8007acc:	441a      	add	r2, r3
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	4610      	mov	r0, r2
 8007ad6:	f7fe fd6e 	bl	80065b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ade:	4b1b      	ldr	r3, [pc, #108]	@ (8007b4c <xTaskIncrementTick+0x168>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d3b8      	bcc.n	8007a5a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007aec:	e7b5      	b.n	8007a5a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007aee:	4b17      	ldr	r3, [pc, #92]	@ (8007b4c <xTaskIncrementTick+0x168>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007af4:	4914      	ldr	r1, [pc, #80]	@ (8007b48 <xTaskIncrementTick+0x164>)
 8007af6:	4613      	mov	r3, r2
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	4413      	add	r3, r2
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	440b      	add	r3, r1
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d901      	bls.n	8007b0a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007b06:	2301      	movs	r3, #1
 8007b08:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007b0a:	4b11      	ldr	r3, [pc, #68]	@ (8007b50 <xTaskIncrementTick+0x16c>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d007      	beq.n	8007b22 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007b12:	2301      	movs	r3, #1
 8007b14:	617b      	str	r3, [r7, #20]
 8007b16:	e004      	b.n	8007b22 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007b18:	4b0e      	ldr	r3, [pc, #56]	@ (8007b54 <xTaskIncrementTick+0x170>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	4a0d      	ldr	r2, [pc, #52]	@ (8007b54 <xTaskIncrementTick+0x170>)
 8007b20:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007b22:	697b      	ldr	r3, [r7, #20]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3718      	adds	r7, #24
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	20000fa4 	.word	0x20000fa4
 8007b30:	20000f80 	.word	0x20000f80
 8007b34:	20000f34 	.word	0x20000f34
 8007b38:	20000f38 	.word	0x20000f38
 8007b3c:	20000f94 	.word	0x20000f94
 8007b40:	20000f9c 	.word	0x20000f9c
 8007b44:	20000f84 	.word	0x20000f84
 8007b48:	20000aac 	.word	0x20000aac
 8007b4c:	20000aa8 	.word	0x20000aa8
 8007b50:	20000f90 	.word	0x20000f90
 8007b54:	20000f8c 	.word	0x20000f8c

08007b58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007b5e:	4b28      	ldr	r3, [pc, #160]	@ (8007c00 <vTaskSwitchContext+0xa8>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d003      	beq.n	8007b6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007b66:	4b27      	ldr	r3, [pc, #156]	@ (8007c04 <vTaskSwitchContext+0xac>)
 8007b68:	2201      	movs	r2, #1
 8007b6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007b6c:	e042      	b.n	8007bf4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007b6e:	4b25      	ldr	r3, [pc, #148]	@ (8007c04 <vTaskSwitchContext+0xac>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b74:	4b24      	ldr	r3, [pc, #144]	@ (8007c08 <vTaskSwitchContext+0xb0>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	60fb      	str	r3, [r7, #12]
 8007b7a:	e011      	b.n	8007ba0 <vTaskSwitchContext+0x48>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10b      	bne.n	8007b9a <vTaskSwitchContext+0x42>
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	607b      	str	r3, [r7, #4]
}
 8007b94:	bf00      	nop
 8007b96:	bf00      	nop
 8007b98:	e7fd      	b.n	8007b96 <vTaskSwitchContext+0x3e>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	60fb      	str	r3, [r7, #12]
 8007ba0:	491a      	ldr	r1, [pc, #104]	@ (8007c0c <vTaskSwitchContext+0xb4>)
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	009b      	lsls	r3, r3, #2
 8007ba8:	4413      	add	r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	440b      	add	r3, r1
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0e3      	beq.n	8007b7c <vTaskSwitchContext+0x24>
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	4613      	mov	r3, r2
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	4413      	add	r3, r2
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	4a13      	ldr	r2, [pc, #76]	@ (8007c0c <vTaskSwitchContext+0xb4>)
 8007bc0:	4413      	add	r3, r2
 8007bc2:	60bb      	str	r3, [r7, #8]
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	685a      	ldr	r2, [r3, #4]
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	605a      	str	r2, [r3, #4]
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	3308      	adds	r3, #8
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d104      	bne.n	8007be4 <vTaskSwitchContext+0x8c>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	605a      	str	r2, [r3, #4]
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	4a09      	ldr	r2, [pc, #36]	@ (8007c10 <vTaskSwitchContext+0xb8>)
 8007bec:	6013      	str	r3, [r2, #0]
 8007bee:	4a06      	ldr	r2, [pc, #24]	@ (8007c08 <vTaskSwitchContext+0xb0>)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6013      	str	r3, [r2, #0]
}
 8007bf4:	bf00      	nop
 8007bf6:	3714      	adds	r7, #20
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr
 8007c00:	20000fa4 	.word	0x20000fa4
 8007c04:	20000f90 	.word	0x20000f90
 8007c08:	20000f84 	.word	0x20000f84
 8007c0c:	20000aac 	.word	0x20000aac
 8007c10:	20000aa8 	.word	0x20000aa8

08007c14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d10b      	bne.n	8007c3c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c28:	f383 8811 	msr	BASEPRI, r3
 8007c2c:	f3bf 8f6f 	isb	sy
 8007c30:	f3bf 8f4f 	dsb	sy
 8007c34:	60fb      	str	r3, [r7, #12]
}
 8007c36:	bf00      	nop
 8007c38:	bf00      	nop
 8007c3a:	e7fd      	b.n	8007c38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007c3c:	4b07      	ldr	r3, [pc, #28]	@ (8007c5c <vTaskPlaceOnEventList+0x48>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3318      	adds	r3, #24
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7fe fcda 	bl	80065fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007c4a:	2101      	movs	r1, #1
 8007c4c:	6838      	ldr	r0, [r7, #0]
 8007c4e:	f000 fb81 	bl	8008354 <prvAddCurrentTaskToDelayedList>
}
 8007c52:	bf00      	nop
 8007c54:	3710      	adds	r7, #16
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	20000aa8 	.word	0x20000aa8

08007c60 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10b      	bne.n	8007c8a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c76:	f383 8811 	msr	BASEPRI, r3
 8007c7a:	f3bf 8f6f 	isb	sy
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	617b      	str	r3, [r7, #20]
}
 8007c84:	bf00      	nop
 8007c86:	bf00      	nop
 8007c88:	e7fd      	b.n	8007c86 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8007cb4 <vTaskPlaceOnEventListRestricted+0x54>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	3318      	adds	r3, #24
 8007c90:	4619      	mov	r1, r3
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f7fe fc8f 	bl	80065b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d002      	beq.n	8007ca4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8007ca2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007ca4:	6879      	ldr	r1, [r7, #4]
 8007ca6:	68b8      	ldr	r0, [r7, #8]
 8007ca8:	f000 fb54 	bl	8008354 <prvAddCurrentTaskToDelayedList>
	}
 8007cac:	bf00      	nop
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	20000aa8 	.word	0x20000aa8

08007cb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b086      	sub	sp, #24
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d10b      	bne.n	8007ce6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	60fb      	str	r3, [r7, #12]
}
 8007ce0:	bf00      	nop
 8007ce2:	bf00      	nop
 8007ce4:	e7fd      	b.n	8007ce2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	3318      	adds	r3, #24
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe fcc0 	bl	8006670 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8007d68 <xTaskRemoveFromEventList+0xb0>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d11d      	bne.n	8007d34 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	3304      	adds	r3, #4
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f7fe fcb7 	bl	8006670 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d06:	4b19      	ldr	r3, [pc, #100]	@ (8007d6c <xTaskRemoveFromEventList+0xb4>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d903      	bls.n	8007d16 <xTaskRemoveFromEventList+0x5e>
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d12:	4a16      	ldr	r2, [pc, #88]	@ (8007d6c <xTaskRemoveFromEventList+0xb4>)
 8007d14:	6013      	str	r3, [r2, #0]
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	4a13      	ldr	r2, [pc, #76]	@ (8007d70 <xTaskRemoveFromEventList+0xb8>)
 8007d24:	441a      	add	r2, r3
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	3304      	adds	r3, #4
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	f7fe fc42 	bl	80065b6 <vListInsertEnd>
 8007d32:	e005      	b.n	8007d40 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	3318      	adds	r3, #24
 8007d38:	4619      	mov	r1, r3
 8007d3a:	480e      	ldr	r0, [pc, #56]	@ (8007d74 <xTaskRemoveFromEventList+0xbc>)
 8007d3c:	f7fe fc3b 	bl	80065b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d44:	4b0c      	ldr	r3, [pc, #48]	@ (8007d78 <xTaskRemoveFromEventList+0xc0>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d905      	bls.n	8007d5a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007d52:	4b0a      	ldr	r3, [pc, #40]	@ (8007d7c <xTaskRemoveFromEventList+0xc4>)
 8007d54:	2201      	movs	r2, #1
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	e001      	b.n	8007d5e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007d5e:	697b      	ldr	r3, [r7, #20]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3718      	adds	r7, #24
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	20000fa4 	.word	0x20000fa4
 8007d6c:	20000f84 	.word	0x20000f84
 8007d70:	20000aac 	.word	0x20000aac
 8007d74:	20000f3c 	.word	0x20000f3c
 8007d78:	20000aa8 	.word	0x20000aa8
 8007d7c:	20000f90 	.word	0x20000f90

08007d80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007d88:	4b06      	ldr	r3, [pc, #24]	@ (8007da4 <vTaskInternalSetTimeOutState+0x24>)
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007d90:	4b05      	ldr	r3, [pc, #20]	@ (8007da8 <vTaskInternalSetTimeOutState+0x28>)
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	605a      	str	r2, [r3, #4]
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	20000f94 	.word	0x20000f94
 8007da8:	20000f80 	.word	0x20000f80

08007dac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b088      	sub	sp, #32
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d10b      	bne.n	8007dd4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc0:	f383 8811 	msr	BASEPRI, r3
 8007dc4:	f3bf 8f6f 	isb	sy
 8007dc8:	f3bf 8f4f 	dsb	sy
 8007dcc:	613b      	str	r3, [r7, #16]
}
 8007dce:	bf00      	nop
 8007dd0:	bf00      	nop
 8007dd2:	e7fd      	b.n	8007dd0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d10b      	bne.n	8007df2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dde:	f383 8811 	msr	BASEPRI, r3
 8007de2:	f3bf 8f6f 	isb	sy
 8007de6:	f3bf 8f4f 	dsb	sy
 8007dea:	60fb      	str	r3, [r7, #12]
}
 8007dec:	bf00      	nop
 8007dee:	bf00      	nop
 8007df0:	e7fd      	b.n	8007dee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007df2:	f000 ff91 	bl	8008d18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007df6:	4b1d      	ldr	r3, [pc, #116]	@ (8007e6c <xTaskCheckForTimeOut+0xc0>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	69ba      	ldr	r2, [r7, #24]
 8007e02:	1ad3      	subs	r3, r2, r3
 8007e04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e0e:	d102      	bne.n	8007e16 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007e10:	2300      	movs	r3, #0
 8007e12:	61fb      	str	r3, [r7, #28]
 8007e14:	e023      	b.n	8007e5e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	4b15      	ldr	r3, [pc, #84]	@ (8007e70 <xTaskCheckForTimeOut+0xc4>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d007      	beq.n	8007e32 <xTaskCheckForTimeOut+0x86>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	69ba      	ldr	r2, [r7, #24]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d302      	bcc.n	8007e32 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	61fb      	str	r3, [r7, #28]
 8007e30:	e015      	b.n	8007e5e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	697a      	ldr	r2, [r7, #20]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d20b      	bcs.n	8007e54 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	1ad2      	subs	r2, r2, r3
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f7ff ff99 	bl	8007d80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	61fb      	str	r3, [r7, #28]
 8007e52:	e004      	b.n	8007e5e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2200      	movs	r2, #0
 8007e58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007e5e:	f000 ff8d 	bl	8008d7c <vPortExitCritical>

	return xReturn;
 8007e62:	69fb      	ldr	r3, [r7, #28]
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3720      	adds	r7, #32
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	20000f80 	.word	0x20000f80
 8007e70:	20000f94 	.word	0x20000f94

08007e74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007e74:	b480      	push	{r7}
 8007e76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007e78:	4b03      	ldr	r3, [pc, #12]	@ (8007e88 <vTaskMissedYield+0x14>)
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	601a      	str	r2, [r3, #0]
}
 8007e7e:	bf00      	nop
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr
 8007e88:	20000f90 	.word	0x20000f90

08007e8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007e94:	f000 f852 	bl	8007f3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007e98:	4b06      	ldr	r3, [pc, #24]	@ (8007eb4 <prvIdleTask+0x28>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d9f9      	bls.n	8007e94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007ea0:	4b05      	ldr	r3, [pc, #20]	@ (8007eb8 <prvIdleTask+0x2c>)
 8007ea2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ea6:	601a      	str	r2, [r3, #0]
 8007ea8:	f3bf 8f4f 	dsb	sy
 8007eac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007eb0:	e7f0      	b.n	8007e94 <prvIdleTask+0x8>
 8007eb2:	bf00      	nop
 8007eb4:	20000aac 	.word	0x20000aac
 8007eb8:	e000ed04 	.word	0xe000ed04

08007ebc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b082      	sub	sp, #8
 8007ec0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	607b      	str	r3, [r7, #4]
 8007ec6:	e00c      	b.n	8007ee2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	4613      	mov	r3, r2
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	4413      	add	r3, r2
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	4a12      	ldr	r2, [pc, #72]	@ (8007f1c <prvInitialiseTaskLists+0x60>)
 8007ed4:	4413      	add	r3, r2
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7fe fb40 	bl	800655c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	607b      	str	r3, [r7, #4]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2b37      	cmp	r3, #55	@ 0x37
 8007ee6:	d9ef      	bls.n	8007ec8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ee8:	480d      	ldr	r0, [pc, #52]	@ (8007f20 <prvInitialiseTaskLists+0x64>)
 8007eea:	f7fe fb37 	bl	800655c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007eee:	480d      	ldr	r0, [pc, #52]	@ (8007f24 <prvInitialiseTaskLists+0x68>)
 8007ef0:	f7fe fb34 	bl	800655c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ef4:	480c      	ldr	r0, [pc, #48]	@ (8007f28 <prvInitialiseTaskLists+0x6c>)
 8007ef6:	f7fe fb31 	bl	800655c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007efa:	480c      	ldr	r0, [pc, #48]	@ (8007f2c <prvInitialiseTaskLists+0x70>)
 8007efc:	f7fe fb2e 	bl	800655c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007f00:	480b      	ldr	r0, [pc, #44]	@ (8007f30 <prvInitialiseTaskLists+0x74>)
 8007f02:	f7fe fb2b 	bl	800655c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007f06:	4b0b      	ldr	r3, [pc, #44]	@ (8007f34 <prvInitialiseTaskLists+0x78>)
 8007f08:	4a05      	ldr	r2, [pc, #20]	@ (8007f20 <prvInitialiseTaskLists+0x64>)
 8007f0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f38 <prvInitialiseTaskLists+0x7c>)
 8007f0e:	4a05      	ldr	r2, [pc, #20]	@ (8007f24 <prvInitialiseTaskLists+0x68>)
 8007f10:	601a      	str	r2, [r3, #0]
}
 8007f12:	bf00      	nop
 8007f14:	3708      	adds	r7, #8
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	20000aac 	.word	0x20000aac
 8007f20:	20000f0c 	.word	0x20000f0c
 8007f24:	20000f20 	.word	0x20000f20
 8007f28:	20000f3c 	.word	0x20000f3c
 8007f2c:	20000f50 	.word	0x20000f50
 8007f30:	20000f68 	.word	0x20000f68
 8007f34:	20000f34 	.word	0x20000f34
 8007f38:	20000f38 	.word	0x20000f38

08007f3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f42:	e019      	b.n	8007f78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007f44:	f000 fee8 	bl	8008d18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f48:	4b10      	ldr	r3, [pc, #64]	@ (8007f8c <prvCheckTasksWaitingTermination+0x50>)
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	3304      	adds	r3, #4
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7fe fb8b 	bl	8006670 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f90 <prvCheckTasksWaitingTermination+0x54>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	4a0b      	ldr	r2, [pc, #44]	@ (8007f90 <prvCheckTasksWaitingTermination+0x54>)
 8007f62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007f64:	4b0b      	ldr	r3, [pc, #44]	@ (8007f94 <prvCheckTasksWaitingTermination+0x58>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3b01      	subs	r3, #1
 8007f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8007f94 <prvCheckTasksWaitingTermination+0x58>)
 8007f6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007f6e:	f000 ff05 	bl	8008d7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f810 	bl	8007f98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f78:	4b06      	ldr	r3, [pc, #24]	@ (8007f94 <prvCheckTasksWaitingTermination+0x58>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1e1      	bne.n	8007f44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007f80:	bf00      	nop
 8007f82:	bf00      	nop
 8007f84:	3708      	adds	r7, #8
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	20000f50 	.word	0x20000f50
 8007f90:	20000f7c 	.word	0x20000f7c
 8007f94:	20000f64 	.word	0x20000f64

08007f98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d108      	bne.n	8007fbc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f001 f8a2 	bl	80090f8 <vPortFree>
				vPortFree( pxTCB );
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f001 f89f 	bl	80090f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007fba:	e019      	b.n	8007ff0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d103      	bne.n	8007fce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f001 f896 	bl	80090f8 <vPortFree>
	}
 8007fcc:	e010      	b.n	8007ff0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007fd4:	2b02      	cmp	r3, #2
 8007fd6:	d00b      	beq.n	8007ff0 <prvDeleteTCB+0x58>
	__asm volatile
 8007fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fdc:	f383 8811 	msr	BASEPRI, r3
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	60fb      	str	r3, [r7, #12]
}
 8007fea:	bf00      	nop
 8007fec:	bf00      	nop
 8007fee:	e7fd      	b.n	8007fec <prvDeleteTCB+0x54>
	}
 8007ff0:	bf00      	nop
 8007ff2:	3710      	adds	r7, #16
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8008030 <prvResetNextTaskUnblockTime+0x38>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d104      	bne.n	8008012 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008008:	4b0a      	ldr	r3, [pc, #40]	@ (8008034 <prvResetNextTaskUnblockTime+0x3c>)
 800800a:	f04f 32ff 	mov.w	r2, #4294967295
 800800e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008010:	e008      	b.n	8008024 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008012:	4b07      	ldr	r3, [pc, #28]	@ (8008030 <prvResetNextTaskUnblockTime+0x38>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	4a04      	ldr	r2, [pc, #16]	@ (8008034 <prvResetNextTaskUnblockTime+0x3c>)
 8008022:	6013      	str	r3, [r2, #0]
}
 8008024:	bf00      	nop
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	20000f34 	.word	0x20000f34
 8008034:	20000f9c 	.word	0x20000f9c

08008038 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800803e:	4b0b      	ldr	r3, [pc, #44]	@ (800806c <xTaskGetSchedulerState+0x34>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d102      	bne.n	800804c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008046:	2301      	movs	r3, #1
 8008048:	607b      	str	r3, [r7, #4]
 800804a:	e008      	b.n	800805e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800804c:	4b08      	ldr	r3, [pc, #32]	@ (8008070 <xTaskGetSchedulerState+0x38>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d102      	bne.n	800805a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008054:	2302      	movs	r3, #2
 8008056:	607b      	str	r3, [r7, #4]
 8008058:	e001      	b.n	800805e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800805a:	2300      	movs	r3, #0
 800805c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800805e:	687b      	ldr	r3, [r7, #4]
	}
 8008060:	4618      	mov	r0, r3
 8008062:	370c      	adds	r7, #12
 8008064:	46bd      	mov	sp, r7
 8008066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806a:	4770      	bx	lr
 800806c:	20000f88 	.word	0x20000f88
 8008070:	20000fa4 	.word	0x20000fa4

08008074 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008080:	2300      	movs	r3, #0
 8008082:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d051      	beq.n	800812e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800808e:	4b2a      	ldr	r3, [pc, #168]	@ (8008138 <xTaskPriorityInherit+0xc4>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008094:	429a      	cmp	r2, r3
 8008096:	d241      	bcs.n	800811c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	699b      	ldr	r3, [r3, #24]
 800809c:	2b00      	cmp	r3, #0
 800809e:	db06      	blt.n	80080ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080a0:	4b25      	ldr	r3, [pc, #148]	@ (8008138 <xTaskPriorityInherit+0xc4>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	6959      	ldr	r1, [r3, #20]
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080b6:	4613      	mov	r3, r2
 80080b8:	009b      	lsls	r3, r3, #2
 80080ba:	4413      	add	r3, r2
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	4a1f      	ldr	r2, [pc, #124]	@ (800813c <xTaskPriorityInherit+0xc8>)
 80080c0:	4413      	add	r3, r2
 80080c2:	4299      	cmp	r1, r3
 80080c4:	d122      	bne.n	800810c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	3304      	adds	r3, #4
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7fe fad0 	bl	8006670 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80080d0:	4b19      	ldr	r3, [pc, #100]	@ (8008138 <xTaskPriorityInherit+0xc4>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080de:	4b18      	ldr	r3, [pc, #96]	@ (8008140 <xTaskPriorityInherit+0xcc>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d903      	bls.n	80080ee <xTaskPriorityInherit+0x7a>
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ea:	4a15      	ldr	r2, [pc, #84]	@ (8008140 <xTaskPriorityInherit+0xcc>)
 80080ec:	6013      	str	r3, [r2, #0]
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f2:	4613      	mov	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	4413      	add	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	4a10      	ldr	r2, [pc, #64]	@ (800813c <xTaskPriorityInherit+0xc8>)
 80080fc:	441a      	add	r2, r3
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	3304      	adds	r3, #4
 8008102:	4619      	mov	r1, r3
 8008104:	4610      	mov	r0, r2
 8008106:	f7fe fa56 	bl	80065b6 <vListInsertEnd>
 800810a:	e004      	b.n	8008116 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800810c:	4b0a      	ldr	r3, [pc, #40]	@ (8008138 <xTaskPriorityInherit+0xc4>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008116:	2301      	movs	r3, #1
 8008118:	60fb      	str	r3, [r7, #12]
 800811a:	e008      	b.n	800812e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008120:	4b05      	ldr	r3, [pc, #20]	@ (8008138 <xTaskPriorityInherit+0xc4>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008126:	429a      	cmp	r2, r3
 8008128:	d201      	bcs.n	800812e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800812a:	2301      	movs	r3, #1
 800812c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800812e:	68fb      	ldr	r3, [r7, #12]
	}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	20000aa8 	.word	0x20000aa8
 800813c:	20000aac 	.word	0x20000aac
 8008140:	20000f84 	.word	0x20000f84

08008144 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008150:	2300      	movs	r3, #0
 8008152:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d058      	beq.n	800820c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800815a:	4b2f      	ldr	r3, [pc, #188]	@ (8008218 <xTaskPriorityDisinherit+0xd4>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	429a      	cmp	r2, r3
 8008162:	d00b      	beq.n	800817c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008168:	f383 8811 	msr	BASEPRI, r3
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f3bf 8f4f 	dsb	sy
 8008174:	60fb      	str	r3, [r7, #12]
}
 8008176:	bf00      	nop
 8008178:	bf00      	nop
 800817a:	e7fd      	b.n	8008178 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008180:	2b00      	cmp	r3, #0
 8008182:	d10b      	bne.n	800819c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008188:	f383 8811 	msr	BASEPRI, r3
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	f3bf 8f4f 	dsb	sy
 8008194:	60bb      	str	r3, [r7, #8]
}
 8008196:	bf00      	nop
 8008198:	bf00      	nop
 800819a:	e7fd      	b.n	8008198 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081a0:	1e5a      	subs	r2, r3, #1
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d02c      	beq.n	800820c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d128      	bne.n	800820c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	3304      	adds	r3, #4
 80081be:	4618      	mov	r0, r3
 80081c0:	f7fe fa56 	bl	8006670 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081dc:	4b0f      	ldr	r3, [pc, #60]	@ (800821c <xTaskPriorityDisinherit+0xd8>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d903      	bls.n	80081ec <xTaskPriorityDisinherit+0xa8>
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e8:	4a0c      	ldr	r2, [pc, #48]	@ (800821c <xTaskPriorityDisinherit+0xd8>)
 80081ea:	6013      	str	r3, [r2, #0]
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081f0:	4613      	mov	r3, r2
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	4413      	add	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4a09      	ldr	r2, [pc, #36]	@ (8008220 <xTaskPriorityDisinherit+0xdc>)
 80081fa:	441a      	add	r2, r3
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	3304      	adds	r3, #4
 8008200:	4619      	mov	r1, r3
 8008202:	4610      	mov	r0, r2
 8008204:	f7fe f9d7 	bl	80065b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008208:	2301      	movs	r3, #1
 800820a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800820c:	697b      	ldr	r3, [r7, #20]
	}
 800820e:	4618      	mov	r0, r3
 8008210:	3718      	adds	r7, #24
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop
 8008218:	20000aa8 	.word	0x20000aa8
 800821c:	20000f84 	.word	0x20000f84
 8008220:	20000aac 	.word	0x20000aac

08008224 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008224:	b580      	push	{r7, lr}
 8008226:	b088      	sub	sp, #32
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008232:	2301      	movs	r3, #1
 8008234:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d06c      	beq.n	8008316 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008240:	2b00      	cmp	r3, #0
 8008242:	d10b      	bne.n	800825c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	60fb      	str	r3, [r7, #12]
}
 8008256:	bf00      	nop
 8008258:	bf00      	nop
 800825a:	e7fd      	b.n	8008258 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800825c:	69bb      	ldr	r3, [r7, #24]
 800825e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008260:	683a      	ldr	r2, [r7, #0]
 8008262:	429a      	cmp	r2, r3
 8008264:	d902      	bls.n	800826c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	61fb      	str	r3, [r7, #28]
 800826a:	e002      	b.n	8008272 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008270:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008272:	69bb      	ldr	r3, [r7, #24]
 8008274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008276:	69fa      	ldr	r2, [r7, #28]
 8008278:	429a      	cmp	r2, r3
 800827a:	d04c      	beq.n	8008316 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800827c:	69bb      	ldr	r3, [r7, #24]
 800827e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008280:	697a      	ldr	r2, [r7, #20]
 8008282:	429a      	cmp	r2, r3
 8008284:	d147      	bne.n	8008316 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008286:	4b26      	ldr	r3, [pc, #152]	@ (8008320 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	69ba      	ldr	r2, [r7, #24]
 800828c:	429a      	cmp	r2, r3
 800828e:	d10b      	bne.n	80082a8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008294:	f383 8811 	msr	BASEPRI, r3
 8008298:	f3bf 8f6f 	isb	sy
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	60bb      	str	r3, [r7, #8]
}
 80082a2:	bf00      	nop
 80082a4:	bf00      	nop
 80082a6:	e7fd      	b.n	80082a4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	69fa      	ldr	r2, [r7, #28]
 80082b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	699b      	ldr	r3, [r3, #24]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	db04      	blt.n	80082c6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	6959      	ldr	r1, [r3, #20]
 80082ca:	693a      	ldr	r2, [r7, #16]
 80082cc:	4613      	mov	r3, r2
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4413      	add	r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	4a13      	ldr	r2, [pc, #76]	@ (8008324 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80082d6:	4413      	add	r3, r2
 80082d8:	4299      	cmp	r1, r3
 80082da:	d11c      	bne.n	8008316 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082dc:	69bb      	ldr	r3, [r7, #24]
 80082de:	3304      	adds	r3, #4
 80082e0:	4618      	mov	r0, r3
 80082e2:	f7fe f9c5 	bl	8006670 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008328 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d903      	bls.n	80082fa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008328 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80082f8:	6013      	str	r3, [r2, #0]
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082fe:	4613      	mov	r3, r2
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	4a07      	ldr	r2, [pc, #28]	@ (8008324 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008308:	441a      	add	r2, r3
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	3304      	adds	r3, #4
 800830e:	4619      	mov	r1, r3
 8008310:	4610      	mov	r0, r2
 8008312:	f7fe f950 	bl	80065b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008316:	bf00      	nop
 8008318:	3720      	adds	r7, #32
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	20000aa8 	.word	0x20000aa8
 8008324:	20000aac 	.word	0x20000aac
 8008328:	20000f84 	.word	0x20000f84

0800832c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800832c:	b480      	push	{r7}
 800832e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008330:	4b07      	ldr	r3, [pc, #28]	@ (8008350 <pvTaskIncrementMutexHeldCount+0x24>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d004      	beq.n	8008342 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008338:	4b05      	ldr	r3, [pc, #20]	@ (8008350 <pvTaskIncrementMutexHeldCount+0x24>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800833e:	3201      	adds	r2, #1
 8008340:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008342:	4b03      	ldr	r3, [pc, #12]	@ (8008350 <pvTaskIncrementMutexHeldCount+0x24>)
 8008344:	681b      	ldr	r3, [r3, #0]
	}
 8008346:	4618      	mov	r0, r3
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr
 8008350:	20000aa8 	.word	0x20000aa8

08008354 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b084      	sub	sp, #16
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800835e:	4b21      	ldr	r3, [pc, #132]	@ (80083e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008364:	4b20      	ldr	r3, [pc, #128]	@ (80083e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	3304      	adds	r3, #4
 800836a:	4618      	mov	r0, r3
 800836c:	f7fe f980 	bl	8006670 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008376:	d10a      	bne.n	800838e <prvAddCurrentTaskToDelayedList+0x3a>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d007      	beq.n	800838e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800837e:	4b1a      	ldr	r3, [pc, #104]	@ (80083e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3304      	adds	r3, #4
 8008384:	4619      	mov	r1, r3
 8008386:	4819      	ldr	r0, [pc, #100]	@ (80083ec <prvAddCurrentTaskToDelayedList+0x98>)
 8008388:	f7fe f915 	bl	80065b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800838c:	e026      	b.n	80083dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800838e:	68fa      	ldr	r2, [r7, #12]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	4413      	add	r3, r2
 8008394:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008396:	4b14      	ldr	r3, [pc, #80]	@ (80083e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68ba      	ldr	r2, [r7, #8]
 800839c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800839e:	68ba      	ldr	r2, [r7, #8]
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d209      	bcs.n	80083ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083a6:	4b12      	ldr	r3, [pc, #72]	@ (80083f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	4b0f      	ldr	r3, [pc, #60]	@ (80083e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	3304      	adds	r3, #4
 80083b0:	4619      	mov	r1, r3
 80083b2:	4610      	mov	r0, r2
 80083b4:	f7fe f923 	bl	80065fe <vListInsert>
}
 80083b8:	e010      	b.n	80083dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083ba:	4b0e      	ldr	r3, [pc, #56]	@ (80083f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	4b0a      	ldr	r3, [pc, #40]	@ (80083e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	3304      	adds	r3, #4
 80083c4:	4619      	mov	r1, r3
 80083c6:	4610      	mov	r0, r2
 80083c8:	f7fe f919 	bl	80065fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80083cc:	4b0a      	ldr	r3, [pc, #40]	@ (80083f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	68ba      	ldr	r2, [r7, #8]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d202      	bcs.n	80083dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80083d6:	4a08      	ldr	r2, [pc, #32]	@ (80083f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	6013      	str	r3, [r2, #0]
}
 80083dc:	bf00      	nop
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	20000f80 	.word	0x20000f80
 80083e8:	20000aa8 	.word	0x20000aa8
 80083ec:	20000f68 	.word	0x20000f68
 80083f0:	20000f38 	.word	0x20000f38
 80083f4:	20000f34 	.word	0x20000f34
 80083f8:	20000f9c 	.word	0x20000f9c

080083fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b08a      	sub	sp, #40	@ 0x28
 8008400:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008402:	2300      	movs	r3, #0
 8008404:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008406:	f000 fb13 	bl	8008a30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800840a:	4b1d      	ldr	r3, [pc, #116]	@ (8008480 <xTimerCreateTimerTask+0x84>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d021      	beq.n	8008456 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008412:	2300      	movs	r3, #0
 8008414:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008416:	2300      	movs	r3, #0
 8008418:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800841a:	1d3a      	adds	r2, r7, #4
 800841c:	f107 0108 	add.w	r1, r7, #8
 8008420:	f107 030c 	add.w	r3, r7, #12
 8008424:	4618      	mov	r0, r3
 8008426:	f7fe f87f 	bl	8006528 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800842a:	6879      	ldr	r1, [r7, #4]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	9202      	str	r2, [sp, #8]
 8008432:	9301      	str	r3, [sp, #4]
 8008434:	2302      	movs	r3, #2
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	2300      	movs	r3, #0
 800843a:	460a      	mov	r2, r1
 800843c:	4911      	ldr	r1, [pc, #68]	@ (8008484 <xTimerCreateTimerTask+0x88>)
 800843e:	4812      	ldr	r0, [pc, #72]	@ (8008488 <xTimerCreateTimerTask+0x8c>)
 8008440:	f7fe ffd0 	bl	80073e4 <xTaskCreateStatic>
 8008444:	4603      	mov	r3, r0
 8008446:	4a11      	ldr	r2, [pc, #68]	@ (800848c <xTimerCreateTimerTask+0x90>)
 8008448:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800844a:	4b10      	ldr	r3, [pc, #64]	@ (800848c <xTimerCreateTimerTask+0x90>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008452:	2301      	movs	r3, #1
 8008454:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d10b      	bne.n	8008474 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800845c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008460:	f383 8811 	msr	BASEPRI, r3
 8008464:	f3bf 8f6f 	isb	sy
 8008468:	f3bf 8f4f 	dsb	sy
 800846c:	613b      	str	r3, [r7, #16]
}
 800846e:	bf00      	nop
 8008470:	bf00      	nop
 8008472:	e7fd      	b.n	8008470 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008474:	697b      	ldr	r3, [r7, #20]
}
 8008476:	4618      	mov	r0, r3
 8008478:	3718      	adds	r7, #24
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	20000fd8 	.word	0x20000fd8
 8008484:	0800d2e0 	.word	0x0800d2e0
 8008488:	080085c9 	.word	0x080085c9
 800848c:	20000fdc 	.word	0x20000fdc

08008490 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b08a      	sub	sp, #40	@ 0x28
 8008494:	af00      	add	r7, sp, #0
 8008496:	60f8      	str	r0, [r7, #12]
 8008498:	60b9      	str	r1, [r7, #8]
 800849a:	607a      	str	r2, [r7, #4]
 800849c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800849e:	2300      	movs	r3, #0
 80084a0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d10b      	bne.n	80084c0 <xTimerGenericCommand+0x30>
	__asm volatile
 80084a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ac:	f383 8811 	msr	BASEPRI, r3
 80084b0:	f3bf 8f6f 	isb	sy
 80084b4:	f3bf 8f4f 	dsb	sy
 80084b8:	623b      	str	r3, [r7, #32]
}
 80084ba:	bf00      	nop
 80084bc:	bf00      	nop
 80084be:	e7fd      	b.n	80084bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80084c0:	4b19      	ldr	r3, [pc, #100]	@ (8008528 <xTimerGenericCommand+0x98>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d02a      	beq.n	800851e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	2b05      	cmp	r3, #5
 80084d8:	dc18      	bgt.n	800850c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80084da:	f7ff fdad 	bl	8008038 <xTaskGetSchedulerState>
 80084de:	4603      	mov	r3, r0
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	d109      	bne.n	80084f8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80084e4:	4b10      	ldr	r3, [pc, #64]	@ (8008528 <xTimerGenericCommand+0x98>)
 80084e6:	6818      	ldr	r0, [r3, #0]
 80084e8:	f107 0110 	add.w	r1, r7, #16
 80084ec:	2300      	movs	r3, #0
 80084ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084f0:	f7fe fa60 	bl	80069b4 <xQueueGenericSend>
 80084f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80084f6:	e012      	b.n	800851e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80084f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008528 <xTimerGenericCommand+0x98>)
 80084fa:	6818      	ldr	r0, [r3, #0]
 80084fc:	f107 0110 	add.w	r1, r7, #16
 8008500:	2300      	movs	r3, #0
 8008502:	2200      	movs	r2, #0
 8008504:	f7fe fa56 	bl	80069b4 <xQueueGenericSend>
 8008508:	6278      	str	r0, [r7, #36]	@ 0x24
 800850a:	e008      	b.n	800851e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800850c:	4b06      	ldr	r3, [pc, #24]	@ (8008528 <xTimerGenericCommand+0x98>)
 800850e:	6818      	ldr	r0, [r3, #0]
 8008510:	f107 0110 	add.w	r1, r7, #16
 8008514:	2300      	movs	r3, #0
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	f7fe fb4e 	bl	8006bb8 <xQueueGenericSendFromISR>
 800851c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800851e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008520:	4618      	mov	r0, r3
 8008522:	3728      	adds	r7, #40	@ 0x28
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}
 8008528:	20000fd8 	.word	0x20000fd8

0800852c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b088      	sub	sp, #32
 8008530:	af02      	add	r7, sp, #8
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008536:	4b23      	ldr	r3, [pc, #140]	@ (80085c4 <prvProcessExpiredTimer+0x98>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	3304      	adds	r3, #4
 8008544:	4618      	mov	r0, r3
 8008546:	f7fe f893 	bl	8006670 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008550:	f003 0304 	and.w	r3, r3, #4
 8008554:	2b00      	cmp	r3, #0
 8008556:	d023      	beq.n	80085a0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	699a      	ldr	r2, [r3, #24]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	18d1      	adds	r1, r2, r3
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	683a      	ldr	r2, [r7, #0]
 8008564:	6978      	ldr	r0, [r7, #20]
 8008566:	f000 f8d5 	bl	8008714 <prvInsertTimerInActiveList>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d020      	beq.n	80085b2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008570:	2300      	movs	r3, #0
 8008572:	9300      	str	r3, [sp, #0]
 8008574:	2300      	movs	r3, #0
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	2100      	movs	r1, #0
 800857a:	6978      	ldr	r0, [r7, #20]
 800857c:	f7ff ff88 	bl	8008490 <xTimerGenericCommand>
 8008580:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d114      	bne.n	80085b2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858c:	f383 8811 	msr	BASEPRI, r3
 8008590:	f3bf 8f6f 	isb	sy
 8008594:	f3bf 8f4f 	dsb	sy
 8008598:	60fb      	str	r3, [r7, #12]
}
 800859a:	bf00      	nop
 800859c:	bf00      	nop
 800859e:	e7fd      	b.n	800859c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085a6:	f023 0301 	bic.w	r3, r3, #1
 80085aa:	b2da      	uxtb	r2, r3
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	6978      	ldr	r0, [r7, #20]
 80085b8:	4798      	blx	r3
}
 80085ba:	bf00      	nop
 80085bc:	3718      	adds	r7, #24
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
 80085c2:	bf00      	nop
 80085c4:	20000fd0 	.word	0x20000fd0

080085c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80085d0:	f107 0308 	add.w	r3, r7, #8
 80085d4:	4618      	mov	r0, r3
 80085d6:	f000 f859 	bl	800868c <prvGetNextExpireTime>
 80085da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	4619      	mov	r1, r3
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f000 f805 	bl	80085f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80085e6:	f000 f8d7 	bl	8008798 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80085ea:	bf00      	nop
 80085ec:	e7f0      	b.n	80085d0 <prvTimerTask+0x8>
	...

080085f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80085fa:	f7ff f937 	bl	800786c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80085fe:	f107 0308 	add.w	r3, r7, #8
 8008602:	4618      	mov	r0, r3
 8008604:	f000 f866 	bl	80086d4 <prvSampleTimeNow>
 8008608:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d130      	bne.n	8008672 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10a      	bne.n	800862c <prvProcessTimerOrBlockTask+0x3c>
 8008616:	687a      	ldr	r2, [r7, #4]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	429a      	cmp	r2, r3
 800861c:	d806      	bhi.n	800862c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800861e:	f7ff f933 	bl	8007888 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008622:	68f9      	ldr	r1, [r7, #12]
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f7ff ff81 	bl	800852c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800862a:	e024      	b.n	8008676 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d008      	beq.n	8008644 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008632:	4b13      	ldr	r3, [pc, #76]	@ (8008680 <prvProcessTimerOrBlockTask+0x90>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d101      	bne.n	8008640 <prvProcessTimerOrBlockTask+0x50>
 800863c:	2301      	movs	r3, #1
 800863e:	e000      	b.n	8008642 <prvProcessTimerOrBlockTask+0x52>
 8008640:	2300      	movs	r3, #0
 8008642:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008644:	4b0f      	ldr	r3, [pc, #60]	@ (8008684 <prvProcessTimerOrBlockTask+0x94>)
 8008646:	6818      	ldr	r0, [r3, #0]
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	683a      	ldr	r2, [r7, #0]
 8008650:	4619      	mov	r1, r3
 8008652:	f7fe fe93 	bl	800737c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008656:	f7ff f917 	bl	8007888 <xTaskResumeAll>
 800865a:	4603      	mov	r3, r0
 800865c:	2b00      	cmp	r3, #0
 800865e:	d10a      	bne.n	8008676 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008660:	4b09      	ldr	r3, [pc, #36]	@ (8008688 <prvProcessTimerOrBlockTask+0x98>)
 8008662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008666:	601a      	str	r2, [r3, #0]
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	f3bf 8f6f 	isb	sy
}
 8008670:	e001      	b.n	8008676 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008672:	f7ff f909 	bl	8007888 <xTaskResumeAll>
}
 8008676:	bf00      	nop
 8008678:	3710      	adds	r7, #16
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	20000fd4 	.word	0x20000fd4
 8008684:	20000fd8 	.word	0x20000fd8
 8008688:	e000ed04 	.word	0xe000ed04

0800868c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008694:	4b0e      	ldr	r3, [pc, #56]	@ (80086d0 <prvGetNextExpireTime+0x44>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d101      	bne.n	80086a2 <prvGetNextExpireTime+0x16>
 800869e:	2201      	movs	r2, #1
 80086a0:	e000      	b.n	80086a4 <prvGetNextExpireTime+0x18>
 80086a2:	2200      	movs	r2, #0
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d105      	bne.n	80086bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80086b0:	4b07      	ldr	r3, [pc, #28]	@ (80086d0 <prvGetNextExpireTime+0x44>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	60fb      	str	r3, [r7, #12]
 80086ba:	e001      	b.n	80086c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80086bc:	2300      	movs	r3, #0
 80086be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80086c0:	68fb      	ldr	r3, [r7, #12]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3714      	adds	r7, #20
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop
 80086d0:	20000fd0 	.word	0x20000fd0

080086d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80086dc:	f7ff f972 	bl	80079c4 <xTaskGetTickCount>
 80086e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80086e2:	4b0b      	ldr	r3, [pc, #44]	@ (8008710 <prvSampleTimeNow+0x3c>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d205      	bcs.n	80086f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80086ec:	f000 f93a 	bl	8008964 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	601a      	str	r2, [r3, #0]
 80086f6:	e002      	b.n	80086fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80086fe:	4a04      	ldr	r2, [pc, #16]	@ (8008710 <prvSampleTimeNow+0x3c>)
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008704:	68fb      	ldr	r3, [r7, #12]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	20000fe0 	.word	0x20000fe0

08008714 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b086      	sub	sp, #24
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	60b9      	str	r1, [r7, #8]
 800871e:	607a      	str	r2, [r7, #4]
 8008720:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008722:	2300      	movs	r3, #0
 8008724:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008732:	68ba      	ldr	r2, [r7, #8]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	429a      	cmp	r2, r3
 8008738:	d812      	bhi.n	8008760 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	1ad2      	subs	r2, r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	699b      	ldr	r3, [r3, #24]
 8008744:	429a      	cmp	r2, r3
 8008746:	d302      	bcc.n	800874e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008748:	2301      	movs	r3, #1
 800874a:	617b      	str	r3, [r7, #20]
 800874c:	e01b      	b.n	8008786 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800874e:	4b10      	ldr	r3, [pc, #64]	@ (8008790 <prvInsertTimerInActiveList+0x7c>)
 8008750:	681a      	ldr	r2, [r3, #0]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	3304      	adds	r3, #4
 8008756:	4619      	mov	r1, r3
 8008758:	4610      	mov	r0, r2
 800875a:	f7fd ff50 	bl	80065fe <vListInsert>
 800875e:	e012      	b.n	8008786 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	429a      	cmp	r2, r3
 8008766:	d206      	bcs.n	8008776 <prvInsertTimerInActiveList+0x62>
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	429a      	cmp	r2, r3
 800876e:	d302      	bcc.n	8008776 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008770:	2301      	movs	r3, #1
 8008772:	617b      	str	r3, [r7, #20]
 8008774:	e007      	b.n	8008786 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008776:	4b07      	ldr	r3, [pc, #28]	@ (8008794 <prvInsertTimerInActiveList+0x80>)
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	3304      	adds	r3, #4
 800877e:	4619      	mov	r1, r3
 8008780:	4610      	mov	r0, r2
 8008782:	f7fd ff3c 	bl	80065fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008786:	697b      	ldr	r3, [r7, #20]
}
 8008788:	4618      	mov	r0, r3
 800878a:	3718      	adds	r7, #24
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	20000fd4 	.word	0x20000fd4
 8008794:	20000fd0 	.word	0x20000fd0

08008798 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b08e      	sub	sp, #56	@ 0x38
 800879c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800879e:	e0ce      	b.n	800893e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	da19      	bge.n	80087da <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80087a6:	1d3b      	adds	r3, r7, #4
 80087a8:	3304      	adds	r3, #4
 80087aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80087ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d10b      	bne.n	80087ca <prvProcessReceivedCommands+0x32>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b6:	f383 8811 	msr	BASEPRI, r3
 80087ba:	f3bf 8f6f 	isb	sy
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	61fb      	str	r3, [r7, #28]
}
 80087c4:	bf00      	nop
 80087c6:	bf00      	nop
 80087c8:	e7fd      	b.n	80087c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80087ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087d0:	6850      	ldr	r0, [r2, #4]
 80087d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087d4:	6892      	ldr	r2, [r2, #8]
 80087d6:	4611      	mov	r1, r2
 80087d8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f2c0 80ae 	blt.w	800893e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80087e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e8:	695b      	ldr	r3, [r3, #20]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d004      	beq.n	80087f8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f0:	3304      	adds	r3, #4
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7fd ff3c 	bl	8006670 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80087f8:	463b      	mov	r3, r7
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7ff ff6a 	bl	80086d4 <prvSampleTimeNow>
 8008800:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b09      	cmp	r3, #9
 8008806:	f200 8097 	bhi.w	8008938 <prvProcessReceivedCommands+0x1a0>
 800880a:	a201      	add	r2, pc, #4	@ (adr r2, 8008810 <prvProcessReceivedCommands+0x78>)
 800880c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008810:	08008839 	.word	0x08008839
 8008814:	08008839 	.word	0x08008839
 8008818:	08008839 	.word	0x08008839
 800881c:	080088af 	.word	0x080088af
 8008820:	080088c3 	.word	0x080088c3
 8008824:	0800890f 	.word	0x0800890f
 8008828:	08008839 	.word	0x08008839
 800882c:	08008839 	.word	0x08008839
 8008830:	080088af 	.word	0x080088af
 8008834:	080088c3 	.word	0x080088c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800883a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800883e:	f043 0301 	orr.w	r3, r3, #1
 8008842:	b2da      	uxtb	r2, r3
 8008844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008846:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800884a:	68ba      	ldr	r2, [r7, #8]
 800884c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	18d1      	adds	r1, r2, r3
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008858:	f7ff ff5c 	bl	8008714 <prvInsertTimerInActiveList>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d06c      	beq.n	800893c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008868:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800886a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800886c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008870:	f003 0304 	and.w	r3, r3, #4
 8008874:	2b00      	cmp	r3, #0
 8008876:	d061      	beq.n	800893c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887c:	699b      	ldr	r3, [r3, #24]
 800887e:	441a      	add	r2, r3
 8008880:	2300      	movs	r3, #0
 8008882:	9300      	str	r3, [sp, #0]
 8008884:	2300      	movs	r3, #0
 8008886:	2100      	movs	r1, #0
 8008888:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800888a:	f7ff fe01 	bl	8008490 <xTimerGenericCommand>
 800888e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008890:	6a3b      	ldr	r3, [r7, #32]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d152      	bne.n	800893c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889a:	f383 8811 	msr	BASEPRI, r3
 800889e:	f3bf 8f6f 	isb	sy
 80088a2:	f3bf 8f4f 	dsb	sy
 80088a6:	61bb      	str	r3, [r7, #24]
}
 80088a8:	bf00      	nop
 80088aa:	bf00      	nop
 80088ac:	e7fd      	b.n	80088aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088b4:	f023 0301 	bic.w	r3, r3, #1
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80088c0:	e03d      	b.n	800893e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80088c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088c8:	f043 0301 	orr.w	r3, r3, #1
 80088cc:	b2da      	uxtb	r2, r3
 80088ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80088d4:	68ba      	ldr	r2, [r7, #8]
 80088d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80088da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088dc:	699b      	ldr	r3, [r3, #24]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d10b      	bne.n	80088fa <prvProcessReceivedCommands+0x162>
	__asm volatile
 80088e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	617b      	str	r3, [r7, #20]
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	e7fd      	b.n	80088f6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80088fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088fc:	699a      	ldr	r2, [r3, #24]
 80088fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008900:	18d1      	adds	r1, r2, r3
 8008902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008906:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008908:	f7ff ff04 	bl	8008714 <prvInsertTimerInActiveList>
					break;
 800890c:	e017      	b.n	800893e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800890e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008914:	f003 0302 	and.w	r3, r3, #2
 8008918:	2b00      	cmp	r3, #0
 800891a:	d103      	bne.n	8008924 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800891c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800891e:	f000 fbeb 	bl	80090f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008922:	e00c      	b.n	800893e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008926:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800892a:	f023 0301 	bic.w	r3, r3, #1
 800892e:	b2da      	uxtb	r2, r3
 8008930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008932:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008936:	e002      	b.n	800893e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008938:	bf00      	nop
 800893a:	e000      	b.n	800893e <prvProcessReceivedCommands+0x1a6>
					break;
 800893c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800893e:	4b08      	ldr	r3, [pc, #32]	@ (8008960 <prvProcessReceivedCommands+0x1c8>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	1d39      	adds	r1, r7, #4
 8008944:	2200      	movs	r2, #0
 8008946:	4618      	mov	r0, r3
 8008948:	f7fe f9d4 	bl	8006cf4 <xQueueReceive>
 800894c:	4603      	mov	r3, r0
 800894e:	2b00      	cmp	r3, #0
 8008950:	f47f af26 	bne.w	80087a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop
 8008958:	3730      	adds	r7, #48	@ 0x30
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	20000fd8 	.word	0x20000fd8

08008964 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b088      	sub	sp, #32
 8008968:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800896a:	e049      	b.n	8008a00 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800896c:	4b2e      	ldr	r3, [pc, #184]	@ (8008a28 <prvSwitchTimerLists+0xc4>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008976:	4b2c      	ldr	r3, [pc, #176]	@ (8008a28 <prvSwitchTimerLists+0xc4>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	68db      	ldr	r3, [r3, #12]
 800897c:	68db      	ldr	r3, [r3, #12]
 800897e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	3304      	adds	r3, #4
 8008984:	4618      	mov	r0, r3
 8008986:	f7fd fe73 	bl	8006670 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	6a1b      	ldr	r3, [r3, #32]
 800898e:	68f8      	ldr	r0, [r7, #12]
 8008990:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008998:	f003 0304 	and.w	r3, r3, #4
 800899c:	2b00      	cmp	r3, #0
 800899e:	d02f      	beq.n	8008a00 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	693a      	ldr	r2, [r7, #16]
 80089a6:	4413      	add	r3, r2
 80089a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d90e      	bls.n	80089d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	68ba      	ldr	r2, [r7, #8]
 80089b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	68fa      	ldr	r2, [r7, #12]
 80089bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089be:	4b1a      	ldr	r3, [pc, #104]	@ (8008a28 <prvSwitchTimerLists+0xc4>)
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	3304      	adds	r3, #4
 80089c6:	4619      	mov	r1, r3
 80089c8:	4610      	mov	r0, r2
 80089ca:	f7fd fe18 	bl	80065fe <vListInsert>
 80089ce:	e017      	b.n	8008a00 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80089d0:	2300      	movs	r3, #0
 80089d2:	9300      	str	r3, [sp, #0]
 80089d4:	2300      	movs	r3, #0
 80089d6:	693a      	ldr	r2, [r7, #16]
 80089d8:	2100      	movs	r1, #0
 80089da:	68f8      	ldr	r0, [r7, #12]
 80089dc:	f7ff fd58 	bl	8008490 <xTimerGenericCommand>
 80089e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d10b      	bne.n	8008a00 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80089e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ec:	f383 8811 	msr	BASEPRI, r3
 80089f0:	f3bf 8f6f 	isb	sy
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	603b      	str	r3, [r7, #0]
}
 80089fa:	bf00      	nop
 80089fc:	bf00      	nop
 80089fe:	e7fd      	b.n	80089fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a00:	4b09      	ldr	r3, [pc, #36]	@ (8008a28 <prvSwitchTimerLists+0xc4>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1b0      	bne.n	800896c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008a0a:	4b07      	ldr	r3, [pc, #28]	@ (8008a28 <prvSwitchTimerLists+0xc4>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008a10:	4b06      	ldr	r3, [pc, #24]	@ (8008a2c <prvSwitchTimerLists+0xc8>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a04      	ldr	r2, [pc, #16]	@ (8008a28 <prvSwitchTimerLists+0xc4>)
 8008a16:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008a18:	4a04      	ldr	r2, [pc, #16]	@ (8008a2c <prvSwitchTimerLists+0xc8>)
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	6013      	str	r3, [r2, #0]
}
 8008a1e:	bf00      	nop
 8008a20:	3718      	adds	r7, #24
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	20000fd0 	.word	0x20000fd0
 8008a2c:	20000fd4 	.word	0x20000fd4

08008a30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b082      	sub	sp, #8
 8008a34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008a36:	f000 f96f 	bl	8008d18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008a3a:	4b15      	ldr	r3, [pc, #84]	@ (8008a90 <prvCheckForValidListAndQueue+0x60>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d120      	bne.n	8008a84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008a42:	4814      	ldr	r0, [pc, #80]	@ (8008a94 <prvCheckForValidListAndQueue+0x64>)
 8008a44:	f7fd fd8a 	bl	800655c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008a48:	4813      	ldr	r0, [pc, #76]	@ (8008a98 <prvCheckForValidListAndQueue+0x68>)
 8008a4a:	f7fd fd87 	bl	800655c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008a4e:	4b13      	ldr	r3, [pc, #76]	@ (8008a9c <prvCheckForValidListAndQueue+0x6c>)
 8008a50:	4a10      	ldr	r2, [pc, #64]	@ (8008a94 <prvCheckForValidListAndQueue+0x64>)
 8008a52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008a54:	4b12      	ldr	r3, [pc, #72]	@ (8008aa0 <prvCheckForValidListAndQueue+0x70>)
 8008a56:	4a10      	ldr	r2, [pc, #64]	@ (8008a98 <prvCheckForValidListAndQueue+0x68>)
 8008a58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	9300      	str	r3, [sp, #0]
 8008a5e:	4b11      	ldr	r3, [pc, #68]	@ (8008aa4 <prvCheckForValidListAndQueue+0x74>)
 8008a60:	4a11      	ldr	r2, [pc, #68]	@ (8008aa8 <prvCheckForValidListAndQueue+0x78>)
 8008a62:	2110      	movs	r1, #16
 8008a64:	200a      	movs	r0, #10
 8008a66:	f7fd fe97 	bl	8006798 <xQueueGenericCreateStatic>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	4a08      	ldr	r2, [pc, #32]	@ (8008a90 <prvCheckForValidListAndQueue+0x60>)
 8008a6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008a70:	4b07      	ldr	r3, [pc, #28]	@ (8008a90 <prvCheckForValidListAndQueue+0x60>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d005      	beq.n	8008a84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008a78:	4b05      	ldr	r3, [pc, #20]	@ (8008a90 <prvCheckForValidListAndQueue+0x60>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	490b      	ldr	r1, [pc, #44]	@ (8008aac <prvCheckForValidListAndQueue+0x7c>)
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7fe fc52 	bl	8007328 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a84:	f000 f97a 	bl	8008d7c <vPortExitCritical>
}
 8008a88:	bf00      	nop
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	20000fd8 	.word	0x20000fd8
 8008a94:	20000fa8 	.word	0x20000fa8
 8008a98:	20000fbc 	.word	0x20000fbc
 8008a9c:	20000fd0 	.word	0x20000fd0
 8008aa0:	20000fd4 	.word	0x20000fd4
 8008aa4:	20001084 	.word	0x20001084
 8008aa8:	20000fe4 	.word	0x20000fe4
 8008aac:	0800d2e8 	.word	0x0800d2e8

08008ab0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b085      	sub	sp, #20
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	3b04      	subs	r3, #4
 8008ac0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008ac8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	3b04      	subs	r3, #4
 8008ace:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	f023 0201 	bic.w	r2, r3, #1
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	3b04      	subs	r3, #4
 8008ade:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8008b14 <pxPortInitialiseStack+0x64>)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	3b14      	subs	r3, #20
 8008aea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008aec:	687a      	ldr	r2, [r7, #4]
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	3b04      	subs	r3, #4
 8008af6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f06f 0202 	mvn.w	r2, #2
 8008afe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	3b20      	subs	r3, #32
 8008b04:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b06:	68fb      	ldr	r3, [r7, #12]
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3714      	adds	r7, #20
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr
 8008b14:	08008b19 	.word	0x08008b19

08008b18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b22:	4b13      	ldr	r3, [pc, #76]	@ (8008b70 <prvTaskExitError+0x58>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b2a:	d00b      	beq.n	8008b44 <prvTaskExitError+0x2c>
	__asm volatile
 8008b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b30:	f383 8811 	msr	BASEPRI, r3
 8008b34:	f3bf 8f6f 	isb	sy
 8008b38:	f3bf 8f4f 	dsb	sy
 8008b3c:	60fb      	str	r3, [r7, #12]
}
 8008b3e:	bf00      	nop
 8008b40:	bf00      	nop
 8008b42:	e7fd      	b.n	8008b40 <prvTaskExitError+0x28>
	__asm volatile
 8008b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b48:	f383 8811 	msr	BASEPRI, r3
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	60bb      	str	r3, [r7, #8]
}
 8008b56:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b58:	bf00      	nop
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d0fc      	beq.n	8008b5a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b60:	bf00      	nop
 8008b62:	bf00      	nop
 8008b64:	3714      	adds	r7, #20
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop
 8008b70:	2000000c 	.word	0x2000000c
	...

08008b80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b80:	4b07      	ldr	r3, [pc, #28]	@ (8008ba0 <pxCurrentTCBConst2>)
 8008b82:	6819      	ldr	r1, [r3, #0]
 8008b84:	6808      	ldr	r0, [r1, #0]
 8008b86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b8a:	f380 8809 	msr	PSP, r0
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f04f 0000 	mov.w	r0, #0
 8008b96:	f380 8811 	msr	BASEPRI, r0
 8008b9a:	4770      	bx	lr
 8008b9c:	f3af 8000 	nop.w

08008ba0 <pxCurrentTCBConst2>:
 8008ba0:	20000aa8 	.word	0x20000aa8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ba4:	bf00      	nop
 8008ba6:	bf00      	nop

08008ba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008ba8:	4808      	ldr	r0, [pc, #32]	@ (8008bcc <prvPortStartFirstTask+0x24>)
 8008baa:	6800      	ldr	r0, [r0, #0]
 8008bac:	6800      	ldr	r0, [r0, #0]
 8008bae:	f380 8808 	msr	MSP, r0
 8008bb2:	f04f 0000 	mov.w	r0, #0
 8008bb6:	f380 8814 	msr	CONTROL, r0
 8008bba:	b662      	cpsie	i
 8008bbc:	b661      	cpsie	f
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	f3bf 8f6f 	isb	sy
 8008bc6:	df00      	svc	0
 8008bc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008bca:	bf00      	nop
 8008bcc:	e000ed08 	.word	0xe000ed08

08008bd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b086      	sub	sp, #24
 8008bd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008bd6:	4b47      	ldr	r3, [pc, #284]	@ (8008cf4 <xPortStartScheduler+0x124>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a47      	ldr	r2, [pc, #284]	@ (8008cf8 <xPortStartScheduler+0x128>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d10b      	bne.n	8008bf8 <xPortStartScheduler+0x28>
	__asm volatile
 8008be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be4:	f383 8811 	msr	BASEPRI, r3
 8008be8:	f3bf 8f6f 	isb	sy
 8008bec:	f3bf 8f4f 	dsb	sy
 8008bf0:	60fb      	str	r3, [r7, #12]
}
 8008bf2:	bf00      	nop
 8008bf4:	bf00      	nop
 8008bf6:	e7fd      	b.n	8008bf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008bf8:	4b3e      	ldr	r3, [pc, #248]	@ (8008cf4 <xPortStartScheduler+0x124>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a3f      	ldr	r2, [pc, #252]	@ (8008cfc <xPortStartScheduler+0x12c>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d10b      	bne.n	8008c1a <xPortStartScheduler+0x4a>
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c06:	f383 8811 	msr	BASEPRI, r3
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	613b      	str	r3, [r7, #16]
}
 8008c14:	bf00      	nop
 8008c16:	bf00      	nop
 8008c18:	e7fd      	b.n	8008c16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c1a:	4b39      	ldr	r3, [pc, #228]	@ (8008d00 <xPortStartScheduler+0x130>)
 8008c1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	b2db      	uxtb	r3, r3
 8008c24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	22ff      	movs	r2, #255	@ 0xff
 8008c2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c34:	78fb      	ldrb	r3, [r7, #3]
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008c3c:	b2da      	uxtb	r2, r3
 8008c3e:	4b31      	ldr	r3, [pc, #196]	@ (8008d04 <xPortStartScheduler+0x134>)
 8008c40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c42:	4b31      	ldr	r3, [pc, #196]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008c44:	2207      	movs	r2, #7
 8008c46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c48:	e009      	b.n	8008c5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008c4a:	4b2f      	ldr	r3, [pc, #188]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	4a2d      	ldr	r2, [pc, #180]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008c52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c54:	78fb      	ldrb	r3, [r7, #3]
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	005b      	lsls	r3, r3, #1
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c5e:	78fb      	ldrb	r3, [r7, #3]
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c66:	2b80      	cmp	r3, #128	@ 0x80
 8008c68:	d0ef      	beq.n	8008c4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c6a:	4b27      	ldr	r3, [pc, #156]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f1c3 0307 	rsb	r3, r3, #7
 8008c72:	2b04      	cmp	r3, #4
 8008c74:	d00b      	beq.n	8008c8e <xPortStartScheduler+0xbe>
	__asm volatile
 8008c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c7a:	f383 8811 	msr	BASEPRI, r3
 8008c7e:	f3bf 8f6f 	isb	sy
 8008c82:	f3bf 8f4f 	dsb	sy
 8008c86:	60bb      	str	r3, [r7, #8]
}
 8008c88:	bf00      	nop
 8008c8a:	bf00      	nop
 8008c8c:	e7fd      	b.n	8008c8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	021b      	lsls	r3, r3, #8
 8008c94:	4a1c      	ldr	r2, [pc, #112]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008c96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c98:	4b1b      	ldr	r3, [pc, #108]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ca0:	4a19      	ldr	r2, [pc, #100]	@ (8008d08 <xPortStartScheduler+0x138>)
 8008ca2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	b2da      	uxtb	r2, r3
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008cac:	4b17      	ldr	r3, [pc, #92]	@ (8008d0c <xPortStartScheduler+0x13c>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a16      	ldr	r2, [pc, #88]	@ (8008d0c <xPortStartScheduler+0x13c>)
 8008cb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008cb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008cb8:	4b14      	ldr	r3, [pc, #80]	@ (8008d0c <xPortStartScheduler+0x13c>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a13      	ldr	r2, [pc, #76]	@ (8008d0c <xPortStartScheduler+0x13c>)
 8008cbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008cc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008cc4:	f000 f8da 	bl	8008e7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008cc8:	4b11      	ldr	r3, [pc, #68]	@ (8008d10 <xPortStartScheduler+0x140>)
 8008cca:	2200      	movs	r2, #0
 8008ccc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008cce:	f000 f8f9 	bl	8008ec4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008cd2:	4b10      	ldr	r3, [pc, #64]	@ (8008d14 <xPortStartScheduler+0x144>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a0f      	ldr	r2, [pc, #60]	@ (8008d14 <xPortStartScheduler+0x144>)
 8008cd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008cdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008cde:	f7ff ff63 	bl	8008ba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ce2:	f7fe ff39 	bl	8007b58 <vTaskSwitchContext>
	prvTaskExitError();
 8008ce6:	f7ff ff17 	bl	8008b18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3718      	adds	r7, #24
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	e000ed00 	.word	0xe000ed00
 8008cf8:	410fc271 	.word	0x410fc271
 8008cfc:	410fc270 	.word	0x410fc270
 8008d00:	e000e400 	.word	0xe000e400
 8008d04:	200010d4 	.word	0x200010d4
 8008d08:	200010d8 	.word	0x200010d8
 8008d0c:	e000ed20 	.word	0xe000ed20
 8008d10:	2000000c 	.word	0x2000000c
 8008d14:	e000ef34 	.word	0xe000ef34

08008d18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b083      	sub	sp, #12
 8008d1c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d22:	f383 8811 	msr	BASEPRI, r3
 8008d26:	f3bf 8f6f 	isb	sy
 8008d2a:	f3bf 8f4f 	dsb	sy
 8008d2e:	607b      	str	r3, [r7, #4]
}
 8008d30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008d32:	4b10      	ldr	r3, [pc, #64]	@ (8008d74 <vPortEnterCritical+0x5c>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	3301      	adds	r3, #1
 8008d38:	4a0e      	ldr	r2, [pc, #56]	@ (8008d74 <vPortEnterCritical+0x5c>)
 8008d3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8008d74 <vPortEnterCritical+0x5c>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d110      	bne.n	8008d66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d44:	4b0c      	ldr	r3, [pc, #48]	@ (8008d78 <vPortEnterCritical+0x60>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00b      	beq.n	8008d66 <vPortEnterCritical+0x4e>
	__asm volatile
 8008d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d52:	f383 8811 	msr	BASEPRI, r3
 8008d56:	f3bf 8f6f 	isb	sy
 8008d5a:	f3bf 8f4f 	dsb	sy
 8008d5e:	603b      	str	r3, [r7, #0]
}
 8008d60:	bf00      	nop
 8008d62:	bf00      	nop
 8008d64:	e7fd      	b.n	8008d62 <vPortEnterCritical+0x4a>
	}
}
 8008d66:	bf00      	nop
 8008d68:	370c      	adds	r7, #12
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	2000000c 	.word	0x2000000c
 8008d78:	e000ed04 	.word	0xe000ed04

08008d7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008d82:	4b12      	ldr	r3, [pc, #72]	@ (8008dcc <vPortExitCritical+0x50>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d10b      	bne.n	8008da2 <vPortExitCritical+0x26>
	__asm volatile
 8008d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8e:	f383 8811 	msr	BASEPRI, r3
 8008d92:	f3bf 8f6f 	isb	sy
 8008d96:	f3bf 8f4f 	dsb	sy
 8008d9a:	607b      	str	r3, [r7, #4]
}
 8008d9c:	bf00      	nop
 8008d9e:	bf00      	nop
 8008da0:	e7fd      	b.n	8008d9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008da2:	4b0a      	ldr	r3, [pc, #40]	@ (8008dcc <vPortExitCritical+0x50>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	3b01      	subs	r3, #1
 8008da8:	4a08      	ldr	r2, [pc, #32]	@ (8008dcc <vPortExitCritical+0x50>)
 8008daa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008dac:	4b07      	ldr	r3, [pc, #28]	@ (8008dcc <vPortExitCritical+0x50>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d105      	bne.n	8008dc0 <vPortExitCritical+0x44>
 8008db4:	2300      	movs	r3, #0
 8008db6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	f383 8811 	msr	BASEPRI, r3
}
 8008dbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008dc0:	bf00      	nop
 8008dc2:	370c      	adds	r7, #12
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr
 8008dcc:	2000000c 	.word	0x2000000c

08008dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008dd0:	f3ef 8009 	mrs	r0, PSP
 8008dd4:	f3bf 8f6f 	isb	sy
 8008dd8:	4b15      	ldr	r3, [pc, #84]	@ (8008e30 <pxCurrentTCBConst>)
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	f01e 0f10 	tst.w	lr, #16
 8008de0:	bf08      	it	eq
 8008de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dea:	6010      	str	r0, [r2, #0]
 8008dec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008df0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008df4:	f380 8811 	msr	BASEPRI, r0
 8008df8:	f3bf 8f4f 	dsb	sy
 8008dfc:	f3bf 8f6f 	isb	sy
 8008e00:	f7fe feaa 	bl	8007b58 <vTaskSwitchContext>
 8008e04:	f04f 0000 	mov.w	r0, #0
 8008e08:	f380 8811 	msr	BASEPRI, r0
 8008e0c:	bc09      	pop	{r0, r3}
 8008e0e:	6819      	ldr	r1, [r3, #0]
 8008e10:	6808      	ldr	r0, [r1, #0]
 8008e12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e16:	f01e 0f10 	tst.w	lr, #16
 8008e1a:	bf08      	it	eq
 8008e1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008e20:	f380 8809 	msr	PSP, r0
 8008e24:	f3bf 8f6f 	isb	sy
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	f3af 8000 	nop.w

08008e30 <pxCurrentTCBConst>:
 8008e30:	20000aa8 	.word	0x20000aa8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008e34:	bf00      	nop
 8008e36:	bf00      	nop

08008e38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	607b      	str	r3, [r7, #4]
}
 8008e50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008e52:	f7fe fdc7 	bl	80079e4 <xTaskIncrementTick>
 8008e56:	4603      	mov	r3, r0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d003      	beq.n	8008e64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e5c:	4b06      	ldr	r3, [pc, #24]	@ (8008e78 <xPortSysTickHandler+0x40>)
 8008e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e62:	601a      	str	r2, [r3, #0]
 8008e64:	2300      	movs	r3, #0
 8008e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	f383 8811 	msr	BASEPRI, r3
}
 8008e6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008e70:	bf00      	nop
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}
 8008e78:	e000ed04 	.word	0xe000ed04

08008e7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e80:	4b0b      	ldr	r3, [pc, #44]	@ (8008eb0 <vPortSetupTimerInterrupt+0x34>)
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e86:	4b0b      	ldr	r3, [pc, #44]	@ (8008eb4 <vPortSetupTimerInterrupt+0x38>)
 8008e88:	2200      	movs	r2, #0
 8008e8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb8 <vPortSetupTimerInterrupt+0x3c>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a0a      	ldr	r2, [pc, #40]	@ (8008ebc <vPortSetupTimerInterrupt+0x40>)
 8008e92:	fba2 2303 	umull	r2, r3, r2, r3
 8008e96:	099b      	lsrs	r3, r3, #6
 8008e98:	4a09      	ldr	r2, [pc, #36]	@ (8008ec0 <vPortSetupTimerInterrupt+0x44>)
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e9e:	4b04      	ldr	r3, [pc, #16]	@ (8008eb0 <vPortSetupTimerInterrupt+0x34>)
 8008ea0:	2207      	movs	r2, #7
 8008ea2:	601a      	str	r2, [r3, #0]
}
 8008ea4:	bf00      	nop
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	e000e010 	.word	0xe000e010
 8008eb4:	e000e018 	.word	0xe000e018
 8008eb8:	20000000 	.word	0x20000000
 8008ebc:	10624dd3 	.word	0x10624dd3
 8008ec0:	e000e014 	.word	0xe000e014

08008ec4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ec4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008ed4 <vPortEnableVFP+0x10>
 8008ec8:	6801      	ldr	r1, [r0, #0]
 8008eca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008ece:	6001      	str	r1, [r0, #0]
 8008ed0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ed2:	bf00      	nop
 8008ed4:	e000ed88 	.word	0xe000ed88

08008ed8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ed8:	b480      	push	{r7}
 8008eda:	b085      	sub	sp, #20
 8008edc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008ede:	f3ef 8305 	mrs	r3, IPSR
 8008ee2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2b0f      	cmp	r3, #15
 8008ee8:	d915      	bls.n	8008f16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008eea:	4a18      	ldr	r2, [pc, #96]	@ (8008f4c <vPortValidateInterruptPriority+0x74>)
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	4413      	add	r3, r2
 8008ef0:	781b      	ldrb	r3, [r3, #0]
 8008ef2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008ef4:	4b16      	ldr	r3, [pc, #88]	@ (8008f50 <vPortValidateInterruptPriority+0x78>)
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	7afa      	ldrb	r2, [r7, #11]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d20b      	bcs.n	8008f16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	607b      	str	r3, [r7, #4]
}
 8008f10:	bf00      	nop
 8008f12:	bf00      	nop
 8008f14:	e7fd      	b.n	8008f12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008f16:	4b0f      	ldr	r3, [pc, #60]	@ (8008f54 <vPortValidateInterruptPriority+0x7c>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8008f58 <vPortValidateInterruptPriority+0x80>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d90b      	bls.n	8008f3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f2a:	f383 8811 	msr	BASEPRI, r3
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	603b      	str	r3, [r7, #0]
}
 8008f38:	bf00      	nop
 8008f3a:	bf00      	nop
 8008f3c:	e7fd      	b.n	8008f3a <vPortValidateInterruptPriority+0x62>
	}
 8008f3e:	bf00      	nop
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	e000e3f0 	.word	0xe000e3f0
 8008f50:	200010d4 	.word	0x200010d4
 8008f54:	e000ed0c 	.word	0xe000ed0c
 8008f58:	200010d8 	.word	0x200010d8

08008f5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b08a      	sub	sp, #40	@ 0x28
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f64:	2300      	movs	r3, #0
 8008f66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008f68:	f7fe fc80 	bl	800786c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f6c:	4b5c      	ldr	r3, [pc, #368]	@ (80090e0 <pvPortMalloc+0x184>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d101      	bne.n	8008f78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f74:	f000 f924 	bl	80091c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f78:	4b5a      	ldr	r3, [pc, #360]	@ (80090e4 <pvPortMalloc+0x188>)
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4013      	ands	r3, r2
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f040 8095 	bne.w	80090b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d01e      	beq.n	8008fca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008f8c:	2208      	movs	r2, #8
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4413      	add	r3, r2
 8008f92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f003 0307 	and.w	r3, r3, #7
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d015      	beq.n	8008fca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f023 0307 	bic.w	r3, r3, #7
 8008fa4:	3308      	adds	r3, #8
 8008fa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f003 0307 	and.w	r3, r3, #7
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00b      	beq.n	8008fca <pvPortMalloc+0x6e>
	__asm volatile
 8008fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb6:	f383 8811 	msr	BASEPRI, r3
 8008fba:	f3bf 8f6f 	isb	sy
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	617b      	str	r3, [r7, #20]
}
 8008fc4:	bf00      	nop
 8008fc6:	bf00      	nop
 8008fc8:	e7fd      	b.n	8008fc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d06f      	beq.n	80090b0 <pvPortMalloc+0x154>
 8008fd0:	4b45      	ldr	r3, [pc, #276]	@ (80090e8 <pvPortMalloc+0x18c>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	429a      	cmp	r2, r3
 8008fd8:	d86a      	bhi.n	80090b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008fda:	4b44      	ldr	r3, [pc, #272]	@ (80090ec <pvPortMalloc+0x190>)
 8008fdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008fde:	4b43      	ldr	r3, [pc, #268]	@ (80090ec <pvPortMalloc+0x190>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fe4:	e004      	b.n	8008ff0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d903      	bls.n	8009002 <pvPortMalloc+0xa6>
 8008ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1f1      	bne.n	8008fe6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009002:	4b37      	ldr	r3, [pc, #220]	@ (80090e0 <pvPortMalloc+0x184>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009008:	429a      	cmp	r2, r3
 800900a:	d051      	beq.n	80090b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800900c:	6a3b      	ldr	r3, [r7, #32]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2208      	movs	r2, #8
 8009012:	4413      	add	r3, r2
 8009014:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	6a3b      	ldr	r3, [r7, #32]
 800901c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800901e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009020:	685a      	ldr	r2, [r3, #4]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	1ad2      	subs	r2, r2, r3
 8009026:	2308      	movs	r3, #8
 8009028:	005b      	lsls	r3, r3, #1
 800902a:	429a      	cmp	r2, r3
 800902c:	d920      	bls.n	8009070 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800902e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4413      	add	r3, r2
 8009034:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009036:	69bb      	ldr	r3, [r7, #24]
 8009038:	f003 0307 	and.w	r3, r3, #7
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00b      	beq.n	8009058 <pvPortMalloc+0xfc>
	__asm volatile
 8009040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009044:	f383 8811 	msr	BASEPRI, r3
 8009048:	f3bf 8f6f 	isb	sy
 800904c:	f3bf 8f4f 	dsb	sy
 8009050:	613b      	str	r3, [r7, #16]
}
 8009052:	bf00      	nop
 8009054:	bf00      	nop
 8009056:	e7fd      	b.n	8009054 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905a:	685a      	ldr	r2, [r3, #4]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	1ad2      	subs	r2, r2, r3
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009066:	687a      	ldr	r2, [r7, #4]
 8009068:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800906a:	69b8      	ldr	r0, [r7, #24]
 800906c:	f000 f90a 	bl	8009284 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009070:	4b1d      	ldr	r3, [pc, #116]	@ (80090e8 <pvPortMalloc+0x18c>)
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	1ad3      	subs	r3, r2, r3
 800907a:	4a1b      	ldr	r2, [pc, #108]	@ (80090e8 <pvPortMalloc+0x18c>)
 800907c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800907e:	4b1a      	ldr	r3, [pc, #104]	@ (80090e8 <pvPortMalloc+0x18c>)
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	4b1b      	ldr	r3, [pc, #108]	@ (80090f0 <pvPortMalloc+0x194>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	429a      	cmp	r2, r3
 8009088:	d203      	bcs.n	8009092 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800908a:	4b17      	ldr	r3, [pc, #92]	@ (80090e8 <pvPortMalloc+0x18c>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a18      	ldr	r2, [pc, #96]	@ (80090f0 <pvPortMalloc+0x194>)
 8009090:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009094:	685a      	ldr	r2, [r3, #4]
 8009096:	4b13      	ldr	r3, [pc, #76]	@ (80090e4 <pvPortMalloc+0x188>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	431a      	orrs	r2, r3
 800909c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80090a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a2:	2200      	movs	r2, #0
 80090a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80090a6:	4b13      	ldr	r3, [pc, #76]	@ (80090f4 <pvPortMalloc+0x198>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	3301      	adds	r3, #1
 80090ac:	4a11      	ldr	r2, [pc, #68]	@ (80090f4 <pvPortMalloc+0x198>)
 80090ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80090b0:	f7fe fbea 	bl	8007888 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	f003 0307 	and.w	r3, r3, #7
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00b      	beq.n	80090d6 <pvPortMalloc+0x17a>
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	60fb      	str	r3, [r7, #12]
}
 80090d0:	bf00      	nop
 80090d2:	bf00      	nop
 80090d4:	e7fd      	b.n	80090d2 <pvPortMalloc+0x176>
	return pvReturn;
 80090d6:	69fb      	ldr	r3, [r7, #28]
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3728      	adds	r7, #40	@ 0x28
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	20004ce4 	.word	0x20004ce4
 80090e4:	20004cf8 	.word	0x20004cf8
 80090e8:	20004ce8 	.word	0x20004ce8
 80090ec:	20004cdc 	.word	0x20004cdc
 80090f0:	20004cec 	.word	0x20004cec
 80090f4:	20004cf0 	.word	0x20004cf0

080090f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b086      	sub	sp, #24
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d04f      	beq.n	80091aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800910a:	2308      	movs	r3, #8
 800910c:	425b      	negs	r3, r3
 800910e:	697a      	ldr	r2, [r7, #20]
 8009110:	4413      	add	r3, r2
 8009112:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	4b25      	ldr	r3, [pc, #148]	@ (80091b4 <vPortFree+0xbc>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4013      	ands	r3, r2
 8009122:	2b00      	cmp	r3, #0
 8009124:	d10b      	bne.n	800913e <vPortFree+0x46>
	__asm volatile
 8009126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800912a:	f383 8811 	msr	BASEPRI, r3
 800912e:	f3bf 8f6f 	isb	sy
 8009132:	f3bf 8f4f 	dsb	sy
 8009136:	60fb      	str	r3, [r7, #12]
}
 8009138:	bf00      	nop
 800913a:	bf00      	nop
 800913c:	e7fd      	b.n	800913a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d00b      	beq.n	800915e <vPortFree+0x66>
	__asm volatile
 8009146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800914a:	f383 8811 	msr	BASEPRI, r3
 800914e:	f3bf 8f6f 	isb	sy
 8009152:	f3bf 8f4f 	dsb	sy
 8009156:	60bb      	str	r3, [r7, #8]
}
 8009158:	bf00      	nop
 800915a:	bf00      	nop
 800915c:	e7fd      	b.n	800915a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	685a      	ldr	r2, [r3, #4]
 8009162:	4b14      	ldr	r3, [pc, #80]	@ (80091b4 <vPortFree+0xbc>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4013      	ands	r3, r2
 8009168:	2b00      	cmp	r3, #0
 800916a:	d01e      	beq.n	80091aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d11a      	bne.n	80091aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	685a      	ldr	r2, [r3, #4]
 8009178:	4b0e      	ldr	r3, [pc, #56]	@ (80091b4 <vPortFree+0xbc>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	43db      	mvns	r3, r3
 800917e:	401a      	ands	r2, r3
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009184:	f7fe fb72 	bl	800786c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	685a      	ldr	r2, [r3, #4]
 800918c:	4b0a      	ldr	r3, [pc, #40]	@ (80091b8 <vPortFree+0xc0>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4413      	add	r3, r2
 8009192:	4a09      	ldr	r2, [pc, #36]	@ (80091b8 <vPortFree+0xc0>)
 8009194:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009196:	6938      	ldr	r0, [r7, #16]
 8009198:	f000 f874 	bl	8009284 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800919c:	4b07      	ldr	r3, [pc, #28]	@ (80091bc <vPortFree+0xc4>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	3301      	adds	r3, #1
 80091a2:	4a06      	ldr	r2, [pc, #24]	@ (80091bc <vPortFree+0xc4>)
 80091a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80091a6:	f7fe fb6f 	bl	8007888 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80091aa:	bf00      	nop
 80091ac:	3718      	adds	r7, #24
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	bf00      	nop
 80091b4:	20004cf8 	.word	0x20004cf8
 80091b8:	20004ce8 	.word	0x20004ce8
 80091bc:	20004cf4 	.word	0x20004cf4

080091c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80091c0:	b480      	push	{r7}
 80091c2:	b085      	sub	sp, #20
 80091c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80091c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80091ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80091cc:	4b27      	ldr	r3, [pc, #156]	@ (800926c <prvHeapInit+0xac>)
 80091ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f003 0307 	and.w	r3, r3, #7
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00c      	beq.n	80091f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	3307      	adds	r3, #7
 80091de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f023 0307 	bic.w	r3, r3, #7
 80091e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80091e8:	68ba      	ldr	r2, [r7, #8]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	1ad3      	subs	r3, r2, r3
 80091ee:	4a1f      	ldr	r2, [pc, #124]	@ (800926c <prvHeapInit+0xac>)
 80091f0:	4413      	add	r3, r2
 80091f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80091f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009270 <prvHeapInit+0xb0>)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091fe:	4b1c      	ldr	r3, [pc, #112]	@ (8009270 <prvHeapInit+0xb0>)
 8009200:	2200      	movs	r2, #0
 8009202:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	68ba      	ldr	r2, [r7, #8]
 8009208:	4413      	add	r3, r2
 800920a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800920c:	2208      	movs	r2, #8
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	1a9b      	subs	r3, r3, r2
 8009212:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f023 0307 	bic.w	r3, r3, #7
 800921a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	4a15      	ldr	r2, [pc, #84]	@ (8009274 <prvHeapInit+0xb4>)
 8009220:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009222:	4b14      	ldr	r3, [pc, #80]	@ (8009274 <prvHeapInit+0xb4>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2200      	movs	r2, #0
 8009228:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800922a:	4b12      	ldr	r3, [pc, #72]	@ (8009274 <prvHeapInit+0xb4>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2200      	movs	r2, #0
 8009230:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	68fa      	ldr	r2, [r7, #12]
 800923a:	1ad2      	subs	r2, r2, r3
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009240:	4b0c      	ldr	r3, [pc, #48]	@ (8009274 <prvHeapInit+0xb4>)
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	4a0a      	ldr	r2, [pc, #40]	@ (8009278 <prvHeapInit+0xb8>)
 800924e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	4a09      	ldr	r2, [pc, #36]	@ (800927c <prvHeapInit+0xbc>)
 8009256:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009258:	4b09      	ldr	r3, [pc, #36]	@ (8009280 <prvHeapInit+0xc0>)
 800925a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800925e:	601a      	str	r2, [r3, #0]
}
 8009260:	bf00      	nop
 8009262:	3714      	adds	r7, #20
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr
 800926c:	200010dc 	.word	0x200010dc
 8009270:	20004cdc 	.word	0x20004cdc
 8009274:	20004ce4 	.word	0x20004ce4
 8009278:	20004cec 	.word	0x20004cec
 800927c:	20004ce8 	.word	0x20004ce8
 8009280:	20004cf8 	.word	0x20004cf8

08009284 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009284:	b480      	push	{r7}
 8009286:	b085      	sub	sp, #20
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800928c:	4b28      	ldr	r3, [pc, #160]	@ (8009330 <prvInsertBlockIntoFreeList+0xac>)
 800928e:	60fb      	str	r3, [r7, #12]
 8009290:	e002      	b.n	8009298 <prvInsertBlockIntoFreeList+0x14>
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d8f7      	bhi.n	8009292 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	68ba      	ldr	r2, [r7, #8]
 80092ac:	4413      	add	r3, r2
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d108      	bne.n	80092c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	441a      	add	r2, r3
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	68ba      	ldr	r2, [r7, #8]
 80092d0:	441a      	add	r2, r3
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d118      	bne.n	800930c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	4b15      	ldr	r3, [pc, #84]	@ (8009334 <prvInsertBlockIntoFreeList+0xb0>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d00d      	beq.n	8009302 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	685a      	ldr	r2, [r3, #4]
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	441a      	add	r2, r3
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	601a      	str	r2, [r3, #0]
 8009300:	e008      	b.n	8009314 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009302:	4b0c      	ldr	r3, [pc, #48]	@ (8009334 <prvInsertBlockIntoFreeList+0xb0>)
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	601a      	str	r2, [r3, #0]
 800930a:	e003      	b.n	8009314 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681a      	ldr	r2, [r3, #0]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009314:	68fa      	ldr	r2, [r7, #12]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	429a      	cmp	r2, r3
 800931a:	d002      	beq.n	8009322 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009322:	bf00      	nop
 8009324:	3714      	adds	r7, #20
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop
 8009330:	20004cdc 	.word	0x20004cdc
 8009334:	20004ce4 	.word	0x20004ce4

08009338 <atof>:
 8009338:	2100      	movs	r1, #0
 800933a:	f000 be05 	b.w	8009f48 <strtod>

0800933e <sulp>:
 800933e:	b570      	push	{r4, r5, r6, lr}
 8009340:	4604      	mov	r4, r0
 8009342:	460d      	mov	r5, r1
 8009344:	ec45 4b10 	vmov	d0, r4, r5
 8009348:	4616      	mov	r6, r2
 800934a:	f003 fb21 	bl	800c990 <__ulp>
 800934e:	ec51 0b10 	vmov	r0, r1, d0
 8009352:	b17e      	cbz	r6, 8009374 <sulp+0x36>
 8009354:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009358:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800935c:	2b00      	cmp	r3, #0
 800935e:	dd09      	ble.n	8009374 <sulp+0x36>
 8009360:	051b      	lsls	r3, r3, #20
 8009362:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009366:	2400      	movs	r4, #0
 8009368:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800936c:	4622      	mov	r2, r4
 800936e:	462b      	mov	r3, r5
 8009370:	f7f7 f962 	bl	8000638 <__aeabi_dmul>
 8009374:	ec41 0b10 	vmov	d0, r0, r1
 8009378:	bd70      	pop	{r4, r5, r6, pc}
 800937a:	0000      	movs	r0, r0
 800937c:	0000      	movs	r0, r0
	...

08009380 <_strtod_l>:
 8009380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009384:	b09f      	sub	sp, #124	@ 0x7c
 8009386:	460c      	mov	r4, r1
 8009388:	9217      	str	r2, [sp, #92]	@ 0x5c
 800938a:	2200      	movs	r2, #0
 800938c:	921a      	str	r2, [sp, #104]	@ 0x68
 800938e:	9005      	str	r0, [sp, #20]
 8009390:	f04f 0a00 	mov.w	sl, #0
 8009394:	f04f 0b00 	mov.w	fp, #0
 8009398:	460a      	mov	r2, r1
 800939a:	9219      	str	r2, [sp, #100]	@ 0x64
 800939c:	7811      	ldrb	r1, [r2, #0]
 800939e:	292b      	cmp	r1, #43	@ 0x2b
 80093a0:	d04a      	beq.n	8009438 <_strtod_l+0xb8>
 80093a2:	d838      	bhi.n	8009416 <_strtod_l+0x96>
 80093a4:	290d      	cmp	r1, #13
 80093a6:	d832      	bhi.n	800940e <_strtod_l+0x8e>
 80093a8:	2908      	cmp	r1, #8
 80093aa:	d832      	bhi.n	8009412 <_strtod_l+0x92>
 80093ac:	2900      	cmp	r1, #0
 80093ae:	d03b      	beq.n	8009428 <_strtod_l+0xa8>
 80093b0:	2200      	movs	r2, #0
 80093b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80093b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80093b6:	782a      	ldrb	r2, [r5, #0]
 80093b8:	2a30      	cmp	r2, #48	@ 0x30
 80093ba:	f040 80b2 	bne.w	8009522 <_strtod_l+0x1a2>
 80093be:	786a      	ldrb	r2, [r5, #1]
 80093c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80093c4:	2a58      	cmp	r2, #88	@ 0x58
 80093c6:	d16e      	bne.n	80094a6 <_strtod_l+0x126>
 80093c8:	9302      	str	r3, [sp, #8]
 80093ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093cc:	9301      	str	r3, [sp, #4]
 80093ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80093d0:	9300      	str	r3, [sp, #0]
 80093d2:	4a8f      	ldr	r2, [pc, #572]	@ (8009610 <_strtod_l+0x290>)
 80093d4:	9805      	ldr	r0, [sp, #20]
 80093d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80093d8:	a919      	add	r1, sp, #100	@ 0x64
 80093da:	f002 fbd3 	bl	800bb84 <__gethex>
 80093de:	f010 060f 	ands.w	r6, r0, #15
 80093e2:	4604      	mov	r4, r0
 80093e4:	d005      	beq.n	80093f2 <_strtod_l+0x72>
 80093e6:	2e06      	cmp	r6, #6
 80093e8:	d128      	bne.n	800943c <_strtod_l+0xbc>
 80093ea:	3501      	adds	r5, #1
 80093ec:	2300      	movs	r3, #0
 80093ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80093f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80093f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f040 858e 	bne.w	8009f16 <_strtod_l+0xb96>
 80093fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093fc:	b1cb      	cbz	r3, 8009432 <_strtod_l+0xb2>
 80093fe:	4652      	mov	r2, sl
 8009400:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009404:	ec43 2b10 	vmov	d0, r2, r3
 8009408:	b01f      	add	sp, #124	@ 0x7c
 800940a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800940e:	2920      	cmp	r1, #32
 8009410:	d1ce      	bne.n	80093b0 <_strtod_l+0x30>
 8009412:	3201      	adds	r2, #1
 8009414:	e7c1      	b.n	800939a <_strtod_l+0x1a>
 8009416:	292d      	cmp	r1, #45	@ 0x2d
 8009418:	d1ca      	bne.n	80093b0 <_strtod_l+0x30>
 800941a:	2101      	movs	r1, #1
 800941c:	910e      	str	r1, [sp, #56]	@ 0x38
 800941e:	1c51      	adds	r1, r2, #1
 8009420:	9119      	str	r1, [sp, #100]	@ 0x64
 8009422:	7852      	ldrb	r2, [r2, #1]
 8009424:	2a00      	cmp	r2, #0
 8009426:	d1c5      	bne.n	80093b4 <_strtod_l+0x34>
 8009428:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800942a:	9419      	str	r4, [sp, #100]	@ 0x64
 800942c:	2b00      	cmp	r3, #0
 800942e:	f040 8570 	bne.w	8009f12 <_strtod_l+0xb92>
 8009432:	4652      	mov	r2, sl
 8009434:	465b      	mov	r3, fp
 8009436:	e7e5      	b.n	8009404 <_strtod_l+0x84>
 8009438:	2100      	movs	r1, #0
 800943a:	e7ef      	b.n	800941c <_strtod_l+0x9c>
 800943c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800943e:	b13a      	cbz	r2, 8009450 <_strtod_l+0xd0>
 8009440:	2135      	movs	r1, #53	@ 0x35
 8009442:	a81c      	add	r0, sp, #112	@ 0x70
 8009444:	f003 fb9e 	bl	800cb84 <__copybits>
 8009448:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800944a:	9805      	ldr	r0, [sp, #20]
 800944c:	f002 ff74 	bl	800c338 <_Bfree>
 8009450:	3e01      	subs	r6, #1
 8009452:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009454:	2e04      	cmp	r6, #4
 8009456:	d806      	bhi.n	8009466 <_strtod_l+0xe6>
 8009458:	e8df f006 	tbb	[pc, r6]
 800945c:	201d0314 	.word	0x201d0314
 8009460:	14          	.byte	0x14
 8009461:	00          	.byte	0x00
 8009462:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009466:	05e1      	lsls	r1, r4, #23
 8009468:	bf48      	it	mi
 800946a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800946e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009472:	0d1b      	lsrs	r3, r3, #20
 8009474:	051b      	lsls	r3, r3, #20
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1bb      	bne.n	80093f2 <_strtod_l+0x72>
 800947a:	f001 fc35 	bl	800ace8 <__errno>
 800947e:	2322      	movs	r3, #34	@ 0x22
 8009480:	6003      	str	r3, [r0, #0]
 8009482:	e7b6      	b.n	80093f2 <_strtod_l+0x72>
 8009484:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009488:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800948c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009490:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009494:	e7e7      	b.n	8009466 <_strtod_l+0xe6>
 8009496:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009618 <_strtod_l+0x298>
 800949a:	e7e4      	b.n	8009466 <_strtod_l+0xe6>
 800949c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80094a0:	f04f 3aff 	mov.w	sl, #4294967295
 80094a4:	e7df      	b.n	8009466 <_strtod_l+0xe6>
 80094a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094a8:	1c5a      	adds	r2, r3, #1
 80094aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80094ac:	785b      	ldrb	r3, [r3, #1]
 80094ae:	2b30      	cmp	r3, #48	@ 0x30
 80094b0:	d0f9      	beq.n	80094a6 <_strtod_l+0x126>
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d09d      	beq.n	80093f2 <_strtod_l+0x72>
 80094b6:	2301      	movs	r3, #1
 80094b8:	2700      	movs	r7, #0
 80094ba:	9308      	str	r3, [sp, #32]
 80094bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094be:	930c      	str	r3, [sp, #48]	@ 0x30
 80094c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80094c2:	46b9      	mov	r9, r7
 80094c4:	220a      	movs	r2, #10
 80094c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80094c8:	7805      	ldrb	r5, [r0, #0]
 80094ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80094ce:	b2d9      	uxtb	r1, r3
 80094d0:	2909      	cmp	r1, #9
 80094d2:	d928      	bls.n	8009526 <_strtod_l+0x1a6>
 80094d4:	494f      	ldr	r1, [pc, #316]	@ (8009614 <_strtod_l+0x294>)
 80094d6:	2201      	movs	r2, #1
 80094d8:	f001 fbaa 	bl	800ac30 <strncmp>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d032      	beq.n	8009546 <_strtod_l+0x1c6>
 80094e0:	2000      	movs	r0, #0
 80094e2:	462a      	mov	r2, r5
 80094e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80094e6:	464d      	mov	r5, r9
 80094e8:	4603      	mov	r3, r0
 80094ea:	2a65      	cmp	r2, #101	@ 0x65
 80094ec:	d001      	beq.n	80094f2 <_strtod_l+0x172>
 80094ee:	2a45      	cmp	r2, #69	@ 0x45
 80094f0:	d114      	bne.n	800951c <_strtod_l+0x19c>
 80094f2:	b91d      	cbnz	r5, 80094fc <_strtod_l+0x17c>
 80094f4:	9a08      	ldr	r2, [sp, #32]
 80094f6:	4302      	orrs	r2, r0
 80094f8:	d096      	beq.n	8009428 <_strtod_l+0xa8>
 80094fa:	2500      	movs	r5, #0
 80094fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80094fe:	1c62      	adds	r2, r4, #1
 8009500:	9219      	str	r2, [sp, #100]	@ 0x64
 8009502:	7862      	ldrb	r2, [r4, #1]
 8009504:	2a2b      	cmp	r2, #43	@ 0x2b
 8009506:	d07a      	beq.n	80095fe <_strtod_l+0x27e>
 8009508:	2a2d      	cmp	r2, #45	@ 0x2d
 800950a:	d07e      	beq.n	800960a <_strtod_l+0x28a>
 800950c:	f04f 0c00 	mov.w	ip, #0
 8009510:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009514:	2909      	cmp	r1, #9
 8009516:	f240 8085 	bls.w	8009624 <_strtod_l+0x2a4>
 800951a:	9419      	str	r4, [sp, #100]	@ 0x64
 800951c:	f04f 0800 	mov.w	r8, #0
 8009520:	e0a5      	b.n	800966e <_strtod_l+0x2ee>
 8009522:	2300      	movs	r3, #0
 8009524:	e7c8      	b.n	80094b8 <_strtod_l+0x138>
 8009526:	f1b9 0f08 	cmp.w	r9, #8
 800952a:	bfd8      	it	le
 800952c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800952e:	f100 0001 	add.w	r0, r0, #1
 8009532:	bfda      	itte	le
 8009534:	fb02 3301 	mlale	r3, r2, r1, r3
 8009538:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800953a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800953e:	f109 0901 	add.w	r9, r9, #1
 8009542:	9019      	str	r0, [sp, #100]	@ 0x64
 8009544:	e7bf      	b.n	80094c6 <_strtod_l+0x146>
 8009546:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009548:	1c5a      	adds	r2, r3, #1
 800954a:	9219      	str	r2, [sp, #100]	@ 0x64
 800954c:	785a      	ldrb	r2, [r3, #1]
 800954e:	f1b9 0f00 	cmp.w	r9, #0
 8009552:	d03b      	beq.n	80095cc <_strtod_l+0x24c>
 8009554:	900a      	str	r0, [sp, #40]	@ 0x28
 8009556:	464d      	mov	r5, r9
 8009558:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800955c:	2b09      	cmp	r3, #9
 800955e:	d912      	bls.n	8009586 <_strtod_l+0x206>
 8009560:	2301      	movs	r3, #1
 8009562:	e7c2      	b.n	80094ea <_strtod_l+0x16a>
 8009564:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009566:	1c5a      	adds	r2, r3, #1
 8009568:	9219      	str	r2, [sp, #100]	@ 0x64
 800956a:	785a      	ldrb	r2, [r3, #1]
 800956c:	3001      	adds	r0, #1
 800956e:	2a30      	cmp	r2, #48	@ 0x30
 8009570:	d0f8      	beq.n	8009564 <_strtod_l+0x1e4>
 8009572:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009576:	2b08      	cmp	r3, #8
 8009578:	f200 84d2 	bhi.w	8009f20 <_strtod_l+0xba0>
 800957c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800957e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009580:	2000      	movs	r0, #0
 8009582:	930c      	str	r3, [sp, #48]	@ 0x30
 8009584:	4605      	mov	r5, r0
 8009586:	3a30      	subs	r2, #48	@ 0x30
 8009588:	f100 0301 	add.w	r3, r0, #1
 800958c:	d018      	beq.n	80095c0 <_strtod_l+0x240>
 800958e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009590:	4419      	add	r1, r3
 8009592:	910a      	str	r1, [sp, #40]	@ 0x28
 8009594:	462e      	mov	r6, r5
 8009596:	f04f 0e0a 	mov.w	lr, #10
 800959a:	1c71      	adds	r1, r6, #1
 800959c:	eba1 0c05 	sub.w	ip, r1, r5
 80095a0:	4563      	cmp	r3, ip
 80095a2:	dc15      	bgt.n	80095d0 <_strtod_l+0x250>
 80095a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80095a8:	182b      	adds	r3, r5, r0
 80095aa:	2b08      	cmp	r3, #8
 80095ac:	f105 0501 	add.w	r5, r5, #1
 80095b0:	4405      	add	r5, r0
 80095b2:	dc1a      	bgt.n	80095ea <_strtod_l+0x26a>
 80095b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80095b6:	230a      	movs	r3, #10
 80095b8:	fb03 2301 	mla	r3, r3, r1, r2
 80095bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095be:	2300      	movs	r3, #0
 80095c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80095c2:	1c51      	adds	r1, r2, #1
 80095c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80095c6:	7852      	ldrb	r2, [r2, #1]
 80095c8:	4618      	mov	r0, r3
 80095ca:	e7c5      	b.n	8009558 <_strtod_l+0x1d8>
 80095cc:	4648      	mov	r0, r9
 80095ce:	e7ce      	b.n	800956e <_strtod_l+0x1ee>
 80095d0:	2e08      	cmp	r6, #8
 80095d2:	dc05      	bgt.n	80095e0 <_strtod_l+0x260>
 80095d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80095d6:	fb0e f606 	mul.w	r6, lr, r6
 80095da:	960b      	str	r6, [sp, #44]	@ 0x2c
 80095dc:	460e      	mov	r6, r1
 80095de:	e7dc      	b.n	800959a <_strtod_l+0x21a>
 80095e0:	2910      	cmp	r1, #16
 80095e2:	bfd8      	it	le
 80095e4:	fb0e f707 	mulle.w	r7, lr, r7
 80095e8:	e7f8      	b.n	80095dc <_strtod_l+0x25c>
 80095ea:	2b0f      	cmp	r3, #15
 80095ec:	bfdc      	itt	le
 80095ee:	230a      	movle	r3, #10
 80095f0:	fb03 2707 	mlale	r7, r3, r7, r2
 80095f4:	e7e3      	b.n	80095be <_strtod_l+0x23e>
 80095f6:	2300      	movs	r3, #0
 80095f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80095fa:	2301      	movs	r3, #1
 80095fc:	e77a      	b.n	80094f4 <_strtod_l+0x174>
 80095fe:	f04f 0c00 	mov.w	ip, #0
 8009602:	1ca2      	adds	r2, r4, #2
 8009604:	9219      	str	r2, [sp, #100]	@ 0x64
 8009606:	78a2      	ldrb	r2, [r4, #2]
 8009608:	e782      	b.n	8009510 <_strtod_l+0x190>
 800960a:	f04f 0c01 	mov.w	ip, #1
 800960e:	e7f8      	b.n	8009602 <_strtod_l+0x282>
 8009610:	0800d51c 	.word	0x0800d51c
 8009614:	0800d334 	.word	0x0800d334
 8009618:	7ff00000 	.word	0x7ff00000
 800961c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800961e:	1c51      	adds	r1, r2, #1
 8009620:	9119      	str	r1, [sp, #100]	@ 0x64
 8009622:	7852      	ldrb	r2, [r2, #1]
 8009624:	2a30      	cmp	r2, #48	@ 0x30
 8009626:	d0f9      	beq.n	800961c <_strtod_l+0x29c>
 8009628:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800962c:	2908      	cmp	r1, #8
 800962e:	f63f af75 	bhi.w	800951c <_strtod_l+0x19c>
 8009632:	3a30      	subs	r2, #48	@ 0x30
 8009634:	9209      	str	r2, [sp, #36]	@ 0x24
 8009636:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009638:	920f      	str	r2, [sp, #60]	@ 0x3c
 800963a:	f04f 080a 	mov.w	r8, #10
 800963e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009640:	1c56      	adds	r6, r2, #1
 8009642:	9619      	str	r6, [sp, #100]	@ 0x64
 8009644:	7852      	ldrb	r2, [r2, #1]
 8009646:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800964a:	f1be 0f09 	cmp.w	lr, #9
 800964e:	d939      	bls.n	80096c4 <_strtod_l+0x344>
 8009650:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009652:	1a76      	subs	r6, r6, r1
 8009654:	2e08      	cmp	r6, #8
 8009656:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800965a:	dc03      	bgt.n	8009664 <_strtod_l+0x2e4>
 800965c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800965e:	4588      	cmp	r8, r1
 8009660:	bfa8      	it	ge
 8009662:	4688      	movge	r8, r1
 8009664:	f1bc 0f00 	cmp.w	ip, #0
 8009668:	d001      	beq.n	800966e <_strtod_l+0x2ee>
 800966a:	f1c8 0800 	rsb	r8, r8, #0
 800966e:	2d00      	cmp	r5, #0
 8009670:	d14e      	bne.n	8009710 <_strtod_l+0x390>
 8009672:	9908      	ldr	r1, [sp, #32]
 8009674:	4308      	orrs	r0, r1
 8009676:	f47f aebc 	bne.w	80093f2 <_strtod_l+0x72>
 800967a:	2b00      	cmp	r3, #0
 800967c:	f47f aed4 	bne.w	8009428 <_strtod_l+0xa8>
 8009680:	2a69      	cmp	r2, #105	@ 0x69
 8009682:	d028      	beq.n	80096d6 <_strtod_l+0x356>
 8009684:	dc25      	bgt.n	80096d2 <_strtod_l+0x352>
 8009686:	2a49      	cmp	r2, #73	@ 0x49
 8009688:	d025      	beq.n	80096d6 <_strtod_l+0x356>
 800968a:	2a4e      	cmp	r2, #78	@ 0x4e
 800968c:	f47f aecc 	bne.w	8009428 <_strtod_l+0xa8>
 8009690:	499a      	ldr	r1, [pc, #616]	@ (80098fc <_strtod_l+0x57c>)
 8009692:	a819      	add	r0, sp, #100	@ 0x64
 8009694:	f002 fc98 	bl	800bfc8 <__match>
 8009698:	2800      	cmp	r0, #0
 800969a:	f43f aec5 	beq.w	8009428 <_strtod_l+0xa8>
 800969e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	2b28      	cmp	r3, #40	@ 0x28
 80096a4:	d12e      	bne.n	8009704 <_strtod_l+0x384>
 80096a6:	4996      	ldr	r1, [pc, #600]	@ (8009900 <_strtod_l+0x580>)
 80096a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80096aa:	a819      	add	r0, sp, #100	@ 0x64
 80096ac:	f002 fca0 	bl	800bff0 <__hexnan>
 80096b0:	2805      	cmp	r0, #5
 80096b2:	d127      	bne.n	8009704 <_strtod_l+0x384>
 80096b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80096b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80096ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80096be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80096c2:	e696      	b.n	80093f2 <_strtod_l+0x72>
 80096c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096c6:	fb08 2101 	mla	r1, r8, r1, r2
 80096ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80096ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80096d0:	e7b5      	b.n	800963e <_strtod_l+0x2be>
 80096d2:	2a6e      	cmp	r2, #110	@ 0x6e
 80096d4:	e7da      	b.n	800968c <_strtod_l+0x30c>
 80096d6:	498b      	ldr	r1, [pc, #556]	@ (8009904 <_strtod_l+0x584>)
 80096d8:	a819      	add	r0, sp, #100	@ 0x64
 80096da:	f002 fc75 	bl	800bfc8 <__match>
 80096de:	2800      	cmp	r0, #0
 80096e0:	f43f aea2 	beq.w	8009428 <_strtod_l+0xa8>
 80096e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096e6:	4988      	ldr	r1, [pc, #544]	@ (8009908 <_strtod_l+0x588>)
 80096e8:	3b01      	subs	r3, #1
 80096ea:	a819      	add	r0, sp, #100	@ 0x64
 80096ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80096ee:	f002 fc6b 	bl	800bfc8 <__match>
 80096f2:	b910      	cbnz	r0, 80096fa <_strtod_l+0x37a>
 80096f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096f6:	3301      	adds	r3, #1
 80096f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80096fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009918 <_strtod_l+0x598>
 80096fe:	f04f 0a00 	mov.w	sl, #0
 8009702:	e676      	b.n	80093f2 <_strtod_l+0x72>
 8009704:	4881      	ldr	r0, [pc, #516]	@ (800990c <_strtod_l+0x58c>)
 8009706:	f001 fb2b 	bl	800ad60 <nan>
 800970a:	ec5b ab10 	vmov	sl, fp, d0
 800970e:	e670      	b.n	80093f2 <_strtod_l+0x72>
 8009710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009712:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009714:	eba8 0303 	sub.w	r3, r8, r3
 8009718:	f1b9 0f00 	cmp.w	r9, #0
 800971c:	bf08      	it	eq
 800971e:	46a9      	moveq	r9, r5
 8009720:	2d10      	cmp	r5, #16
 8009722:	9309      	str	r3, [sp, #36]	@ 0x24
 8009724:	462c      	mov	r4, r5
 8009726:	bfa8      	it	ge
 8009728:	2410      	movge	r4, #16
 800972a:	f7f6 ff0b 	bl	8000544 <__aeabi_ui2d>
 800972e:	2d09      	cmp	r5, #9
 8009730:	4682      	mov	sl, r0
 8009732:	468b      	mov	fp, r1
 8009734:	dc13      	bgt.n	800975e <_strtod_l+0x3de>
 8009736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009738:	2b00      	cmp	r3, #0
 800973a:	f43f ae5a 	beq.w	80093f2 <_strtod_l+0x72>
 800973e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009740:	dd78      	ble.n	8009834 <_strtod_l+0x4b4>
 8009742:	2b16      	cmp	r3, #22
 8009744:	dc5f      	bgt.n	8009806 <_strtod_l+0x486>
 8009746:	4972      	ldr	r1, [pc, #456]	@ (8009910 <_strtod_l+0x590>)
 8009748:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800974c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009750:	4652      	mov	r2, sl
 8009752:	465b      	mov	r3, fp
 8009754:	f7f6 ff70 	bl	8000638 <__aeabi_dmul>
 8009758:	4682      	mov	sl, r0
 800975a:	468b      	mov	fp, r1
 800975c:	e649      	b.n	80093f2 <_strtod_l+0x72>
 800975e:	4b6c      	ldr	r3, [pc, #432]	@ (8009910 <_strtod_l+0x590>)
 8009760:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009764:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009768:	f7f6 ff66 	bl	8000638 <__aeabi_dmul>
 800976c:	4682      	mov	sl, r0
 800976e:	4638      	mov	r0, r7
 8009770:	468b      	mov	fp, r1
 8009772:	f7f6 fee7 	bl	8000544 <__aeabi_ui2d>
 8009776:	4602      	mov	r2, r0
 8009778:	460b      	mov	r3, r1
 800977a:	4650      	mov	r0, sl
 800977c:	4659      	mov	r1, fp
 800977e:	f7f6 fda5 	bl	80002cc <__adddf3>
 8009782:	2d0f      	cmp	r5, #15
 8009784:	4682      	mov	sl, r0
 8009786:	468b      	mov	fp, r1
 8009788:	ddd5      	ble.n	8009736 <_strtod_l+0x3b6>
 800978a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800978c:	1b2c      	subs	r4, r5, r4
 800978e:	441c      	add	r4, r3
 8009790:	2c00      	cmp	r4, #0
 8009792:	f340 8093 	ble.w	80098bc <_strtod_l+0x53c>
 8009796:	f014 030f 	ands.w	r3, r4, #15
 800979a:	d00a      	beq.n	80097b2 <_strtod_l+0x432>
 800979c:	495c      	ldr	r1, [pc, #368]	@ (8009910 <_strtod_l+0x590>)
 800979e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097a2:	4652      	mov	r2, sl
 80097a4:	465b      	mov	r3, fp
 80097a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097aa:	f7f6 ff45 	bl	8000638 <__aeabi_dmul>
 80097ae:	4682      	mov	sl, r0
 80097b0:	468b      	mov	fp, r1
 80097b2:	f034 040f 	bics.w	r4, r4, #15
 80097b6:	d073      	beq.n	80098a0 <_strtod_l+0x520>
 80097b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80097bc:	dd49      	ble.n	8009852 <_strtod_l+0x4d2>
 80097be:	2400      	movs	r4, #0
 80097c0:	46a0      	mov	r8, r4
 80097c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80097c4:	46a1      	mov	r9, r4
 80097c6:	9a05      	ldr	r2, [sp, #20]
 80097c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009918 <_strtod_l+0x598>
 80097cc:	2322      	movs	r3, #34	@ 0x22
 80097ce:	6013      	str	r3, [r2, #0]
 80097d0:	f04f 0a00 	mov.w	sl, #0
 80097d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	f43f ae0b 	beq.w	80093f2 <_strtod_l+0x72>
 80097dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097de:	9805      	ldr	r0, [sp, #20]
 80097e0:	f002 fdaa 	bl	800c338 <_Bfree>
 80097e4:	9805      	ldr	r0, [sp, #20]
 80097e6:	4649      	mov	r1, r9
 80097e8:	f002 fda6 	bl	800c338 <_Bfree>
 80097ec:	9805      	ldr	r0, [sp, #20]
 80097ee:	4641      	mov	r1, r8
 80097f0:	f002 fda2 	bl	800c338 <_Bfree>
 80097f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097f6:	9805      	ldr	r0, [sp, #20]
 80097f8:	f002 fd9e 	bl	800c338 <_Bfree>
 80097fc:	9805      	ldr	r0, [sp, #20]
 80097fe:	4621      	mov	r1, r4
 8009800:	f002 fd9a 	bl	800c338 <_Bfree>
 8009804:	e5f5      	b.n	80093f2 <_strtod_l+0x72>
 8009806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009808:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800980c:	4293      	cmp	r3, r2
 800980e:	dbbc      	blt.n	800978a <_strtod_l+0x40a>
 8009810:	4c3f      	ldr	r4, [pc, #252]	@ (8009910 <_strtod_l+0x590>)
 8009812:	f1c5 050f 	rsb	r5, r5, #15
 8009816:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800981a:	4652      	mov	r2, sl
 800981c:	465b      	mov	r3, fp
 800981e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009822:	f7f6 ff09 	bl	8000638 <__aeabi_dmul>
 8009826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009828:	1b5d      	subs	r5, r3, r5
 800982a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800982e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009832:	e78f      	b.n	8009754 <_strtod_l+0x3d4>
 8009834:	3316      	adds	r3, #22
 8009836:	dba8      	blt.n	800978a <_strtod_l+0x40a>
 8009838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800983a:	eba3 0808 	sub.w	r8, r3, r8
 800983e:	4b34      	ldr	r3, [pc, #208]	@ (8009910 <_strtod_l+0x590>)
 8009840:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009844:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009848:	4650      	mov	r0, sl
 800984a:	4659      	mov	r1, fp
 800984c:	f7f7 f81e 	bl	800088c <__aeabi_ddiv>
 8009850:	e782      	b.n	8009758 <_strtod_l+0x3d8>
 8009852:	2300      	movs	r3, #0
 8009854:	4f2f      	ldr	r7, [pc, #188]	@ (8009914 <_strtod_l+0x594>)
 8009856:	1124      	asrs	r4, r4, #4
 8009858:	4650      	mov	r0, sl
 800985a:	4659      	mov	r1, fp
 800985c:	461e      	mov	r6, r3
 800985e:	2c01      	cmp	r4, #1
 8009860:	dc21      	bgt.n	80098a6 <_strtod_l+0x526>
 8009862:	b10b      	cbz	r3, 8009868 <_strtod_l+0x4e8>
 8009864:	4682      	mov	sl, r0
 8009866:	468b      	mov	fp, r1
 8009868:	492a      	ldr	r1, [pc, #168]	@ (8009914 <_strtod_l+0x594>)
 800986a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800986e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009872:	4652      	mov	r2, sl
 8009874:	465b      	mov	r3, fp
 8009876:	e9d1 0100 	ldrd	r0, r1, [r1]
 800987a:	f7f6 fedd 	bl	8000638 <__aeabi_dmul>
 800987e:	4b26      	ldr	r3, [pc, #152]	@ (8009918 <_strtod_l+0x598>)
 8009880:	460a      	mov	r2, r1
 8009882:	400b      	ands	r3, r1
 8009884:	4925      	ldr	r1, [pc, #148]	@ (800991c <_strtod_l+0x59c>)
 8009886:	428b      	cmp	r3, r1
 8009888:	4682      	mov	sl, r0
 800988a:	d898      	bhi.n	80097be <_strtod_l+0x43e>
 800988c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009890:	428b      	cmp	r3, r1
 8009892:	bf86      	itte	hi
 8009894:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009920 <_strtod_l+0x5a0>
 8009898:	f04f 3aff 	movhi.w	sl, #4294967295
 800989c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80098a0:	2300      	movs	r3, #0
 80098a2:	9308      	str	r3, [sp, #32]
 80098a4:	e076      	b.n	8009994 <_strtod_l+0x614>
 80098a6:	07e2      	lsls	r2, r4, #31
 80098a8:	d504      	bpl.n	80098b4 <_strtod_l+0x534>
 80098aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098ae:	f7f6 fec3 	bl	8000638 <__aeabi_dmul>
 80098b2:	2301      	movs	r3, #1
 80098b4:	3601      	adds	r6, #1
 80098b6:	1064      	asrs	r4, r4, #1
 80098b8:	3708      	adds	r7, #8
 80098ba:	e7d0      	b.n	800985e <_strtod_l+0x4de>
 80098bc:	d0f0      	beq.n	80098a0 <_strtod_l+0x520>
 80098be:	4264      	negs	r4, r4
 80098c0:	f014 020f 	ands.w	r2, r4, #15
 80098c4:	d00a      	beq.n	80098dc <_strtod_l+0x55c>
 80098c6:	4b12      	ldr	r3, [pc, #72]	@ (8009910 <_strtod_l+0x590>)
 80098c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098cc:	4650      	mov	r0, sl
 80098ce:	4659      	mov	r1, fp
 80098d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d4:	f7f6 ffda 	bl	800088c <__aeabi_ddiv>
 80098d8:	4682      	mov	sl, r0
 80098da:	468b      	mov	fp, r1
 80098dc:	1124      	asrs	r4, r4, #4
 80098de:	d0df      	beq.n	80098a0 <_strtod_l+0x520>
 80098e0:	2c1f      	cmp	r4, #31
 80098e2:	dd1f      	ble.n	8009924 <_strtod_l+0x5a4>
 80098e4:	2400      	movs	r4, #0
 80098e6:	46a0      	mov	r8, r4
 80098e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80098ea:	46a1      	mov	r9, r4
 80098ec:	9a05      	ldr	r2, [sp, #20]
 80098ee:	2322      	movs	r3, #34	@ 0x22
 80098f0:	f04f 0a00 	mov.w	sl, #0
 80098f4:	f04f 0b00 	mov.w	fp, #0
 80098f8:	6013      	str	r3, [r2, #0]
 80098fa:	e76b      	b.n	80097d4 <_strtod_l+0x454>
 80098fc:	0800d343 	.word	0x0800d343
 8009900:	0800d508 	.word	0x0800d508
 8009904:	0800d33b 	.word	0x0800d33b
 8009908:	0800d375 	.word	0x0800d375
 800990c:	0800d504 	.word	0x0800d504
 8009910:	0800d590 	.word	0x0800d590
 8009914:	0800d568 	.word	0x0800d568
 8009918:	7ff00000 	.word	0x7ff00000
 800991c:	7ca00000 	.word	0x7ca00000
 8009920:	7fefffff 	.word	0x7fefffff
 8009924:	f014 0310 	ands.w	r3, r4, #16
 8009928:	bf18      	it	ne
 800992a:	236a      	movne	r3, #106	@ 0x6a
 800992c:	4ea9      	ldr	r6, [pc, #676]	@ (8009bd4 <_strtod_l+0x854>)
 800992e:	9308      	str	r3, [sp, #32]
 8009930:	4650      	mov	r0, sl
 8009932:	4659      	mov	r1, fp
 8009934:	2300      	movs	r3, #0
 8009936:	07e7      	lsls	r7, r4, #31
 8009938:	d504      	bpl.n	8009944 <_strtod_l+0x5c4>
 800993a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800993e:	f7f6 fe7b 	bl	8000638 <__aeabi_dmul>
 8009942:	2301      	movs	r3, #1
 8009944:	1064      	asrs	r4, r4, #1
 8009946:	f106 0608 	add.w	r6, r6, #8
 800994a:	d1f4      	bne.n	8009936 <_strtod_l+0x5b6>
 800994c:	b10b      	cbz	r3, 8009952 <_strtod_l+0x5d2>
 800994e:	4682      	mov	sl, r0
 8009950:	468b      	mov	fp, r1
 8009952:	9b08      	ldr	r3, [sp, #32]
 8009954:	b1b3      	cbz	r3, 8009984 <_strtod_l+0x604>
 8009956:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800995a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800995e:	2b00      	cmp	r3, #0
 8009960:	4659      	mov	r1, fp
 8009962:	dd0f      	ble.n	8009984 <_strtod_l+0x604>
 8009964:	2b1f      	cmp	r3, #31
 8009966:	dd56      	ble.n	8009a16 <_strtod_l+0x696>
 8009968:	2b34      	cmp	r3, #52	@ 0x34
 800996a:	bfde      	ittt	le
 800996c:	f04f 33ff 	movle.w	r3, #4294967295
 8009970:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009974:	4093      	lslle	r3, r2
 8009976:	f04f 0a00 	mov.w	sl, #0
 800997a:	bfcc      	ite	gt
 800997c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009980:	ea03 0b01 	andle.w	fp, r3, r1
 8009984:	2200      	movs	r2, #0
 8009986:	2300      	movs	r3, #0
 8009988:	4650      	mov	r0, sl
 800998a:	4659      	mov	r1, fp
 800998c:	f7f7 f8bc 	bl	8000b08 <__aeabi_dcmpeq>
 8009990:	2800      	cmp	r0, #0
 8009992:	d1a7      	bne.n	80098e4 <_strtod_l+0x564>
 8009994:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009996:	9300      	str	r3, [sp, #0]
 8009998:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800999a:	9805      	ldr	r0, [sp, #20]
 800999c:	462b      	mov	r3, r5
 800999e:	464a      	mov	r2, r9
 80099a0:	f002 fd32 	bl	800c408 <__s2b>
 80099a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80099a6:	2800      	cmp	r0, #0
 80099a8:	f43f af09 	beq.w	80097be <_strtod_l+0x43e>
 80099ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099b0:	2a00      	cmp	r2, #0
 80099b2:	eba3 0308 	sub.w	r3, r3, r8
 80099b6:	bfa8      	it	ge
 80099b8:	2300      	movge	r3, #0
 80099ba:	9312      	str	r3, [sp, #72]	@ 0x48
 80099bc:	2400      	movs	r4, #0
 80099be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80099c2:	9316      	str	r3, [sp, #88]	@ 0x58
 80099c4:	46a0      	mov	r8, r4
 80099c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099c8:	9805      	ldr	r0, [sp, #20]
 80099ca:	6859      	ldr	r1, [r3, #4]
 80099cc:	f002 fc74 	bl	800c2b8 <_Balloc>
 80099d0:	4681      	mov	r9, r0
 80099d2:	2800      	cmp	r0, #0
 80099d4:	f43f aef7 	beq.w	80097c6 <_strtod_l+0x446>
 80099d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099da:	691a      	ldr	r2, [r3, #16]
 80099dc:	3202      	adds	r2, #2
 80099de:	f103 010c 	add.w	r1, r3, #12
 80099e2:	0092      	lsls	r2, r2, #2
 80099e4:	300c      	adds	r0, #12
 80099e6:	f001 f9ac 	bl	800ad42 <memcpy>
 80099ea:	ec4b ab10 	vmov	d0, sl, fp
 80099ee:	9805      	ldr	r0, [sp, #20]
 80099f0:	aa1c      	add	r2, sp, #112	@ 0x70
 80099f2:	a91b      	add	r1, sp, #108	@ 0x6c
 80099f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80099f8:	f003 f83a 	bl	800ca70 <__d2b>
 80099fc:	901a      	str	r0, [sp, #104]	@ 0x68
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f43f aee1 	beq.w	80097c6 <_strtod_l+0x446>
 8009a04:	9805      	ldr	r0, [sp, #20]
 8009a06:	2101      	movs	r1, #1
 8009a08:	f002 fd94 	bl	800c534 <__i2b>
 8009a0c:	4680      	mov	r8, r0
 8009a0e:	b948      	cbnz	r0, 8009a24 <_strtod_l+0x6a4>
 8009a10:	f04f 0800 	mov.w	r8, #0
 8009a14:	e6d7      	b.n	80097c6 <_strtod_l+0x446>
 8009a16:	f04f 32ff 	mov.w	r2, #4294967295
 8009a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a1e:	ea03 0a0a 	and.w	sl, r3, sl
 8009a22:	e7af      	b.n	8009984 <_strtod_l+0x604>
 8009a24:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009a26:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009a28:	2d00      	cmp	r5, #0
 8009a2a:	bfab      	itete	ge
 8009a2c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009a2e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009a30:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009a32:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009a34:	bfac      	ite	ge
 8009a36:	18ef      	addge	r7, r5, r3
 8009a38:	1b5e      	sublt	r6, r3, r5
 8009a3a:	9b08      	ldr	r3, [sp, #32]
 8009a3c:	1aed      	subs	r5, r5, r3
 8009a3e:	4415      	add	r5, r2
 8009a40:	4b65      	ldr	r3, [pc, #404]	@ (8009bd8 <_strtod_l+0x858>)
 8009a42:	3d01      	subs	r5, #1
 8009a44:	429d      	cmp	r5, r3
 8009a46:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009a4a:	da50      	bge.n	8009aee <_strtod_l+0x76e>
 8009a4c:	1b5b      	subs	r3, r3, r5
 8009a4e:	2b1f      	cmp	r3, #31
 8009a50:	eba2 0203 	sub.w	r2, r2, r3
 8009a54:	f04f 0101 	mov.w	r1, #1
 8009a58:	dc3d      	bgt.n	8009ad6 <_strtod_l+0x756>
 8009a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8009a5e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a60:	2300      	movs	r3, #0
 8009a62:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a64:	18bd      	adds	r5, r7, r2
 8009a66:	9b08      	ldr	r3, [sp, #32]
 8009a68:	42af      	cmp	r7, r5
 8009a6a:	4416      	add	r6, r2
 8009a6c:	441e      	add	r6, r3
 8009a6e:	463b      	mov	r3, r7
 8009a70:	bfa8      	it	ge
 8009a72:	462b      	movge	r3, r5
 8009a74:	42b3      	cmp	r3, r6
 8009a76:	bfa8      	it	ge
 8009a78:	4633      	movge	r3, r6
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	bfc2      	ittt	gt
 8009a7e:	1aed      	subgt	r5, r5, r3
 8009a80:	1af6      	subgt	r6, r6, r3
 8009a82:	1aff      	subgt	r7, r7, r3
 8009a84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	dd16      	ble.n	8009ab8 <_strtod_l+0x738>
 8009a8a:	4641      	mov	r1, r8
 8009a8c:	9805      	ldr	r0, [sp, #20]
 8009a8e:	461a      	mov	r2, r3
 8009a90:	f002 fe08 	bl	800c6a4 <__pow5mult>
 8009a94:	4680      	mov	r8, r0
 8009a96:	2800      	cmp	r0, #0
 8009a98:	d0ba      	beq.n	8009a10 <_strtod_l+0x690>
 8009a9a:	4601      	mov	r1, r0
 8009a9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009a9e:	9805      	ldr	r0, [sp, #20]
 8009aa0:	f002 fd5e 	bl	800c560 <__multiply>
 8009aa4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	f43f ae8d 	beq.w	80097c6 <_strtod_l+0x446>
 8009aac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009aae:	9805      	ldr	r0, [sp, #20]
 8009ab0:	f002 fc42 	bl	800c338 <_Bfree>
 8009ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ab6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ab8:	2d00      	cmp	r5, #0
 8009aba:	dc1d      	bgt.n	8009af8 <_strtod_l+0x778>
 8009abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	dd23      	ble.n	8009b0a <_strtod_l+0x78a>
 8009ac2:	4649      	mov	r1, r9
 8009ac4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009ac6:	9805      	ldr	r0, [sp, #20]
 8009ac8:	f002 fdec 	bl	800c6a4 <__pow5mult>
 8009acc:	4681      	mov	r9, r0
 8009ace:	b9e0      	cbnz	r0, 8009b0a <_strtod_l+0x78a>
 8009ad0:	f04f 0900 	mov.w	r9, #0
 8009ad4:	e677      	b.n	80097c6 <_strtod_l+0x446>
 8009ad6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009ada:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009ade:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009ae2:	35e2      	adds	r5, #226	@ 0xe2
 8009ae4:	fa01 f305 	lsl.w	r3, r1, r5
 8009ae8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009aea:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009aec:	e7ba      	b.n	8009a64 <_strtod_l+0x6e4>
 8009aee:	2300      	movs	r3, #0
 8009af0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009af2:	2301      	movs	r3, #1
 8009af4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009af6:	e7b5      	b.n	8009a64 <_strtod_l+0x6e4>
 8009af8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009afa:	9805      	ldr	r0, [sp, #20]
 8009afc:	462a      	mov	r2, r5
 8009afe:	f002 fe2b 	bl	800c758 <__lshift>
 8009b02:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b04:	2800      	cmp	r0, #0
 8009b06:	d1d9      	bne.n	8009abc <_strtod_l+0x73c>
 8009b08:	e65d      	b.n	80097c6 <_strtod_l+0x446>
 8009b0a:	2e00      	cmp	r6, #0
 8009b0c:	dd07      	ble.n	8009b1e <_strtod_l+0x79e>
 8009b0e:	4649      	mov	r1, r9
 8009b10:	9805      	ldr	r0, [sp, #20]
 8009b12:	4632      	mov	r2, r6
 8009b14:	f002 fe20 	bl	800c758 <__lshift>
 8009b18:	4681      	mov	r9, r0
 8009b1a:	2800      	cmp	r0, #0
 8009b1c:	d0d8      	beq.n	8009ad0 <_strtod_l+0x750>
 8009b1e:	2f00      	cmp	r7, #0
 8009b20:	dd08      	ble.n	8009b34 <_strtod_l+0x7b4>
 8009b22:	4641      	mov	r1, r8
 8009b24:	9805      	ldr	r0, [sp, #20]
 8009b26:	463a      	mov	r2, r7
 8009b28:	f002 fe16 	bl	800c758 <__lshift>
 8009b2c:	4680      	mov	r8, r0
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	f43f ae49 	beq.w	80097c6 <_strtod_l+0x446>
 8009b34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b36:	9805      	ldr	r0, [sp, #20]
 8009b38:	464a      	mov	r2, r9
 8009b3a:	f002 fe95 	bl	800c868 <__mdiff>
 8009b3e:	4604      	mov	r4, r0
 8009b40:	2800      	cmp	r0, #0
 8009b42:	f43f ae40 	beq.w	80097c6 <_strtod_l+0x446>
 8009b46:	68c3      	ldr	r3, [r0, #12]
 8009b48:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	60c3      	str	r3, [r0, #12]
 8009b4e:	4641      	mov	r1, r8
 8009b50:	f002 fe6e 	bl	800c830 <__mcmp>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	da45      	bge.n	8009be4 <_strtod_l+0x864>
 8009b58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b5a:	ea53 030a 	orrs.w	r3, r3, sl
 8009b5e:	d16b      	bne.n	8009c38 <_strtod_l+0x8b8>
 8009b60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d167      	bne.n	8009c38 <_strtod_l+0x8b8>
 8009b68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b6c:	0d1b      	lsrs	r3, r3, #20
 8009b6e:	051b      	lsls	r3, r3, #20
 8009b70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009b74:	d960      	bls.n	8009c38 <_strtod_l+0x8b8>
 8009b76:	6963      	ldr	r3, [r4, #20]
 8009b78:	b913      	cbnz	r3, 8009b80 <_strtod_l+0x800>
 8009b7a:	6923      	ldr	r3, [r4, #16]
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	dd5b      	ble.n	8009c38 <_strtod_l+0x8b8>
 8009b80:	4621      	mov	r1, r4
 8009b82:	2201      	movs	r2, #1
 8009b84:	9805      	ldr	r0, [sp, #20]
 8009b86:	f002 fde7 	bl	800c758 <__lshift>
 8009b8a:	4641      	mov	r1, r8
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	f002 fe4f 	bl	800c830 <__mcmp>
 8009b92:	2800      	cmp	r0, #0
 8009b94:	dd50      	ble.n	8009c38 <_strtod_l+0x8b8>
 8009b96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b9a:	9a08      	ldr	r2, [sp, #32]
 8009b9c:	0d1b      	lsrs	r3, r3, #20
 8009b9e:	051b      	lsls	r3, r3, #20
 8009ba0:	2a00      	cmp	r2, #0
 8009ba2:	d06a      	beq.n	8009c7a <_strtod_l+0x8fa>
 8009ba4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009ba8:	d867      	bhi.n	8009c7a <_strtod_l+0x8fa>
 8009baa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009bae:	f67f ae9d 	bls.w	80098ec <_strtod_l+0x56c>
 8009bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009bdc <_strtod_l+0x85c>)
 8009bb4:	4650      	mov	r0, sl
 8009bb6:	4659      	mov	r1, fp
 8009bb8:	2200      	movs	r2, #0
 8009bba:	f7f6 fd3d 	bl	8000638 <__aeabi_dmul>
 8009bbe:	4b08      	ldr	r3, [pc, #32]	@ (8009be0 <_strtod_l+0x860>)
 8009bc0:	400b      	ands	r3, r1
 8009bc2:	4682      	mov	sl, r0
 8009bc4:	468b      	mov	fp, r1
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	f47f ae08 	bne.w	80097dc <_strtod_l+0x45c>
 8009bcc:	9a05      	ldr	r2, [sp, #20]
 8009bce:	2322      	movs	r3, #34	@ 0x22
 8009bd0:	6013      	str	r3, [r2, #0]
 8009bd2:	e603      	b.n	80097dc <_strtod_l+0x45c>
 8009bd4:	0800d530 	.word	0x0800d530
 8009bd8:	fffffc02 	.word	0xfffffc02
 8009bdc:	39500000 	.word	0x39500000
 8009be0:	7ff00000 	.word	0x7ff00000
 8009be4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009be8:	d165      	bne.n	8009cb6 <_strtod_l+0x936>
 8009bea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009bec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bf0:	b35a      	cbz	r2, 8009c4a <_strtod_l+0x8ca>
 8009bf2:	4a9f      	ldr	r2, [pc, #636]	@ (8009e70 <_strtod_l+0xaf0>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d12b      	bne.n	8009c50 <_strtod_l+0x8d0>
 8009bf8:	9b08      	ldr	r3, [sp, #32]
 8009bfa:	4651      	mov	r1, sl
 8009bfc:	b303      	cbz	r3, 8009c40 <_strtod_l+0x8c0>
 8009bfe:	4b9d      	ldr	r3, [pc, #628]	@ (8009e74 <_strtod_l+0xaf4>)
 8009c00:	465a      	mov	r2, fp
 8009c02:	4013      	ands	r3, r2
 8009c04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009c08:	f04f 32ff 	mov.w	r2, #4294967295
 8009c0c:	d81b      	bhi.n	8009c46 <_strtod_l+0x8c6>
 8009c0e:	0d1b      	lsrs	r3, r3, #20
 8009c10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c14:	fa02 f303 	lsl.w	r3, r2, r3
 8009c18:	4299      	cmp	r1, r3
 8009c1a:	d119      	bne.n	8009c50 <_strtod_l+0x8d0>
 8009c1c:	4b96      	ldr	r3, [pc, #600]	@ (8009e78 <_strtod_l+0xaf8>)
 8009c1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d102      	bne.n	8009c2a <_strtod_l+0x8aa>
 8009c24:	3101      	adds	r1, #1
 8009c26:	f43f adce 	beq.w	80097c6 <_strtod_l+0x446>
 8009c2a:	4b92      	ldr	r3, [pc, #584]	@ (8009e74 <_strtod_l+0xaf4>)
 8009c2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c2e:	401a      	ands	r2, r3
 8009c30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009c34:	f04f 0a00 	mov.w	sl, #0
 8009c38:	9b08      	ldr	r3, [sp, #32]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d1b9      	bne.n	8009bb2 <_strtod_l+0x832>
 8009c3e:	e5cd      	b.n	80097dc <_strtod_l+0x45c>
 8009c40:	f04f 33ff 	mov.w	r3, #4294967295
 8009c44:	e7e8      	b.n	8009c18 <_strtod_l+0x898>
 8009c46:	4613      	mov	r3, r2
 8009c48:	e7e6      	b.n	8009c18 <_strtod_l+0x898>
 8009c4a:	ea53 030a 	orrs.w	r3, r3, sl
 8009c4e:	d0a2      	beq.n	8009b96 <_strtod_l+0x816>
 8009c50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c52:	b1db      	cbz	r3, 8009c8c <_strtod_l+0x90c>
 8009c54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c56:	4213      	tst	r3, r2
 8009c58:	d0ee      	beq.n	8009c38 <_strtod_l+0x8b8>
 8009c5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c5c:	9a08      	ldr	r2, [sp, #32]
 8009c5e:	4650      	mov	r0, sl
 8009c60:	4659      	mov	r1, fp
 8009c62:	b1bb      	cbz	r3, 8009c94 <_strtod_l+0x914>
 8009c64:	f7ff fb6b 	bl	800933e <sulp>
 8009c68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c6c:	ec53 2b10 	vmov	r2, r3, d0
 8009c70:	f7f6 fb2c 	bl	80002cc <__adddf3>
 8009c74:	4682      	mov	sl, r0
 8009c76:	468b      	mov	fp, r1
 8009c78:	e7de      	b.n	8009c38 <_strtod_l+0x8b8>
 8009c7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009c7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c86:	f04f 3aff 	mov.w	sl, #4294967295
 8009c8a:	e7d5      	b.n	8009c38 <_strtod_l+0x8b8>
 8009c8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c8e:	ea13 0f0a 	tst.w	r3, sl
 8009c92:	e7e1      	b.n	8009c58 <_strtod_l+0x8d8>
 8009c94:	f7ff fb53 	bl	800933e <sulp>
 8009c98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c9c:	ec53 2b10 	vmov	r2, r3, d0
 8009ca0:	f7f6 fb12 	bl	80002c8 <__aeabi_dsub>
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	4682      	mov	sl, r0
 8009caa:	468b      	mov	fp, r1
 8009cac:	f7f6 ff2c 	bl	8000b08 <__aeabi_dcmpeq>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	d0c1      	beq.n	8009c38 <_strtod_l+0x8b8>
 8009cb4:	e61a      	b.n	80098ec <_strtod_l+0x56c>
 8009cb6:	4641      	mov	r1, r8
 8009cb8:	4620      	mov	r0, r4
 8009cba:	f002 ff31 	bl	800cb20 <__ratio>
 8009cbe:	ec57 6b10 	vmov	r6, r7, d0
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009cc8:	4630      	mov	r0, r6
 8009cca:	4639      	mov	r1, r7
 8009ccc:	f7f6 ff30 	bl	8000b30 <__aeabi_dcmple>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	d06f      	beq.n	8009db4 <_strtod_l+0xa34>
 8009cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d17a      	bne.n	8009dd0 <_strtod_l+0xa50>
 8009cda:	f1ba 0f00 	cmp.w	sl, #0
 8009cde:	d158      	bne.n	8009d92 <_strtod_l+0xa12>
 8009ce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ce2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d15a      	bne.n	8009da0 <_strtod_l+0xa20>
 8009cea:	4b64      	ldr	r3, [pc, #400]	@ (8009e7c <_strtod_l+0xafc>)
 8009cec:	2200      	movs	r2, #0
 8009cee:	4630      	mov	r0, r6
 8009cf0:	4639      	mov	r1, r7
 8009cf2:	f7f6 ff13 	bl	8000b1c <__aeabi_dcmplt>
 8009cf6:	2800      	cmp	r0, #0
 8009cf8:	d159      	bne.n	8009dae <_strtod_l+0xa2e>
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	4639      	mov	r1, r7
 8009cfe:	4b60      	ldr	r3, [pc, #384]	@ (8009e80 <_strtod_l+0xb00>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	f7f6 fc99 	bl	8000638 <__aeabi_dmul>
 8009d06:	4606      	mov	r6, r0
 8009d08:	460f      	mov	r7, r1
 8009d0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009d0e:	9606      	str	r6, [sp, #24]
 8009d10:	9307      	str	r3, [sp, #28]
 8009d12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d16:	4d57      	ldr	r5, [pc, #348]	@ (8009e74 <_strtod_l+0xaf4>)
 8009d18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d1e:	401d      	ands	r5, r3
 8009d20:	4b58      	ldr	r3, [pc, #352]	@ (8009e84 <_strtod_l+0xb04>)
 8009d22:	429d      	cmp	r5, r3
 8009d24:	f040 80b2 	bne.w	8009e8c <_strtod_l+0xb0c>
 8009d28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009d2e:	ec4b ab10 	vmov	d0, sl, fp
 8009d32:	f002 fe2d 	bl	800c990 <__ulp>
 8009d36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d3a:	ec51 0b10 	vmov	r0, r1, d0
 8009d3e:	f7f6 fc7b 	bl	8000638 <__aeabi_dmul>
 8009d42:	4652      	mov	r2, sl
 8009d44:	465b      	mov	r3, fp
 8009d46:	f7f6 fac1 	bl	80002cc <__adddf3>
 8009d4a:	460b      	mov	r3, r1
 8009d4c:	4949      	ldr	r1, [pc, #292]	@ (8009e74 <_strtod_l+0xaf4>)
 8009d4e:	4a4e      	ldr	r2, [pc, #312]	@ (8009e88 <_strtod_l+0xb08>)
 8009d50:	4019      	ands	r1, r3
 8009d52:	4291      	cmp	r1, r2
 8009d54:	4682      	mov	sl, r0
 8009d56:	d942      	bls.n	8009dde <_strtod_l+0xa5e>
 8009d58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d5a:	4b47      	ldr	r3, [pc, #284]	@ (8009e78 <_strtod_l+0xaf8>)
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d103      	bne.n	8009d68 <_strtod_l+0x9e8>
 8009d60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d62:	3301      	adds	r3, #1
 8009d64:	f43f ad2f 	beq.w	80097c6 <_strtod_l+0x446>
 8009d68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009e78 <_strtod_l+0xaf8>
 8009d6c:	f04f 3aff 	mov.w	sl, #4294967295
 8009d70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d72:	9805      	ldr	r0, [sp, #20]
 8009d74:	f002 fae0 	bl	800c338 <_Bfree>
 8009d78:	9805      	ldr	r0, [sp, #20]
 8009d7a:	4649      	mov	r1, r9
 8009d7c:	f002 fadc 	bl	800c338 <_Bfree>
 8009d80:	9805      	ldr	r0, [sp, #20]
 8009d82:	4641      	mov	r1, r8
 8009d84:	f002 fad8 	bl	800c338 <_Bfree>
 8009d88:	9805      	ldr	r0, [sp, #20]
 8009d8a:	4621      	mov	r1, r4
 8009d8c:	f002 fad4 	bl	800c338 <_Bfree>
 8009d90:	e619      	b.n	80099c6 <_strtod_l+0x646>
 8009d92:	f1ba 0f01 	cmp.w	sl, #1
 8009d96:	d103      	bne.n	8009da0 <_strtod_l+0xa20>
 8009d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	f43f ada6 	beq.w	80098ec <_strtod_l+0x56c>
 8009da0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009e50 <_strtod_l+0xad0>
 8009da4:	4f35      	ldr	r7, [pc, #212]	@ (8009e7c <_strtod_l+0xafc>)
 8009da6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009daa:	2600      	movs	r6, #0
 8009dac:	e7b1      	b.n	8009d12 <_strtod_l+0x992>
 8009dae:	4f34      	ldr	r7, [pc, #208]	@ (8009e80 <_strtod_l+0xb00>)
 8009db0:	2600      	movs	r6, #0
 8009db2:	e7aa      	b.n	8009d0a <_strtod_l+0x98a>
 8009db4:	4b32      	ldr	r3, [pc, #200]	@ (8009e80 <_strtod_l+0xb00>)
 8009db6:	4630      	mov	r0, r6
 8009db8:	4639      	mov	r1, r7
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f7f6 fc3c 	bl	8000638 <__aeabi_dmul>
 8009dc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dc2:	4606      	mov	r6, r0
 8009dc4:	460f      	mov	r7, r1
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d09f      	beq.n	8009d0a <_strtod_l+0x98a>
 8009dca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009dce:	e7a0      	b.n	8009d12 <_strtod_l+0x992>
 8009dd0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009e58 <_strtod_l+0xad8>
 8009dd4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009dd8:	ec57 6b17 	vmov	r6, r7, d7
 8009ddc:	e799      	b.n	8009d12 <_strtod_l+0x992>
 8009dde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009de2:	9b08      	ldr	r3, [sp, #32]
 8009de4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1c1      	bne.n	8009d70 <_strtod_l+0x9f0>
 8009dec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009df0:	0d1b      	lsrs	r3, r3, #20
 8009df2:	051b      	lsls	r3, r3, #20
 8009df4:	429d      	cmp	r5, r3
 8009df6:	d1bb      	bne.n	8009d70 <_strtod_l+0x9f0>
 8009df8:	4630      	mov	r0, r6
 8009dfa:	4639      	mov	r1, r7
 8009dfc:	f7f6 ff7c 	bl	8000cf8 <__aeabi_d2lz>
 8009e00:	f7f6 fbec 	bl	80005dc <__aeabi_l2d>
 8009e04:	4602      	mov	r2, r0
 8009e06:	460b      	mov	r3, r1
 8009e08:	4630      	mov	r0, r6
 8009e0a:	4639      	mov	r1, r7
 8009e0c:	f7f6 fa5c 	bl	80002c8 <__aeabi_dsub>
 8009e10:	460b      	mov	r3, r1
 8009e12:	4602      	mov	r2, r0
 8009e14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009e18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009e1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e1e:	ea46 060a 	orr.w	r6, r6, sl
 8009e22:	431e      	orrs	r6, r3
 8009e24:	d06f      	beq.n	8009f06 <_strtod_l+0xb86>
 8009e26:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e60 <_strtod_l+0xae0>)
 8009e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2c:	f7f6 fe76 	bl	8000b1c <__aeabi_dcmplt>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	f47f acd3 	bne.w	80097dc <_strtod_l+0x45c>
 8009e36:	a30c      	add	r3, pc, #48	@ (adr r3, 8009e68 <_strtod_l+0xae8>)
 8009e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e40:	f7f6 fe8a 	bl	8000b58 <__aeabi_dcmpgt>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	d093      	beq.n	8009d70 <_strtod_l+0x9f0>
 8009e48:	e4c8      	b.n	80097dc <_strtod_l+0x45c>
 8009e4a:	bf00      	nop
 8009e4c:	f3af 8000 	nop.w
 8009e50:	00000000 	.word	0x00000000
 8009e54:	bff00000 	.word	0xbff00000
 8009e58:	00000000 	.word	0x00000000
 8009e5c:	3ff00000 	.word	0x3ff00000
 8009e60:	94a03595 	.word	0x94a03595
 8009e64:	3fdfffff 	.word	0x3fdfffff
 8009e68:	35afe535 	.word	0x35afe535
 8009e6c:	3fe00000 	.word	0x3fe00000
 8009e70:	000fffff 	.word	0x000fffff
 8009e74:	7ff00000 	.word	0x7ff00000
 8009e78:	7fefffff 	.word	0x7fefffff
 8009e7c:	3ff00000 	.word	0x3ff00000
 8009e80:	3fe00000 	.word	0x3fe00000
 8009e84:	7fe00000 	.word	0x7fe00000
 8009e88:	7c9fffff 	.word	0x7c9fffff
 8009e8c:	9b08      	ldr	r3, [sp, #32]
 8009e8e:	b323      	cbz	r3, 8009eda <_strtod_l+0xb5a>
 8009e90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009e94:	d821      	bhi.n	8009eda <_strtod_l+0xb5a>
 8009e96:	a328      	add	r3, pc, #160	@ (adr r3, 8009f38 <_strtod_l+0xbb8>)
 8009e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9c:	4630      	mov	r0, r6
 8009e9e:	4639      	mov	r1, r7
 8009ea0:	f7f6 fe46 	bl	8000b30 <__aeabi_dcmple>
 8009ea4:	b1a0      	cbz	r0, 8009ed0 <_strtod_l+0xb50>
 8009ea6:	4639      	mov	r1, r7
 8009ea8:	4630      	mov	r0, r6
 8009eaa:	f7f6 fe9d 	bl	8000be8 <__aeabi_d2uiz>
 8009eae:	2801      	cmp	r0, #1
 8009eb0:	bf38      	it	cc
 8009eb2:	2001      	movcc	r0, #1
 8009eb4:	f7f6 fb46 	bl	8000544 <__aeabi_ui2d>
 8009eb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eba:	4606      	mov	r6, r0
 8009ebc:	460f      	mov	r7, r1
 8009ebe:	b9fb      	cbnz	r3, 8009f00 <_strtod_l+0xb80>
 8009ec0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ec4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009ec6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009ec8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009ecc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ed0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ed2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ed6:	1b5b      	subs	r3, r3, r5
 8009ed8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009eda:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009ede:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ee2:	f002 fd55 	bl	800c990 <__ulp>
 8009ee6:	4650      	mov	r0, sl
 8009ee8:	ec53 2b10 	vmov	r2, r3, d0
 8009eec:	4659      	mov	r1, fp
 8009eee:	f7f6 fba3 	bl	8000638 <__aeabi_dmul>
 8009ef2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ef6:	f7f6 f9e9 	bl	80002cc <__adddf3>
 8009efa:	4682      	mov	sl, r0
 8009efc:	468b      	mov	fp, r1
 8009efe:	e770      	b.n	8009de2 <_strtod_l+0xa62>
 8009f00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009f04:	e7e0      	b.n	8009ec8 <_strtod_l+0xb48>
 8009f06:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f40 <_strtod_l+0xbc0>)
 8009f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0c:	f7f6 fe06 	bl	8000b1c <__aeabi_dcmplt>
 8009f10:	e798      	b.n	8009e44 <_strtod_l+0xac4>
 8009f12:	2300      	movs	r3, #0
 8009f14:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009f18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f1a:	6013      	str	r3, [r2, #0]
 8009f1c:	f7ff ba6d 	b.w	80093fa <_strtod_l+0x7a>
 8009f20:	2a65      	cmp	r2, #101	@ 0x65
 8009f22:	f43f ab68 	beq.w	80095f6 <_strtod_l+0x276>
 8009f26:	2a45      	cmp	r2, #69	@ 0x45
 8009f28:	f43f ab65 	beq.w	80095f6 <_strtod_l+0x276>
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	f7ff bba0 	b.w	8009672 <_strtod_l+0x2f2>
 8009f32:	bf00      	nop
 8009f34:	f3af 8000 	nop.w
 8009f38:	ffc00000 	.word	0xffc00000
 8009f3c:	41dfffff 	.word	0x41dfffff
 8009f40:	94a03595 	.word	0x94a03595
 8009f44:	3fcfffff 	.word	0x3fcfffff

08009f48 <strtod>:
 8009f48:	460a      	mov	r2, r1
 8009f4a:	4601      	mov	r1, r0
 8009f4c:	4802      	ldr	r0, [pc, #8]	@ (8009f58 <strtod+0x10>)
 8009f4e:	4b03      	ldr	r3, [pc, #12]	@ (8009f5c <strtod+0x14>)
 8009f50:	6800      	ldr	r0, [r0, #0]
 8009f52:	f7ff ba15 	b.w	8009380 <_strtod_l>
 8009f56:	bf00      	nop
 8009f58:	20000188 	.word	0x20000188
 8009f5c:	2000001c 	.word	0x2000001c

08009f60 <__cvt>:
 8009f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f64:	ec57 6b10 	vmov	r6, r7, d0
 8009f68:	2f00      	cmp	r7, #0
 8009f6a:	460c      	mov	r4, r1
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	463b      	mov	r3, r7
 8009f70:	bfbb      	ittet	lt
 8009f72:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009f76:	461f      	movlt	r7, r3
 8009f78:	2300      	movge	r3, #0
 8009f7a:	232d      	movlt	r3, #45	@ 0x2d
 8009f7c:	700b      	strb	r3, [r1, #0]
 8009f7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f80:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009f84:	4691      	mov	r9, r2
 8009f86:	f023 0820 	bic.w	r8, r3, #32
 8009f8a:	bfbc      	itt	lt
 8009f8c:	4632      	movlt	r2, r6
 8009f8e:	4616      	movlt	r6, r2
 8009f90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009f94:	d005      	beq.n	8009fa2 <__cvt+0x42>
 8009f96:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009f9a:	d100      	bne.n	8009f9e <__cvt+0x3e>
 8009f9c:	3401      	adds	r4, #1
 8009f9e:	2102      	movs	r1, #2
 8009fa0:	e000      	b.n	8009fa4 <__cvt+0x44>
 8009fa2:	2103      	movs	r1, #3
 8009fa4:	ab03      	add	r3, sp, #12
 8009fa6:	9301      	str	r3, [sp, #4]
 8009fa8:	ab02      	add	r3, sp, #8
 8009faa:	9300      	str	r3, [sp, #0]
 8009fac:	ec47 6b10 	vmov	d0, r6, r7
 8009fb0:	4653      	mov	r3, sl
 8009fb2:	4622      	mov	r2, r4
 8009fb4:	f000 ff64 	bl	800ae80 <_dtoa_r>
 8009fb8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009fbc:	4605      	mov	r5, r0
 8009fbe:	d119      	bne.n	8009ff4 <__cvt+0x94>
 8009fc0:	f019 0f01 	tst.w	r9, #1
 8009fc4:	d00e      	beq.n	8009fe4 <__cvt+0x84>
 8009fc6:	eb00 0904 	add.w	r9, r0, r4
 8009fca:	2200      	movs	r2, #0
 8009fcc:	2300      	movs	r3, #0
 8009fce:	4630      	mov	r0, r6
 8009fd0:	4639      	mov	r1, r7
 8009fd2:	f7f6 fd99 	bl	8000b08 <__aeabi_dcmpeq>
 8009fd6:	b108      	cbz	r0, 8009fdc <__cvt+0x7c>
 8009fd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009fdc:	2230      	movs	r2, #48	@ 0x30
 8009fde:	9b03      	ldr	r3, [sp, #12]
 8009fe0:	454b      	cmp	r3, r9
 8009fe2:	d31e      	bcc.n	800a022 <__cvt+0xc2>
 8009fe4:	9b03      	ldr	r3, [sp, #12]
 8009fe6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fe8:	1b5b      	subs	r3, r3, r5
 8009fea:	4628      	mov	r0, r5
 8009fec:	6013      	str	r3, [r2, #0]
 8009fee:	b004      	add	sp, #16
 8009ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ff8:	eb00 0904 	add.w	r9, r0, r4
 8009ffc:	d1e5      	bne.n	8009fca <__cvt+0x6a>
 8009ffe:	7803      	ldrb	r3, [r0, #0]
 800a000:	2b30      	cmp	r3, #48	@ 0x30
 800a002:	d10a      	bne.n	800a01a <__cvt+0xba>
 800a004:	2200      	movs	r2, #0
 800a006:	2300      	movs	r3, #0
 800a008:	4630      	mov	r0, r6
 800a00a:	4639      	mov	r1, r7
 800a00c:	f7f6 fd7c 	bl	8000b08 <__aeabi_dcmpeq>
 800a010:	b918      	cbnz	r0, 800a01a <__cvt+0xba>
 800a012:	f1c4 0401 	rsb	r4, r4, #1
 800a016:	f8ca 4000 	str.w	r4, [sl]
 800a01a:	f8da 3000 	ldr.w	r3, [sl]
 800a01e:	4499      	add	r9, r3
 800a020:	e7d3      	b.n	8009fca <__cvt+0x6a>
 800a022:	1c59      	adds	r1, r3, #1
 800a024:	9103      	str	r1, [sp, #12]
 800a026:	701a      	strb	r2, [r3, #0]
 800a028:	e7d9      	b.n	8009fde <__cvt+0x7e>

0800a02a <__exponent>:
 800a02a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a02c:	2900      	cmp	r1, #0
 800a02e:	bfba      	itte	lt
 800a030:	4249      	neglt	r1, r1
 800a032:	232d      	movlt	r3, #45	@ 0x2d
 800a034:	232b      	movge	r3, #43	@ 0x2b
 800a036:	2909      	cmp	r1, #9
 800a038:	7002      	strb	r2, [r0, #0]
 800a03a:	7043      	strb	r3, [r0, #1]
 800a03c:	dd29      	ble.n	800a092 <__exponent+0x68>
 800a03e:	f10d 0307 	add.w	r3, sp, #7
 800a042:	461d      	mov	r5, r3
 800a044:	270a      	movs	r7, #10
 800a046:	461a      	mov	r2, r3
 800a048:	fbb1 f6f7 	udiv	r6, r1, r7
 800a04c:	fb07 1416 	mls	r4, r7, r6, r1
 800a050:	3430      	adds	r4, #48	@ 0x30
 800a052:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a056:	460c      	mov	r4, r1
 800a058:	2c63      	cmp	r4, #99	@ 0x63
 800a05a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a05e:	4631      	mov	r1, r6
 800a060:	dcf1      	bgt.n	800a046 <__exponent+0x1c>
 800a062:	3130      	adds	r1, #48	@ 0x30
 800a064:	1e94      	subs	r4, r2, #2
 800a066:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a06a:	1c41      	adds	r1, r0, #1
 800a06c:	4623      	mov	r3, r4
 800a06e:	42ab      	cmp	r3, r5
 800a070:	d30a      	bcc.n	800a088 <__exponent+0x5e>
 800a072:	f10d 0309 	add.w	r3, sp, #9
 800a076:	1a9b      	subs	r3, r3, r2
 800a078:	42ac      	cmp	r4, r5
 800a07a:	bf88      	it	hi
 800a07c:	2300      	movhi	r3, #0
 800a07e:	3302      	adds	r3, #2
 800a080:	4403      	add	r3, r0
 800a082:	1a18      	subs	r0, r3, r0
 800a084:	b003      	add	sp, #12
 800a086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a088:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a08c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a090:	e7ed      	b.n	800a06e <__exponent+0x44>
 800a092:	2330      	movs	r3, #48	@ 0x30
 800a094:	3130      	adds	r1, #48	@ 0x30
 800a096:	7083      	strb	r3, [r0, #2]
 800a098:	70c1      	strb	r1, [r0, #3]
 800a09a:	1d03      	adds	r3, r0, #4
 800a09c:	e7f1      	b.n	800a082 <__exponent+0x58>
	...

0800a0a0 <_printf_float>:
 800a0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a4:	b08d      	sub	sp, #52	@ 0x34
 800a0a6:	460c      	mov	r4, r1
 800a0a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a0ac:	4616      	mov	r6, r2
 800a0ae:	461f      	mov	r7, r3
 800a0b0:	4605      	mov	r5, r0
 800a0b2:	f000 fdcf 	bl	800ac54 <_localeconv_r>
 800a0b6:	6803      	ldr	r3, [r0, #0]
 800a0b8:	9304      	str	r3, [sp, #16]
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7f6 f8f8 	bl	80002b0 <strlen>
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0c4:	f8d8 3000 	ldr.w	r3, [r8]
 800a0c8:	9005      	str	r0, [sp, #20]
 800a0ca:	3307      	adds	r3, #7
 800a0cc:	f023 0307 	bic.w	r3, r3, #7
 800a0d0:	f103 0208 	add.w	r2, r3, #8
 800a0d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a0d8:	f8d4 b000 	ldr.w	fp, [r4]
 800a0dc:	f8c8 2000 	str.w	r2, [r8]
 800a0e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a0e8:	9307      	str	r3, [sp, #28]
 800a0ea:	f8cd 8018 	str.w	r8, [sp, #24]
 800a0ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a0f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0f6:	4b9c      	ldr	r3, [pc, #624]	@ (800a368 <_printf_float+0x2c8>)
 800a0f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0fc:	f7f6 fd36 	bl	8000b6c <__aeabi_dcmpun>
 800a100:	bb70      	cbnz	r0, 800a160 <_printf_float+0xc0>
 800a102:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a106:	4b98      	ldr	r3, [pc, #608]	@ (800a368 <_printf_float+0x2c8>)
 800a108:	f04f 32ff 	mov.w	r2, #4294967295
 800a10c:	f7f6 fd10 	bl	8000b30 <__aeabi_dcmple>
 800a110:	bb30      	cbnz	r0, 800a160 <_printf_float+0xc0>
 800a112:	2200      	movs	r2, #0
 800a114:	2300      	movs	r3, #0
 800a116:	4640      	mov	r0, r8
 800a118:	4649      	mov	r1, r9
 800a11a:	f7f6 fcff 	bl	8000b1c <__aeabi_dcmplt>
 800a11e:	b110      	cbz	r0, 800a126 <_printf_float+0x86>
 800a120:	232d      	movs	r3, #45	@ 0x2d
 800a122:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a126:	4a91      	ldr	r2, [pc, #580]	@ (800a36c <_printf_float+0x2cc>)
 800a128:	4b91      	ldr	r3, [pc, #580]	@ (800a370 <_printf_float+0x2d0>)
 800a12a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a12e:	bf8c      	ite	hi
 800a130:	4690      	movhi	r8, r2
 800a132:	4698      	movls	r8, r3
 800a134:	2303      	movs	r3, #3
 800a136:	6123      	str	r3, [r4, #16]
 800a138:	f02b 0304 	bic.w	r3, fp, #4
 800a13c:	6023      	str	r3, [r4, #0]
 800a13e:	f04f 0900 	mov.w	r9, #0
 800a142:	9700      	str	r7, [sp, #0]
 800a144:	4633      	mov	r3, r6
 800a146:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a148:	4621      	mov	r1, r4
 800a14a:	4628      	mov	r0, r5
 800a14c:	f000 f9d2 	bl	800a4f4 <_printf_common>
 800a150:	3001      	adds	r0, #1
 800a152:	f040 808d 	bne.w	800a270 <_printf_float+0x1d0>
 800a156:	f04f 30ff 	mov.w	r0, #4294967295
 800a15a:	b00d      	add	sp, #52	@ 0x34
 800a15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a160:	4642      	mov	r2, r8
 800a162:	464b      	mov	r3, r9
 800a164:	4640      	mov	r0, r8
 800a166:	4649      	mov	r1, r9
 800a168:	f7f6 fd00 	bl	8000b6c <__aeabi_dcmpun>
 800a16c:	b140      	cbz	r0, 800a180 <_printf_float+0xe0>
 800a16e:	464b      	mov	r3, r9
 800a170:	2b00      	cmp	r3, #0
 800a172:	bfbc      	itt	lt
 800a174:	232d      	movlt	r3, #45	@ 0x2d
 800a176:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a17a:	4a7e      	ldr	r2, [pc, #504]	@ (800a374 <_printf_float+0x2d4>)
 800a17c:	4b7e      	ldr	r3, [pc, #504]	@ (800a378 <_printf_float+0x2d8>)
 800a17e:	e7d4      	b.n	800a12a <_printf_float+0x8a>
 800a180:	6863      	ldr	r3, [r4, #4]
 800a182:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a186:	9206      	str	r2, [sp, #24]
 800a188:	1c5a      	adds	r2, r3, #1
 800a18a:	d13b      	bne.n	800a204 <_printf_float+0x164>
 800a18c:	2306      	movs	r3, #6
 800a18e:	6063      	str	r3, [r4, #4]
 800a190:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a194:	2300      	movs	r3, #0
 800a196:	6022      	str	r2, [r4, #0]
 800a198:	9303      	str	r3, [sp, #12]
 800a19a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a19c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a1a0:	ab09      	add	r3, sp, #36	@ 0x24
 800a1a2:	9300      	str	r3, [sp, #0]
 800a1a4:	6861      	ldr	r1, [r4, #4]
 800a1a6:	ec49 8b10 	vmov	d0, r8, r9
 800a1aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a1ae:	4628      	mov	r0, r5
 800a1b0:	f7ff fed6 	bl	8009f60 <__cvt>
 800a1b4:	9b06      	ldr	r3, [sp, #24]
 800a1b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a1b8:	2b47      	cmp	r3, #71	@ 0x47
 800a1ba:	4680      	mov	r8, r0
 800a1bc:	d129      	bne.n	800a212 <_printf_float+0x172>
 800a1be:	1cc8      	adds	r0, r1, #3
 800a1c0:	db02      	blt.n	800a1c8 <_printf_float+0x128>
 800a1c2:	6863      	ldr	r3, [r4, #4]
 800a1c4:	4299      	cmp	r1, r3
 800a1c6:	dd41      	ble.n	800a24c <_printf_float+0x1ac>
 800a1c8:	f1aa 0a02 	sub.w	sl, sl, #2
 800a1cc:	fa5f fa8a 	uxtb.w	sl, sl
 800a1d0:	3901      	subs	r1, #1
 800a1d2:	4652      	mov	r2, sl
 800a1d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a1d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a1da:	f7ff ff26 	bl	800a02a <__exponent>
 800a1de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1e0:	1813      	adds	r3, r2, r0
 800a1e2:	2a01      	cmp	r2, #1
 800a1e4:	4681      	mov	r9, r0
 800a1e6:	6123      	str	r3, [r4, #16]
 800a1e8:	dc02      	bgt.n	800a1f0 <_printf_float+0x150>
 800a1ea:	6822      	ldr	r2, [r4, #0]
 800a1ec:	07d2      	lsls	r2, r2, #31
 800a1ee:	d501      	bpl.n	800a1f4 <_printf_float+0x154>
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	6123      	str	r3, [r4, #16]
 800a1f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d0a2      	beq.n	800a142 <_printf_float+0xa2>
 800a1fc:	232d      	movs	r3, #45	@ 0x2d
 800a1fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a202:	e79e      	b.n	800a142 <_printf_float+0xa2>
 800a204:	9a06      	ldr	r2, [sp, #24]
 800a206:	2a47      	cmp	r2, #71	@ 0x47
 800a208:	d1c2      	bne.n	800a190 <_printf_float+0xf0>
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d1c0      	bne.n	800a190 <_printf_float+0xf0>
 800a20e:	2301      	movs	r3, #1
 800a210:	e7bd      	b.n	800a18e <_printf_float+0xee>
 800a212:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a216:	d9db      	bls.n	800a1d0 <_printf_float+0x130>
 800a218:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a21c:	d118      	bne.n	800a250 <_printf_float+0x1b0>
 800a21e:	2900      	cmp	r1, #0
 800a220:	6863      	ldr	r3, [r4, #4]
 800a222:	dd0b      	ble.n	800a23c <_printf_float+0x19c>
 800a224:	6121      	str	r1, [r4, #16]
 800a226:	b913      	cbnz	r3, 800a22e <_printf_float+0x18e>
 800a228:	6822      	ldr	r2, [r4, #0]
 800a22a:	07d0      	lsls	r0, r2, #31
 800a22c:	d502      	bpl.n	800a234 <_printf_float+0x194>
 800a22e:	3301      	adds	r3, #1
 800a230:	440b      	add	r3, r1
 800a232:	6123      	str	r3, [r4, #16]
 800a234:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a236:	f04f 0900 	mov.w	r9, #0
 800a23a:	e7db      	b.n	800a1f4 <_printf_float+0x154>
 800a23c:	b913      	cbnz	r3, 800a244 <_printf_float+0x1a4>
 800a23e:	6822      	ldr	r2, [r4, #0]
 800a240:	07d2      	lsls	r2, r2, #31
 800a242:	d501      	bpl.n	800a248 <_printf_float+0x1a8>
 800a244:	3302      	adds	r3, #2
 800a246:	e7f4      	b.n	800a232 <_printf_float+0x192>
 800a248:	2301      	movs	r3, #1
 800a24a:	e7f2      	b.n	800a232 <_printf_float+0x192>
 800a24c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a252:	4299      	cmp	r1, r3
 800a254:	db05      	blt.n	800a262 <_printf_float+0x1c2>
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	6121      	str	r1, [r4, #16]
 800a25a:	07d8      	lsls	r0, r3, #31
 800a25c:	d5ea      	bpl.n	800a234 <_printf_float+0x194>
 800a25e:	1c4b      	adds	r3, r1, #1
 800a260:	e7e7      	b.n	800a232 <_printf_float+0x192>
 800a262:	2900      	cmp	r1, #0
 800a264:	bfd4      	ite	le
 800a266:	f1c1 0202 	rsble	r2, r1, #2
 800a26a:	2201      	movgt	r2, #1
 800a26c:	4413      	add	r3, r2
 800a26e:	e7e0      	b.n	800a232 <_printf_float+0x192>
 800a270:	6823      	ldr	r3, [r4, #0]
 800a272:	055a      	lsls	r2, r3, #21
 800a274:	d407      	bmi.n	800a286 <_printf_float+0x1e6>
 800a276:	6923      	ldr	r3, [r4, #16]
 800a278:	4642      	mov	r2, r8
 800a27a:	4631      	mov	r1, r6
 800a27c:	4628      	mov	r0, r5
 800a27e:	47b8      	blx	r7
 800a280:	3001      	adds	r0, #1
 800a282:	d12b      	bne.n	800a2dc <_printf_float+0x23c>
 800a284:	e767      	b.n	800a156 <_printf_float+0xb6>
 800a286:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a28a:	f240 80dd 	bls.w	800a448 <_printf_float+0x3a8>
 800a28e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a292:	2200      	movs	r2, #0
 800a294:	2300      	movs	r3, #0
 800a296:	f7f6 fc37 	bl	8000b08 <__aeabi_dcmpeq>
 800a29a:	2800      	cmp	r0, #0
 800a29c:	d033      	beq.n	800a306 <_printf_float+0x266>
 800a29e:	4a37      	ldr	r2, [pc, #220]	@ (800a37c <_printf_float+0x2dc>)
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	4631      	mov	r1, r6
 800a2a4:	4628      	mov	r0, r5
 800a2a6:	47b8      	blx	r7
 800a2a8:	3001      	adds	r0, #1
 800a2aa:	f43f af54 	beq.w	800a156 <_printf_float+0xb6>
 800a2ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a2b2:	4543      	cmp	r3, r8
 800a2b4:	db02      	blt.n	800a2bc <_printf_float+0x21c>
 800a2b6:	6823      	ldr	r3, [r4, #0]
 800a2b8:	07d8      	lsls	r0, r3, #31
 800a2ba:	d50f      	bpl.n	800a2dc <_printf_float+0x23c>
 800a2bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2c0:	4631      	mov	r1, r6
 800a2c2:	4628      	mov	r0, r5
 800a2c4:	47b8      	blx	r7
 800a2c6:	3001      	adds	r0, #1
 800a2c8:	f43f af45 	beq.w	800a156 <_printf_float+0xb6>
 800a2cc:	f04f 0900 	mov.w	r9, #0
 800a2d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a2d4:	f104 0a1a 	add.w	sl, r4, #26
 800a2d8:	45c8      	cmp	r8, r9
 800a2da:	dc09      	bgt.n	800a2f0 <_printf_float+0x250>
 800a2dc:	6823      	ldr	r3, [r4, #0]
 800a2de:	079b      	lsls	r3, r3, #30
 800a2e0:	f100 8103 	bmi.w	800a4ea <_printf_float+0x44a>
 800a2e4:	68e0      	ldr	r0, [r4, #12]
 800a2e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2e8:	4298      	cmp	r0, r3
 800a2ea:	bfb8      	it	lt
 800a2ec:	4618      	movlt	r0, r3
 800a2ee:	e734      	b.n	800a15a <_printf_float+0xba>
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	4652      	mov	r2, sl
 800a2f4:	4631      	mov	r1, r6
 800a2f6:	4628      	mov	r0, r5
 800a2f8:	47b8      	blx	r7
 800a2fa:	3001      	adds	r0, #1
 800a2fc:	f43f af2b 	beq.w	800a156 <_printf_float+0xb6>
 800a300:	f109 0901 	add.w	r9, r9, #1
 800a304:	e7e8      	b.n	800a2d8 <_printf_float+0x238>
 800a306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a308:	2b00      	cmp	r3, #0
 800a30a:	dc39      	bgt.n	800a380 <_printf_float+0x2e0>
 800a30c:	4a1b      	ldr	r2, [pc, #108]	@ (800a37c <_printf_float+0x2dc>)
 800a30e:	2301      	movs	r3, #1
 800a310:	4631      	mov	r1, r6
 800a312:	4628      	mov	r0, r5
 800a314:	47b8      	blx	r7
 800a316:	3001      	adds	r0, #1
 800a318:	f43f af1d 	beq.w	800a156 <_printf_float+0xb6>
 800a31c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a320:	ea59 0303 	orrs.w	r3, r9, r3
 800a324:	d102      	bne.n	800a32c <_printf_float+0x28c>
 800a326:	6823      	ldr	r3, [r4, #0]
 800a328:	07d9      	lsls	r1, r3, #31
 800a32a:	d5d7      	bpl.n	800a2dc <_printf_float+0x23c>
 800a32c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a330:	4631      	mov	r1, r6
 800a332:	4628      	mov	r0, r5
 800a334:	47b8      	blx	r7
 800a336:	3001      	adds	r0, #1
 800a338:	f43f af0d 	beq.w	800a156 <_printf_float+0xb6>
 800a33c:	f04f 0a00 	mov.w	sl, #0
 800a340:	f104 0b1a 	add.w	fp, r4, #26
 800a344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a346:	425b      	negs	r3, r3
 800a348:	4553      	cmp	r3, sl
 800a34a:	dc01      	bgt.n	800a350 <_printf_float+0x2b0>
 800a34c:	464b      	mov	r3, r9
 800a34e:	e793      	b.n	800a278 <_printf_float+0x1d8>
 800a350:	2301      	movs	r3, #1
 800a352:	465a      	mov	r2, fp
 800a354:	4631      	mov	r1, r6
 800a356:	4628      	mov	r0, r5
 800a358:	47b8      	blx	r7
 800a35a:	3001      	adds	r0, #1
 800a35c:	f43f aefb 	beq.w	800a156 <_printf_float+0xb6>
 800a360:	f10a 0a01 	add.w	sl, sl, #1
 800a364:	e7ee      	b.n	800a344 <_printf_float+0x2a4>
 800a366:	bf00      	nop
 800a368:	7fefffff 	.word	0x7fefffff
 800a36c:	0800d33a 	.word	0x0800d33a
 800a370:	0800d336 	.word	0x0800d336
 800a374:	0800d342 	.word	0x0800d342
 800a378:	0800d33e 	.word	0x0800d33e
 800a37c:	0800d346 	.word	0x0800d346
 800a380:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a382:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a386:	4553      	cmp	r3, sl
 800a388:	bfa8      	it	ge
 800a38a:	4653      	movge	r3, sl
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	4699      	mov	r9, r3
 800a390:	dc36      	bgt.n	800a400 <_printf_float+0x360>
 800a392:	f04f 0b00 	mov.w	fp, #0
 800a396:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a39a:	f104 021a 	add.w	r2, r4, #26
 800a39e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a3a0:	9306      	str	r3, [sp, #24]
 800a3a2:	eba3 0309 	sub.w	r3, r3, r9
 800a3a6:	455b      	cmp	r3, fp
 800a3a8:	dc31      	bgt.n	800a40e <_printf_float+0x36e>
 800a3aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3ac:	459a      	cmp	sl, r3
 800a3ae:	dc3a      	bgt.n	800a426 <_printf_float+0x386>
 800a3b0:	6823      	ldr	r3, [r4, #0]
 800a3b2:	07da      	lsls	r2, r3, #31
 800a3b4:	d437      	bmi.n	800a426 <_printf_float+0x386>
 800a3b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3b8:	ebaa 0903 	sub.w	r9, sl, r3
 800a3bc:	9b06      	ldr	r3, [sp, #24]
 800a3be:	ebaa 0303 	sub.w	r3, sl, r3
 800a3c2:	4599      	cmp	r9, r3
 800a3c4:	bfa8      	it	ge
 800a3c6:	4699      	movge	r9, r3
 800a3c8:	f1b9 0f00 	cmp.w	r9, #0
 800a3cc:	dc33      	bgt.n	800a436 <_printf_float+0x396>
 800a3ce:	f04f 0800 	mov.w	r8, #0
 800a3d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3d6:	f104 0b1a 	add.w	fp, r4, #26
 800a3da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3dc:	ebaa 0303 	sub.w	r3, sl, r3
 800a3e0:	eba3 0309 	sub.w	r3, r3, r9
 800a3e4:	4543      	cmp	r3, r8
 800a3e6:	f77f af79 	ble.w	800a2dc <_printf_float+0x23c>
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	465a      	mov	r2, fp
 800a3ee:	4631      	mov	r1, r6
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	47b8      	blx	r7
 800a3f4:	3001      	adds	r0, #1
 800a3f6:	f43f aeae 	beq.w	800a156 <_printf_float+0xb6>
 800a3fa:	f108 0801 	add.w	r8, r8, #1
 800a3fe:	e7ec      	b.n	800a3da <_printf_float+0x33a>
 800a400:	4642      	mov	r2, r8
 800a402:	4631      	mov	r1, r6
 800a404:	4628      	mov	r0, r5
 800a406:	47b8      	blx	r7
 800a408:	3001      	adds	r0, #1
 800a40a:	d1c2      	bne.n	800a392 <_printf_float+0x2f2>
 800a40c:	e6a3      	b.n	800a156 <_printf_float+0xb6>
 800a40e:	2301      	movs	r3, #1
 800a410:	4631      	mov	r1, r6
 800a412:	4628      	mov	r0, r5
 800a414:	9206      	str	r2, [sp, #24]
 800a416:	47b8      	blx	r7
 800a418:	3001      	adds	r0, #1
 800a41a:	f43f ae9c 	beq.w	800a156 <_printf_float+0xb6>
 800a41e:	9a06      	ldr	r2, [sp, #24]
 800a420:	f10b 0b01 	add.w	fp, fp, #1
 800a424:	e7bb      	b.n	800a39e <_printf_float+0x2fe>
 800a426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a42a:	4631      	mov	r1, r6
 800a42c:	4628      	mov	r0, r5
 800a42e:	47b8      	blx	r7
 800a430:	3001      	adds	r0, #1
 800a432:	d1c0      	bne.n	800a3b6 <_printf_float+0x316>
 800a434:	e68f      	b.n	800a156 <_printf_float+0xb6>
 800a436:	9a06      	ldr	r2, [sp, #24]
 800a438:	464b      	mov	r3, r9
 800a43a:	4442      	add	r2, r8
 800a43c:	4631      	mov	r1, r6
 800a43e:	4628      	mov	r0, r5
 800a440:	47b8      	blx	r7
 800a442:	3001      	adds	r0, #1
 800a444:	d1c3      	bne.n	800a3ce <_printf_float+0x32e>
 800a446:	e686      	b.n	800a156 <_printf_float+0xb6>
 800a448:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a44c:	f1ba 0f01 	cmp.w	sl, #1
 800a450:	dc01      	bgt.n	800a456 <_printf_float+0x3b6>
 800a452:	07db      	lsls	r3, r3, #31
 800a454:	d536      	bpl.n	800a4c4 <_printf_float+0x424>
 800a456:	2301      	movs	r3, #1
 800a458:	4642      	mov	r2, r8
 800a45a:	4631      	mov	r1, r6
 800a45c:	4628      	mov	r0, r5
 800a45e:	47b8      	blx	r7
 800a460:	3001      	adds	r0, #1
 800a462:	f43f ae78 	beq.w	800a156 <_printf_float+0xb6>
 800a466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a46a:	4631      	mov	r1, r6
 800a46c:	4628      	mov	r0, r5
 800a46e:	47b8      	blx	r7
 800a470:	3001      	adds	r0, #1
 800a472:	f43f ae70 	beq.w	800a156 <_printf_float+0xb6>
 800a476:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a47a:	2200      	movs	r2, #0
 800a47c:	2300      	movs	r3, #0
 800a47e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a482:	f7f6 fb41 	bl	8000b08 <__aeabi_dcmpeq>
 800a486:	b9c0      	cbnz	r0, 800a4ba <_printf_float+0x41a>
 800a488:	4653      	mov	r3, sl
 800a48a:	f108 0201 	add.w	r2, r8, #1
 800a48e:	4631      	mov	r1, r6
 800a490:	4628      	mov	r0, r5
 800a492:	47b8      	blx	r7
 800a494:	3001      	adds	r0, #1
 800a496:	d10c      	bne.n	800a4b2 <_printf_float+0x412>
 800a498:	e65d      	b.n	800a156 <_printf_float+0xb6>
 800a49a:	2301      	movs	r3, #1
 800a49c:	465a      	mov	r2, fp
 800a49e:	4631      	mov	r1, r6
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	47b8      	blx	r7
 800a4a4:	3001      	adds	r0, #1
 800a4a6:	f43f ae56 	beq.w	800a156 <_printf_float+0xb6>
 800a4aa:	f108 0801 	add.w	r8, r8, #1
 800a4ae:	45d0      	cmp	r8, sl
 800a4b0:	dbf3      	blt.n	800a49a <_printf_float+0x3fa>
 800a4b2:	464b      	mov	r3, r9
 800a4b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a4b8:	e6df      	b.n	800a27a <_printf_float+0x1da>
 800a4ba:	f04f 0800 	mov.w	r8, #0
 800a4be:	f104 0b1a 	add.w	fp, r4, #26
 800a4c2:	e7f4      	b.n	800a4ae <_printf_float+0x40e>
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	4642      	mov	r2, r8
 800a4c8:	e7e1      	b.n	800a48e <_printf_float+0x3ee>
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	464a      	mov	r2, r9
 800a4ce:	4631      	mov	r1, r6
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	47b8      	blx	r7
 800a4d4:	3001      	adds	r0, #1
 800a4d6:	f43f ae3e 	beq.w	800a156 <_printf_float+0xb6>
 800a4da:	f108 0801 	add.w	r8, r8, #1
 800a4de:	68e3      	ldr	r3, [r4, #12]
 800a4e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4e2:	1a5b      	subs	r3, r3, r1
 800a4e4:	4543      	cmp	r3, r8
 800a4e6:	dcf0      	bgt.n	800a4ca <_printf_float+0x42a>
 800a4e8:	e6fc      	b.n	800a2e4 <_printf_float+0x244>
 800a4ea:	f04f 0800 	mov.w	r8, #0
 800a4ee:	f104 0919 	add.w	r9, r4, #25
 800a4f2:	e7f4      	b.n	800a4de <_printf_float+0x43e>

0800a4f4 <_printf_common>:
 800a4f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4f8:	4616      	mov	r6, r2
 800a4fa:	4698      	mov	r8, r3
 800a4fc:	688a      	ldr	r2, [r1, #8]
 800a4fe:	690b      	ldr	r3, [r1, #16]
 800a500:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a504:	4293      	cmp	r3, r2
 800a506:	bfb8      	it	lt
 800a508:	4613      	movlt	r3, r2
 800a50a:	6033      	str	r3, [r6, #0]
 800a50c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a510:	4607      	mov	r7, r0
 800a512:	460c      	mov	r4, r1
 800a514:	b10a      	cbz	r2, 800a51a <_printf_common+0x26>
 800a516:	3301      	adds	r3, #1
 800a518:	6033      	str	r3, [r6, #0]
 800a51a:	6823      	ldr	r3, [r4, #0]
 800a51c:	0699      	lsls	r1, r3, #26
 800a51e:	bf42      	ittt	mi
 800a520:	6833      	ldrmi	r3, [r6, #0]
 800a522:	3302      	addmi	r3, #2
 800a524:	6033      	strmi	r3, [r6, #0]
 800a526:	6825      	ldr	r5, [r4, #0]
 800a528:	f015 0506 	ands.w	r5, r5, #6
 800a52c:	d106      	bne.n	800a53c <_printf_common+0x48>
 800a52e:	f104 0a19 	add.w	sl, r4, #25
 800a532:	68e3      	ldr	r3, [r4, #12]
 800a534:	6832      	ldr	r2, [r6, #0]
 800a536:	1a9b      	subs	r3, r3, r2
 800a538:	42ab      	cmp	r3, r5
 800a53a:	dc26      	bgt.n	800a58a <_printf_common+0x96>
 800a53c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a540:	6822      	ldr	r2, [r4, #0]
 800a542:	3b00      	subs	r3, #0
 800a544:	bf18      	it	ne
 800a546:	2301      	movne	r3, #1
 800a548:	0692      	lsls	r2, r2, #26
 800a54a:	d42b      	bmi.n	800a5a4 <_printf_common+0xb0>
 800a54c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a550:	4641      	mov	r1, r8
 800a552:	4638      	mov	r0, r7
 800a554:	47c8      	blx	r9
 800a556:	3001      	adds	r0, #1
 800a558:	d01e      	beq.n	800a598 <_printf_common+0xa4>
 800a55a:	6823      	ldr	r3, [r4, #0]
 800a55c:	6922      	ldr	r2, [r4, #16]
 800a55e:	f003 0306 	and.w	r3, r3, #6
 800a562:	2b04      	cmp	r3, #4
 800a564:	bf02      	ittt	eq
 800a566:	68e5      	ldreq	r5, [r4, #12]
 800a568:	6833      	ldreq	r3, [r6, #0]
 800a56a:	1aed      	subeq	r5, r5, r3
 800a56c:	68a3      	ldr	r3, [r4, #8]
 800a56e:	bf0c      	ite	eq
 800a570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a574:	2500      	movne	r5, #0
 800a576:	4293      	cmp	r3, r2
 800a578:	bfc4      	itt	gt
 800a57a:	1a9b      	subgt	r3, r3, r2
 800a57c:	18ed      	addgt	r5, r5, r3
 800a57e:	2600      	movs	r6, #0
 800a580:	341a      	adds	r4, #26
 800a582:	42b5      	cmp	r5, r6
 800a584:	d11a      	bne.n	800a5bc <_printf_common+0xc8>
 800a586:	2000      	movs	r0, #0
 800a588:	e008      	b.n	800a59c <_printf_common+0xa8>
 800a58a:	2301      	movs	r3, #1
 800a58c:	4652      	mov	r2, sl
 800a58e:	4641      	mov	r1, r8
 800a590:	4638      	mov	r0, r7
 800a592:	47c8      	blx	r9
 800a594:	3001      	adds	r0, #1
 800a596:	d103      	bne.n	800a5a0 <_printf_common+0xac>
 800a598:	f04f 30ff 	mov.w	r0, #4294967295
 800a59c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5a0:	3501      	adds	r5, #1
 800a5a2:	e7c6      	b.n	800a532 <_printf_common+0x3e>
 800a5a4:	18e1      	adds	r1, r4, r3
 800a5a6:	1c5a      	adds	r2, r3, #1
 800a5a8:	2030      	movs	r0, #48	@ 0x30
 800a5aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a5ae:	4422      	add	r2, r4
 800a5b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a5b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a5b8:	3302      	adds	r3, #2
 800a5ba:	e7c7      	b.n	800a54c <_printf_common+0x58>
 800a5bc:	2301      	movs	r3, #1
 800a5be:	4622      	mov	r2, r4
 800a5c0:	4641      	mov	r1, r8
 800a5c2:	4638      	mov	r0, r7
 800a5c4:	47c8      	blx	r9
 800a5c6:	3001      	adds	r0, #1
 800a5c8:	d0e6      	beq.n	800a598 <_printf_common+0xa4>
 800a5ca:	3601      	adds	r6, #1
 800a5cc:	e7d9      	b.n	800a582 <_printf_common+0x8e>
	...

0800a5d0 <_printf_i>:
 800a5d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d4:	7e0f      	ldrb	r7, [r1, #24]
 800a5d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a5d8:	2f78      	cmp	r7, #120	@ 0x78
 800a5da:	4691      	mov	r9, r2
 800a5dc:	4680      	mov	r8, r0
 800a5de:	460c      	mov	r4, r1
 800a5e0:	469a      	mov	sl, r3
 800a5e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a5e6:	d807      	bhi.n	800a5f8 <_printf_i+0x28>
 800a5e8:	2f62      	cmp	r7, #98	@ 0x62
 800a5ea:	d80a      	bhi.n	800a602 <_printf_i+0x32>
 800a5ec:	2f00      	cmp	r7, #0
 800a5ee:	f000 80d1 	beq.w	800a794 <_printf_i+0x1c4>
 800a5f2:	2f58      	cmp	r7, #88	@ 0x58
 800a5f4:	f000 80b8 	beq.w	800a768 <_printf_i+0x198>
 800a5f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a5fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a600:	e03a      	b.n	800a678 <_printf_i+0xa8>
 800a602:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a606:	2b15      	cmp	r3, #21
 800a608:	d8f6      	bhi.n	800a5f8 <_printf_i+0x28>
 800a60a:	a101      	add	r1, pc, #4	@ (adr r1, 800a610 <_printf_i+0x40>)
 800a60c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a610:	0800a669 	.word	0x0800a669
 800a614:	0800a67d 	.word	0x0800a67d
 800a618:	0800a5f9 	.word	0x0800a5f9
 800a61c:	0800a5f9 	.word	0x0800a5f9
 800a620:	0800a5f9 	.word	0x0800a5f9
 800a624:	0800a5f9 	.word	0x0800a5f9
 800a628:	0800a67d 	.word	0x0800a67d
 800a62c:	0800a5f9 	.word	0x0800a5f9
 800a630:	0800a5f9 	.word	0x0800a5f9
 800a634:	0800a5f9 	.word	0x0800a5f9
 800a638:	0800a5f9 	.word	0x0800a5f9
 800a63c:	0800a77b 	.word	0x0800a77b
 800a640:	0800a6a7 	.word	0x0800a6a7
 800a644:	0800a735 	.word	0x0800a735
 800a648:	0800a5f9 	.word	0x0800a5f9
 800a64c:	0800a5f9 	.word	0x0800a5f9
 800a650:	0800a79d 	.word	0x0800a79d
 800a654:	0800a5f9 	.word	0x0800a5f9
 800a658:	0800a6a7 	.word	0x0800a6a7
 800a65c:	0800a5f9 	.word	0x0800a5f9
 800a660:	0800a5f9 	.word	0x0800a5f9
 800a664:	0800a73d 	.word	0x0800a73d
 800a668:	6833      	ldr	r3, [r6, #0]
 800a66a:	1d1a      	adds	r2, r3, #4
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	6032      	str	r2, [r6, #0]
 800a670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a674:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a678:	2301      	movs	r3, #1
 800a67a:	e09c      	b.n	800a7b6 <_printf_i+0x1e6>
 800a67c:	6833      	ldr	r3, [r6, #0]
 800a67e:	6820      	ldr	r0, [r4, #0]
 800a680:	1d19      	adds	r1, r3, #4
 800a682:	6031      	str	r1, [r6, #0]
 800a684:	0606      	lsls	r6, r0, #24
 800a686:	d501      	bpl.n	800a68c <_printf_i+0xbc>
 800a688:	681d      	ldr	r5, [r3, #0]
 800a68a:	e003      	b.n	800a694 <_printf_i+0xc4>
 800a68c:	0645      	lsls	r5, r0, #25
 800a68e:	d5fb      	bpl.n	800a688 <_printf_i+0xb8>
 800a690:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a694:	2d00      	cmp	r5, #0
 800a696:	da03      	bge.n	800a6a0 <_printf_i+0xd0>
 800a698:	232d      	movs	r3, #45	@ 0x2d
 800a69a:	426d      	negs	r5, r5
 800a69c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6a0:	4858      	ldr	r0, [pc, #352]	@ (800a804 <_printf_i+0x234>)
 800a6a2:	230a      	movs	r3, #10
 800a6a4:	e011      	b.n	800a6ca <_printf_i+0xfa>
 800a6a6:	6821      	ldr	r1, [r4, #0]
 800a6a8:	6833      	ldr	r3, [r6, #0]
 800a6aa:	0608      	lsls	r0, r1, #24
 800a6ac:	f853 5b04 	ldr.w	r5, [r3], #4
 800a6b0:	d402      	bmi.n	800a6b8 <_printf_i+0xe8>
 800a6b2:	0649      	lsls	r1, r1, #25
 800a6b4:	bf48      	it	mi
 800a6b6:	b2ad      	uxthmi	r5, r5
 800a6b8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a6ba:	4852      	ldr	r0, [pc, #328]	@ (800a804 <_printf_i+0x234>)
 800a6bc:	6033      	str	r3, [r6, #0]
 800a6be:	bf14      	ite	ne
 800a6c0:	230a      	movne	r3, #10
 800a6c2:	2308      	moveq	r3, #8
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a6ca:	6866      	ldr	r6, [r4, #4]
 800a6cc:	60a6      	str	r6, [r4, #8]
 800a6ce:	2e00      	cmp	r6, #0
 800a6d0:	db05      	blt.n	800a6de <_printf_i+0x10e>
 800a6d2:	6821      	ldr	r1, [r4, #0]
 800a6d4:	432e      	orrs	r6, r5
 800a6d6:	f021 0104 	bic.w	r1, r1, #4
 800a6da:	6021      	str	r1, [r4, #0]
 800a6dc:	d04b      	beq.n	800a776 <_printf_i+0x1a6>
 800a6de:	4616      	mov	r6, r2
 800a6e0:	fbb5 f1f3 	udiv	r1, r5, r3
 800a6e4:	fb03 5711 	mls	r7, r3, r1, r5
 800a6e8:	5dc7      	ldrb	r7, [r0, r7]
 800a6ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a6ee:	462f      	mov	r7, r5
 800a6f0:	42bb      	cmp	r3, r7
 800a6f2:	460d      	mov	r5, r1
 800a6f4:	d9f4      	bls.n	800a6e0 <_printf_i+0x110>
 800a6f6:	2b08      	cmp	r3, #8
 800a6f8:	d10b      	bne.n	800a712 <_printf_i+0x142>
 800a6fa:	6823      	ldr	r3, [r4, #0]
 800a6fc:	07df      	lsls	r7, r3, #31
 800a6fe:	d508      	bpl.n	800a712 <_printf_i+0x142>
 800a700:	6923      	ldr	r3, [r4, #16]
 800a702:	6861      	ldr	r1, [r4, #4]
 800a704:	4299      	cmp	r1, r3
 800a706:	bfde      	ittt	le
 800a708:	2330      	movle	r3, #48	@ 0x30
 800a70a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a70e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a712:	1b92      	subs	r2, r2, r6
 800a714:	6122      	str	r2, [r4, #16]
 800a716:	f8cd a000 	str.w	sl, [sp]
 800a71a:	464b      	mov	r3, r9
 800a71c:	aa03      	add	r2, sp, #12
 800a71e:	4621      	mov	r1, r4
 800a720:	4640      	mov	r0, r8
 800a722:	f7ff fee7 	bl	800a4f4 <_printf_common>
 800a726:	3001      	adds	r0, #1
 800a728:	d14a      	bne.n	800a7c0 <_printf_i+0x1f0>
 800a72a:	f04f 30ff 	mov.w	r0, #4294967295
 800a72e:	b004      	add	sp, #16
 800a730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a734:	6823      	ldr	r3, [r4, #0]
 800a736:	f043 0320 	orr.w	r3, r3, #32
 800a73a:	6023      	str	r3, [r4, #0]
 800a73c:	4832      	ldr	r0, [pc, #200]	@ (800a808 <_printf_i+0x238>)
 800a73e:	2778      	movs	r7, #120	@ 0x78
 800a740:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a744:	6823      	ldr	r3, [r4, #0]
 800a746:	6831      	ldr	r1, [r6, #0]
 800a748:	061f      	lsls	r7, r3, #24
 800a74a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a74e:	d402      	bmi.n	800a756 <_printf_i+0x186>
 800a750:	065f      	lsls	r7, r3, #25
 800a752:	bf48      	it	mi
 800a754:	b2ad      	uxthmi	r5, r5
 800a756:	6031      	str	r1, [r6, #0]
 800a758:	07d9      	lsls	r1, r3, #31
 800a75a:	bf44      	itt	mi
 800a75c:	f043 0320 	orrmi.w	r3, r3, #32
 800a760:	6023      	strmi	r3, [r4, #0]
 800a762:	b11d      	cbz	r5, 800a76c <_printf_i+0x19c>
 800a764:	2310      	movs	r3, #16
 800a766:	e7ad      	b.n	800a6c4 <_printf_i+0xf4>
 800a768:	4826      	ldr	r0, [pc, #152]	@ (800a804 <_printf_i+0x234>)
 800a76a:	e7e9      	b.n	800a740 <_printf_i+0x170>
 800a76c:	6823      	ldr	r3, [r4, #0]
 800a76e:	f023 0320 	bic.w	r3, r3, #32
 800a772:	6023      	str	r3, [r4, #0]
 800a774:	e7f6      	b.n	800a764 <_printf_i+0x194>
 800a776:	4616      	mov	r6, r2
 800a778:	e7bd      	b.n	800a6f6 <_printf_i+0x126>
 800a77a:	6833      	ldr	r3, [r6, #0]
 800a77c:	6825      	ldr	r5, [r4, #0]
 800a77e:	6961      	ldr	r1, [r4, #20]
 800a780:	1d18      	adds	r0, r3, #4
 800a782:	6030      	str	r0, [r6, #0]
 800a784:	062e      	lsls	r6, r5, #24
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	d501      	bpl.n	800a78e <_printf_i+0x1be>
 800a78a:	6019      	str	r1, [r3, #0]
 800a78c:	e002      	b.n	800a794 <_printf_i+0x1c4>
 800a78e:	0668      	lsls	r0, r5, #25
 800a790:	d5fb      	bpl.n	800a78a <_printf_i+0x1ba>
 800a792:	8019      	strh	r1, [r3, #0]
 800a794:	2300      	movs	r3, #0
 800a796:	6123      	str	r3, [r4, #16]
 800a798:	4616      	mov	r6, r2
 800a79a:	e7bc      	b.n	800a716 <_printf_i+0x146>
 800a79c:	6833      	ldr	r3, [r6, #0]
 800a79e:	1d1a      	adds	r2, r3, #4
 800a7a0:	6032      	str	r2, [r6, #0]
 800a7a2:	681e      	ldr	r6, [r3, #0]
 800a7a4:	6862      	ldr	r2, [r4, #4]
 800a7a6:	2100      	movs	r1, #0
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	f7f5 fd31 	bl	8000210 <memchr>
 800a7ae:	b108      	cbz	r0, 800a7b4 <_printf_i+0x1e4>
 800a7b0:	1b80      	subs	r0, r0, r6
 800a7b2:	6060      	str	r0, [r4, #4]
 800a7b4:	6863      	ldr	r3, [r4, #4]
 800a7b6:	6123      	str	r3, [r4, #16]
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7be:	e7aa      	b.n	800a716 <_printf_i+0x146>
 800a7c0:	6923      	ldr	r3, [r4, #16]
 800a7c2:	4632      	mov	r2, r6
 800a7c4:	4649      	mov	r1, r9
 800a7c6:	4640      	mov	r0, r8
 800a7c8:	47d0      	blx	sl
 800a7ca:	3001      	adds	r0, #1
 800a7cc:	d0ad      	beq.n	800a72a <_printf_i+0x15a>
 800a7ce:	6823      	ldr	r3, [r4, #0]
 800a7d0:	079b      	lsls	r3, r3, #30
 800a7d2:	d413      	bmi.n	800a7fc <_printf_i+0x22c>
 800a7d4:	68e0      	ldr	r0, [r4, #12]
 800a7d6:	9b03      	ldr	r3, [sp, #12]
 800a7d8:	4298      	cmp	r0, r3
 800a7da:	bfb8      	it	lt
 800a7dc:	4618      	movlt	r0, r3
 800a7de:	e7a6      	b.n	800a72e <_printf_i+0x15e>
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	4632      	mov	r2, r6
 800a7e4:	4649      	mov	r1, r9
 800a7e6:	4640      	mov	r0, r8
 800a7e8:	47d0      	blx	sl
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d09d      	beq.n	800a72a <_printf_i+0x15a>
 800a7ee:	3501      	adds	r5, #1
 800a7f0:	68e3      	ldr	r3, [r4, #12]
 800a7f2:	9903      	ldr	r1, [sp, #12]
 800a7f4:	1a5b      	subs	r3, r3, r1
 800a7f6:	42ab      	cmp	r3, r5
 800a7f8:	dcf2      	bgt.n	800a7e0 <_printf_i+0x210>
 800a7fa:	e7eb      	b.n	800a7d4 <_printf_i+0x204>
 800a7fc:	2500      	movs	r5, #0
 800a7fe:	f104 0619 	add.w	r6, r4, #25
 800a802:	e7f5      	b.n	800a7f0 <_printf_i+0x220>
 800a804:	0800d348 	.word	0x0800d348
 800a808:	0800d359 	.word	0x0800d359

0800a80c <std>:
 800a80c:	2300      	movs	r3, #0
 800a80e:	b510      	push	{r4, lr}
 800a810:	4604      	mov	r4, r0
 800a812:	e9c0 3300 	strd	r3, r3, [r0]
 800a816:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a81a:	6083      	str	r3, [r0, #8]
 800a81c:	8181      	strh	r1, [r0, #12]
 800a81e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a820:	81c2      	strh	r2, [r0, #14]
 800a822:	6183      	str	r3, [r0, #24]
 800a824:	4619      	mov	r1, r3
 800a826:	2208      	movs	r2, #8
 800a828:	305c      	adds	r0, #92	@ 0x5c
 800a82a:	f000 f9f9 	bl	800ac20 <memset>
 800a82e:	4b0d      	ldr	r3, [pc, #52]	@ (800a864 <std+0x58>)
 800a830:	6263      	str	r3, [r4, #36]	@ 0x24
 800a832:	4b0d      	ldr	r3, [pc, #52]	@ (800a868 <std+0x5c>)
 800a834:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a836:	4b0d      	ldr	r3, [pc, #52]	@ (800a86c <std+0x60>)
 800a838:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a83a:	4b0d      	ldr	r3, [pc, #52]	@ (800a870 <std+0x64>)
 800a83c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a83e:	4b0d      	ldr	r3, [pc, #52]	@ (800a874 <std+0x68>)
 800a840:	6224      	str	r4, [r4, #32]
 800a842:	429c      	cmp	r4, r3
 800a844:	d006      	beq.n	800a854 <std+0x48>
 800a846:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a84a:	4294      	cmp	r4, r2
 800a84c:	d002      	beq.n	800a854 <std+0x48>
 800a84e:	33d0      	adds	r3, #208	@ 0xd0
 800a850:	429c      	cmp	r4, r3
 800a852:	d105      	bne.n	800a860 <std+0x54>
 800a854:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a85c:	f000 ba6e 	b.w	800ad3c <__retarget_lock_init_recursive>
 800a860:	bd10      	pop	{r4, pc}
 800a862:	bf00      	nop
 800a864:	0800aa71 	.word	0x0800aa71
 800a868:	0800aa93 	.word	0x0800aa93
 800a86c:	0800aacb 	.word	0x0800aacb
 800a870:	0800aaef 	.word	0x0800aaef
 800a874:	20004cfc 	.word	0x20004cfc

0800a878 <stdio_exit_handler>:
 800a878:	4a02      	ldr	r2, [pc, #8]	@ (800a884 <stdio_exit_handler+0xc>)
 800a87a:	4903      	ldr	r1, [pc, #12]	@ (800a888 <stdio_exit_handler+0x10>)
 800a87c:	4803      	ldr	r0, [pc, #12]	@ (800a88c <stdio_exit_handler+0x14>)
 800a87e:	f000 b869 	b.w	800a954 <_fwalk_sglue>
 800a882:	bf00      	nop
 800a884:	20000010 	.word	0x20000010
 800a888:	0800cfb1 	.word	0x0800cfb1
 800a88c:	2000018c 	.word	0x2000018c

0800a890 <cleanup_stdio>:
 800a890:	6841      	ldr	r1, [r0, #4]
 800a892:	4b0c      	ldr	r3, [pc, #48]	@ (800a8c4 <cleanup_stdio+0x34>)
 800a894:	4299      	cmp	r1, r3
 800a896:	b510      	push	{r4, lr}
 800a898:	4604      	mov	r4, r0
 800a89a:	d001      	beq.n	800a8a0 <cleanup_stdio+0x10>
 800a89c:	f002 fb88 	bl	800cfb0 <_fflush_r>
 800a8a0:	68a1      	ldr	r1, [r4, #8]
 800a8a2:	4b09      	ldr	r3, [pc, #36]	@ (800a8c8 <cleanup_stdio+0x38>)
 800a8a4:	4299      	cmp	r1, r3
 800a8a6:	d002      	beq.n	800a8ae <cleanup_stdio+0x1e>
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	f002 fb81 	bl	800cfb0 <_fflush_r>
 800a8ae:	68e1      	ldr	r1, [r4, #12]
 800a8b0:	4b06      	ldr	r3, [pc, #24]	@ (800a8cc <cleanup_stdio+0x3c>)
 800a8b2:	4299      	cmp	r1, r3
 800a8b4:	d004      	beq.n	800a8c0 <cleanup_stdio+0x30>
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8bc:	f002 bb78 	b.w	800cfb0 <_fflush_r>
 800a8c0:	bd10      	pop	{r4, pc}
 800a8c2:	bf00      	nop
 800a8c4:	20004cfc 	.word	0x20004cfc
 800a8c8:	20004d64 	.word	0x20004d64
 800a8cc:	20004dcc 	.word	0x20004dcc

0800a8d0 <global_stdio_init.part.0>:
 800a8d0:	b510      	push	{r4, lr}
 800a8d2:	4b0b      	ldr	r3, [pc, #44]	@ (800a900 <global_stdio_init.part.0+0x30>)
 800a8d4:	4c0b      	ldr	r4, [pc, #44]	@ (800a904 <global_stdio_init.part.0+0x34>)
 800a8d6:	4a0c      	ldr	r2, [pc, #48]	@ (800a908 <global_stdio_init.part.0+0x38>)
 800a8d8:	601a      	str	r2, [r3, #0]
 800a8da:	4620      	mov	r0, r4
 800a8dc:	2200      	movs	r2, #0
 800a8de:	2104      	movs	r1, #4
 800a8e0:	f7ff ff94 	bl	800a80c <std>
 800a8e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	2109      	movs	r1, #9
 800a8ec:	f7ff ff8e 	bl	800a80c <std>
 800a8f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a8f4:	2202      	movs	r2, #2
 800a8f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8fa:	2112      	movs	r1, #18
 800a8fc:	f7ff bf86 	b.w	800a80c <std>
 800a900:	20004e34 	.word	0x20004e34
 800a904:	20004cfc 	.word	0x20004cfc
 800a908:	0800a879 	.word	0x0800a879

0800a90c <__sfp_lock_acquire>:
 800a90c:	4801      	ldr	r0, [pc, #4]	@ (800a914 <__sfp_lock_acquire+0x8>)
 800a90e:	f000 ba16 	b.w	800ad3e <__retarget_lock_acquire_recursive>
 800a912:	bf00      	nop
 800a914:	20004e3d 	.word	0x20004e3d

0800a918 <__sfp_lock_release>:
 800a918:	4801      	ldr	r0, [pc, #4]	@ (800a920 <__sfp_lock_release+0x8>)
 800a91a:	f000 ba11 	b.w	800ad40 <__retarget_lock_release_recursive>
 800a91e:	bf00      	nop
 800a920:	20004e3d 	.word	0x20004e3d

0800a924 <__sinit>:
 800a924:	b510      	push	{r4, lr}
 800a926:	4604      	mov	r4, r0
 800a928:	f7ff fff0 	bl	800a90c <__sfp_lock_acquire>
 800a92c:	6a23      	ldr	r3, [r4, #32]
 800a92e:	b11b      	cbz	r3, 800a938 <__sinit+0x14>
 800a930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a934:	f7ff bff0 	b.w	800a918 <__sfp_lock_release>
 800a938:	4b04      	ldr	r3, [pc, #16]	@ (800a94c <__sinit+0x28>)
 800a93a:	6223      	str	r3, [r4, #32]
 800a93c:	4b04      	ldr	r3, [pc, #16]	@ (800a950 <__sinit+0x2c>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d1f5      	bne.n	800a930 <__sinit+0xc>
 800a944:	f7ff ffc4 	bl	800a8d0 <global_stdio_init.part.0>
 800a948:	e7f2      	b.n	800a930 <__sinit+0xc>
 800a94a:	bf00      	nop
 800a94c:	0800a891 	.word	0x0800a891
 800a950:	20004e34 	.word	0x20004e34

0800a954 <_fwalk_sglue>:
 800a954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a958:	4607      	mov	r7, r0
 800a95a:	4688      	mov	r8, r1
 800a95c:	4614      	mov	r4, r2
 800a95e:	2600      	movs	r6, #0
 800a960:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a964:	f1b9 0901 	subs.w	r9, r9, #1
 800a968:	d505      	bpl.n	800a976 <_fwalk_sglue+0x22>
 800a96a:	6824      	ldr	r4, [r4, #0]
 800a96c:	2c00      	cmp	r4, #0
 800a96e:	d1f7      	bne.n	800a960 <_fwalk_sglue+0xc>
 800a970:	4630      	mov	r0, r6
 800a972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a976:	89ab      	ldrh	r3, [r5, #12]
 800a978:	2b01      	cmp	r3, #1
 800a97a:	d907      	bls.n	800a98c <_fwalk_sglue+0x38>
 800a97c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a980:	3301      	adds	r3, #1
 800a982:	d003      	beq.n	800a98c <_fwalk_sglue+0x38>
 800a984:	4629      	mov	r1, r5
 800a986:	4638      	mov	r0, r7
 800a988:	47c0      	blx	r8
 800a98a:	4306      	orrs	r6, r0
 800a98c:	3568      	adds	r5, #104	@ 0x68
 800a98e:	e7e9      	b.n	800a964 <_fwalk_sglue+0x10>

0800a990 <iprintf>:
 800a990:	b40f      	push	{r0, r1, r2, r3}
 800a992:	b507      	push	{r0, r1, r2, lr}
 800a994:	4906      	ldr	r1, [pc, #24]	@ (800a9b0 <iprintf+0x20>)
 800a996:	ab04      	add	r3, sp, #16
 800a998:	6808      	ldr	r0, [r1, #0]
 800a99a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a99e:	6881      	ldr	r1, [r0, #8]
 800a9a0:	9301      	str	r3, [sp, #4]
 800a9a2:	f002 f969 	bl	800cc78 <_vfiprintf_r>
 800a9a6:	b003      	add	sp, #12
 800a9a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9ac:	b004      	add	sp, #16
 800a9ae:	4770      	bx	lr
 800a9b0:	20000188 	.word	0x20000188

0800a9b4 <_puts_r>:
 800a9b4:	6a03      	ldr	r3, [r0, #32]
 800a9b6:	b570      	push	{r4, r5, r6, lr}
 800a9b8:	6884      	ldr	r4, [r0, #8]
 800a9ba:	4605      	mov	r5, r0
 800a9bc:	460e      	mov	r6, r1
 800a9be:	b90b      	cbnz	r3, 800a9c4 <_puts_r+0x10>
 800a9c0:	f7ff ffb0 	bl	800a924 <__sinit>
 800a9c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9c6:	07db      	lsls	r3, r3, #31
 800a9c8:	d405      	bmi.n	800a9d6 <_puts_r+0x22>
 800a9ca:	89a3      	ldrh	r3, [r4, #12]
 800a9cc:	0598      	lsls	r0, r3, #22
 800a9ce:	d402      	bmi.n	800a9d6 <_puts_r+0x22>
 800a9d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9d2:	f000 f9b4 	bl	800ad3e <__retarget_lock_acquire_recursive>
 800a9d6:	89a3      	ldrh	r3, [r4, #12]
 800a9d8:	0719      	lsls	r1, r3, #28
 800a9da:	d502      	bpl.n	800a9e2 <_puts_r+0x2e>
 800a9dc:	6923      	ldr	r3, [r4, #16]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d135      	bne.n	800aa4e <_puts_r+0x9a>
 800a9e2:	4621      	mov	r1, r4
 800a9e4:	4628      	mov	r0, r5
 800a9e6:	f000 f8c5 	bl	800ab74 <__swsetup_r>
 800a9ea:	b380      	cbz	r0, 800aa4e <_puts_r+0x9a>
 800a9ec:	f04f 35ff 	mov.w	r5, #4294967295
 800a9f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9f2:	07da      	lsls	r2, r3, #31
 800a9f4:	d405      	bmi.n	800aa02 <_puts_r+0x4e>
 800a9f6:	89a3      	ldrh	r3, [r4, #12]
 800a9f8:	059b      	lsls	r3, r3, #22
 800a9fa:	d402      	bmi.n	800aa02 <_puts_r+0x4e>
 800a9fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9fe:	f000 f99f 	bl	800ad40 <__retarget_lock_release_recursive>
 800aa02:	4628      	mov	r0, r5
 800aa04:	bd70      	pop	{r4, r5, r6, pc}
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	da04      	bge.n	800aa14 <_puts_r+0x60>
 800aa0a:	69a2      	ldr	r2, [r4, #24]
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	dc17      	bgt.n	800aa40 <_puts_r+0x8c>
 800aa10:	290a      	cmp	r1, #10
 800aa12:	d015      	beq.n	800aa40 <_puts_r+0x8c>
 800aa14:	6823      	ldr	r3, [r4, #0]
 800aa16:	1c5a      	adds	r2, r3, #1
 800aa18:	6022      	str	r2, [r4, #0]
 800aa1a:	7019      	strb	r1, [r3, #0]
 800aa1c:	68a3      	ldr	r3, [r4, #8]
 800aa1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aa22:	3b01      	subs	r3, #1
 800aa24:	60a3      	str	r3, [r4, #8]
 800aa26:	2900      	cmp	r1, #0
 800aa28:	d1ed      	bne.n	800aa06 <_puts_r+0x52>
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	da11      	bge.n	800aa52 <_puts_r+0x9e>
 800aa2e:	4622      	mov	r2, r4
 800aa30:	210a      	movs	r1, #10
 800aa32:	4628      	mov	r0, r5
 800aa34:	f000 f85f 	bl	800aaf6 <__swbuf_r>
 800aa38:	3001      	adds	r0, #1
 800aa3a:	d0d7      	beq.n	800a9ec <_puts_r+0x38>
 800aa3c:	250a      	movs	r5, #10
 800aa3e:	e7d7      	b.n	800a9f0 <_puts_r+0x3c>
 800aa40:	4622      	mov	r2, r4
 800aa42:	4628      	mov	r0, r5
 800aa44:	f000 f857 	bl	800aaf6 <__swbuf_r>
 800aa48:	3001      	adds	r0, #1
 800aa4a:	d1e7      	bne.n	800aa1c <_puts_r+0x68>
 800aa4c:	e7ce      	b.n	800a9ec <_puts_r+0x38>
 800aa4e:	3e01      	subs	r6, #1
 800aa50:	e7e4      	b.n	800aa1c <_puts_r+0x68>
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	1c5a      	adds	r2, r3, #1
 800aa56:	6022      	str	r2, [r4, #0]
 800aa58:	220a      	movs	r2, #10
 800aa5a:	701a      	strb	r2, [r3, #0]
 800aa5c:	e7ee      	b.n	800aa3c <_puts_r+0x88>
	...

0800aa60 <puts>:
 800aa60:	4b02      	ldr	r3, [pc, #8]	@ (800aa6c <puts+0xc>)
 800aa62:	4601      	mov	r1, r0
 800aa64:	6818      	ldr	r0, [r3, #0]
 800aa66:	f7ff bfa5 	b.w	800a9b4 <_puts_r>
 800aa6a:	bf00      	nop
 800aa6c:	20000188 	.word	0x20000188

0800aa70 <__sread>:
 800aa70:	b510      	push	{r4, lr}
 800aa72:	460c      	mov	r4, r1
 800aa74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa78:	f000 f912 	bl	800aca0 <_read_r>
 800aa7c:	2800      	cmp	r0, #0
 800aa7e:	bfab      	itete	ge
 800aa80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa82:	89a3      	ldrhlt	r3, [r4, #12]
 800aa84:	181b      	addge	r3, r3, r0
 800aa86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa8a:	bfac      	ite	ge
 800aa8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa8e:	81a3      	strhlt	r3, [r4, #12]
 800aa90:	bd10      	pop	{r4, pc}

0800aa92 <__swrite>:
 800aa92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa96:	461f      	mov	r7, r3
 800aa98:	898b      	ldrh	r3, [r1, #12]
 800aa9a:	05db      	lsls	r3, r3, #23
 800aa9c:	4605      	mov	r5, r0
 800aa9e:	460c      	mov	r4, r1
 800aaa0:	4616      	mov	r6, r2
 800aaa2:	d505      	bpl.n	800aab0 <__swrite+0x1e>
 800aaa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaa8:	2302      	movs	r3, #2
 800aaaa:	2200      	movs	r2, #0
 800aaac:	f000 f8e6 	bl	800ac7c <_lseek_r>
 800aab0:	89a3      	ldrh	r3, [r4, #12]
 800aab2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aab6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aaba:	81a3      	strh	r3, [r4, #12]
 800aabc:	4632      	mov	r2, r6
 800aabe:	463b      	mov	r3, r7
 800aac0:	4628      	mov	r0, r5
 800aac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aac6:	f000 b8fd 	b.w	800acc4 <_write_r>

0800aaca <__sseek>:
 800aaca:	b510      	push	{r4, lr}
 800aacc:	460c      	mov	r4, r1
 800aace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aad2:	f000 f8d3 	bl	800ac7c <_lseek_r>
 800aad6:	1c43      	adds	r3, r0, #1
 800aad8:	89a3      	ldrh	r3, [r4, #12]
 800aada:	bf15      	itete	ne
 800aadc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aade:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aae2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aae6:	81a3      	strheq	r3, [r4, #12]
 800aae8:	bf18      	it	ne
 800aaea:	81a3      	strhne	r3, [r4, #12]
 800aaec:	bd10      	pop	{r4, pc}

0800aaee <__sclose>:
 800aaee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaf2:	f000 b8b3 	b.w	800ac5c <_close_r>

0800aaf6 <__swbuf_r>:
 800aaf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaf8:	460e      	mov	r6, r1
 800aafa:	4614      	mov	r4, r2
 800aafc:	4605      	mov	r5, r0
 800aafe:	b118      	cbz	r0, 800ab08 <__swbuf_r+0x12>
 800ab00:	6a03      	ldr	r3, [r0, #32]
 800ab02:	b90b      	cbnz	r3, 800ab08 <__swbuf_r+0x12>
 800ab04:	f7ff ff0e 	bl	800a924 <__sinit>
 800ab08:	69a3      	ldr	r3, [r4, #24]
 800ab0a:	60a3      	str	r3, [r4, #8]
 800ab0c:	89a3      	ldrh	r3, [r4, #12]
 800ab0e:	071a      	lsls	r2, r3, #28
 800ab10:	d501      	bpl.n	800ab16 <__swbuf_r+0x20>
 800ab12:	6923      	ldr	r3, [r4, #16]
 800ab14:	b943      	cbnz	r3, 800ab28 <__swbuf_r+0x32>
 800ab16:	4621      	mov	r1, r4
 800ab18:	4628      	mov	r0, r5
 800ab1a:	f000 f82b 	bl	800ab74 <__swsetup_r>
 800ab1e:	b118      	cbz	r0, 800ab28 <__swbuf_r+0x32>
 800ab20:	f04f 37ff 	mov.w	r7, #4294967295
 800ab24:	4638      	mov	r0, r7
 800ab26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab28:	6823      	ldr	r3, [r4, #0]
 800ab2a:	6922      	ldr	r2, [r4, #16]
 800ab2c:	1a98      	subs	r0, r3, r2
 800ab2e:	6963      	ldr	r3, [r4, #20]
 800ab30:	b2f6      	uxtb	r6, r6
 800ab32:	4283      	cmp	r3, r0
 800ab34:	4637      	mov	r7, r6
 800ab36:	dc05      	bgt.n	800ab44 <__swbuf_r+0x4e>
 800ab38:	4621      	mov	r1, r4
 800ab3a:	4628      	mov	r0, r5
 800ab3c:	f002 fa38 	bl	800cfb0 <_fflush_r>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	d1ed      	bne.n	800ab20 <__swbuf_r+0x2a>
 800ab44:	68a3      	ldr	r3, [r4, #8]
 800ab46:	3b01      	subs	r3, #1
 800ab48:	60a3      	str	r3, [r4, #8]
 800ab4a:	6823      	ldr	r3, [r4, #0]
 800ab4c:	1c5a      	adds	r2, r3, #1
 800ab4e:	6022      	str	r2, [r4, #0]
 800ab50:	701e      	strb	r6, [r3, #0]
 800ab52:	6962      	ldr	r2, [r4, #20]
 800ab54:	1c43      	adds	r3, r0, #1
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d004      	beq.n	800ab64 <__swbuf_r+0x6e>
 800ab5a:	89a3      	ldrh	r3, [r4, #12]
 800ab5c:	07db      	lsls	r3, r3, #31
 800ab5e:	d5e1      	bpl.n	800ab24 <__swbuf_r+0x2e>
 800ab60:	2e0a      	cmp	r6, #10
 800ab62:	d1df      	bne.n	800ab24 <__swbuf_r+0x2e>
 800ab64:	4621      	mov	r1, r4
 800ab66:	4628      	mov	r0, r5
 800ab68:	f002 fa22 	bl	800cfb0 <_fflush_r>
 800ab6c:	2800      	cmp	r0, #0
 800ab6e:	d0d9      	beq.n	800ab24 <__swbuf_r+0x2e>
 800ab70:	e7d6      	b.n	800ab20 <__swbuf_r+0x2a>
	...

0800ab74 <__swsetup_r>:
 800ab74:	b538      	push	{r3, r4, r5, lr}
 800ab76:	4b29      	ldr	r3, [pc, #164]	@ (800ac1c <__swsetup_r+0xa8>)
 800ab78:	4605      	mov	r5, r0
 800ab7a:	6818      	ldr	r0, [r3, #0]
 800ab7c:	460c      	mov	r4, r1
 800ab7e:	b118      	cbz	r0, 800ab88 <__swsetup_r+0x14>
 800ab80:	6a03      	ldr	r3, [r0, #32]
 800ab82:	b90b      	cbnz	r3, 800ab88 <__swsetup_r+0x14>
 800ab84:	f7ff fece 	bl	800a924 <__sinit>
 800ab88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab8c:	0719      	lsls	r1, r3, #28
 800ab8e:	d422      	bmi.n	800abd6 <__swsetup_r+0x62>
 800ab90:	06da      	lsls	r2, r3, #27
 800ab92:	d407      	bmi.n	800aba4 <__swsetup_r+0x30>
 800ab94:	2209      	movs	r2, #9
 800ab96:	602a      	str	r2, [r5, #0]
 800ab98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab9c:	81a3      	strh	r3, [r4, #12]
 800ab9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aba2:	e033      	b.n	800ac0c <__swsetup_r+0x98>
 800aba4:	0758      	lsls	r0, r3, #29
 800aba6:	d512      	bpl.n	800abce <__swsetup_r+0x5a>
 800aba8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abaa:	b141      	cbz	r1, 800abbe <__swsetup_r+0x4a>
 800abac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800abb0:	4299      	cmp	r1, r3
 800abb2:	d002      	beq.n	800abba <__swsetup_r+0x46>
 800abb4:	4628      	mov	r0, r5
 800abb6:	f000 ff33 	bl	800ba20 <_free_r>
 800abba:	2300      	movs	r3, #0
 800abbc:	6363      	str	r3, [r4, #52]	@ 0x34
 800abbe:	89a3      	ldrh	r3, [r4, #12]
 800abc0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800abc4:	81a3      	strh	r3, [r4, #12]
 800abc6:	2300      	movs	r3, #0
 800abc8:	6063      	str	r3, [r4, #4]
 800abca:	6923      	ldr	r3, [r4, #16]
 800abcc:	6023      	str	r3, [r4, #0]
 800abce:	89a3      	ldrh	r3, [r4, #12]
 800abd0:	f043 0308 	orr.w	r3, r3, #8
 800abd4:	81a3      	strh	r3, [r4, #12]
 800abd6:	6923      	ldr	r3, [r4, #16]
 800abd8:	b94b      	cbnz	r3, 800abee <__swsetup_r+0x7a>
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800abe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abe4:	d003      	beq.n	800abee <__swsetup_r+0x7a>
 800abe6:	4621      	mov	r1, r4
 800abe8:	4628      	mov	r0, r5
 800abea:	f002 fa2f 	bl	800d04c <__smakebuf_r>
 800abee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abf2:	f013 0201 	ands.w	r2, r3, #1
 800abf6:	d00a      	beq.n	800ac0e <__swsetup_r+0x9a>
 800abf8:	2200      	movs	r2, #0
 800abfa:	60a2      	str	r2, [r4, #8]
 800abfc:	6962      	ldr	r2, [r4, #20]
 800abfe:	4252      	negs	r2, r2
 800ac00:	61a2      	str	r2, [r4, #24]
 800ac02:	6922      	ldr	r2, [r4, #16]
 800ac04:	b942      	cbnz	r2, 800ac18 <__swsetup_r+0xa4>
 800ac06:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac0a:	d1c5      	bne.n	800ab98 <__swsetup_r+0x24>
 800ac0c:	bd38      	pop	{r3, r4, r5, pc}
 800ac0e:	0799      	lsls	r1, r3, #30
 800ac10:	bf58      	it	pl
 800ac12:	6962      	ldrpl	r2, [r4, #20]
 800ac14:	60a2      	str	r2, [r4, #8]
 800ac16:	e7f4      	b.n	800ac02 <__swsetup_r+0x8e>
 800ac18:	2000      	movs	r0, #0
 800ac1a:	e7f7      	b.n	800ac0c <__swsetup_r+0x98>
 800ac1c:	20000188 	.word	0x20000188

0800ac20 <memset>:
 800ac20:	4402      	add	r2, r0
 800ac22:	4603      	mov	r3, r0
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d100      	bne.n	800ac2a <memset+0xa>
 800ac28:	4770      	bx	lr
 800ac2a:	f803 1b01 	strb.w	r1, [r3], #1
 800ac2e:	e7f9      	b.n	800ac24 <memset+0x4>

0800ac30 <strncmp>:
 800ac30:	b510      	push	{r4, lr}
 800ac32:	b16a      	cbz	r2, 800ac50 <strncmp+0x20>
 800ac34:	3901      	subs	r1, #1
 800ac36:	1884      	adds	r4, r0, r2
 800ac38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac3c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ac40:	429a      	cmp	r2, r3
 800ac42:	d103      	bne.n	800ac4c <strncmp+0x1c>
 800ac44:	42a0      	cmp	r0, r4
 800ac46:	d001      	beq.n	800ac4c <strncmp+0x1c>
 800ac48:	2a00      	cmp	r2, #0
 800ac4a:	d1f5      	bne.n	800ac38 <strncmp+0x8>
 800ac4c:	1ad0      	subs	r0, r2, r3
 800ac4e:	bd10      	pop	{r4, pc}
 800ac50:	4610      	mov	r0, r2
 800ac52:	e7fc      	b.n	800ac4e <strncmp+0x1e>

0800ac54 <_localeconv_r>:
 800ac54:	4800      	ldr	r0, [pc, #0]	@ (800ac58 <_localeconv_r+0x4>)
 800ac56:	4770      	bx	lr
 800ac58:	2000010c 	.word	0x2000010c

0800ac5c <_close_r>:
 800ac5c:	b538      	push	{r3, r4, r5, lr}
 800ac5e:	4d06      	ldr	r5, [pc, #24]	@ (800ac78 <_close_r+0x1c>)
 800ac60:	2300      	movs	r3, #0
 800ac62:	4604      	mov	r4, r0
 800ac64:	4608      	mov	r0, r1
 800ac66:	602b      	str	r3, [r5, #0]
 800ac68:	f7f6 ff34 	bl	8001ad4 <_close>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d102      	bne.n	800ac76 <_close_r+0x1a>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	b103      	cbz	r3, 800ac76 <_close_r+0x1a>
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	20004e38 	.word	0x20004e38

0800ac7c <_lseek_r>:
 800ac7c:	b538      	push	{r3, r4, r5, lr}
 800ac7e:	4d07      	ldr	r5, [pc, #28]	@ (800ac9c <_lseek_r+0x20>)
 800ac80:	4604      	mov	r4, r0
 800ac82:	4608      	mov	r0, r1
 800ac84:	4611      	mov	r1, r2
 800ac86:	2200      	movs	r2, #0
 800ac88:	602a      	str	r2, [r5, #0]
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	f7f6 ff49 	bl	8001b22 <_lseek>
 800ac90:	1c43      	adds	r3, r0, #1
 800ac92:	d102      	bne.n	800ac9a <_lseek_r+0x1e>
 800ac94:	682b      	ldr	r3, [r5, #0]
 800ac96:	b103      	cbz	r3, 800ac9a <_lseek_r+0x1e>
 800ac98:	6023      	str	r3, [r4, #0]
 800ac9a:	bd38      	pop	{r3, r4, r5, pc}
 800ac9c:	20004e38 	.word	0x20004e38

0800aca0 <_read_r>:
 800aca0:	b538      	push	{r3, r4, r5, lr}
 800aca2:	4d07      	ldr	r5, [pc, #28]	@ (800acc0 <_read_r+0x20>)
 800aca4:	4604      	mov	r4, r0
 800aca6:	4608      	mov	r0, r1
 800aca8:	4611      	mov	r1, r2
 800acaa:	2200      	movs	r2, #0
 800acac:	602a      	str	r2, [r5, #0]
 800acae:	461a      	mov	r2, r3
 800acb0:	f7f6 fed7 	bl	8001a62 <_read>
 800acb4:	1c43      	adds	r3, r0, #1
 800acb6:	d102      	bne.n	800acbe <_read_r+0x1e>
 800acb8:	682b      	ldr	r3, [r5, #0]
 800acba:	b103      	cbz	r3, 800acbe <_read_r+0x1e>
 800acbc:	6023      	str	r3, [r4, #0]
 800acbe:	bd38      	pop	{r3, r4, r5, pc}
 800acc0:	20004e38 	.word	0x20004e38

0800acc4 <_write_r>:
 800acc4:	b538      	push	{r3, r4, r5, lr}
 800acc6:	4d07      	ldr	r5, [pc, #28]	@ (800ace4 <_write_r+0x20>)
 800acc8:	4604      	mov	r4, r0
 800acca:	4608      	mov	r0, r1
 800accc:	4611      	mov	r1, r2
 800acce:	2200      	movs	r2, #0
 800acd0:	602a      	str	r2, [r5, #0]
 800acd2:	461a      	mov	r2, r3
 800acd4:	f7f6 fee2 	bl	8001a9c <_write>
 800acd8:	1c43      	adds	r3, r0, #1
 800acda:	d102      	bne.n	800ace2 <_write_r+0x1e>
 800acdc:	682b      	ldr	r3, [r5, #0]
 800acde:	b103      	cbz	r3, 800ace2 <_write_r+0x1e>
 800ace0:	6023      	str	r3, [r4, #0]
 800ace2:	bd38      	pop	{r3, r4, r5, pc}
 800ace4:	20004e38 	.word	0x20004e38

0800ace8 <__errno>:
 800ace8:	4b01      	ldr	r3, [pc, #4]	@ (800acf0 <__errno+0x8>)
 800acea:	6818      	ldr	r0, [r3, #0]
 800acec:	4770      	bx	lr
 800acee:	bf00      	nop
 800acf0:	20000188 	.word	0x20000188

0800acf4 <__libc_init_array>:
 800acf4:	b570      	push	{r4, r5, r6, lr}
 800acf6:	4d0d      	ldr	r5, [pc, #52]	@ (800ad2c <__libc_init_array+0x38>)
 800acf8:	4c0d      	ldr	r4, [pc, #52]	@ (800ad30 <__libc_init_array+0x3c>)
 800acfa:	1b64      	subs	r4, r4, r5
 800acfc:	10a4      	asrs	r4, r4, #2
 800acfe:	2600      	movs	r6, #0
 800ad00:	42a6      	cmp	r6, r4
 800ad02:	d109      	bne.n	800ad18 <__libc_init_array+0x24>
 800ad04:	4d0b      	ldr	r5, [pc, #44]	@ (800ad34 <__libc_init_array+0x40>)
 800ad06:	4c0c      	ldr	r4, [pc, #48]	@ (800ad38 <__libc_init_array+0x44>)
 800ad08:	f002 fa9e 	bl	800d248 <_init>
 800ad0c:	1b64      	subs	r4, r4, r5
 800ad0e:	10a4      	asrs	r4, r4, #2
 800ad10:	2600      	movs	r6, #0
 800ad12:	42a6      	cmp	r6, r4
 800ad14:	d105      	bne.n	800ad22 <__libc_init_array+0x2e>
 800ad16:	bd70      	pop	{r4, r5, r6, pc}
 800ad18:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad1c:	4798      	blx	r3
 800ad1e:	3601      	adds	r6, #1
 800ad20:	e7ee      	b.n	800ad00 <__libc_init_array+0xc>
 800ad22:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad26:	4798      	blx	r3
 800ad28:	3601      	adds	r6, #1
 800ad2a:	e7f2      	b.n	800ad12 <__libc_init_array+0x1e>
 800ad2c:	0800d764 	.word	0x0800d764
 800ad30:	0800d764 	.word	0x0800d764
 800ad34:	0800d764 	.word	0x0800d764
 800ad38:	0800d768 	.word	0x0800d768

0800ad3c <__retarget_lock_init_recursive>:
 800ad3c:	4770      	bx	lr

0800ad3e <__retarget_lock_acquire_recursive>:
 800ad3e:	4770      	bx	lr

0800ad40 <__retarget_lock_release_recursive>:
 800ad40:	4770      	bx	lr

0800ad42 <memcpy>:
 800ad42:	440a      	add	r2, r1
 800ad44:	4291      	cmp	r1, r2
 800ad46:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad4a:	d100      	bne.n	800ad4e <memcpy+0xc>
 800ad4c:	4770      	bx	lr
 800ad4e:	b510      	push	{r4, lr}
 800ad50:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad54:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad58:	4291      	cmp	r1, r2
 800ad5a:	d1f9      	bne.n	800ad50 <memcpy+0xe>
 800ad5c:	bd10      	pop	{r4, pc}
	...

0800ad60 <nan>:
 800ad60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ad68 <nan+0x8>
 800ad64:	4770      	bx	lr
 800ad66:	bf00      	nop
 800ad68:	00000000 	.word	0x00000000
 800ad6c:	7ff80000 	.word	0x7ff80000

0800ad70 <quorem>:
 800ad70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad74:	6903      	ldr	r3, [r0, #16]
 800ad76:	690c      	ldr	r4, [r1, #16]
 800ad78:	42a3      	cmp	r3, r4
 800ad7a:	4607      	mov	r7, r0
 800ad7c:	db7e      	blt.n	800ae7c <quorem+0x10c>
 800ad7e:	3c01      	subs	r4, #1
 800ad80:	f101 0814 	add.w	r8, r1, #20
 800ad84:	00a3      	lsls	r3, r4, #2
 800ad86:	f100 0514 	add.w	r5, r0, #20
 800ad8a:	9300      	str	r3, [sp, #0]
 800ad8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad90:	9301      	str	r3, [sp, #4]
 800ad92:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ada2:	fbb2 f6f3 	udiv	r6, r2, r3
 800ada6:	d32e      	bcc.n	800ae06 <quorem+0x96>
 800ada8:	f04f 0a00 	mov.w	sl, #0
 800adac:	46c4      	mov	ip, r8
 800adae:	46ae      	mov	lr, r5
 800adb0:	46d3      	mov	fp, sl
 800adb2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800adb6:	b298      	uxth	r0, r3
 800adb8:	fb06 a000 	mla	r0, r6, r0, sl
 800adbc:	0c02      	lsrs	r2, r0, #16
 800adbe:	0c1b      	lsrs	r3, r3, #16
 800adc0:	fb06 2303 	mla	r3, r6, r3, r2
 800adc4:	f8de 2000 	ldr.w	r2, [lr]
 800adc8:	b280      	uxth	r0, r0
 800adca:	b292      	uxth	r2, r2
 800adcc:	1a12      	subs	r2, r2, r0
 800adce:	445a      	add	r2, fp
 800add0:	f8de 0000 	ldr.w	r0, [lr]
 800add4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800add8:	b29b      	uxth	r3, r3
 800adda:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800adde:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ade2:	b292      	uxth	r2, r2
 800ade4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ade8:	45e1      	cmp	r9, ip
 800adea:	f84e 2b04 	str.w	r2, [lr], #4
 800adee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800adf2:	d2de      	bcs.n	800adb2 <quorem+0x42>
 800adf4:	9b00      	ldr	r3, [sp, #0]
 800adf6:	58eb      	ldr	r3, [r5, r3]
 800adf8:	b92b      	cbnz	r3, 800ae06 <quorem+0x96>
 800adfa:	9b01      	ldr	r3, [sp, #4]
 800adfc:	3b04      	subs	r3, #4
 800adfe:	429d      	cmp	r5, r3
 800ae00:	461a      	mov	r2, r3
 800ae02:	d32f      	bcc.n	800ae64 <quorem+0xf4>
 800ae04:	613c      	str	r4, [r7, #16]
 800ae06:	4638      	mov	r0, r7
 800ae08:	f001 fd12 	bl	800c830 <__mcmp>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	db25      	blt.n	800ae5c <quorem+0xec>
 800ae10:	4629      	mov	r1, r5
 800ae12:	2000      	movs	r0, #0
 800ae14:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae18:	f8d1 c000 	ldr.w	ip, [r1]
 800ae1c:	fa1f fe82 	uxth.w	lr, r2
 800ae20:	fa1f f38c 	uxth.w	r3, ip
 800ae24:	eba3 030e 	sub.w	r3, r3, lr
 800ae28:	4403      	add	r3, r0
 800ae2a:	0c12      	lsrs	r2, r2, #16
 800ae2c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae30:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae3a:	45c1      	cmp	r9, r8
 800ae3c:	f841 3b04 	str.w	r3, [r1], #4
 800ae40:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae44:	d2e6      	bcs.n	800ae14 <quorem+0xa4>
 800ae46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae4e:	b922      	cbnz	r2, 800ae5a <quorem+0xea>
 800ae50:	3b04      	subs	r3, #4
 800ae52:	429d      	cmp	r5, r3
 800ae54:	461a      	mov	r2, r3
 800ae56:	d30b      	bcc.n	800ae70 <quorem+0x100>
 800ae58:	613c      	str	r4, [r7, #16]
 800ae5a:	3601      	adds	r6, #1
 800ae5c:	4630      	mov	r0, r6
 800ae5e:	b003      	add	sp, #12
 800ae60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae64:	6812      	ldr	r2, [r2, #0]
 800ae66:	3b04      	subs	r3, #4
 800ae68:	2a00      	cmp	r2, #0
 800ae6a:	d1cb      	bne.n	800ae04 <quorem+0x94>
 800ae6c:	3c01      	subs	r4, #1
 800ae6e:	e7c6      	b.n	800adfe <quorem+0x8e>
 800ae70:	6812      	ldr	r2, [r2, #0]
 800ae72:	3b04      	subs	r3, #4
 800ae74:	2a00      	cmp	r2, #0
 800ae76:	d1ef      	bne.n	800ae58 <quorem+0xe8>
 800ae78:	3c01      	subs	r4, #1
 800ae7a:	e7ea      	b.n	800ae52 <quorem+0xe2>
 800ae7c:	2000      	movs	r0, #0
 800ae7e:	e7ee      	b.n	800ae5e <quorem+0xee>

0800ae80 <_dtoa_r>:
 800ae80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae84:	69c7      	ldr	r7, [r0, #28]
 800ae86:	b097      	sub	sp, #92	@ 0x5c
 800ae88:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ae8c:	ec55 4b10 	vmov	r4, r5, d0
 800ae90:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ae92:	9107      	str	r1, [sp, #28]
 800ae94:	4681      	mov	r9, r0
 800ae96:	920c      	str	r2, [sp, #48]	@ 0x30
 800ae98:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae9a:	b97f      	cbnz	r7, 800aebc <_dtoa_r+0x3c>
 800ae9c:	2010      	movs	r0, #16
 800ae9e:	f001 f943 	bl	800c128 <malloc>
 800aea2:	4602      	mov	r2, r0
 800aea4:	f8c9 001c 	str.w	r0, [r9, #28]
 800aea8:	b920      	cbnz	r0, 800aeb4 <_dtoa_r+0x34>
 800aeaa:	4ba9      	ldr	r3, [pc, #676]	@ (800b150 <_dtoa_r+0x2d0>)
 800aeac:	21ef      	movs	r1, #239	@ 0xef
 800aeae:	48a9      	ldr	r0, [pc, #676]	@ (800b154 <_dtoa_r+0x2d4>)
 800aeb0:	f002 f93a 	bl	800d128 <__assert_func>
 800aeb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aeb8:	6007      	str	r7, [r0, #0]
 800aeba:	60c7      	str	r7, [r0, #12]
 800aebc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aec0:	6819      	ldr	r1, [r3, #0]
 800aec2:	b159      	cbz	r1, 800aedc <_dtoa_r+0x5c>
 800aec4:	685a      	ldr	r2, [r3, #4]
 800aec6:	604a      	str	r2, [r1, #4]
 800aec8:	2301      	movs	r3, #1
 800aeca:	4093      	lsls	r3, r2
 800aecc:	608b      	str	r3, [r1, #8]
 800aece:	4648      	mov	r0, r9
 800aed0:	f001 fa32 	bl	800c338 <_Bfree>
 800aed4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aed8:	2200      	movs	r2, #0
 800aeda:	601a      	str	r2, [r3, #0]
 800aedc:	1e2b      	subs	r3, r5, #0
 800aede:	bfb9      	ittee	lt
 800aee0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aee4:	9305      	strlt	r3, [sp, #20]
 800aee6:	2300      	movge	r3, #0
 800aee8:	6033      	strge	r3, [r6, #0]
 800aeea:	9f05      	ldr	r7, [sp, #20]
 800aeec:	4b9a      	ldr	r3, [pc, #616]	@ (800b158 <_dtoa_r+0x2d8>)
 800aeee:	bfbc      	itt	lt
 800aef0:	2201      	movlt	r2, #1
 800aef2:	6032      	strlt	r2, [r6, #0]
 800aef4:	43bb      	bics	r3, r7
 800aef6:	d112      	bne.n	800af1e <_dtoa_r+0x9e>
 800aef8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aefa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aefe:	6013      	str	r3, [r2, #0]
 800af00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af04:	4323      	orrs	r3, r4
 800af06:	f000 855a 	beq.w	800b9be <_dtoa_r+0xb3e>
 800af0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af0c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b16c <_dtoa_r+0x2ec>
 800af10:	2b00      	cmp	r3, #0
 800af12:	f000 855c 	beq.w	800b9ce <_dtoa_r+0xb4e>
 800af16:	f10a 0303 	add.w	r3, sl, #3
 800af1a:	f000 bd56 	b.w	800b9ca <_dtoa_r+0xb4a>
 800af1e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800af22:	2200      	movs	r2, #0
 800af24:	ec51 0b17 	vmov	r0, r1, d7
 800af28:	2300      	movs	r3, #0
 800af2a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800af2e:	f7f5 fdeb 	bl	8000b08 <__aeabi_dcmpeq>
 800af32:	4680      	mov	r8, r0
 800af34:	b158      	cbz	r0, 800af4e <_dtoa_r+0xce>
 800af36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800af38:	2301      	movs	r3, #1
 800af3a:	6013      	str	r3, [r2, #0]
 800af3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af3e:	b113      	cbz	r3, 800af46 <_dtoa_r+0xc6>
 800af40:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800af42:	4b86      	ldr	r3, [pc, #536]	@ (800b15c <_dtoa_r+0x2dc>)
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b170 <_dtoa_r+0x2f0>
 800af4a:	f000 bd40 	b.w	800b9ce <_dtoa_r+0xb4e>
 800af4e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800af52:	aa14      	add	r2, sp, #80	@ 0x50
 800af54:	a915      	add	r1, sp, #84	@ 0x54
 800af56:	4648      	mov	r0, r9
 800af58:	f001 fd8a 	bl	800ca70 <__d2b>
 800af5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800af60:	9002      	str	r0, [sp, #8]
 800af62:	2e00      	cmp	r6, #0
 800af64:	d078      	beq.n	800b058 <_dtoa_r+0x1d8>
 800af66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af68:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800af6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800af78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800af7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800af80:	4619      	mov	r1, r3
 800af82:	2200      	movs	r2, #0
 800af84:	4b76      	ldr	r3, [pc, #472]	@ (800b160 <_dtoa_r+0x2e0>)
 800af86:	f7f5 f99f 	bl	80002c8 <__aeabi_dsub>
 800af8a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b138 <_dtoa_r+0x2b8>)
 800af8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af90:	f7f5 fb52 	bl	8000638 <__aeabi_dmul>
 800af94:	a36a      	add	r3, pc, #424	@ (adr r3, 800b140 <_dtoa_r+0x2c0>)
 800af96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af9a:	f7f5 f997 	bl	80002cc <__adddf3>
 800af9e:	4604      	mov	r4, r0
 800afa0:	4630      	mov	r0, r6
 800afa2:	460d      	mov	r5, r1
 800afa4:	f7f5 fade 	bl	8000564 <__aeabi_i2d>
 800afa8:	a367      	add	r3, pc, #412	@ (adr r3, 800b148 <_dtoa_r+0x2c8>)
 800afaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afae:	f7f5 fb43 	bl	8000638 <__aeabi_dmul>
 800afb2:	4602      	mov	r2, r0
 800afb4:	460b      	mov	r3, r1
 800afb6:	4620      	mov	r0, r4
 800afb8:	4629      	mov	r1, r5
 800afba:	f7f5 f987 	bl	80002cc <__adddf3>
 800afbe:	4604      	mov	r4, r0
 800afc0:	460d      	mov	r5, r1
 800afc2:	f7f5 fde9 	bl	8000b98 <__aeabi_d2iz>
 800afc6:	2200      	movs	r2, #0
 800afc8:	4607      	mov	r7, r0
 800afca:	2300      	movs	r3, #0
 800afcc:	4620      	mov	r0, r4
 800afce:	4629      	mov	r1, r5
 800afd0:	f7f5 fda4 	bl	8000b1c <__aeabi_dcmplt>
 800afd4:	b140      	cbz	r0, 800afe8 <_dtoa_r+0x168>
 800afd6:	4638      	mov	r0, r7
 800afd8:	f7f5 fac4 	bl	8000564 <__aeabi_i2d>
 800afdc:	4622      	mov	r2, r4
 800afde:	462b      	mov	r3, r5
 800afe0:	f7f5 fd92 	bl	8000b08 <__aeabi_dcmpeq>
 800afe4:	b900      	cbnz	r0, 800afe8 <_dtoa_r+0x168>
 800afe6:	3f01      	subs	r7, #1
 800afe8:	2f16      	cmp	r7, #22
 800afea:	d852      	bhi.n	800b092 <_dtoa_r+0x212>
 800afec:	4b5d      	ldr	r3, [pc, #372]	@ (800b164 <_dtoa_r+0x2e4>)
 800afee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800affa:	f7f5 fd8f 	bl	8000b1c <__aeabi_dcmplt>
 800affe:	2800      	cmp	r0, #0
 800b000:	d049      	beq.n	800b096 <_dtoa_r+0x216>
 800b002:	3f01      	subs	r7, #1
 800b004:	2300      	movs	r3, #0
 800b006:	9310      	str	r3, [sp, #64]	@ 0x40
 800b008:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b00a:	1b9b      	subs	r3, r3, r6
 800b00c:	1e5a      	subs	r2, r3, #1
 800b00e:	bf45      	ittet	mi
 800b010:	f1c3 0301 	rsbmi	r3, r3, #1
 800b014:	9300      	strmi	r3, [sp, #0]
 800b016:	2300      	movpl	r3, #0
 800b018:	2300      	movmi	r3, #0
 800b01a:	9206      	str	r2, [sp, #24]
 800b01c:	bf54      	ite	pl
 800b01e:	9300      	strpl	r3, [sp, #0]
 800b020:	9306      	strmi	r3, [sp, #24]
 800b022:	2f00      	cmp	r7, #0
 800b024:	db39      	blt.n	800b09a <_dtoa_r+0x21a>
 800b026:	9b06      	ldr	r3, [sp, #24]
 800b028:	970d      	str	r7, [sp, #52]	@ 0x34
 800b02a:	443b      	add	r3, r7
 800b02c:	9306      	str	r3, [sp, #24]
 800b02e:	2300      	movs	r3, #0
 800b030:	9308      	str	r3, [sp, #32]
 800b032:	9b07      	ldr	r3, [sp, #28]
 800b034:	2b09      	cmp	r3, #9
 800b036:	d863      	bhi.n	800b100 <_dtoa_r+0x280>
 800b038:	2b05      	cmp	r3, #5
 800b03a:	bfc4      	itt	gt
 800b03c:	3b04      	subgt	r3, #4
 800b03e:	9307      	strgt	r3, [sp, #28]
 800b040:	9b07      	ldr	r3, [sp, #28]
 800b042:	f1a3 0302 	sub.w	r3, r3, #2
 800b046:	bfcc      	ite	gt
 800b048:	2400      	movgt	r4, #0
 800b04a:	2401      	movle	r4, #1
 800b04c:	2b03      	cmp	r3, #3
 800b04e:	d863      	bhi.n	800b118 <_dtoa_r+0x298>
 800b050:	e8df f003 	tbb	[pc, r3]
 800b054:	2b375452 	.word	0x2b375452
 800b058:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b05c:	441e      	add	r6, r3
 800b05e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b062:	2b20      	cmp	r3, #32
 800b064:	bfc1      	itttt	gt
 800b066:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b06a:	409f      	lslgt	r7, r3
 800b06c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b070:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b074:	bfd6      	itet	le
 800b076:	f1c3 0320 	rsble	r3, r3, #32
 800b07a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b07e:	fa04 f003 	lslle.w	r0, r4, r3
 800b082:	f7f5 fa5f 	bl	8000544 <__aeabi_ui2d>
 800b086:	2201      	movs	r2, #1
 800b088:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b08c:	3e01      	subs	r6, #1
 800b08e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b090:	e776      	b.n	800af80 <_dtoa_r+0x100>
 800b092:	2301      	movs	r3, #1
 800b094:	e7b7      	b.n	800b006 <_dtoa_r+0x186>
 800b096:	9010      	str	r0, [sp, #64]	@ 0x40
 800b098:	e7b6      	b.n	800b008 <_dtoa_r+0x188>
 800b09a:	9b00      	ldr	r3, [sp, #0]
 800b09c:	1bdb      	subs	r3, r3, r7
 800b09e:	9300      	str	r3, [sp, #0]
 800b0a0:	427b      	negs	r3, r7
 800b0a2:	9308      	str	r3, [sp, #32]
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b0a8:	e7c3      	b.n	800b032 <_dtoa_r+0x1b2>
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b0b0:	eb07 0b03 	add.w	fp, r7, r3
 800b0b4:	f10b 0301 	add.w	r3, fp, #1
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	9303      	str	r3, [sp, #12]
 800b0bc:	bfb8      	it	lt
 800b0be:	2301      	movlt	r3, #1
 800b0c0:	e006      	b.n	800b0d0 <_dtoa_r+0x250>
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	dd28      	ble.n	800b11e <_dtoa_r+0x29e>
 800b0cc:	469b      	mov	fp, r3
 800b0ce:	9303      	str	r3, [sp, #12]
 800b0d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	2204      	movs	r2, #4
 800b0d8:	f102 0514 	add.w	r5, r2, #20
 800b0dc:	429d      	cmp	r5, r3
 800b0de:	d926      	bls.n	800b12e <_dtoa_r+0x2ae>
 800b0e0:	6041      	str	r1, [r0, #4]
 800b0e2:	4648      	mov	r0, r9
 800b0e4:	f001 f8e8 	bl	800c2b8 <_Balloc>
 800b0e8:	4682      	mov	sl, r0
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	d142      	bne.n	800b174 <_dtoa_r+0x2f4>
 800b0ee:	4b1e      	ldr	r3, [pc, #120]	@ (800b168 <_dtoa_r+0x2e8>)
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b0f6:	e6da      	b.n	800aeae <_dtoa_r+0x2e>
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	e7e3      	b.n	800b0c4 <_dtoa_r+0x244>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	e7d5      	b.n	800b0ac <_dtoa_r+0x22c>
 800b100:	2401      	movs	r4, #1
 800b102:	2300      	movs	r3, #0
 800b104:	9307      	str	r3, [sp, #28]
 800b106:	9409      	str	r4, [sp, #36]	@ 0x24
 800b108:	f04f 3bff 	mov.w	fp, #4294967295
 800b10c:	2200      	movs	r2, #0
 800b10e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b112:	2312      	movs	r3, #18
 800b114:	920c      	str	r2, [sp, #48]	@ 0x30
 800b116:	e7db      	b.n	800b0d0 <_dtoa_r+0x250>
 800b118:	2301      	movs	r3, #1
 800b11a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b11c:	e7f4      	b.n	800b108 <_dtoa_r+0x288>
 800b11e:	f04f 0b01 	mov.w	fp, #1
 800b122:	f8cd b00c 	str.w	fp, [sp, #12]
 800b126:	465b      	mov	r3, fp
 800b128:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b12c:	e7d0      	b.n	800b0d0 <_dtoa_r+0x250>
 800b12e:	3101      	adds	r1, #1
 800b130:	0052      	lsls	r2, r2, #1
 800b132:	e7d1      	b.n	800b0d8 <_dtoa_r+0x258>
 800b134:	f3af 8000 	nop.w
 800b138:	636f4361 	.word	0x636f4361
 800b13c:	3fd287a7 	.word	0x3fd287a7
 800b140:	8b60c8b3 	.word	0x8b60c8b3
 800b144:	3fc68a28 	.word	0x3fc68a28
 800b148:	509f79fb 	.word	0x509f79fb
 800b14c:	3fd34413 	.word	0x3fd34413
 800b150:	0800d37f 	.word	0x0800d37f
 800b154:	0800d396 	.word	0x0800d396
 800b158:	7ff00000 	.word	0x7ff00000
 800b15c:	0800d347 	.word	0x0800d347
 800b160:	3ff80000 	.word	0x3ff80000
 800b164:	0800d590 	.word	0x0800d590
 800b168:	0800d3ee 	.word	0x0800d3ee
 800b16c:	0800d37b 	.word	0x0800d37b
 800b170:	0800d346 	.word	0x0800d346
 800b174:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b178:	6018      	str	r0, [r3, #0]
 800b17a:	9b03      	ldr	r3, [sp, #12]
 800b17c:	2b0e      	cmp	r3, #14
 800b17e:	f200 80a1 	bhi.w	800b2c4 <_dtoa_r+0x444>
 800b182:	2c00      	cmp	r4, #0
 800b184:	f000 809e 	beq.w	800b2c4 <_dtoa_r+0x444>
 800b188:	2f00      	cmp	r7, #0
 800b18a:	dd33      	ble.n	800b1f4 <_dtoa_r+0x374>
 800b18c:	4b9c      	ldr	r3, [pc, #624]	@ (800b400 <_dtoa_r+0x580>)
 800b18e:	f007 020f 	and.w	r2, r7, #15
 800b192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b196:	ed93 7b00 	vldr	d7, [r3]
 800b19a:	05f8      	lsls	r0, r7, #23
 800b19c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b1a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b1a4:	d516      	bpl.n	800b1d4 <_dtoa_r+0x354>
 800b1a6:	4b97      	ldr	r3, [pc, #604]	@ (800b404 <_dtoa_r+0x584>)
 800b1a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b1ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1b0:	f7f5 fb6c 	bl	800088c <__aeabi_ddiv>
 800b1b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1b8:	f004 040f 	and.w	r4, r4, #15
 800b1bc:	2603      	movs	r6, #3
 800b1be:	4d91      	ldr	r5, [pc, #580]	@ (800b404 <_dtoa_r+0x584>)
 800b1c0:	b954      	cbnz	r4, 800b1d8 <_dtoa_r+0x358>
 800b1c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b1c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1ca:	f7f5 fb5f 	bl	800088c <__aeabi_ddiv>
 800b1ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1d2:	e028      	b.n	800b226 <_dtoa_r+0x3a6>
 800b1d4:	2602      	movs	r6, #2
 800b1d6:	e7f2      	b.n	800b1be <_dtoa_r+0x33e>
 800b1d8:	07e1      	lsls	r1, r4, #31
 800b1da:	d508      	bpl.n	800b1ee <_dtoa_r+0x36e>
 800b1dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b1e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b1e4:	f7f5 fa28 	bl	8000638 <__aeabi_dmul>
 800b1e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b1ec:	3601      	adds	r6, #1
 800b1ee:	1064      	asrs	r4, r4, #1
 800b1f0:	3508      	adds	r5, #8
 800b1f2:	e7e5      	b.n	800b1c0 <_dtoa_r+0x340>
 800b1f4:	f000 80af 	beq.w	800b356 <_dtoa_r+0x4d6>
 800b1f8:	427c      	negs	r4, r7
 800b1fa:	4b81      	ldr	r3, [pc, #516]	@ (800b400 <_dtoa_r+0x580>)
 800b1fc:	4d81      	ldr	r5, [pc, #516]	@ (800b404 <_dtoa_r+0x584>)
 800b1fe:	f004 020f 	and.w	r2, r4, #15
 800b202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b20e:	f7f5 fa13 	bl	8000638 <__aeabi_dmul>
 800b212:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b216:	1124      	asrs	r4, r4, #4
 800b218:	2300      	movs	r3, #0
 800b21a:	2602      	movs	r6, #2
 800b21c:	2c00      	cmp	r4, #0
 800b21e:	f040 808f 	bne.w	800b340 <_dtoa_r+0x4c0>
 800b222:	2b00      	cmp	r3, #0
 800b224:	d1d3      	bne.n	800b1ce <_dtoa_r+0x34e>
 800b226:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b228:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	f000 8094 	beq.w	800b35a <_dtoa_r+0x4da>
 800b232:	4b75      	ldr	r3, [pc, #468]	@ (800b408 <_dtoa_r+0x588>)
 800b234:	2200      	movs	r2, #0
 800b236:	4620      	mov	r0, r4
 800b238:	4629      	mov	r1, r5
 800b23a:	f7f5 fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800b23e:	2800      	cmp	r0, #0
 800b240:	f000 808b 	beq.w	800b35a <_dtoa_r+0x4da>
 800b244:	9b03      	ldr	r3, [sp, #12]
 800b246:	2b00      	cmp	r3, #0
 800b248:	f000 8087 	beq.w	800b35a <_dtoa_r+0x4da>
 800b24c:	f1bb 0f00 	cmp.w	fp, #0
 800b250:	dd34      	ble.n	800b2bc <_dtoa_r+0x43c>
 800b252:	4620      	mov	r0, r4
 800b254:	4b6d      	ldr	r3, [pc, #436]	@ (800b40c <_dtoa_r+0x58c>)
 800b256:	2200      	movs	r2, #0
 800b258:	4629      	mov	r1, r5
 800b25a:	f7f5 f9ed 	bl	8000638 <__aeabi_dmul>
 800b25e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b262:	f107 38ff 	add.w	r8, r7, #4294967295
 800b266:	3601      	adds	r6, #1
 800b268:	465c      	mov	r4, fp
 800b26a:	4630      	mov	r0, r6
 800b26c:	f7f5 f97a 	bl	8000564 <__aeabi_i2d>
 800b270:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b274:	f7f5 f9e0 	bl	8000638 <__aeabi_dmul>
 800b278:	4b65      	ldr	r3, [pc, #404]	@ (800b410 <_dtoa_r+0x590>)
 800b27a:	2200      	movs	r2, #0
 800b27c:	f7f5 f826 	bl	80002cc <__adddf3>
 800b280:	4605      	mov	r5, r0
 800b282:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b286:	2c00      	cmp	r4, #0
 800b288:	d16a      	bne.n	800b360 <_dtoa_r+0x4e0>
 800b28a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b28e:	4b61      	ldr	r3, [pc, #388]	@ (800b414 <_dtoa_r+0x594>)
 800b290:	2200      	movs	r2, #0
 800b292:	f7f5 f819 	bl	80002c8 <__aeabi_dsub>
 800b296:	4602      	mov	r2, r0
 800b298:	460b      	mov	r3, r1
 800b29a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b29e:	462a      	mov	r2, r5
 800b2a0:	4633      	mov	r3, r6
 800b2a2:	f7f5 fc59 	bl	8000b58 <__aeabi_dcmpgt>
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	f040 8298 	bne.w	800b7dc <_dtoa_r+0x95c>
 800b2ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2b0:	462a      	mov	r2, r5
 800b2b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b2b6:	f7f5 fc31 	bl	8000b1c <__aeabi_dcmplt>
 800b2ba:	bb38      	cbnz	r0, 800b30c <_dtoa_r+0x48c>
 800b2bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b2c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b2c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	f2c0 8157 	blt.w	800b57a <_dtoa_r+0x6fa>
 800b2cc:	2f0e      	cmp	r7, #14
 800b2ce:	f300 8154 	bgt.w	800b57a <_dtoa_r+0x6fa>
 800b2d2:	4b4b      	ldr	r3, [pc, #300]	@ (800b400 <_dtoa_r+0x580>)
 800b2d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b2d8:	ed93 7b00 	vldr	d7, [r3]
 800b2dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	ed8d 7b00 	vstr	d7, [sp]
 800b2e4:	f280 80e5 	bge.w	800b4b2 <_dtoa_r+0x632>
 800b2e8:	9b03      	ldr	r3, [sp, #12]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	f300 80e1 	bgt.w	800b4b2 <_dtoa_r+0x632>
 800b2f0:	d10c      	bne.n	800b30c <_dtoa_r+0x48c>
 800b2f2:	4b48      	ldr	r3, [pc, #288]	@ (800b414 <_dtoa_r+0x594>)
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	ec51 0b17 	vmov	r0, r1, d7
 800b2fa:	f7f5 f99d 	bl	8000638 <__aeabi_dmul>
 800b2fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b302:	f7f5 fc1f 	bl	8000b44 <__aeabi_dcmpge>
 800b306:	2800      	cmp	r0, #0
 800b308:	f000 8266 	beq.w	800b7d8 <_dtoa_r+0x958>
 800b30c:	2400      	movs	r4, #0
 800b30e:	4625      	mov	r5, r4
 800b310:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b312:	4656      	mov	r6, sl
 800b314:	ea6f 0803 	mvn.w	r8, r3
 800b318:	2700      	movs	r7, #0
 800b31a:	4621      	mov	r1, r4
 800b31c:	4648      	mov	r0, r9
 800b31e:	f001 f80b 	bl	800c338 <_Bfree>
 800b322:	2d00      	cmp	r5, #0
 800b324:	f000 80bd 	beq.w	800b4a2 <_dtoa_r+0x622>
 800b328:	b12f      	cbz	r7, 800b336 <_dtoa_r+0x4b6>
 800b32a:	42af      	cmp	r7, r5
 800b32c:	d003      	beq.n	800b336 <_dtoa_r+0x4b6>
 800b32e:	4639      	mov	r1, r7
 800b330:	4648      	mov	r0, r9
 800b332:	f001 f801 	bl	800c338 <_Bfree>
 800b336:	4629      	mov	r1, r5
 800b338:	4648      	mov	r0, r9
 800b33a:	f000 fffd 	bl	800c338 <_Bfree>
 800b33e:	e0b0      	b.n	800b4a2 <_dtoa_r+0x622>
 800b340:	07e2      	lsls	r2, r4, #31
 800b342:	d505      	bpl.n	800b350 <_dtoa_r+0x4d0>
 800b344:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b348:	f7f5 f976 	bl	8000638 <__aeabi_dmul>
 800b34c:	3601      	adds	r6, #1
 800b34e:	2301      	movs	r3, #1
 800b350:	1064      	asrs	r4, r4, #1
 800b352:	3508      	adds	r5, #8
 800b354:	e762      	b.n	800b21c <_dtoa_r+0x39c>
 800b356:	2602      	movs	r6, #2
 800b358:	e765      	b.n	800b226 <_dtoa_r+0x3a6>
 800b35a:	9c03      	ldr	r4, [sp, #12]
 800b35c:	46b8      	mov	r8, r7
 800b35e:	e784      	b.n	800b26a <_dtoa_r+0x3ea>
 800b360:	4b27      	ldr	r3, [pc, #156]	@ (800b400 <_dtoa_r+0x580>)
 800b362:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b364:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b368:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b36c:	4454      	add	r4, sl
 800b36e:	2900      	cmp	r1, #0
 800b370:	d054      	beq.n	800b41c <_dtoa_r+0x59c>
 800b372:	4929      	ldr	r1, [pc, #164]	@ (800b418 <_dtoa_r+0x598>)
 800b374:	2000      	movs	r0, #0
 800b376:	f7f5 fa89 	bl	800088c <__aeabi_ddiv>
 800b37a:	4633      	mov	r3, r6
 800b37c:	462a      	mov	r2, r5
 800b37e:	f7f4 ffa3 	bl	80002c8 <__aeabi_dsub>
 800b382:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b386:	4656      	mov	r6, sl
 800b388:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b38c:	f7f5 fc04 	bl	8000b98 <__aeabi_d2iz>
 800b390:	4605      	mov	r5, r0
 800b392:	f7f5 f8e7 	bl	8000564 <__aeabi_i2d>
 800b396:	4602      	mov	r2, r0
 800b398:	460b      	mov	r3, r1
 800b39a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b39e:	f7f4 ff93 	bl	80002c8 <__aeabi_dsub>
 800b3a2:	3530      	adds	r5, #48	@ 0x30
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	460b      	mov	r3, r1
 800b3a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3ac:	f806 5b01 	strb.w	r5, [r6], #1
 800b3b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3b4:	f7f5 fbb2 	bl	8000b1c <__aeabi_dcmplt>
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	d172      	bne.n	800b4a2 <_dtoa_r+0x622>
 800b3bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3c0:	4911      	ldr	r1, [pc, #68]	@ (800b408 <_dtoa_r+0x588>)
 800b3c2:	2000      	movs	r0, #0
 800b3c4:	f7f4 ff80 	bl	80002c8 <__aeabi_dsub>
 800b3c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3cc:	f7f5 fba6 	bl	8000b1c <__aeabi_dcmplt>
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	f040 80b4 	bne.w	800b53e <_dtoa_r+0x6be>
 800b3d6:	42a6      	cmp	r6, r4
 800b3d8:	f43f af70 	beq.w	800b2bc <_dtoa_r+0x43c>
 800b3dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b3e0:	4b0a      	ldr	r3, [pc, #40]	@ (800b40c <_dtoa_r+0x58c>)
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	f7f5 f928 	bl	8000638 <__aeabi_dmul>
 800b3e8:	4b08      	ldr	r3, [pc, #32]	@ (800b40c <_dtoa_r+0x58c>)
 800b3ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3f4:	f7f5 f920 	bl	8000638 <__aeabi_dmul>
 800b3f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3fc:	e7c4      	b.n	800b388 <_dtoa_r+0x508>
 800b3fe:	bf00      	nop
 800b400:	0800d590 	.word	0x0800d590
 800b404:	0800d568 	.word	0x0800d568
 800b408:	3ff00000 	.word	0x3ff00000
 800b40c:	40240000 	.word	0x40240000
 800b410:	401c0000 	.word	0x401c0000
 800b414:	40140000 	.word	0x40140000
 800b418:	3fe00000 	.word	0x3fe00000
 800b41c:	4631      	mov	r1, r6
 800b41e:	4628      	mov	r0, r5
 800b420:	f7f5 f90a 	bl	8000638 <__aeabi_dmul>
 800b424:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b428:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b42a:	4656      	mov	r6, sl
 800b42c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b430:	f7f5 fbb2 	bl	8000b98 <__aeabi_d2iz>
 800b434:	4605      	mov	r5, r0
 800b436:	f7f5 f895 	bl	8000564 <__aeabi_i2d>
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b442:	f7f4 ff41 	bl	80002c8 <__aeabi_dsub>
 800b446:	3530      	adds	r5, #48	@ 0x30
 800b448:	f806 5b01 	strb.w	r5, [r6], #1
 800b44c:	4602      	mov	r2, r0
 800b44e:	460b      	mov	r3, r1
 800b450:	42a6      	cmp	r6, r4
 800b452:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b456:	f04f 0200 	mov.w	r2, #0
 800b45a:	d124      	bne.n	800b4a6 <_dtoa_r+0x626>
 800b45c:	4baf      	ldr	r3, [pc, #700]	@ (800b71c <_dtoa_r+0x89c>)
 800b45e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b462:	f7f4 ff33 	bl	80002cc <__adddf3>
 800b466:	4602      	mov	r2, r0
 800b468:	460b      	mov	r3, r1
 800b46a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b46e:	f7f5 fb73 	bl	8000b58 <__aeabi_dcmpgt>
 800b472:	2800      	cmp	r0, #0
 800b474:	d163      	bne.n	800b53e <_dtoa_r+0x6be>
 800b476:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b47a:	49a8      	ldr	r1, [pc, #672]	@ (800b71c <_dtoa_r+0x89c>)
 800b47c:	2000      	movs	r0, #0
 800b47e:	f7f4 ff23 	bl	80002c8 <__aeabi_dsub>
 800b482:	4602      	mov	r2, r0
 800b484:	460b      	mov	r3, r1
 800b486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b48a:	f7f5 fb47 	bl	8000b1c <__aeabi_dcmplt>
 800b48e:	2800      	cmp	r0, #0
 800b490:	f43f af14 	beq.w	800b2bc <_dtoa_r+0x43c>
 800b494:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b496:	1e73      	subs	r3, r6, #1
 800b498:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b49a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b49e:	2b30      	cmp	r3, #48	@ 0x30
 800b4a0:	d0f8      	beq.n	800b494 <_dtoa_r+0x614>
 800b4a2:	4647      	mov	r7, r8
 800b4a4:	e03b      	b.n	800b51e <_dtoa_r+0x69e>
 800b4a6:	4b9e      	ldr	r3, [pc, #632]	@ (800b720 <_dtoa_r+0x8a0>)
 800b4a8:	f7f5 f8c6 	bl	8000638 <__aeabi_dmul>
 800b4ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4b0:	e7bc      	b.n	800b42c <_dtoa_r+0x5ac>
 800b4b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b4b6:	4656      	mov	r6, sl
 800b4b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4bc:	4620      	mov	r0, r4
 800b4be:	4629      	mov	r1, r5
 800b4c0:	f7f5 f9e4 	bl	800088c <__aeabi_ddiv>
 800b4c4:	f7f5 fb68 	bl	8000b98 <__aeabi_d2iz>
 800b4c8:	4680      	mov	r8, r0
 800b4ca:	f7f5 f84b 	bl	8000564 <__aeabi_i2d>
 800b4ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4d2:	f7f5 f8b1 	bl	8000638 <__aeabi_dmul>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	460b      	mov	r3, r1
 800b4da:	4620      	mov	r0, r4
 800b4dc:	4629      	mov	r1, r5
 800b4de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b4e2:	f7f4 fef1 	bl	80002c8 <__aeabi_dsub>
 800b4e6:	f806 4b01 	strb.w	r4, [r6], #1
 800b4ea:	9d03      	ldr	r5, [sp, #12]
 800b4ec:	eba6 040a 	sub.w	r4, r6, sl
 800b4f0:	42a5      	cmp	r5, r4
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	460b      	mov	r3, r1
 800b4f6:	d133      	bne.n	800b560 <_dtoa_r+0x6e0>
 800b4f8:	f7f4 fee8 	bl	80002cc <__adddf3>
 800b4fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b500:	4604      	mov	r4, r0
 800b502:	460d      	mov	r5, r1
 800b504:	f7f5 fb28 	bl	8000b58 <__aeabi_dcmpgt>
 800b508:	b9c0      	cbnz	r0, 800b53c <_dtoa_r+0x6bc>
 800b50a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b50e:	4620      	mov	r0, r4
 800b510:	4629      	mov	r1, r5
 800b512:	f7f5 faf9 	bl	8000b08 <__aeabi_dcmpeq>
 800b516:	b110      	cbz	r0, 800b51e <_dtoa_r+0x69e>
 800b518:	f018 0f01 	tst.w	r8, #1
 800b51c:	d10e      	bne.n	800b53c <_dtoa_r+0x6bc>
 800b51e:	9902      	ldr	r1, [sp, #8]
 800b520:	4648      	mov	r0, r9
 800b522:	f000 ff09 	bl	800c338 <_Bfree>
 800b526:	2300      	movs	r3, #0
 800b528:	7033      	strb	r3, [r6, #0]
 800b52a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b52c:	3701      	adds	r7, #1
 800b52e:	601f      	str	r7, [r3, #0]
 800b530:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b532:	2b00      	cmp	r3, #0
 800b534:	f000 824b 	beq.w	800b9ce <_dtoa_r+0xb4e>
 800b538:	601e      	str	r6, [r3, #0]
 800b53a:	e248      	b.n	800b9ce <_dtoa_r+0xb4e>
 800b53c:	46b8      	mov	r8, r7
 800b53e:	4633      	mov	r3, r6
 800b540:	461e      	mov	r6, r3
 800b542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b546:	2a39      	cmp	r2, #57	@ 0x39
 800b548:	d106      	bne.n	800b558 <_dtoa_r+0x6d8>
 800b54a:	459a      	cmp	sl, r3
 800b54c:	d1f8      	bne.n	800b540 <_dtoa_r+0x6c0>
 800b54e:	2230      	movs	r2, #48	@ 0x30
 800b550:	f108 0801 	add.w	r8, r8, #1
 800b554:	f88a 2000 	strb.w	r2, [sl]
 800b558:	781a      	ldrb	r2, [r3, #0]
 800b55a:	3201      	adds	r2, #1
 800b55c:	701a      	strb	r2, [r3, #0]
 800b55e:	e7a0      	b.n	800b4a2 <_dtoa_r+0x622>
 800b560:	4b6f      	ldr	r3, [pc, #444]	@ (800b720 <_dtoa_r+0x8a0>)
 800b562:	2200      	movs	r2, #0
 800b564:	f7f5 f868 	bl	8000638 <__aeabi_dmul>
 800b568:	2200      	movs	r2, #0
 800b56a:	2300      	movs	r3, #0
 800b56c:	4604      	mov	r4, r0
 800b56e:	460d      	mov	r5, r1
 800b570:	f7f5 faca 	bl	8000b08 <__aeabi_dcmpeq>
 800b574:	2800      	cmp	r0, #0
 800b576:	d09f      	beq.n	800b4b8 <_dtoa_r+0x638>
 800b578:	e7d1      	b.n	800b51e <_dtoa_r+0x69e>
 800b57a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b57c:	2a00      	cmp	r2, #0
 800b57e:	f000 80ea 	beq.w	800b756 <_dtoa_r+0x8d6>
 800b582:	9a07      	ldr	r2, [sp, #28]
 800b584:	2a01      	cmp	r2, #1
 800b586:	f300 80cd 	bgt.w	800b724 <_dtoa_r+0x8a4>
 800b58a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b58c:	2a00      	cmp	r2, #0
 800b58e:	f000 80c1 	beq.w	800b714 <_dtoa_r+0x894>
 800b592:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b596:	9c08      	ldr	r4, [sp, #32]
 800b598:	9e00      	ldr	r6, [sp, #0]
 800b59a:	9a00      	ldr	r2, [sp, #0]
 800b59c:	441a      	add	r2, r3
 800b59e:	9200      	str	r2, [sp, #0]
 800b5a0:	9a06      	ldr	r2, [sp, #24]
 800b5a2:	2101      	movs	r1, #1
 800b5a4:	441a      	add	r2, r3
 800b5a6:	4648      	mov	r0, r9
 800b5a8:	9206      	str	r2, [sp, #24]
 800b5aa:	f000 ffc3 	bl	800c534 <__i2b>
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	b166      	cbz	r6, 800b5cc <_dtoa_r+0x74c>
 800b5b2:	9b06      	ldr	r3, [sp, #24]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	dd09      	ble.n	800b5cc <_dtoa_r+0x74c>
 800b5b8:	42b3      	cmp	r3, r6
 800b5ba:	9a00      	ldr	r2, [sp, #0]
 800b5bc:	bfa8      	it	ge
 800b5be:	4633      	movge	r3, r6
 800b5c0:	1ad2      	subs	r2, r2, r3
 800b5c2:	9200      	str	r2, [sp, #0]
 800b5c4:	9a06      	ldr	r2, [sp, #24]
 800b5c6:	1af6      	subs	r6, r6, r3
 800b5c8:	1ad3      	subs	r3, r2, r3
 800b5ca:	9306      	str	r3, [sp, #24]
 800b5cc:	9b08      	ldr	r3, [sp, #32]
 800b5ce:	b30b      	cbz	r3, 800b614 <_dtoa_r+0x794>
 800b5d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	f000 80c6 	beq.w	800b764 <_dtoa_r+0x8e4>
 800b5d8:	2c00      	cmp	r4, #0
 800b5da:	f000 80c0 	beq.w	800b75e <_dtoa_r+0x8de>
 800b5de:	4629      	mov	r1, r5
 800b5e0:	4622      	mov	r2, r4
 800b5e2:	4648      	mov	r0, r9
 800b5e4:	f001 f85e 	bl	800c6a4 <__pow5mult>
 800b5e8:	9a02      	ldr	r2, [sp, #8]
 800b5ea:	4601      	mov	r1, r0
 800b5ec:	4605      	mov	r5, r0
 800b5ee:	4648      	mov	r0, r9
 800b5f0:	f000 ffb6 	bl	800c560 <__multiply>
 800b5f4:	9902      	ldr	r1, [sp, #8]
 800b5f6:	4680      	mov	r8, r0
 800b5f8:	4648      	mov	r0, r9
 800b5fa:	f000 fe9d 	bl	800c338 <_Bfree>
 800b5fe:	9b08      	ldr	r3, [sp, #32]
 800b600:	1b1b      	subs	r3, r3, r4
 800b602:	9308      	str	r3, [sp, #32]
 800b604:	f000 80b1 	beq.w	800b76a <_dtoa_r+0x8ea>
 800b608:	9a08      	ldr	r2, [sp, #32]
 800b60a:	4641      	mov	r1, r8
 800b60c:	4648      	mov	r0, r9
 800b60e:	f001 f849 	bl	800c6a4 <__pow5mult>
 800b612:	9002      	str	r0, [sp, #8]
 800b614:	2101      	movs	r1, #1
 800b616:	4648      	mov	r0, r9
 800b618:	f000 ff8c 	bl	800c534 <__i2b>
 800b61c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b61e:	4604      	mov	r4, r0
 800b620:	2b00      	cmp	r3, #0
 800b622:	f000 81d8 	beq.w	800b9d6 <_dtoa_r+0xb56>
 800b626:	461a      	mov	r2, r3
 800b628:	4601      	mov	r1, r0
 800b62a:	4648      	mov	r0, r9
 800b62c:	f001 f83a 	bl	800c6a4 <__pow5mult>
 800b630:	9b07      	ldr	r3, [sp, #28]
 800b632:	2b01      	cmp	r3, #1
 800b634:	4604      	mov	r4, r0
 800b636:	f300 809f 	bgt.w	800b778 <_dtoa_r+0x8f8>
 800b63a:	9b04      	ldr	r3, [sp, #16]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f040 8097 	bne.w	800b770 <_dtoa_r+0x8f0>
 800b642:	9b05      	ldr	r3, [sp, #20]
 800b644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b648:	2b00      	cmp	r3, #0
 800b64a:	f040 8093 	bne.w	800b774 <_dtoa_r+0x8f4>
 800b64e:	9b05      	ldr	r3, [sp, #20]
 800b650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b654:	0d1b      	lsrs	r3, r3, #20
 800b656:	051b      	lsls	r3, r3, #20
 800b658:	b133      	cbz	r3, 800b668 <_dtoa_r+0x7e8>
 800b65a:	9b00      	ldr	r3, [sp, #0]
 800b65c:	3301      	adds	r3, #1
 800b65e:	9300      	str	r3, [sp, #0]
 800b660:	9b06      	ldr	r3, [sp, #24]
 800b662:	3301      	adds	r3, #1
 800b664:	9306      	str	r3, [sp, #24]
 800b666:	2301      	movs	r3, #1
 800b668:	9308      	str	r3, [sp, #32]
 800b66a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	f000 81b8 	beq.w	800b9e2 <_dtoa_r+0xb62>
 800b672:	6923      	ldr	r3, [r4, #16]
 800b674:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b678:	6918      	ldr	r0, [r3, #16]
 800b67a:	f000 ff0f 	bl	800c49c <__hi0bits>
 800b67e:	f1c0 0020 	rsb	r0, r0, #32
 800b682:	9b06      	ldr	r3, [sp, #24]
 800b684:	4418      	add	r0, r3
 800b686:	f010 001f 	ands.w	r0, r0, #31
 800b68a:	f000 8082 	beq.w	800b792 <_dtoa_r+0x912>
 800b68e:	f1c0 0320 	rsb	r3, r0, #32
 800b692:	2b04      	cmp	r3, #4
 800b694:	dd73      	ble.n	800b77e <_dtoa_r+0x8fe>
 800b696:	9b00      	ldr	r3, [sp, #0]
 800b698:	f1c0 001c 	rsb	r0, r0, #28
 800b69c:	4403      	add	r3, r0
 800b69e:	9300      	str	r3, [sp, #0]
 800b6a0:	9b06      	ldr	r3, [sp, #24]
 800b6a2:	4403      	add	r3, r0
 800b6a4:	4406      	add	r6, r0
 800b6a6:	9306      	str	r3, [sp, #24]
 800b6a8:	9b00      	ldr	r3, [sp, #0]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	dd05      	ble.n	800b6ba <_dtoa_r+0x83a>
 800b6ae:	9902      	ldr	r1, [sp, #8]
 800b6b0:	461a      	mov	r2, r3
 800b6b2:	4648      	mov	r0, r9
 800b6b4:	f001 f850 	bl	800c758 <__lshift>
 800b6b8:	9002      	str	r0, [sp, #8]
 800b6ba:	9b06      	ldr	r3, [sp, #24]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	dd05      	ble.n	800b6cc <_dtoa_r+0x84c>
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	4648      	mov	r0, r9
 800b6c6:	f001 f847 	bl	800c758 <__lshift>
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d061      	beq.n	800b796 <_dtoa_r+0x916>
 800b6d2:	9802      	ldr	r0, [sp, #8]
 800b6d4:	4621      	mov	r1, r4
 800b6d6:	f001 f8ab 	bl	800c830 <__mcmp>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	da5b      	bge.n	800b796 <_dtoa_r+0x916>
 800b6de:	2300      	movs	r3, #0
 800b6e0:	9902      	ldr	r1, [sp, #8]
 800b6e2:	220a      	movs	r2, #10
 800b6e4:	4648      	mov	r0, r9
 800b6e6:	f000 fe49 	bl	800c37c <__multadd>
 800b6ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ec:	9002      	str	r0, [sp, #8]
 800b6ee:	f107 38ff 	add.w	r8, r7, #4294967295
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	f000 8177 	beq.w	800b9e6 <_dtoa_r+0xb66>
 800b6f8:	4629      	mov	r1, r5
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	220a      	movs	r2, #10
 800b6fe:	4648      	mov	r0, r9
 800b700:	f000 fe3c 	bl	800c37c <__multadd>
 800b704:	f1bb 0f00 	cmp.w	fp, #0
 800b708:	4605      	mov	r5, r0
 800b70a:	dc6f      	bgt.n	800b7ec <_dtoa_r+0x96c>
 800b70c:	9b07      	ldr	r3, [sp, #28]
 800b70e:	2b02      	cmp	r3, #2
 800b710:	dc49      	bgt.n	800b7a6 <_dtoa_r+0x926>
 800b712:	e06b      	b.n	800b7ec <_dtoa_r+0x96c>
 800b714:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b716:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b71a:	e73c      	b.n	800b596 <_dtoa_r+0x716>
 800b71c:	3fe00000 	.word	0x3fe00000
 800b720:	40240000 	.word	0x40240000
 800b724:	9b03      	ldr	r3, [sp, #12]
 800b726:	1e5c      	subs	r4, r3, #1
 800b728:	9b08      	ldr	r3, [sp, #32]
 800b72a:	42a3      	cmp	r3, r4
 800b72c:	db09      	blt.n	800b742 <_dtoa_r+0x8c2>
 800b72e:	1b1c      	subs	r4, r3, r4
 800b730:	9b03      	ldr	r3, [sp, #12]
 800b732:	2b00      	cmp	r3, #0
 800b734:	f6bf af30 	bge.w	800b598 <_dtoa_r+0x718>
 800b738:	9b00      	ldr	r3, [sp, #0]
 800b73a:	9a03      	ldr	r2, [sp, #12]
 800b73c:	1a9e      	subs	r6, r3, r2
 800b73e:	2300      	movs	r3, #0
 800b740:	e72b      	b.n	800b59a <_dtoa_r+0x71a>
 800b742:	9b08      	ldr	r3, [sp, #32]
 800b744:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b746:	9408      	str	r4, [sp, #32]
 800b748:	1ae3      	subs	r3, r4, r3
 800b74a:	441a      	add	r2, r3
 800b74c:	9e00      	ldr	r6, [sp, #0]
 800b74e:	9b03      	ldr	r3, [sp, #12]
 800b750:	920d      	str	r2, [sp, #52]	@ 0x34
 800b752:	2400      	movs	r4, #0
 800b754:	e721      	b.n	800b59a <_dtoa_r+0x71a>
 800b756:	9c08      	ldr	r4, [sp, #32]
 800b758:	9e00      	ldr	r6, [sp, #0]
 800b75a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b75c:	e728      	b.n	800b5b0 <_dtoa_r+0x730>
 800b75e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b762:	e751      	b.n	800b608 <_dtoa_r+0x788>
 800b764:	9a08      	ldr	r2, [sp, #32]
 800b766:	9902      	ldr	r1, [sp, #8]
 800b768:	e750      	b.n	800b60c <_dtoa_r+0x78c>
 800b76a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b76e:	e751      	b.n	800b614 <_dtoa_r+0x794>
 800b770:	2300      	movs	r3, #0
 800b772:	e779      	b.n	800b668 <_dtoa_r+0x7e8>
 800b774:	9b04      	ldr	r3, [sp, #16]
 800b776:	e777      	b.n	800b668 <_dtoa_r+0x7e8>
 800b778:	2300      	movs	r3, #0
 800b77a:	9308      	str	r3, [sp, #32]
 800b77c:	e779      	b.n	800b672 <_dtoa_r+0x7f2>
 800b77e:	d093      	beq.n	800b6a8 <_dtoa_r+0x828>
 800b780:	9a00      	ldr	r2, [sp, #0]
 800b782:	331c      	adds	r3, #28
 800b784:	441a      	add	r2, r3
 800b786:	9200      	str	r2, [sp, #0]
 800b788:	9a06      	ldr	r2, [sp, #24]
 800b78a:	441a      	add	r2, r3
 800b78c:	441e      	add	r6, r3
 800b78e:	9206      	str	r2, [sp, #24]
 800b790:	e78a      	b.n	800b6a8 <_dtoa_r+0x828>
 800b792:	4603      	mov	r3, r0
 800b794:	e7f4      	b.n	800b780 <_dtoa_r+0x900>
 800b796:	9b03      	ldr	r3, [sp, #12]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	46b8      	mov	r8, r7
 800b79c:	dc20      	bgt.n	800b7e0 <_dtoa_r+0x960>
 800b79e:	469b      	mov	fp, r3
 800b7a0:	9b07      	ldr	r3, [sp, #28]
 800b7a2:	2b02      	cmp	r3, #2
 800b7a4:	dd1e      	ble.n	800b7e4 <_dtoa_r+0x964>
 800b7a6:	f1bb 0f00 	cmp.w	fp, #0
 800b7aa:	f47f adb1 	bne.w	800b310 <_dtoa_r+0x490>
 800b7ae:	4621      	mov	r1, r4
 800b7b0:	465b      	mov	r3, fp
 800b7b2:	2205      	movs	r2, #5
 800b7b4:	4648      	mov	r0, r9
 800b7b6:	f000 fde1 	bl	800c37c <__multadd>
 800b7ba:	4601      	mov	r1, r0
 800b7bc:	4604      	mov	r4, r0
 800b7be:	9802      	ldr	r0, [sp, #8]
 800b7c0:	f001 f836 	bl	800c830 <__mcmp>
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	f77f ada3 	ble.w	800b310 <_dtoa_r+0x490>
 800b7ca:	4656      	mov	r6, sl
 800b7cc:	2331      	movs	r3, #49	@ 0x31
 800b7ce:	f806 3b01 	strb.w	r3, [r6], #1
 800b7d2:	f108 0801 	add.w	r8, r8, #1
 800b7d6:	e59f      	b.n	800b318 <_dtoa_r+0x498>
 800b7d8:	9c03      	ldr	r4, [sp, #12]
 800b7da:	46b8      	mov	r8, r7
 800b7dc:	4625      	mov	r5, r4
 800b7de:	e7f4      	b.n	800b7ca <_dtoa_r+0x94a>
 800b7e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b7e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	f000 8101 	beq.w	800b9ee <_dtoa_r+0xb6e>
 800b7ec:	2e00      	cmp	r6, #0
 800b7ee:	dd05      	ble.n	800b7fc <_dtoa_r+0x97c>
 800b7f0:	4629      	mov	r1, r5
 800b7f2:	4632      	mov	r2, r6
 800b7f4:	4648      	mov	r0, r9
 800b7f6:	f000 ffaf 	bl	800c758 <__lshift>
 800b7fa:	4605      	mov	r5, r0
 800b7fc:	9b08      	ldr	r3, [sp, #32]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d05c      	beq.n	800b8bc <_dtoa_r+0xa3c>
 800b802:	6869      	ldr	r1, [r5, #4]
 800b804:	4648      	mov	r0, r9
 800b806:	f000 fd57 	bl	800c2b8 <_Balloc>
 800b80a:	4606      	mov	r6, r0
 800b80c:	b928      	cbnz	r0, 800b81a <_dtoa_r+0x99a>
 800b80e:	4b82      	ldr	r3, [pc, #520]	@ (800ba18 <_dtoa_r+0xb98>)
 800b810:	4602      	mov	r2, r0
 800b812:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b816:	f7ff bb4a 	b.w	800aeae <_dtoa_r+0x2e>
 800b81a:	692a      	ldr	r2, [r5, #16]
 800b81c:	3202      	adds	r2, #2
 800b81e:	0092      	lsls	r2, r2, #2
 800b820:	f105 010c 	add.w	r1, r5, #12
 800b824:	300c      	adds	r0, #12
 800b826:	f7ff fa8c 	bl	800ad42 <memcpy>
 800b82a:	2201      	movs	r2, #1
 800b82c:	4631      	mov	r1, r6
 800b82e:	4648      	mov	r0, r9
 800b830:	f000 ff92 	bl	800c758 <__lshift>
 800b834:	f10a 0301 	add.w	r3, sl, #1
 800b838:	9300      	str	r3, [sp, #0]
 800b83a:	eb0a 030b 	add.w	r3, sl, fp
 800b83e:	9308      	str	r3, [sp, #32]
 800b840:	9b04      	ldr	r3, [sp, #16]
 800b842:	f003 0301 	and.w	r3, r3, #1
 800b846:	462f      	mov	r7, r5
 800b848:	9306      	str	r3, [sp, #24]
 800b84a:	4605      	mov	r5, r0
 800b84c:	9b00      	ldr	r3, [sp, #0]
 800b84e:	9802      	ldr	r0, [sp, #8]
 800b850:	4621      	mov	r1, r4
 800b852:	f103 3bff 	add.w	fp, r3, #4294967295
 800b856:	f7ff fa8b 	bl	800ad70 <quorem>
 800b85a:	4603      	mov	r3, r0
 800b85c:	3330      	adds	r3, #48	@ 0x30
 800b85e:	9003      	str	r0, [sp, #12]
 800b860:	4639      	mov	r1, r7
 800b862:	9802      	ldr	r0, [sp, #8]
 800b864:	9309      	str	r3, [sp, #36]	@ 0x24
 800b866:	f000 ffe3 	bl	800c830 <__mcmp>
 800b86a:	462a      	mov	r2, r5
 800b86c:	9004      	str	r0, [sp, #16]
 800b86e:	4621      	mov	r1, r4
 800b870:	4648      	mov	r0, r9
 800b872:	f000 fff9 	bl	800c868 <__mdiff>
 800b876:	68c2      	ldr	r2, [r0, #12]
 800b878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b87a:	4606      	mov	r6, r0
 800b87c:	bb02      	cbnz	r2, 800b8c0 <_dtoa_r+0xa40>
 800b87e:	4601      	mov	r1, r0
 800b880:	9802      	ldr	r0, [sp, #8]
 800b882:	f000 ffd5 	bl	800c830 <__mcmp>
 800b886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b888:	4602      	mov	r2, r0
 800b88a:	4631      	mov	r1, r6
 800b88c:	4648      	mov	r0, r9
 800b88e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b890:	9309      	str	r3, [sp, #36]	@ 0x24
 800b892:	f000 fd51 	bl	800c338 <_Bfree>
 800b896:	9b07      	ldr	r3, [sp, #28]
 800b898:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b89a:	9e00      	ldr	r6, [sp, #0]
 800b89c:	ea42 0103 	orr.w	r1, r2, r3
 800b8a0:	9b06      	ldr	r3, [sp, #24]
 800b8a2:	4319      	orrs	r1, r3
 800b8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8a6:	d10d      	bne.n	800b8c4 <_dtoa_r+0xa44>
 800b8a8:	2b39      	cmp	r3, #57	@ 0x39
 800b8aa:	d027      	beq.n	800b8fc <_dtoa_r+0xa7c>
 800b8ac:	9a04      	ldr	r2, [sp, #16]
 800b8ae:	2a00      	cmp	r2, #0
 800b8b0:	dd01      	ble.n	800b8b6 <_dtoa_r+0xa36>
 800b8b2:	9b03      	ldr	r3, [sp, #12]
 800b8b4:	3331      	adds	r3, #49	@ 0x31
 800b8b6:	f88b 3000 	strb.w	r3, [fp]
 800b8ba:	e52e      	b.n	800b31a <_dtoa_r+0x49a>
 800b8bc:	4628      	mov	r0, r5
 800b8be:	e7b9      	b.n	800b834 <_dtoa_r+0x9b4>
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	e7e2      	b.n	800b88a <_dtoa_r+0xa0a>
 800b8c4:	9904      	ldr	r1, [sp, #16]
 800b8c6:	2900      	cmp	r1, #0
 800b8c8:	db04      	blt.n	800b8d4 <_dtoa_r+0xa54>
 800b8ca:	9807      	ldr	r0, [sp, #28]
 800b8cc:	4301      	orrs	r1, r0
 800b8ce:	9806      	ldr	r0, [sp, #24]
 800b8d0:	4301      	orrs	r1, r0
 800b8d2:	d120      	bne.n	800b916 <_dtoa_r+0xa96>
 800b8d4:	2a00      	cmp	r2, #0
 800b8d6:	ddee      	ble.n	800b8b6 <_dtoa_r+0xa36>
 800b8d8:	9902      	ldr	r1, [sp, #8]
 800b8da:	9300      	str	r3, [sp, #0]
 800b8dc:	2201      	movs	r2, #1
 800b8de:	4648      	mov	r0, r9
 800b8e0:	f000 ff3a 	bl	800c758 <__lshift>
 800b8e4:	4621      	mov	r1, r4
 800b8e6:	9002      	str	r0, [sp, #8]
 800b8e8:	f000 ffa2 	bl	800c830 <__mcmp>
 800b8ec:	2800      	cmp	r0, #0
 800b8ee:	9b00      	ldr	r3, [sp, #0]
 800b8f0:	dc02      	bgt.n	800b8f8 <_dtoa_r+0xa78>
 800b8f2:	d1e0      	bne.n	800b8b6 <_dtoa_r+0xa36>
 800b8f4:	07da      	lsls	r2, r3, #31
 800b8f6:	d5de      	bpl.n	800b8b6 <_dtoa_r+0xa36>
 800b8f8:	2b39      	cmp	r3, #57	@ 0x39
 800b8fa:	d1da      	bne.n	800b8b2 <_dtoa_r+0xa32>
 800b8fc:	2339      	movs	r3, #57	@ 0x39
 800b8fe:	f88b 3000 	strb.w	r3, [fp]
 800b902:	4633      	mov	r3, r6
 800b904:	461e      	mov	r6, r3
 800b906:	3b01      	subs	r3, #1
 800b908:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b90c:	2a39      	cmp	r2, #57	@ 0x39
 800b90e:	d04e      	beq.n	800b9ae <_dtoa_r+0xb2e>
 800b910:	3201      	adds	r2, #1
 800b912:	701a      	strb	r2, [r3, #0]
 800b914:	e501      	b.n	800b31a <_dtoa_r+0x49a>
 800b916:	2a00      	cmp	r2, #0
 800b918:	dd03      	ble.n	800b922 <_dtoa_r+0xaa2>
 800b91a:	2b39      	cmp	r3, #57	@ 0x39
 800b91c:	d0ee      	beq.n	800b8fc <_dtoa_r+0xa7c>
 800b91e:	3301      	adds	r3, #1
 800b920:	e7c9      	b.n	800b8b6 <_dtoa_r+0xa36>
 800b922:	9a00      	ldr	r2, [sp, #0]
 800b924:	9908      	ldr	r1, [sp, #32]
 800b926:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b92a:	428a      	cmp	r2, r1
 800b92c:	d028      	beq.n	800b980 <_dtoa_r+0xb00>
 800b92e:	9902      	ldr	r1, [sp, #8]
 800b930:	2300      	movs	r3, #0
 800b932:	220a      	movs	r2, #10
 800b934:	4648      	mov	r0, r9
 800b936:	f000 fd21 	bl	800c37c <__multadd>
 800b93a:	42af      	cmp	r7, r5
 800b93c:	9002      	str	r0, [sp, #8]
 800b93e:	f04f 0300 	mov.w	r3, #0
 800b942:	f04f 020a 	mov.w	r2, #10
 800b946:	4639      	mov	r1, r7
 800b948:	4648      	mov	r0, r9
 800b94a:	d107      	bne.n	800b95c <_dtoa_r+0xadc>
 800b94c:	f000 fd16 	bl	800c37c <__multadd>
 800b950:	4607      	mov	r7, r0
 800b952:	4605      	mov	r5, r0
 800b954:	9b00      	ldr	r3, [sp, #0]
 800b956:	3301      	adds	r3, #1
 800b958:	9300      	str	r3, [sp, #0]
 800b95a:	e777      	b.n	800b84c <_dtoa_r+0x9cc>
 800b95c:	f000 fd0e 	bl	800c37c <__multadd>
 800b960:	4629      	mov	r1, r5
 800b962:	4607      	mov	r7, r0
 800b964:	2300      	movs	r3, #0
 800b966:	220a      	movs	r2, #10
 800b968:	4648      	mov	r0, r9
 800b96a:	f000 fd07 	bl	800c37c <__multadd>
 800b96e:	4605      	mov	r5, r0
 800b970:	e7f0      	b.n	800b954 <_dtoa_r+0xad4>
 800b972:	f1bb 0f00 	cmp.w	fp, #0
 800b976:	bfcc      	ite	gt
 800b978:	465e      	movgt	r6, fp
 800b97a:	2601      	movle	r6, #1
 800b97c:	4456      	add	r6, sl
 800b97e:	2700      	movs	r7, #0
 800b980:	9902      	ldr	r1, [sp, #8]
 800b982:	9300      	str	r3, [sp, #0]
 800b984:	2201      	movs	r2, #1
 800b986:	4648      	mov	r0, r9
 800b988:	f000 fee6 	bl	800c758 <__lshift>
 800b98c:	4621      	mov	r1, r4
 800b98e:	9002      	str	r0, [sp, #8]
 800b990:	f000 ff4e 	bl	800c830 <__mcmp>
 800b994:	2800      	cmp	r0, #0
 800b996:	dcb4      	bgt.n	800b902 <_dtoa_r+0xa82>
 800b998:	d102      	bne.n	800b9a0 <_dtoa_r+0xb20>
 800b99a:	9b00      	ldr	r3, [sp, #0]
 800b99c:	07db      	lsls	r3, r3, #31
 800b99e:	d4b0      	bmi.n	800b902 <_dtoa_r+0xa82>
 800b9a0:	4633      	mov	r3, r6
 800b9a2:	461e      	mov	r6, r3
 800b9a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9a8:	2a30      	cmp	r2, #48	@ 0x30
 800b9aa:	d0fa      	beq.n	800b9a2 <_dtoa_r+0xb22>
 800b9ac:	e4b5      	b.n	800b31a <_dtoa_r+0x49a>
 800b9ae:	459a      	cmp	sl, r3
 800b9b0:	d1a8      	bne.n	800b904 <_dtoa_r+0xa84>
 800b9b2:	2331      	movs	r3, #49	@ 0x31
 800b9b4:	f108 0801 	add.w	r8, r8, #1
 800b9b8:	f88a 3000 	strb.w	r3, [sl]
 800b9bc:	e4ad      	b.n	800b31a <_dtoa_r+0x49a>
 800b9be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b9c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ba1c <_dtoa_r+0xb9c>
 800b9c4:	b11b      	cbz	r3, 800b9ce <_dtoa_r+0xb4e>
 800b9c6:	f10a 0308 	add.w	r3, sl, #8
 800b9ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b9cc:	6013      	str	r3, [r2, #0]
 800b9ce:	4650      	mov	r0, sl
 800b9d0:	b017      	add	sp, #92	@ 0x5c
 800b9d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d6:	9b07      	ldr	r3, [sp, #28]
 800b9d8:	2b01      	cmp	r3, #1
 800b9da:	f77f ae2e 	ble.w	800b63a <_dtoa_r+0x7ba>
 800b9de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9e0:	9308      	str	r3, [sp, #32]
 800b9e2:	2001      	movs	r0, #1
 800b9e4:	e64d      	b.n	800b682 <_dtoa_r+0x802>
 800b9e6:	f1bb 0f00 	cmp.w	fp, #0
 800b9ea:	f77f aed9 	ble.w	800b7a0 <_dtoa_r+0x920>
 800b9ee:	4656      	mov	r6, sl
 800b9f0:	9802      	ldr	r0, [sp, #8]
 800b9f2:	4621      	mov	r1, r4
 800b9f4:	f7ff f9bc 	bl	800ad70 <quorem>
 800b9f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b9fc:	f806 3b01 	strb.w	r3, [r6], #1
 800ba00:	eba6 020a 	sub.w	r2, r6, sl
 800ba04:	4593      	cmp	fp, r2
 800ba06:	ddb4      	ble.n	800b972 <_dtoa_r+0xaf2>
 800ba08:	9902      	ldr	r1, [sp, #8]
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	220a      	movs	r2, #10
 800ba0e:	4648      	mov	r0, r9
 800ba10:	f000 fcb4 	bl	800c37c <__multadd>
 800ba14:	9002      	str	r0, [sp, #8]
 800ba16:	e7eb      	b.n	800b9f0 <_dtoa_r+0xb70>
 800ba18:	0800d3ee 	.word	0x0800d3ee
 800ba1c:	0800d372 	.word	0x0800d372

0800ba20 <_free_r>:
 800ba20:	b538      	push	{r3, r4, r5, lr}
 800ba22:	4605      	mov	r5, r0
 800ba24:	2900      	cmp	r1, #0
 800ba26:	d041      	beq.n	800baac <_free_r+0x8c>
 800ba28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba2c:	1f0c      	subs	r4, r1, #4
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	bfb8      	it	lt
 800ba32:	18e4      	addlt	r4, r4, r3
 800ba34:	f000 fc34 	bl	800c2a0 <__malloc_lock>
 800ba38:	4a1d      	ldr	r2, [pc, #116]	@ (800bab0 <_free_r+0x90>)
 800ba3a:	6813      	ldr	r3, [r2, #0]
 800ba3c:	b933      	cbnz	r3, 800ba4c <_free_r+0x2c>
 800ba3e:	6063      	str	r3, [r4, #4]
 800ba40:	6014      	str	r4, [r2, #0]
 800ba42:	4628      	mov	r0, r5
 800ba44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba48:	f000 bc30 	b.w	800c2ac <__malloc_unlock>
 800ba4c:	42a3      	cmp	r3, r4
 800ba4e:	d908      	bls.n	800ba62 <_free_r+0x42>
 800ba50:	6820      	ldr	r0, [r4, #0]
 800ba52:	1821      	adds	r1, r4, r0
 800ba54:	428b      	cmp	r3, r1
 800ba56:	bf01      	itttt	eq
 800ba58:	6819      	ldreq	r1, [r3, #0]
 800ba5a:	685b      	ldreq	r3, [r3, #4]
 800ba5c:	1809      	addeq	r1, r1, r0
 800ba5e:	6021      	streq	r1, [r4, #0]
 800ba60:	e7ed      	b.n	800ba3e <_free_r+0x1e>
 800ba62:	461a      	mov	r2, r3
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	b10b      	cbz	r3, 800ba6c <_free_r+0x4c>
 800ba68:	42a3      	cmp	r3, r4
 800ba6a:	d9fa      	bls.n	800ba62 <_free_r+0x42>
 800ba6c:	6811      	ldr	r1, [r2, #0]
 800ba6e:	1850      	adds	r0, r2, r1
 800ba70:	42a0      	cmp	r0, r4
 800ba72:	d10b      	bne.n	800ba8c <_free_r+0x6c>
 800ba74:	6820      	ldr	r0, [r4, #0]
 800ba76:	4401      	add	r1, r0
 800ba78:	1850      	adds	r0, r2, r1
 800ba7a:	4283      	cmp	r3, r0
 800ba7c:	6011      	str	r1, [r2, #0]
 800ba7e:	d1e0      	bne.n	800ba42 <_free_r+0x22>
 800ba80:	6818      	ldr	r0, [r3, #0]
 800ba82:	685b      	ldr	r3, [r3, #4]
 800ba84:	6053      	str	r3, [r2, #4]
 800ba86:	4408      	add	r0, r1
 800ba88:	6010      	str	r0, [r2, #0]
 800ba8a:	e7da      	b.n	800ba42 <_free_r+0x22>
 800ba8c:	d902      	bls.n	800ba94 <_free_r+0x74>
 800ba8e:	230c      	movs	r3, #12
 800ba90:	602b      	str	r3, [r5, #0]
 800ba92:	e7d6      	b.n	800ba42 <_free_r+0x22>
 800ba94:	6820      	ldr	r0, [r4, #0]
 800ba96:	1821      	adds	r1, r4, r0
 800ba98:	428b      	cmp	r3, r1
 800ba9a:	bf04      	itt	eq
 800ba9c:	6819      	ldreq	r1, [r3, #0]
 800ba9e:	685b      	ldreq	r3, [r3, #4]
 800baa0:	6063      	str	r3, [r4, #4]
 800baa2:	bf04      	itt	eq
 800baa4:	1809      	addeq	r1, r1, r0
 800baa6:	6021      	streq	r1, [r4, #0]
 800baa8:	6054      	str	r4, [r2, #4]
 800baaa:	e7ca      	b.n	800ba42 <_free_r+0x22>
 800baac:	bd38      	pop	{r3, r4, r5, pc}
 800baae:	bf00      	nop
 800bab0:	20004e44 	.word	0x20004e44

0800bab4 <rshift>:
 800bab4:	6903      	ldr	r3, [r0, #16]
 800bab6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800baba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800babe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bac2:	f100 0414 	add.w	r4, r0, #20
 800bac6:	dd45      	ble.n	800bb54 <rshift+0xa0>
 800bac8:	f011 011f 	ands.w	r1, r1, #31
 800bacc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bad0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bad4:	d10c      	bne.n	800baf0 <rshift+0x3c>
 800bad6:	f100 0710 	add.w	r7, r0, #16
 800bada:	4629      	mov	r1, r5
 800badc:	42b1      	cmp	r1, r6
 800bade:	d334      	bcc.n	800bb4a <rshift+0x96>
 800bae0:	1a9b      	subs	r3, r3, r2
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	1eea      	subs	r2, r5, #3
 800bae6:	4296      	cmp	r6, r2
 800bae8:	bf38      	it	cc
 800baea:	2300      	movcc	r3, #0
 800baec:	4423      	add	r3, r4
 800baee:	e015      	b.n	800bb1c <rshift+0x68>
 800baf0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800baf4:	f1c1 0820 	rsb	r8, r1, #32
 800baf8:	40cf      	lsrs	r7, r1
 800bafa:	f105 0e04 	add.w	lr, r5, #4
 800bafe:	46a1      	mov	r9, r4
 800bb00:	4576      	cmp	r6, lr
 800bb02:	46f4      	mov	ip, lr
 800bb04:	d815      	bhi.n	800bb32 <rshift+0x7e>
 800bb06:	1a9a      	subs	r2, r3, r2
 800bb08:	0092      	lsls	r2, r2, #2
 800bb0a:	3a04      	subs	r2, #4
 800bb0c:	3501      	adds	r5, #1
 800bb0e:	42ae      	cmp	r6, r5
 800bb10:	bf38      	it	cc
 800bb12:	2200      	movcc	r2, #0
 800bb14:	18a3      	adds	r3, r4, r2
 800bb16:	50a7      	str	r7, [r4, r2]
 800bb18:	b107      	cbz	r7, 800bb1c <rshift+0x68>
 800bb1a:	3304      	adds	r3, #4
 800bb1c:	1b1a      	subs	r2, r3, r4
 800bb1e:	42a3      	cmp	r3, r4
 800bb20:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bb24:	bf08      	it	eq
 800bb26:	2300      	moveq	r3, #0
 800bb28:	6102      	str	r2, [r0, #16]
 800bb2a:	bf08      	it	eq
 800bb2c:	6143      	streq	r3, [r0, #20]
 800bb2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb32:	f8dc c000 	ldr.w	ip, [ip]
 800bb36:	fa0c fc08 	lsl.w	ip, ip, r8
 800bb3a:	ea4c 0707 	orr.w	r7, ip, r7
 800bb3e:	f849 7b04 	str.w	r7, [r9], #4
 800bb42:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bb46:	40cf      	lsrs	r7, r1
 800bb48:	e7da      	b.n	800bb00 <rshift+0x4c>
 800bb4a:	f851 cb04 	ldr.w	ip, [r1], #4
 800bb4e:	f847 cf04 	str.w	ip, [r7, #4]!
 800bb52:	e7c3      	b.n	800badc <rshift+0x28>
 800bb54:	4623      	mov	r3, r4
 800bb56:	e7e1      	b.n	800bb1c <rshift+0x68>

0800bb58 <__hexdig_fun>:
 800bb58:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bb5c:	2b09      	cmp	r3, #9
 800bb5e:	d802      	bhi.n	800bb66 <__hexdig_fun+0xe>
 800bb60:	3820      	subs	r0, #32
 800bb62:	b2c0      	uxtb	r0, r0
 800bb64:	4770      	bx	lr
 800bb66:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bb6a:	2b05      	cmp	r3, #5
 800bb6c:	d801      	bhi.n	800bb72 <__hexdig_fun+0x1a>
 800bb6e:	3847      	subs	r0, #71	@ 0x47
 800bb70:	e7f7      	b.n	800bb62 <__hexdig_fun+0xa>
 800bb72:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bb76:	2b05      	cmp	r3, #5
 800bb78:	d801      	bhi.n	800bb7e <__hexdig_fun+0x26>
 800bb7a:	3827      	subs	r0, #39	@ 0x27
 800bb7c:	e7f1      	b.n	800bb62 <__hexdig_fun+0xa>
 800bb7e:	2000      	movs	r0, #0
 800bb80:	4770      	bx	lr
	...

0800bb84 <__gethex>:
 800bb84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb88:	b085      	sub	sp, #20
 800bb8a:	468a      	mov	sl, r1
 800bb8c:	9302      	str	r3, [sp, #8]
 800bb8e:	680b      	ldr	r3, [r1, #0]
 800bb90:	9001      	str	r0, [sp, #4]
 800bb92:	4690      	mov	r8, r2
 800bb94:	1c9c      	adds	r4, r3, #2
 800bb96:	46a1      	mov	r9, r4
 800bb98:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bb9c:	2830      	cmp	r0, #48	@ 0x30
 800bb9e:	d0fa      	beq.n	800bb96 <__gethex+0x12>
 800bba0:	eba9 0303 	sub.w	r3, r9, r3
 800bba4:	f1a3 0b02 	sub.w	fp, r3, #2
 800bba8:	f7ff ffd6 	bl	800bb58 <__hexdig_fun>
 800bbac:	4605      	mov	r5, r0
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	d168      	bne.n	800bc84 <__gethex+0x100>
 800bbb2:	49a0      	ldr	r1, [pc, #640]	@ (800be34 <__gethex+0x2b0>)
 800bbb4:	2201      	movs	r2, #1
 800bbb6:	4648      	mov	r0, r9
 800bbb8:	f7ff f83a 	bl	800ac30 <strncmp>
 800bbbc:	4607      	mov	r7, r0
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	d167      	bne.n	800bc92 <__gethex+0x10e>
 800bbc2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bbc6:	4626      	mov	r6, r4
 800bbc8:	f7ff ffc6 	bl	800bb58 <__hexdig_fun>
 800bbcc:	2800      	cmp	r0, #0
 800bbce:	d062      	beq.n	800bc96 <__gethex+0x112>
 800bbd0:	4623      	mov	r3, r4
 800bbd2:	7818      	ldrb	r0, [r3, #0]
 800bbd4:	2830      	cmp	r0, #48	@ 0x30
 800bbd6:	4699      	mov	r9, r3
 800bbd8:	f103 0301 	add.w	r3, r3, #1
 800bbdc:	d0f9      	beq.n	800bbd2 <__gethex+0x4e>
 800bbde:	f7ff ffbb 	bl	800bb58 <__hexdig_fun>
 800bbe2:	fab0 f580 	clz	r5, r0
 800bbe6:	096d      	lsrs	r5, r5, #5
 800bbe8:	f04f 0b01 	mov.w	fp, #1
 800bbec:	464a      	mov	r2, r9
 800bbee:	4616      	mov	r6, r2
 800bbf0:	3201      	adds	r2, #1
 800bbf2:	7830      	ldrb	r0, [r6, #0]
 800bbf4:	f7ff ffb0 	bl	800bb58 <__hexdig_fun>
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	d1f8      	bne.n	800bbee <__gethex+0x6a>
 800bbfc:	498d      	ldr	r1, [pc, #564]	@ (800be34 <__gethex+0x2b0>)
 800bbfe:	2201      	movs	r2, #1
 800bc00:	4630      	mov	r0, r6
 800bc02:	f7ff f815 	bl	800ac30 <strncmp>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	d13f      	bne.n	800bc8a <__gethex+0x106>
 800bc0a:	b944      	cbnz	r4, 800bc1e <__gethex+0x9a>
 800bc0c:	1c74      	adds	r4, r6, #1
 800bc0e:	4622      	mov	r2, r4
 800bc10:	4616      	mov	r6, r2
 800bc12:	3201      	adds	r2, #1
 800bc14:	7830      	ldrb	r0, [r6, #0]
 800bc16:	f7ff ff9f 	bl	800bb58 <__hexdig_fun>
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d1f8      	bne.n	800bc10 <__gethex+0x8c>
 800bc1e:	1ba4      	subs	r4, r4, r6
 800bc20:	00a7      	lsls	r7, r4, #2
 800bc22:	7833      	ldrb	r3, [r6, #0]
 800bc24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bc28:	2b50      	cmp	r3, #80	@ 0x50
 800bc2a:	d13e      	bne.n	800bcaa <__gethex+0x126>
 800bc2c:	7873      	ldrb	r3, [r6, #1]
 800bc2e:	2b2b      	cmp	r3, #43	@ 0x2b
 800bc30:	d033      	beq.n	800bc9a <__gethex+0x116>
 800bc32:	2b2d      	cmp	r3, #45	@ 0x2d
 800bc34:	d034      	beq.n	800bca0 <__gethex+0x11c>
 800bc36:	1c71      	adds	r1, r6, #1
 800bc38:	2400      	movs	r4, #0
 800bc3a:	7808      	ldrb	r0, [r1, #0]
 800bc3c:	f7ff ff8c 	bl	800bb58 <__hexdig_fun>
 800bc40:	1e43      	subs	r3, r0, #1
 800bc42:	b2db      	uxtb	r3, r3
 800bc44:	2b18      	cmp	r3, #24
 800bc46:	d830      	bhi.n	800bcaa <__gethex+0x126>
 800bc48:	f1a0 0210 	sub.w	r2, r0, #16
 800bc4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc50:	f7ff ff82 	bl	800bb58 <__hexdig_fun>
 800bc54:	f100 3cff 	add.w	ip, r0, #4294967295
 800bc58:	fa5f fc8c 	uxtb.w	ip, ip
 800bc5c:	f1bc 0f18 	cmp.w	ip, #24
 800bc60:	f04f 030a 	mov.w	r3, #10
 800bc64:	d91e      	bls.n	800bca4 <__gethex+0x120>
 800bc66:	b104      	cbz	r4, 800bc6a <__gethex+0xe6>
 800bc68:	4252      	negs	r2, r2
 800bc6a:	4417      	add	r7, r2
 800bc6c:	f8ca 1000 	str.w	r1, [sl]
 800bc70:	b1ed      	cbz	r5, 800bcae <__gethex+0x12a>
 800bc72:	f1bb 0f00 	cmp.w	fp, #0
 800bc76:	bf0c      	ite	eq
 800bc78:	2506      	moveq	r5, #6
 800bc7a:	2500      	movne	r5, #0
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	b005      	add	sp, #20
 800bc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc84:	2500      	movs	r5, #0
 800bc86:	462c      	mov	r4, r5
 800bc88:	e7b0      	b.n	800bbec <__gethex+0x68>
 800bc8a:	2c00      	cmp	r4, #0
 800bc8c:	d1c7      	bne.n	800bc1e <__gethex+0x9a>
 800bc8e:	4627      	mov	r7, r4
 800bc90:	e7c7      	b.n	800bc22 <__gethex+0x9e>
 800bc92:	464e      	mov	r6, r9
 800bc94:	462f      	mov	r7, r5
 800bc96:	2501      	movs	r5, #1
 800bc98:	e7c3      	b.n	800bc22 <__gethex+0x9e>
 800bc9a:	2400      	movs	r4, #0
 800bc9c:	1cb1      	adds	r1, r6, #2
 800bc9e:	e7cc      	b.n	800bc3a <__gethex+0xb6>
 800bca0:	2401      	movs	r4, #1
 800bca2:	e7fb      	b.n	800bc9c <__gethex+0x118>
 800bca4:	fb03 0002 	mla	r0, r3, r2, r0
 800bca8:	e7ce      	b.n	800bc48 <__gethex+0xc4>
 800bcaa:	4631      	mov	r1, r6
 800bcac:	e7de      	b.n	800bc6c <__gethex+0xe8>
 800bcae:	eba6 0309 	sub.w	r3, r6, r9
 800bcb2:	3b01      	subs	r3, #1
 800bcb4:	4629      	mov	r1, r5
 800bcb6:	2b07      	cmp	r3, #7
 800bcb8:	dc0a      	bgt.n	800bcd0 <__gethex+0x14c>
 800bcba:	9801      	ldr	r0, [sp, #4]
 800bcbc:	f000 fafc 	bl	800c2b8 <_Balloc>
 800bcc0:	4604      	mov	r4, r0
 800bcc2:	b940      	cbnz	r0, 800bcd6 <__gethex+0x152>
 800bcc4:	4b5c      	ldr	r3, [pc, #368]	@ (800be38 <__gethex+0x2b4>)
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	21e4      	movs	r1, #228	@ 0xe4
 800bcca:	485c      	ldr	r0, [pc, #368]	@ (800be3c <__gethex+0x2b8>)
 800bccc:	f001 fa2c 	bl	800d128 <__assert_func>
 800bcd0:	3101      	adds	r1, #1
 800bcd2:	105b      	asrs	r3, r3, #1
 800bcd4:	e7ef      	b.n	800bcb6 <__gethex+0x132>
 800bcd6:	f100 0a14 	add.w	sl, r0, #20
 800bcda:	2300      	movs	r3, #0
 800bcdc:	4655      	mov	r5, sl
 800bcde:	469b      	mov	fp, r3
 800bce0:	45b1      	cmp	r9, r6
 800bce2:	d337      	bcc.n	800bd54 <__gethex+0x1d0>
 800bce4:	f845 bb04 	str.w	fp, [r5], #4
 800bce8:	eba5 050a 	sub.w	r5, r5, sl
 800bcec:	10ad      	asrs	r5, r5, #2
 800bcee:	6125      	str	r5, [r4, #16]
 800bcf0:	4658      	mov	r0, fp
 800bcf2:	f000 fbd3 	bl	800c49c <__hi0bits>
 800bcf6:	016d      	lsls	r5, r5, #5
 800bcf8:	f8d8 6000 	ldr.w	r6, [r8]
 800bcfc:	1a2d      	subs	r5, r5, r0
 800bcfe:	42b5      	cmp	r5, r6
 800bd00:	dd54      	ble.n	800bdac <__gethex+0x228>
 800bd02:	1bad      	subs	r5, r5, r6
 800bd04:	4629      	mov	r1, r5
 800bd06:	4620      	mov	r0, r4
 800bd08:	f000 ff5f 	bl	800cbca <__any_on>
 800bd0c:	4681      	mov	r9, r0
 800bd0e:	b178      	cbz	r0, 800bd30 <__gethex+0x1ac>
 800bd10:	1e6b      	subs	r3, r5, #1
 800bd12:	1159      	asrs	r1, r3, #5
 800bd14:	f003 021f 	and.w	r2, r3, #31
 800bd18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bd1c:	f04f 0901 	mov.w	r9, #1
 800bd20:	fa09 f202 	lsl.w	r2, r9, r2
 800bd24:	420a      	tst	r2, r1
 800bd26:	d003      	beq.n	800bd30 <__gethex+0x1ac>
 800bd28:	454b      	cmp	r3, r9
 800bd2a:	dc36      	bgt.n	800bd9a <__gethex+0x216>
 800bd2c:	f04f 0902 	mov.w	r9, #2
 800bd30:	4629      	mov	r1, r5
 800bd32:	4620      	mov	r0, r4
 800bd34:	f7ff febe 	bl	800bab4 <rshift>
 800bd38:	442f      	add	r7, r5
 800bd3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd3e:	42bb      	cmp	r3, r7
 800bd40:	da42      	bge.n	800bdc8 <__gethex+0x244>
 800bd42:	9801      	ldr	r0, [sp, #4]
 800bd44:	4621      	mov	r1, r4
 800bd46:	f000 faf7 	bl	800c338 <_Bfree>
 800bd4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	6013      	str	r3, [r2, #0]
 800bd50:	25a3      	movs	r5, #163	@ 0xa3
 800bd52:	e793      	b.n	800bc7c <__gethex+0xf8>
 800bd54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bd58:	2a2e      	cmp	r2, #46	@ 0x2e
 800bd5a:	d012      	beq.n	800bd82 <__gethex+0x1fe>
 800bd5c:	2b20      	cmp	r3, #32
 800bd5e:	d104      	bne.n	800bd6a <__gethex+0x1e6>
 800bd60:	f845 bb04 	str.w	fp, [r5], #4
 800bd64:	f04f 0b00 	mov.w	fp, #0
 800bd68:	465b      	mov	r3, fp
 800bd6a:	7830      	ldrb	r0, [r6, #0]
 800bd6c:	9303      	str	r3, [sp, #12]
 800bd6e:	f7ff fef3 	bl	800bb58 <__hexdig_fun>
 800bd72:	9b03      	ldr	r3, [sp, #12]
 800bd74:	f000 000f 	and.w	r0, r0, #15
 800bd78:	4098      	lsls	r0, r3
 800bd7a:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd7e:	3304      	adds	r3, #4
 800bd80:	e7ae      	b.n	800bce0 <__gethex+0x15c>
 800bd82:	45b1      	cmp	r9, r6
 800bd84:	d8ea      	bhi.n	800bd5c <__gethex+0x1d8>
 800bd86:	492b      	ldr	r1, [pc, #172]	@ (800be34 <__gethex+0x2b0>)
 800bd88:	9303      	str	r3, [sp, #12]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	4630      	mov	r0, r6
 800bd8e:	f7fe ff4f 	bl	800ac30 <strncmp>
 800bd92:	9b03      	ldr	r3, [sp, #12]
 800bd94:	2800      	cmp	r0, #0
 800bd96:	d1e1      	bne.n	800bd5c <__gethex+0x1d8>
 800bd98:	e7a2      	b.n	800bce0 <__gethex+0x15c>
 800bd9a:	1ea9      	subs	r1, r5, #2
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	f000 ff14 	bl	800cbca <__any_on>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	d0c2      	beq.n	800bd2c <__gethex+0x1a8>
 800bda6:	f04f 0903 	mov.w	r9, #3
 800bdaa:	e7c1      	b.n	800bd30 <__gethex+0x1ac>
 800bdac:	da09      	bge.n	800bdc2 <__gethex+0x23e>
 800bdae:	1b75      	subs	r5, r6, r5
 800bdb0:	4621      	mov	r1, r4
 800bdb2:	9801      	ldr	r0, [sp, #4]
 800bdb4:	462a      	mov	r2, r5
 800bdb6:	f000 fccf 	bl	800c758 <__lshift>
 800bdba:	1b7f      	subs	r7, r7, r5
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	f100 0a14 	add.w	sl, r0, #20
 800bdc2:	f04f 0900 	mov.w	r9, #0
 800bdc6:	e7b8      	b.n	800bd3a <__gethex+0x1b6>
 800bdc8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bdcc:	42bd      	cmp	r5, r7
 800bdce:	dd6f      	ble.n	800beb0 <__gethex+0x32c>
 800bdd0:	1bed      	subs	r5, r5, r7
 800bdd2:	42ae      	cmp	r6, r5
 800bdd4:	dc34      	bgt.n	800be40 <__gethex+0x2bc>
 800bdd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bdda:	2b02      	cmp	r3, #2
 800bddc:	d022      	beq.n	800be24 <__gethex+0x2a0>
 800bdde:	2b03      	cmp	r3, #3
 800bde0:	d024      	beq.n	800be2c <__gethex+0x2a8>
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d115      	bne.n	800be12 <__gethex+0x28e>
 800bde6:	42ae      	cmp	r6, r5
 800bde8:	d113      	bne.n	800be12 <__gethex+0x28e>
 800bdea:	2e01      	cmp	r6, #1
 800bdec:	d10b      	bne.n	800be06 <__gethex+0x282>
 800bdee:	9a02      	ldr	r2, [sp, #8]
 800bdf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bdf4:	6013      	str	r3, [r2, #0]
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	6123      	str	r3, [r4, #16]
 800bdfa:	f8ca 3000 	str.w	r3, [sl]
 800bdfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be00:	2562      	movs	r5, #98	@ 0x62
 800be02:	601c      	str	r4, [r3, #0]
 800be04:	e73a      	b.n	800bc7c <__gethex+0xf8>
 800be06:	1e71      	subs	r1, r6, #1
 800be08:	4620      	mov	r0, r4
 800be0a:	f000 fede 	bl	800cbca <__any_on>
 800be0e:	2800      	cmp	r0, #0
 800be10:	d1ed      	bne.n	800bdee <__gethex+0x26a>
 800be12:	9801      	ldr	r0, [sp, #4]
 800be14:	4621      	mov	r1, r4
 800be16:	f000 fa8f 	bl	800c338 <_Bfree>
 800be1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be1c:	2300      	movs	r3, #0
 800be1e:	6013      	str	r3, [r2, #0]
 800be20:	2550      	movs	r5, #80	@ 0x50
 800be22:	e72b      	b.n	800bc7c <__gethex+0xf8>
 800be24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be26:	2b00      	cmp	r3, #0
 800be28:	d1f3      	bne.n	800be12 <__gethex+0x28e>
 800be2a:	e7e0      	b.n	800bdee <__gethex+0x26a>
 800be2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d1dd      	bne.n	800bdee <__gethex+0x26a>
 800be32:	e7ee      	b.n	800be12 <__gethex+0x28e>
 800be34:	0800d334 	.word	0x0800d334
 800be38:	0800d3ee 	.word	0x0800d3ee
 800be3c:	0800d3ff 	.word	0x0800d3ff
 800be40:	1e6f      	subs	r7, r5, #1
 800be42:	f1b9 0f00 	cmp.w	r9, #0
 800be46:	d130      	bne.n	800beaa <__gethex+0x326>
 800be48:	b127      	cbz	r7, 800be54 <__gethex+0x2d0>
 800be4a:	4639      	mov	r1, r7
 800be4c:	4620      	mov	r0, r4
 800be4e:	f000 febc 	bl	800cbca <__any_on>
 800be52:	4681      	mov	r9, r0
 800be54:	117a      	asrs	r2, r7, #5
 800be56:	2301      	movs	r3, #1
 800be58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800be5c:	f007 071f 	and.w	r7, r7, #31
 800be60:	40bb      	lsls	r3, r7
 800be62:	4213      	tst	r3, r2
 800be64:	4629      	mov	r1, r5
 800be66:	4620      	mov	r0, r4
 800be68:	bf18      	it	ne
 800be6a:	f049 0902 	orrne.w	r9, r9, #2
 800be6e:	f7ff fe21 	bl	800bab4 <rshift>
 800be72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800be76:	1b76      	subs	r6, r6, r5
 800be78:	2502      	movs	r5, #2
 800be7a:	f1b9 0f00 	cmp.w	r9, #0
 800be7e:	d047      	beq.n	800bf10 <__gethex+0x38c>
 800be80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be84:	2b02      	cmp	r3, #2
 800be86:	d015      	beq.n	800beb4 <__gethex+0x330>
 800be88:	2b03      	cmp	r3, #3
 800be8a:	d017      	beq.n	800bebc <__gethex+0x338>
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d109      	bne.n	800bea4 <__gethex+0x320>
 800be90:	f019 0f02 	tst.w	r9, #2
 800be94:	d006      	beq.n	800bea4 <__gethex+0x320>
 800be96:	f8da 3000 	ldr.w	r3, [sl]
 800be9a:	ea49 0903 	orr.w	r9, r9, r3
 800be9e:	f019 0f01 	tst.w	r9, #1
 800bea2:	d10e      	bne.n	800bec2 <__gethex+0x33e>
 800bea4:	f045 0510 	orr.w	r5, r5, #16
 800bea8:	e032      	b.n	800bf10 <__gethex+0x38c>
 800beaa:	f04f 0901 	mov.w	r9, #1
 800beae:	e7d1      	b.n	800be54 <__gethex+0x2d0>
 800beb0:	2501      	movs	r5, #1
 800beb2:	e7e2      	b.n	800be7a <__gethex+0x2f6>
 800beb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800beb6:	f1c3 0301 	rsb	r3, r3, #1
 800beba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d0f0      	beq.n	800bea4 <__gethex+0x320>
 800bec2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bec6:	f104 0314 	add.w	r3, r4, #20
 800beca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bece:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bed2:	f04f 0c00 	mov.w	ip, #0
 800bed6:	4618      	mov	r0, r3
 800bed8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bedc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bee0:	d01b      	beq.n	800bf1a <__gethex+0x396>
 800bee2:	3201      	adds	r2, #1
 800bee4:	6002      	str	r2, [r0, #0]
 800bee6:	2d02      	cmp	r5, #2
 800bee8:	f104 0314 	add.w	r3, r4, #20
 800beec:	d13c      	bne.n	800bf68 <__gethex+0x3e4>
 800beee:	f8d8 2000 	ldr.w	r2, [r8]
 800bef2:	3a01      	subs	r2, #1
 800bef4:	42b2      	cmp	r2, r6
 800bef6:	d109      	bne.n	800bf0c <__gethex+0x388>
 800bef8:	1171      	asrs	r1, r6, #5
 800befa:	2201      	movs	r2, #1
 800befc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bf00:	f006 061f 	and.w	r6, r6, #31
 800bf04:	fa02 f606 	lsl.w	r6, r2, r6
 800bf08:	421e      	tst	r6, r3
 800bf0a:	d13a      	bne.n	800bf82 <__gethex+0x3fe>
 800bf0c:	f045 0520 	orr.w	r5, r5, #32
 800bf10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf12:	601c      	str	r4, [r3, #0]
 800bf14:	9b02      	ldr	r3, [sp, #8]
 800bf16:	601f      	str	r7, [r3, #0]
 800bf18:	e6b0      	b.n	800bc7c <__gethex+0xf8>
 800bf1a:	4299      	cmp	r1, r3
 800bf1c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bf20:	d8d9      	bhi.n	800bed6 <__gethex+0x352>
 800bf22:	68a3      	ldr	r3, [r4, #8]
 800bf24:	459b      	cmp	fp, r3
 800bf26:	db17      	blt.n	800bf58 <__gethex+0x3d4>
 800bf28:	6861      	ldr	r1, [r4, #4]
 800bf2a:	9801      	ldr	r0, [sp, #4]
 800bf2c:	3101      	adds	r1, #1
 800bf2e:	f000 f9c3 	bl	800c2b8 <_Balloc>
 800bf32:	4681      	mov	r9, r0
 800bf34:	b918      	cbnz	r0, 800bf3e <__gethex+0x3ba>
 800bf36:	4b1a      	ldr	r3, [pc, #104]	@ (800bfa0 <__gethex+0x41c>)
 800bf38:	4602      	mov	r2, r0
 800bf3a:	2184      	movs	r1, #132	@ 0x84
 800bf3c:	e6c5      	b.n	800bcca <__gethex+0x146>
 800bf3e:	6922      	ldr	r2, [r4, #16]
 800bf40:	3202      	adds	r2, #2
 800bf42:	f104 010c 	add.w	r1, r4, #12
 800bf46:	0092      	lsls	r2, r2, #2
 800bf48:	300c      	adds	r0, #12
 800bf4a:	f7fe fefa 	bl	800ad42 <memcpy>
 800bf4e:	4621      	mov	r1, r4
 800bf50:	9801      	ldr	r0, [sp, #4]
 800bf52:	f000 f9f1 	bl	800c338 <_Bfree>
 800bf56:	464c      	mov	r4, r9
 800bf58:	6923      	ldr	r3, [r4, #16]
 800bf5a:	1c5a      	adds	r2, r3, #1
 800bf5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf60:	6122      	str	r2, [r4, #16]
 800bf62:	2201      	movs	r2, #1
 800bf64:	615a      	str	r2, [r3, #20]
 800bf66:	e7be      	b.n	800bee6 <__gethex+0x362>
 800bf68:	6922      	ldr	r2, [r4, #16]
 800bf6a:	455a      	cmp	r2, fp
 800bf6c:	dd0b      	ble.n	800bf86 <__gethex+0x402>
 800bf6e:	2101      	movs	r1, #1
 800bf70:	4620      	mov	r0, r4
 800bf72:	f7ff fd9f 	bl	800bab4 <rshift>
 800bf76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf7a:	3701      	adds	r7, #1
 800bf7c:	42bb      	cmp	r3, r7
 800bf7e:	f6ff aee0 	blt.w	800bd42 <__gethex+0x1be>
 800bf82:	2501      	movs	r5, #1
 800bf84:	e7c2      	b.n	800bf0c <__gethex+0x388>
 800bf86:	f016 061f 	ands.w	r6, r6, #31
 800bf8a:	d0fa      	beq.n	800bf82 <__gethex+0x3fe>
 800bf8c:	4453      	add	r3, sl
 800bf8e:	f1c6 0620 	rsb	r6, r6, #32
 800bf92:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf96:	f000 fa81 	bl	800c49c <__hi0bits>
 800bf9a:	42b0      	cmp	r0, r6
 800bf9c:	dbe7      	blt.n	800bf6e <__gethex+0x3ea>
 800bf9e:	e7f0      	b.n	800bf82 <__gethex+0x3fe>
 800bfa0:	0800d3ee 	.word	0x0800d3ee

0800bfa4 <L_shift>:
 800bfa4:	f1c2 0208 	rsb	r2, r2, #8
 800bfa8:	0092      	lsls	r2, r2, #2
 800bfaa:	b570      	push	{r4, r5, r6, lr}
 800bfac:	f1c2 0620 	rsb	r6, r2, #32
 800bfb0:	6843      	ldr	r3, [r0, #4]
 800bfb2:	6804      	ldr	r4, [r0, #0]
 800bfb4:	fa03 f506 	lsl.w	r5, r3, r6
 800bfb8:	432c      	orrs	r4, r5
 800bfba:	40d3      	lsrs	r3, r2
 800bfbc:	6004      	str	r4, [r0, #0]
 800bfbe:	f840 3f04 	str.w	r3, [r0, #4]!
 800bfc2:	4288      	cmp	r0, r1
 800bfc4:	d3f4      	bcc.n	800bfb0 <L_shift+0xc>
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}

0800bfc8 <__match>:
 800bfc8:	b530      	push	{r4, r5, lr}
 800bfca:	6803      	ldr	r3, [r0, #0]
 800bfcc:	3301      	adds	r3, #1
 800bfce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfd2:	b914      	cbnz	r4, 800bfda <__match+0x12>
 800bfd4:	6003      	str	r3, [r0, #0]
 800bfd6:	2001      	movs	r0, #1
 800bfd8:	bd30      	pop	{r4, r5, pc}
 800bfda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfde:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bfe2:	2d19      	cmp	r5, #25
 800bfe4:	bf98      	it	ls
 800bfe6:	3220      	addls	r2, #32
 800bfe8:	42a2      	cmp	r2, r4
 800bfea:	d0f0      	beq.n	800bfce <__match+0x6>
 800bfec:	2000      	movs	r0, #0
 800bfee:	e7f3      	b.n	800bfd8 <__match+0x10>

0800bff0 <__hexnan>:
 800bff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bff4:	680b      	ldr	r3, [r1, #0]
 800bff6:	6801      	ldr	r1, [r0, #0]
 800bff8:	115e      	asrs	r6, r3, #5
 800bffa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bffe:	f013 031f 	ands.w	r3, r3, #31
 800c002:	b087      	sub	sp, #28
 800c004:	bf18      	it	ne
 800c006:	3604      	addne	r6, #4
 800c008:	2500      	movs	r5, #0
 800c00a:	1f37      	subs	r7, r6, #4
 800c00c:	4682      	mov	sl, r0
 800c00e:	4690      	mov	r8, r2
 800c010:	9301      	str	r3, [sp, #4]
 800c012:	f846 5c04 	str.w	r5, [r6, #-4]
 800c016:	46b9      	mov	r9, r7
 800c018:	463c      	mov	r4, r7
 800c01a:	9502      	str	r5, [sp, #8]
 800c01c:	46ab      	mov	fp, r5
 800c01e:	784a      	ldrb	r2, [r1, #1]
 800c020:	1c4b      	adds	r3, r1, #1
 800c022:	9303      	str	r3, [sp, #12]
 800c024:	b342      	cbz	r2, 800c078 <__hexnan+0x88>
 800c026:	4610      	mov	r0, r2
 800c028:	9105      	str	r1, [sp, #20]
 800c02a:	9204      	str	r2, [sp, #16]
 800c02c:	f7ff fd94 	bl	800bb58 <__hexdig_fun>
 800c030:	2800      	cmp	r0, #0
 800c032:	d151      	bne.n	800c0d8 <__hexnan+0xe8>
 800c034:	9a04      	ldr	r2, [sp, #16]
 800c036:	9905      	ldr	r1, [sp, #20]
 800c038:	2a20      	cmp	r2, #32
 800c03a:	d818      	bhi.n	800c06e <__hexnan+0x7e>
 800c03c:	9b02      	ldr	r3, [sp, #8]
 800c03e:	459b      	cmp	fp, r3
 800c040:	dd13      	ble.n	800c06a <__hexnan+0x7a>
 800c042:	454c      	cmp	r4, r9
 800c044:	d206      	bcs.n	800c054 <__hexnan+0x64>
 800c046:	2d07      	cmp	r5, #7
 800c048:	dc04      	bgt.n	800c054 <__hexnan+0x64>
 800c04a:	462a      	mov	r2, r5
 800c04c:	4649      	mov	r1, r9
 800c04e:	4620      	mov	r0, r4
 800c050:	f7ff ffa8 	bl	800bfa4 <L_shift>
 800c054:	4544      	cmp	r4, r8
 800c056:	d952      	bls.n	800c0fe <__hexnan+0x10e>
 800c058:	2300      	movs	r3, #0
 800c05a:	f1a4 0904 	sub.w	r9, r4, #4
 800c05e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c062:	f8cd b008 	str.w	fp, [sp, #8]
 800c066:	464c      	mov	r4, r9
 800c068:	461d      	mov	r5, r3
 800c06a:	9903      	ldr	r1, [sp, #12]
 800c06c:	e7d7      	b.n	800c01e <__hexnan+0x2e>
 800c06e:	2a29      	cmp	r2, #41	@ 0x29
 800c070:	d157      	bne.n	800c122 <__hexnan+0x132>
 800c072:	3102      	adds	r1, #2
 800c074:	f8ca 1000 	str.w	r1, [sl]
 800c078:	f1bb 0f00 	cmp.w	fp, #0
 800c07c:	d051      	beq.n	800c122 <__hexnan+0x132>
 800c07e:	454c      	cmp	r4, r9
 800c080:	d206      	bcs.n	800c090 <__hexnan+0xa0>
 800c082:	2d07      	cmp	r5, #7
 800c084:	dc04      	bgt.n	800c090 <__hexnan+0xa0>
 800c086:	462a      	mov	r2, r5
 800c088:	4649      	mov	r1, r9
 800c08a:	4620      	mov	r0, r4
 800c08c:	f7ff ff8a 	bl	800bfa4 <L_shift>
 800c090:	4544      	cmp	r4, r8
 800c092:	d936      	bls.n	800c102 <__hexnan+0x112>
 800c094:	f1a8 0204 	sub.w	r2, r8, #4
 800c098:	4623      	mov	r3, r4
 800c09a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c09e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c0a2:	429f      	cmp	r7, r3
 800c0a4:	d2f9      	bcs.n	800c09a <__hexnan+0xaa>
 800c0a6:	1b3b      	subs	r3, r7, r4
 800c0a8:	f023 0303 	bic.w	r3, r3, #3
 800c0ac:	3304      	adds	r3, #4
 800c0ae:	3401      	adds	r4, #1
 800c0b0:	3e03      	subs	r6, #3
 800c0b2:	42b4      	cmp	r4, r6
 800c0b4:	bf88      	it	hi
 800c0b6:	2304      	movhi	r3, #4
 800c0b8:	4443      	add	r3, r8
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	f843 2b04 	str.w	r2, [r3], #4
 800c0c0:	429f      	cmp	r7, r3
 800c0c2:	d2fb      	bcs.n	800c0bc <__hexnan+0xcc>
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	b91b      	cbnz	r3, 800c0d0 <__hexnan+0xe0>
 800c0c8:	4547      	cmp	r7, r8
 800c0ca:	d128      	bne.n	800c11e <__hexnan+0x12e>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	603b      	str	r3, [r7, #0]
 800c0d0:	2005      	movs	r0, #5
 800c0d2:	b007      	add	sp, #28
 800c0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0d8:	3501      	adds	r5, #1
 800c0da:	2d08      	cmp	r5, #8
 800c0dc:	f10b 0b01 	add.w	fp, fp, #1
 800c0e0:	dd06      	ble.n	800c0f0 <__hexnan+0x100>
 800c0e2:	4544      	cmp	r4, r8
 800c0e4:	d9c1      	bls.n	800c06a <__hexnan+0x7a>
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800c0ec:	2501      	movs	r5, #1
 800c0ee:	3c04      	subs	r4, #4
 800c0f0:	6822      	ldr	r2, [r4, #0]
 800c0f2:	f000 000f 	and.w	r0, r0, #15
 800c0f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c0fa:	6020      	str	r0, [r4, #0]
 800c0fc:	e7b5      	b.n	800c06a <__hexnan+0x7a>
 800c0fe:	2508      	movs	r5, #8
 800c100:	e7b3      	b.n	800c06a <__hexnan+0x7a>
 800c102:	9b01      	ldr	r3, [sp, #4]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d0dd      	beq.n	800c0c4 <__hexnan+0xd4>
 800c108:	f1c3 0320 	rsb	r3, r3, #32
 800c10c:	f04f 32ff 	mov.w	r2, #4294967295
 800c110:	40da      	lsrs	r2, r3
 800c112:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c116:	4013      	ands	r3, r2
 800c118:	f846 3c04 	str.w	r3, [r6, #-4]
 800c11c:	e7d2      	b.n	800c0c4 <__hexnan+0xd4>
 800c11e:	3f04      	subs	r7, #4
 800c120:	e7d0      	b.n	800c0c4 <__hexnan+0xd4>
 800c122:	2004      	movs	r0, #4
 800c124:	e7d5      	b.n	800c0d2 <__hexnan+0xe2>
	...

0800c128 <malloc>:
 800c128:	4b02      	ldr	r3, [pc, #8]	@ (800c134 <malloc+0xc>)
 800c12a:	4601      	mov	r1, r0
 800c12c:	6818      	ldr	r0, [r3, #0]
 800c12e:	f000 b825 	b.w	800c17c <_malloc_r>
 800c132:	bf00      	nop
 800c134:	20000188 	.word	0x20000188

0800c138 <sbrk_aligned>:
 800c138:	b570      	push	{r4, r5, r6, lr}
 800c13a:	4e0f      	ldr	r6, [pc, #60]	@ (800c178 <sbrk_aligned+0x40>)
 800c13c:	460c      	mov	r4, r1
 800c13e:	6831      	ldr	r1, [r6, #0]
 800c140:	4605      	mov	r5, r0
 800c142:	b911      	cbnz	r1, 800c14a <sbrk_aligned+0x12>
 800c144:	f000 ffe0 	bl	800d108 <_sbrk_r>
 800c148:	6030      	str	r0, [r6, #0]
 800c14a:	4621      	mov	r1, r4
 800c14c:	4628      	mov	r0, r5
 800c14e:	f000 ffdb 	bl	800d108 <_sbrk_r>
 800c152:	1c43      	adds	r3, r0, #1
 800c154:	d103      	bne.n	800c15e <sbrk_aligned+0x26>
 800c156:	f04f 34ff 	mov.w	r4, #4294967295
 800c15a:	4620      	mov	r0, r4
 800c15c:	bd70      	pop	{r4, r5, r6, pc}
 800c15e:	1cc4      	adds	r4, r0, #3
 800c160:	f024 0403 	bic.w	r4, r4, #3
 800c164:	42a0      	cmp	r0, r4
 800c166:	d0f8      	beq.n	800c15a <sbrk_aligned+0x22>
 800c168:	1a21      	subs	r1, r4, r0
 800c16a:	4628      	mov	r0, r5
 800c16c:	f000 ffcc 	bl	800d108 <_sbrk_r>
 800c170:	3001      	adds	r0, #1
 800c172:	d1f2      	bne.n	800c15a <sbrk_aligned+0x22>
 800c174:	e7ef      	b.n	800c156 <sbrk_aligned+0x1e>
 800c176:	bf00      	nop
 800c178:	20004e40 	.word	0x20004e40

0800c17c <_malloc_r>:
 800c17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c180:	1ccd      	adds	r5, r1, #3
 800c182:	f025 0503 	bic.w	r5, r5, #3
 800c186:	3508      	adds	r5, #8
 800c188:	2d0c      	cmp	r5, #12
 800c18a:	bf38      	it	cc
 800c18c:	250c      	movcc	r5, #12
 800c18e:	2d00      	cmp	r5, #0
 800c190:	4606      	mov	r6, r0
 800c192:	db01      	blt.n	800c198 <_malloc_r+0x1c>
 800c194:	42a9      	cmp	r1, r5
 800c196:	d904      	bls.n	800c1a2 <_malloc_r+0x26>
 800c198:	230c      	movs	r3, #12
 800c19a:	6033      	str	r3, [r6, #0]
 800c19c:	2000      	movs	r0, #0
 800c19e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c278 <_malloc_r+0xfc>
 800c1a6:	f000 f87b 	bl	800c2a0 <__malloc_lock>
 800c1aa:	f8d8 3000 	ldr.w	r3, [r8]
 800c1ae:	461c      	mov	r4, r3
 800c1b0:	bb44      	cbnz	r4, 800c204 <_malloc_r+0x88>
 800c1b2:	4629      	mov	r1, r5
 800c1b4:	4630      	mov	r0, r6
 800c1b6:	f7ff ffbf 	bl	800c138 <sbrk_aligned>
 800c1ba:	1c43      	adds	r3, r0, #1
 800c1bc:	4604      	mov	r4, r0
 800c1be:	d158      	bne.n	800c272 <_malloc_r+0xf6>
 800c1c0:	f8d8 4000 	ldr.w	r4, [r8]
 800c1c4:	4627      	mov	r7, r4
 800c1c6:	2f00      	cmp	r7, #0
 800c1c8:	d143      	bne.n	800c252 <_malloc_r+0xd6>
 800c1ca:	2c00      	cmp	r4, #0
 800c1cc:	d04b      	beq.n	800c266 <_malloc_r+0xea>
 800c1ce:	6823      	ldr	r3, [r4, #0]
 800c1d0:	4639      	mov	r1, r7
 800c1d2:	4630      	mov	r0, r6
 800c1d4:	eb04 0903 	add.w	r9, r4, r3
 800c1d8:	f000 ff96 	bl	800d108 <_sbrk_r>
 800c1dc:	4581      	cmp	r9, r0
 800c1de:	d142      	bne.n	800c266 <_malloc_r+0xea>
 800c1e0:	6821      	ldr	r1, [r4, #0]
 800c1e2:	1a6d      	subs	r5, r5, r1
 800c1e4:	4629      	mov	r1, r5
 800c1e6:	4630      	mov	r0, r6
 800c1e8:	f7ff ffa6 	bl	800c138 <sbrk_aligned>
 800c1ec:	3001      	adds	r0, #1
 800c1ee:	d03a      	beq.n	800c266 <_malloc_r+0xea>
 800c1f0:	6823      	ldr	r3, [r4, #0]
 800c1f2:	442b      	add	r3, r5
 800c1f4:	6023      	str	r3, [r4, #0]
 800c1f6:	f8d8 3000 	ldr.w	r3, [r8]
 800c1fa:	685a      	ldr	r2, [r3, #4]
 800c1fc:	bb62      	cbnz	r2, 800c258 <_malloc_r+0xdc>
 800c1fe:	f8c8 7000 	str.w	r7, [r8]
 800c202:	e00f      	b.n	800c224 <_malloc_r+0xa8>
 800c204:	6822      	ldr	r2, [r4, #0]
 800c206:	1b52      	subs	r2, r2, r5
 800c208:	d420      	bmi.n	800c24c <_malloc_r+0xd0>
 800c20a:	2a0b      	cmp	r2, #11
 800c20c:	d917      	bls.n	800c23e <_malloc_r+0xc2>
 800c20e:	1961      	adds	r1, r4, r5
 800c210:	42a3      	cmp	r3, r4
 800c212:	6025      	str	r5, [r4, #0]
 800c214:	bf18      	it	ne
 800c216:	6059      	strne	r1, [r3, #4]
 800c218:	6863      	ldr	r3, [r4, #4]
 800c21a:	bf08      	it	eq
 800c21c:	f8c8 1000 	streq.w	r1, [r8]
 800c220:	5162      	str	r2, [r4, r5]
 800c222:	604b      	str	r3, [r1, #4]
 800c224:	4630      	mov	r0, r6
 800c226:	f000 f841 	bl	800c2ac <__malloc_unlock>
 800c22a:	f104 000b 	add.w	r0, r4, #11
 800c22e:	1d23      	adds	r3, r4, #4
 800c230:	f020 0007 	bic.w	r0, r0, #7
 800c234:	1ac2      	subs	r2, r0, r3
 800c236:	bf1c      	itt	ne
 800c238:	1a1b      	subne	r3, r3, r0
 800c23a:	50a3      	strne	r3, [r4, r2]
 800c23c:	e7af      	b.n	800c19e <_malloc_r+0x22>
 800c23e:	6862      	ldr	r2, [r4, #4]
 800c240:	42a3      	cmp	r3, r4
 800c242:	bf0c      	ite	eq
 800c244:	f8c8 2000 	streq.w	r2, [r8]
 800c248:	605a      	strne	r2, [r3, #4]
 800c24a:	e7eb      	b.n	800c224 <_malloc_r+0xa8>
 800c24c:	4623      	mov	r3, r4
 800c24e:	6864      	ldr	r4, [r4, #4]
 800c250:	e7ae      	b.n	800c1b0 <_malloc_r+0x34>
 800c252:	463c      	mov	r4, r7
 800c254:	687f      	ldr	r7, [r7, #4]
 800c256:	e7b6      	b.n	800c1c6 <_malloc_r+0x4a>
 800c258:	461a      	mov	r2, r3
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	42a3      	cmp	r3, r4
 800c25e:	d1fb      	bne.n	800c258 <_malloc_r+0xdc>
 800c260:	2300      	movs	r3, #0
 800c262:	6053      	str	r3, [r2, #4]
 800c264:	e7de      	b.n	800c224 <_malloc_r+0xa8>
 800c266:	230c      	movs	r3, #12
 800c268:	6033      	str	r3, [r6, #0]
 800c26a:	4630      	mov	r0, r6
 800c26c:	f000 f81e 	bl	800c2ac <__malloc_unlock>
 800c270:	e794      	b.n	800c19c <_malloc_r+0x20>
 800c272:	6005      	str	r5, [r0, #0]
 800c274:	e7d6      	b.n	800c224 <_malloc_r+0xa8>
 800c276:	bf00      	nop
 800c278:	20004e44 	.word	0x20004e44

0800c27c <__ascii_mbtowc>:
 800c27c:	b082      	sub	sp, #8
 800c27e:	b901      	cbnz	r1, 800c282 <__ascii_mbtowc+0x6>
 800c280:	a901      	add	r1, sp, #4
 800c282:	b142      	cbz	r2, 800c296 <__ascii_mbtowc+0x1a>
 800c284:	b14b      	cbz	r3, 800c29a <__ascii_mbtowc+0x1e>
 800c286:	7813      	ldrb	r3, [r2, #0]
 800c288:	600b      	str	r3, [r1, #0]
 800c28a:	7812      	ldrb	r2, [r2, #0]
 800c28c:	1e10      	subs	r0, r2, #0
 800c28e:	bf18      	it	ne
 800c290:	2001      	movne	r0, #1
 800c292:	b002      	add	sp, #8
 800c294:	4770      	bx	lr
 800c296:	4610      	mov	r0, r2
 800c298:	e7fb      	b.n	800c292 <__ascii_mbtowc+0x16>
 800c29a:	f06f 0001 	mvn.w	r0, #1
 800c29e:	e7f8      	b.n	800c292 <__ascii_mbtowc+0x16>

0800c2a0 <__malloc_lock>:
 800c2a0:	4801      	ldr	r0, [pc, #4]	@ (800c2a8 <__malloc_lock+0x8>)
 800c2a2:	f7fe bd4c 	b.w	800ad3e <__retarget_lock_acquire_recursive>
 800c2a6:	bf00      	nop
 800c2a8:	20004e3c 	.word	0x20004e3c

0800c2ac <__malloc_unlock>:
 800c2ac:	4801      	ldr	r0, [pc, #4]	@ (800c2b4 <__malloc_unlock+0x8>)
 800c2ae:	f7fe bd47 	b.w	800ad40 <__retarget_lock_release_recursive>
 800c2b2:	bf00      	nop
 800c2b4:	20004e3c 	.word	0x20004e3c

0800c2b8 <_Balloc>:
 800c2b8:	b570      	push	{r4, r5, r6, lr}
 800c2ba:	69c6      	ldr	r6, [r0, #28]
 800c2bc:	4604      	mov	r4, r0
 800c2be:	460d      	mov	r5, r1
 800c2c0:	b976      	cbnz	r6, 800c2e0 <_Balloc+0x28>
 800c2c2:	2010      	movs	r0, #16
 800c2c4:	f7ff ff30 	bl	800c128 <malloc>
 800c2c8:	4602      	mov	r2, r0
 800c2ca:	61e0      	str	r0, [r4, #28]
 800c2cc:	b920      	cbnz	r0, 800c2d8 <_Balloc+0x20>
 800c2ce:	4b18      	ldr	r3, [pc, #96]	@ (800c330 <_Balloc+0x78>)
 800c2d0:	4818      	ldr	r0, [pc, #96]	@ (800c334 <_Balloc+0x7c>)
 800c2d2:	216b      	movs	r1, #107	@ 0x6b
 800c2d4:	f000 ff28 	bl	800d128 <__assert_func>
 800c2d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2dc:	6006      	str	r6, [r0, #0]
 800c2de:	60c6      	str	r6, [r0, #12]
 800c2e0:	69e6      	ldr	r6, [r4, #28]
 800c2e2:	68f3      	ldr	r3, [r6, #12]
 800c2e4:	b183      	cbz	r3, 800c308 <_Balloc+0x50>
 800c2e6:	69e3      	ldr	r3, [r4, #28]
 800c2e8:	68db      	ldr	r3, [r3, #12]
 800c2ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c2ee:	b9b8      	cbnz	r0, 800c320 <_Balloc+0x68>
 800c2f0:	2101      	movs	r1, #1
 800c2f2:	fa01 f605 	lsl.w	r6, r1, r5
 800c2f6:	1d72      	adds	r2, r6, #5
 800c2f8:	0092      	lsls	r2, r2, #2
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	f000 ff32 	bl	800d164 <_calloc_r>
 800c300:	b160      	cbz	r0, 800c31c <_Balloc+0x64>
 800c302:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c306:	e00e      	b.n	800c326 <_Balloc+0x6e>
 800c308:	2221      	movs	r2, #33	@ 0x21
 800c30a:	2104      	movs	r1, #4
 800c30c:	4620      	mov	r0, r4
 800c30e:	f000 ff29 	bl	800d164 <_calloc_r>
 800c312:	69e3      	ldr	r3, [r4, #28]
 800c314:	60f0      	str	r0, [r6, #12]
 800c316:	68db      	ldr	r3, [r3, #12]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d1e4      	bne.n	800c2e6 <_Balloc+0x2e>
 800c31c:	2000      	movs	r0, #0
 800c31e:	bd70      	pop	{r4, r5, r6, pc}
 800c320:	6802      	ldr	r2, [r0, #0]
 800c322:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c326:	2300      	movs	r3, #0
 800c328:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c32c:	e7f7      	b.n	800c31e <_Balloc+0x66>
 800c32e:	bf00      	nop
 800c330:	0800d37f 	.word	0x0800d37f
 800c334:	0800d45f 	.word	0x0800d45f

0800c338 <_Bfree>:
 800c338:	b570      	push	{r4, r5, r6, lr}
 800c33a:	69c6      	ldr	r6, [r0, #28]
 800c33c:	4605      	mov	r5, r0
 800c33e:	460c      	mov	r4, r1
 800c340:	b976      	cbnz	r6, 800c360 <_Bfree+0x28>
 800c342:	2010      	movs	r0, #16
 800c344:	f7ff fef0 	bl	800c128 <malloc>
 800c348:	4602      	mov	r2, r0
 800c34a:	61e8      	str	r0, [r5, #28]
 800c34c:	b920      	cbnz	r0, 800c358 <_Bfree+0x20>
 800c34e:	4b09      	ldr	r3, [pc, #36]	@ (800c374 <_Bfree+0x3c>)
 800c350:	4809      	ldr	r0, [pc, #36]	@ (800c378 <_Bfree+0x40>)
 800c352:	218f      	movs	r1, #143	@ 0x8f
 800c354:	f000 fee8 	bl	800d128 <__assert_func>
 800c358:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c35c:	6006      	str	r6, [r0, #0]
 800c35e:	60c6      	str	r6, [r0, #12]
 800c360:	b13c      	cbz	r4, 800c372 <_Bfree+0x3a>
 800c362:	69eb      	ldr	r3, [r5, #28]
 800c364:	6862      	ldr	r2, [r4, #4]
 800c366:	68db      	ldr	r3, [r3, #12]
 800c368:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c36c:	6021      	str	r1, [r4, #0]
 800c36e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c372:	bd70      	pop	{r4, r5, r6, pc}
 800c374:	0800d37f 	.word	0x0800d37f
 800c378:	0800d45f 	.word	0x0800d45f

0800c37c <__multadd>:
 800c37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c380:	690d      	ldr	r5, [r1, #16]
 800c382:	4607      	mov	r7, r0
 800c384:	460c      	mov	r4, r1
 800c386:	461e      	mov	r6, r3
 800c388:	f101 0c14 	add.w	ip, r1, #20
 800c38c:	2000      	movs	r0, #0
 800c38e:	f8dc 3000 	ldr.w	r3, [ip]
 800c392:	b299      	uxth	r1, r3
 800c394:	fb02 6101 	mla	r1, r2, r1, r6
 800c398:	0c1e      	lsrs	r6, r3, #16
 800c39a:	0c0b      	lsrs	r3, r1, #16
 800c39c:	fb02 3306 	mla	r3, r2, r6, r3
 800c3a0:	b289      	uxth	r1, r1
 800c3a2:	3001      	adds	r0, #1
 800c3a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c3a8:	4285      	cmp	r5, r0
 800c3aa:	f84c 1b04 	str.w	r1, [ip], #4
 800c3ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c3b2:	dcec      	bgt.n	800c38e <__multadd+0x12>
 800c3b4:	b30e      	cbz	r6, 800c3fa <__multadd+0x7e>
 800c3b6:	68a3      	ldr	r3, [r4, #8]
 800c3b8:	42ab      	cmp	r3, r5
 800c3ba:	dc19      	bgt.n	800c3f0 <__multadd+0x74>
 800c3bc:	6861      	ldr	r1, [r4, #4]
 800c3be:	4638      	mov	r0, r7
 800c3c0:	3101      	adds	r1, #1
 800c3c2:	f7ff ff79 	bl	800c2b8 <_Balloc>
 800c3c6:	4680      	mov	r8, r0
 800c3c8:	b928      	cbnz	r0, 800c3d6 <__multadd+0x5a>
 800c3ca:	4602      	mov	r2, r0
 800c3cc:	4b0c      	ldr	r3, [pc, #48]	@ (800c400 <__multadd+0x84>)
 800c3ce:	480d      	ldr	r0, [pc, #52]	@ (800c404 <__multadd+0x88>)
 800c3d0:	21ba      	movs	r1, #186	@ 0xba
 800c3d2:	f000 fea9 	bl	800d128 <__assert_func>
 800c3d6:	6922      	ldr	r2, [r4, #16]
 800c3d8:	3202      	adds	r2, #2
 800c3da:	f104 010c 	add.w	r1, r4, #12
 800c3de:	0092      	lsls	r2, r2, #2
 800c3e0:	300c      	adds	r0, #12
 800c3e2:	f7fe fcae 	bl	800ad42 <memcpy>
 800c3e6:	4621      	mov	r1, r4
 800c3e8:	4638      	mov	r0, r7
 800c3ea:	f7ff ffa5 	bl	800c338 <_Bfree>
 800c3ee:	4644      	mov	r4, r8
 800c3f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c3f4:	3501      	adds	r5, #1
 800c3f6:	615e      	str	r6, [r3, #20]
 800c3f8:	6125      	str	r5, [r4, #16]
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c400:	0800d3ee 	.word	0x0800d3ee
 800c404:	0800d45f 	.word	0x0800d45f

0800c408 <__s2b>:
 800c408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c40c:	460c      	mov	r4, r1
 800c40e:	4615      	mov	r5, r2
 800c410:	461f      	mov	r7, r3
 800c412:	2209      	movs	r2, #9
 800c414:	3308      	adds	r3, #8
 800c416:	4606      	mov	r6, r0
 800c418:	fb93 f3f2 	sdiv	r3, r3, r2
 800c41c:	2100      	movs	r1, #0
 800c41e:	2201      	movs	r2, #1
 800c420:	429a      	cmp	r2, r3
 800c422:	db09      	blt.n	800c438 <__s2b+0x30>
 800c424:	4630      	mov	r0, r6
 800c426:	f7ff ff47 	bl	800c2b8 <_Balloc>
 800c42a:	b940      	cbnz	r0, 800c43e <__s2b+0x36>
 800c42c:	4602      	mov	r2, r0
 800c42e:	4b19      	ldr	r3, [pc, #100]	@ (800c494 <__s2b+0x8c>)
 800c430:	4819      	ldr	r0, [pc, #100]	@ (800c498 <__s2b+0x90>)
 800c432:	21d3      	movs	r1, #211	@ 0xd3
 800c434:	f000 fe78 	bl	800d128 <__assert_func>
 800c438:	0052      	lsls	r2, r2, #1
 800c43a:	3101      	adds	r1, #1
 800c43c:	e7f0      	b.n	800c420 <__s2b+0x18>
 800c43e:	9b08      	ldr	r3, [sp, #32]
 800c440:	6143      	str	r3, [r0, #20]
 800c442:	2d09      	cmp	r5, #9
 800c444:	f04f 0301 	mov.w	r3, #1
 800c448:	6103      	str	r3, [r0, #16]
 800c44a:	dd16      	ble.n	800c47a <__s2b+0x72>
 800c44c:	f104 0909 	add.w	r9, r4, #9
 800c450:	46c8      	mov	r8, r9
 800c452:	442c      	add	r4, r5
 800c454:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c458:	4601      	mov	r1, r0
 800c45a:	3b30      	subs	r3, #48	@ 0x30
 800c45c:	220a      	movs	r2, #10
 800c45e:	4630      	mov	r0, r6
 800c460:	f7ff ff8c 	bl	800c37c <__multadd>
 800c464:	45a0      	cmp	r8, r4
 800c466:	d1f5      	bne.n	800c454 <__s2b+0x4c>
 800c468:	f1a5 0408 	sub.w	r4, r5, #8
 800c46c:	444c      	add	r4, r9
 800c46e:	1b2d      	subs	r5, r5, r4
 800c470:	1963      	adds	r3, r4, r5
 800c472:	42bb      	cmp	r3, r7
 800c474:	db04      	blt.n	800c480 <__s2b+0x78>
 800c476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c47a:	340a      	adds	r4, #10
 800c47c:	2509      	movs	r5, #9
 800c47e:	e7f6      	b.n	800c46e <__s2b+0x66>
 800c480:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c484:	4601      	mov	r1, r0
 800c486:	3b30      	subs	r3, #48	@ 0x30
 800c488:	220a      	movs	r2, #10
 800c48a:	4630      	mov	r0, r6
 800c48c:	f7ff ff76 	bl	800c37c <__multadd>
 800c490:	e7ee      	b.n	800c470 <__s2b+0x68>
 800c492:	bf00      	nop
 800c494:	0800d3ee 	.word	0x0800d3ee
 800c498:	0800d45f 	.word	0x0800d45f

0800c49c <__hi0bits>:
 800c49c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	bf36      	itet	cc
 800c4a4:	0403      	lslcc	r3, r0, #16
 800c4a6:	2000      	movcs	r0, #0
 800c4a8:	2010      	movcc	r0, #16
 800c4aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c4ae:	bf3c      	itt	cc
 800c4b0:	021b      	lslcc	r3, r3, #8
 800c4b2:	3008      	addcc	r0, #8
 800c4b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c4b8:	bf3c      	itt	cc
 800c4ba:	011b      	lslcc	r3, r3, #4
 800c4bc:	3004      	addcc	r0, #4
 800c4be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4c2:	bf3c      	itt	cc
 800c4c4:	009b      	lslcc	r3, r3, #2
 800c4c6:	3002      	addcc	r0, #2
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	db05      	blt.n	800c4d8 <__hi0bits+0x3c>
 800c4cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c4d0:	f100 0001 	add.w	r0, r0, #1
 800c4d4:	bf08      	it	eq
 800c4d6:	2020      	moveq	r0, #32
 800c4d8:	4770      	bx	lr

0800c4da <__lo0bits>:
 800c4da:	6803      	ldr	r3, [r0, #0]
 800c4dc:	4602      	mov	r2, r0
 800c4de:	f013 0007 	ands.w	r0, r3, #7
 800c4e2:	d00b      	beq.n	800c4fc <__lo0bits+0x22>
 800c4e4:	07d9      	lsls	r1, r3, #31
 800c4e6:	d421      	bmi.n	800c52c <__lo0bits+0x52>
 800c4e8:	0798      	lsls	r0, r3, #30
 800c4ea:	bf49      	itett	mi
 800c4ec:	085b      	lsrmi	r3, r3, #1
 800c4ee:	089b      	lsrpl	r3, r3, #2
 800c4f0:	2001      	movmi	r0, #1
 800c4f2:	6013      	strmi	r3, [r2, #0]
 800c4f4:	bf5c      	itt	pl
 800c4f6:	6013      	strpl	r3, [r2, #0]
 800c4f8:	2002      	movpl	r0, #2
 800c4fa:	4770      	bx	lr
 800c4fc:	b299      	uxth	r1, r3
 800c4fe:	b909      	cbnz	r1, 800c504 <__lo0bits+0x2a>
 800c500:	0c1b      	lsrs	r3, r3, #16
 800c502:	2010      	movs	r0, #16
 800c504:	b2d9      	uxtb	r1, r3
 800c506:	b909      	cbnz	r1, 800c50c <__lo0bits+0x32>
 800c508:	3008      	adds	r0, #8
 800c50a:	0a1b      	lsrs	r3, r3, #8
 800c50c:	0719      	lsls	r1, r3, #28
 800c50e:	bf04      	itt	eq
 800c510:	091b      	lsreq	r3, r3, #4
 800c512:	3004      	addeq	r0, #4
 800c514:	0799      	lsls	r1, r3, #30
 800c516:	bf04      	itt	eq
 800c518:	089b      	lsreq	r3, r3, #2
 800c51a:	3002      	addeq	r0, #2
 800c51c:	07d9      	lsls	r1, r3, #31
 800c51e:	d403      	bmi.n	800c528 <__lo0bits+0x4e>
 800c520:	085b      	lsrs	r3, r3, #1
 800c522:	f100 0001 	add.w	r0, r0, #1
 800c526:	d003      	beq.n	800c530 <__lo0bits+0x56>
 800c528:	6013      	str	r3, [r2, #0]
 800c52a:	4770      	bx	lr
 800c52c:	2000      	movs	r0, #0
 800c52e:	4770      	bx	lr
 800c530:	2020      	movs	r0, #32
 800c532:	4770      	bx	lr

0800c534 <__i2b>:
 800c534:	b510      	push	{r4, lr}
 800c536:	460c      	mov	r4, r1
 800c538:	2101      	movs	r1, #1
 800c53a:	f7ff febd 	bl	800c2b8 <_Balloc>
 800c53e:	4602      	mov	r2, r0
 800c540:	b928      	cbnz	r0, 800c54e <__i2b+0x1a>
 800c542:	4b05      	ldr	r3, [pc, #20]	@ (800c558 <__i2b+0x24>)
 800c544:	4805      	ldr	r0, [pc, #20]	@ (800c55c <__i2b+0x28>)
 800c546:	f240 1145 	movw	r1, #325	@ 0x145
 800c54a:	f000 fded 	bl	800d128 <__assert_func>
 800c54e:	2301      	movs	r3, #1
 800c550:	6144      	str	r4, [r0, #20]
 800c552:	6103      	str	r3, [r0, #16]
 800c554:	bd10      	pop	{r4, pc}
 800c556:	bf00      	nop
 800c558:	0800d3ee 	.word	0x0800d3ee
 800c55c:	0800d45f 	.word	0x0800d45f

0800c560 <__multiply>:
 800c560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c564:	4617      	mov	r7, r2
 800c566:	690a      	ldr	r2, [r1, #16]
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	bfa8      	it	ge
 800c56e:	463b      	movge	r3, r7
 800c570:	4689      	mov	r9, r1
 800c572:	bfa4      	itt	ge
 800c574:	460f      	movge	r7, r1
 800c576:	4699      	movge	r9, r3
 800c578:	693d      	ldr	r5, [r7, #16]
 800c57a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c57e:	68bb      	ldr	r3, [r7, #8]
 800c580:	6879      	ldr	r1, [r7, #4]
 800c582:	eb05 060a 	add.w	r6, r5, sl
 800c586:	42b3      	cmp	r3, r6
 800c588:	b085      	sub	sp, #20
 800c58a:	bfb8      	it	lt
 800c58c:	3101      	addlt	r1, #1
 800c58e:	f7ff fe93 	bl	800c2b8 <_Balloc>
 800c592:	b930      	cbnz	r0, 800c5a2 <__multiply+0x42>
 800c594:	4602      	mov	r2, r0
 800c596:	4b41      	ldr	r3, [pc, #260]	@ (800c69c <__multiply+0x13c>)
 800c598:	4841      	ldr	r0, [pc, #260]	@ (800c6a0 <__multiply+0x140>)
 800c59a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c59e:	f000 fdc3 	bl	800d128 <__assert_func>
 800c5a2:	f100 0414 	add.w	r4, r0, #20
 800c5a6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c5aa:	4623      	mov	r3, r4
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	4573      	cmp	r3, lr
 800c5b0:	d320      	bcc.n	800c5f4 <__multiply+0x94>
 800c5b2:	f107 0814 	add.w	r8, r7, #20
 800c5b6:	f109 0114 	add.w	r1, r9, #20
 800c5ba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c5be:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c5c2:	9302      	str	r3, [sp, #8]
 800c5c4:	1beb      	subs	r3, r5, r7
 800c5c6:	3b15      	subs	r3, #21
 800c5c8:	f023 0303 	bic.w	r3, r3, #3
 800c5cc:	3304      	adds	r3, #4
 800c5ce:	3715      	adds	r7, #21
 800c5d0:	42bd      	cmp	r5, r7
 800c5d2:	bf38      	it	cc
 800c5d4:	2304      	movcc	r3, #4
 800c5d6:	9301      	str	r3, [sp, #4]
 800c5d8:	9b02      	ldr	r3, [sp, #8]
 800c5da:	9103      	str	r1, [sp, #12]
 800c5dc:	428b      	cmp	r3, r1
 800c5de:	d80c      	bhi.n	800c5fa <__multiply+0x9a>
 800c5e0:	2e00      	cmp	r6, #0
 800c5e2:	dd03      	ble.n	800c5ec <__multiply+0x8c>
 800c5e4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d055      	beq.n	800c698 <__multiply+0x138>
 800c5ec:	6106      	str	r6, [r0, #16]
 800c5ee:	b005      	add	sp, #20
 800c5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5f4:	f843 2b04 	str.w	r2, [r3], #4
 800c5f8:	e7d9      	b.n	800c5ae <__multiply+0x4e>
 800c5fa:	f8b1 a000 	ldrh.w	sl, [r1]
 800c5fe:	f1ba 0f00 	cmp.w	sl, #0
 800c602:	d01f      	beq.n	800c644 <__multiply+0xe4>
 800c604:	46c4      	mov	ip, r8
 800c606:	46a1      	mov	r9, r4
 800c608:	2700      	movs	r7, #0
 800c60a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c60e:	f8d9 3000 	ldr.w	r3, [r9]
 800c612:	fa1f fb82 	uxth.w	fp, r2
 800c616:	b29b      	uxth	r3, r3
 800c618:	fb0a 330b 	mla	r3, sl, fp, r3
 800c61c:	443b      	add	r3, r7
 800c61e:	f8d9 7000 	ldr.w	r7, [r9]
 800c622:	0c12      	lsrs	r2, r2, #16
 800c624:	0c3f      	lsrs	r7, r7, #16
 800c626:	fb0a 7202 	mla	r2, sl, r2, r7
 800c62a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c62e:	b29b      	uxth	r3, r3
 800c630:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c634:	4565      	cmp	r5, ip
 800c636:	f849 3b04 	str.w	r3, [r9], #4
 800c63a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c63e:	d8e4      	bhi.n	800c60a <__multiply+0xaa>
 800c640:	9b01      	ldr	r3, [sp, #4]
 800c642:	50e7      	str	r7, [r4, r3]
 800c644:	9b03      	ldr	r3, [sp, #12]
 800c646:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c64a:	3104      	adds	r1, #4
 800c64c:	f1b9 0f00 	cmp.w	r9, #0
 800c650:	d020      	beq.n	800c694 <__multiply+0x134>
 800c652:	6823      	ldr	r3, [r4, #0]
 800c654:	4647      	mov	r7, r8
 800c656:	46a4      	mov	ip, r4
 800c658:	f04f 0a00 	mov.w	sl, #0
 800c65c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c660:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c664:	fb09 220b 	mla	r2, r9, fp, r2
 800c668:	4452      	add	r2, sl
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c670:	f84c 3b04 	str.w	r3, [ip], #4
 800c674:	f857 3b04 	ldr.w	r3, [r7], #4
 800c678:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c67c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c680:	fb09 330a 	mla	r3, r9, sl, r3
 800c684:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c688:	42bd      	cmp	r5, r7
 800c68a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c68e:	d8e5      	bhi.n	800c65c <__multiply+0xfc>
 800c690:	9a01      	ldr	r2, [sp, #4]
 800c692:	50a3      	str	r3, [r4, r2]
 800c694:	3404      	adds	r4, #4
 800c696:	e79f      	b.n	800c5d8 <__multiply+0x78>
 800c698:	3e01      	subs	r6, #1
 800c69a:	e7a1      	b.n	800c5e0 <__multiply+0x80>
 800c69c:	0800d3ee 	.word	0x0800d3ee
 800c6a0:	0800d45f 	.word	0x0800d45f

0800c6a4 <__pow5mult>:
 800c6a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6a8:	4615      	mov	r5, r2
 800c6aa:	f012 0203 	ands.w	r2, r2, #3
 800c6ae:	4607      	mov	r7, r0
 800c6b0:	460e      	mov	r6, r1
 800c6b2:	d007      	beq.n	800c6c4 <__pow5mult+0x20>
 800c6b4:	4c25      	ldr	r4, [pc, #148]	@ (800c74c <__pow5mult+0xa8>)
 800c6b6:	3a01      	subs	r2, #1
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c6be:	f7ff fe5d 	bl	800c37c <__multadd>
 800c6c2:	4606      	mov	r6, r0
 800c6c4:	10ad      	asrs	r5, r5, #2
 800c6c6:	d03d      	beq.n	800c744 <__pow5mult+0xa0>
 800c6c8:	69fc      	ldr	r4, [r7, #28]
 800c6ca:	b97c      	cbnz	r4, 800c6ec <__pow5mult+0x48>
 800c6cc:	2010      	movs	r0, #16
 800c6ce:	f7ff fd2b 	bl	800c128 <malloc>
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	61f8      	str	r0, [r7, #28]
 800c6d6:	b928      	cbnz	r0, 800c6e4 <__pow5mult+0x40>
 800c6d8:	4b1d      	ldr	r3, [pc, #116]	@ (800c750 <__pow5mult+0xac>)
 800c6da:	481e      	ldr	r0, [pc, #120]	@ (800c754 <__pow5mult+0xb0>)
 800c6dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c6e0:	f000 fd22 	bl	800d128 <__assert_func>
 800c6e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c6e8:	6004      	str	r4, [r0, #0]
 800c6ea:	60c4      	str	r4, [r0, #12]
 800c6ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c6f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c6f4:	b94c      	cbnz	r4, 800c70a <__pow5mult+0x66>
 800c6f6:	f240 2171 	movw	r1, #625	@ 0x271
 800c6fa:	4638      	mov	r0, r7
 800c6fc:	f7ff ff1a 	bl	800c534 <__i2b>
 800c700:	2300      	movs	r3, #0
 800c702:	f8c8 0008 	str.w	r0, [r8, #8]
 800c706:	4604      	mov	r4, r0
 800c708:	6003      	str	r3, [r0, #0]
 800c70a:	f04f 0900 	mov.w	r9, #0
 800c70e:	07eb      	lsls	r3, r5, #31
 800c710:	d50a      	bpl.n	800c728 <__pow5mult+0x84>
 800c712:	4631      	mov	r1, r6
 800c714:	4622      	mov	r2, r4
 800c716:	4638      	mov	r0, r7
 800c718:	f7ff ff22 	bl	800c560 <__multiply>
 800c71c:	4631      	mov	r1, r6
 800c71e:	4680      	mov	r8, r0
 800c720:	4638      	mov	r0, r7
 800c722:	f7ff fe09 	bl	800c338 <_Bfree>
 800c726:	4646      	mov	r6, r8
 800c728:	106d      	asrs	r5, r5, #1
 800c72a:	d00b      	beq.n	800c744 <__pow5mult+0xa0>
 800c72c:	6820      	ldr	r0, [r4, #0]
 800c72e:	b938      	cbnz	r0, 800c740 <__pow5mult+0x9c>
 800c730:	4622      	mov	r2, r4
 800c732:	4621      	mov	r1, r4
 800c734:	4638      	mov	r0, r7
 800c736:	f7ff ff13 	bl	800c560 <__multiply>
 800c73a:	6020      	str	r0, [r4, #0]
 800c73c:	f8c0 9000 	str.w	r9, [r0]
 800c740:	4604      	mov	r4, r0
 800c742:	e7e4      	b.n	800c70e <__pow5mult+0x6a>
 800c744:	4630      	mov	r0, r6
 800c746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c74a:	bf00      	nop
 800c74c:	0800d558 	.word	0x0800d558
 800c750:	0800d37f 	.word	0x0800d37f
 800c754:	0800d45f 	.word	0x0800d45f

0800c758 <__lshift>:
 800c758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c75c:	460c      	mov	r4, r1
 800c75e:	6849      	ldr	r1, [r1, #4]
 800c760:	6923      	ldr	r3, [r4, #16]
 800c762:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c766:	68a3      	ldr	r3, [r4, #8]
 800c768:	4607      	mov	r7, r0
 800c76a:	4691      	mov	r9, r2
 800c76c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c770:	f108 0601 	add.w	r6, r8, #1
 800c774:	42b3      	cmp	r3, r6
 800c776:	db0b      	blt.n	800c790 <__lshift+0x38>
 800c778:	4638      	mov	r0, r7
 800c77a:	f7ff fd9d 	bl	800c2b8 <_Balloc>
 800c77e:	4605      	mov	r5, r0
 800c780:	b948      	cbnz	r0, 800c796 <__lshift+0x3e>
 800c782:	4602      	mov	r2, r0
 800c784:	4b28      	ldr	r3, [pc, #160]	@ (800c828 <__lshift+0xd0>)
 800c786:	4829      	ldr	r0, [pc, #164]	@ (800c82c <__lshift+0xd4>)
 800c788:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c78c:	f000 fccc 	bl	800d128 <__assert_func>
 800c790:	3101      	adds	r1, #1
 800c792:	005b      	lsls	r3, r3, #1
 800c794:	e7ee      	b.n	800c774 <__lshift+0x1c>
 800c796:	2300      	movs	r3, #0
 800c798:	f100 0114 	add.w	r1, r0, #20
 800c79c:	f100 0210 	add.w	r2, r0, #16
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	4553      	cmp	r3, sl
 800c7a4:	db33      	blt.n	800c80e <__lshift+0xb6>
 800c7a6:	6920      	ldr	r0, [r4, #16]
 800c7a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c7ac:	f104 0314 	add.w	r3, r4, #20
 800c7b0:	f019 091f 	ands.w	r9, r9, #31
 800c7b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c7b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c7bc:	d02b      	beq.n	800c816 <__lshift+0xbe>
 800c7be:	f1c9 0e20 	rsb	lr, r9, #32
 800c7c2:	468a      	mov	sl, r1
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	6818      	ldr	r0, [r3, #0]
 800c7c8:	fa00 f009 	lsl.w	r0, r0, r9
 800c7cc:	4310      	orrs	r0, r2
 800c7ce:	f84a 0b04 	str.w	r0, [sl], #4
 800c7d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7d6:	459c      	cmp	ip, r3
 800c7d8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c7dc:	d8f3      	bhi.n	800c7c6 <__lshift+0x6e>
 800c7de:	ebac 0304 	sub.w	r3, ip, r4
 800c7e2:	3b15      	subs	r3, #21
 800c7e4:	f023 0303 	bic.w	r3, r3, #3
 800c7e8:	3304      	adds	r3, #4
 800c7ea:	f104 0015 	add.w	r0, r4, #21
 800c7ee:	4560      	cmp	r0, ip
 800c7f0:	bf88      	it	hi
 800c7f2:	2304      	movhi	r3, #4
 800c7f4:	50ca      	str	r2, [r1, r3]
 800c7f6:	b10a      	cbz	r2, 800c7fc <__lshift+0xa4>
 800c7f8:	f108 0602 	add.w	r6, r8, #2
 800c7fc:	3e01      	subs	r6, #1
 800c7fe:	4638      	mov	r0, r7
 800c800:	612e      	str	r6, [r5, #16]
 800c802:	4621      	mov	r1, r4
 800c804:	f7ff fd98 	bl	800c338 <_Bfree>
 800c808:	4628      	mov	r0, r5
 800c80a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c80e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c812:	3301      	adds	r3, #1
 800c814:	e7c5      	b.n	800c7a2 <__lshift+0x4a>
 800c816:	3904      	subs	r1, #4
 800c818:	f853 2b04 	ldr.w	r2, [r3], #4
 800c81c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c820:	459c      	cmp	ip, r3
 800c822:	d8f9      	bhi.n	800c818 <__lshift+0xc0>
 800c824:	e7ea      	b.n	800c7fc <__lshift+0xa4>
 800c826:	bf00      	nop
 800c828:	0800d3ee 	.word	0x0800d3ee
 800c82c:	0800d45f 	.word	0x0800d45f

0800c830 <__mcmp>:
 800c830:	690a      	ldr	r2, [r1, #16]
 800c832:	4603      	mov	r3, r0
 800c834:	6900      	ldr	r0, [r0, #16]
 800c836:	1a80      	subs	r0, r0, r2
 800c838:	b530      	push	{r4, r5, lr}
 800c83a:	d10e      	bne.n	800c85a <__mcmp+0x2a>
 800c83c:	3314      	adds	r3, #20
 800c83e:	3114      	adds	r1, #20
 800c840:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c844:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c848:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c84c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c850:	4295      	cmp	r5, r2
 800c852:	d003      	beq.n	800c85c <__mcmp+0x2c>
 800c854:	d205      	bcs.n	800c862 <__mcmp+0x32>
 800c856:	f04f 30ff 	mov.w	r0, #4294967295
 800c85a:	bd30      	pop	{r4, r5, pc}
 800c85c:	42a3      	cmp	r3, r4
 800c85e:	d3f3      	bcc.n	800c848 <__mcmp+0x18>
 800c860:	e7fb      	b.n	800c85a <__mcmp+0x2a>
 800c862:	2001      	movs	r0, #1
 800c864:	e7f9      	b.n	800c85a <__mcmp+0x2a>
	...

0800c868 <__mdiff>:
 800c868:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c86c:	4689      	mov	r9, r1
 800c86e:	4606      	mov	r6, r0
 800c870:	4611      	mov	r1, r2
 800c872:	4648      	mov	r0, r9
 800c874:	4614      	mov	r4, r2
 800c876:	f7ff ffdb 	bl	800c830 <__mcmp>
 800c87a:	1e05      	subs	r5, r0, #0
 800c87c:	d112      	bne.n	800c8a4 <__mdiff+0x3c>
 800c87e:	4629      	mov	r1, r5
 800c880:	4630      	mov	r0, r6
 800c882:	f7ff fd19 	bl	800c2b8 <_Balloc>
 800c886:	4602      	mov	r2, r0
 800c888:	b928      	cbnz	r0, 800c896 <__mdiff+0x2e>
 800c88a:	4b3f      	ldr	r3, [pc, #252]	@ (800c988 <__mdiff+0x120>)
 800c88c:	f240 2137 	movw	r1, #567	@ 0x237
 800c890:	483e      	ldr	r0, [pc, #248]	@ (800c98c <__mdiff+0x124>)
 800c892:	f000 fc49 	bl	800d128 <__assert_func>
 800c896:	2301      	movs	r3, #1
 800c898:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c89c:	4610      	mov	r0, r2
 800c89e:	b003      	add	sp, #12
 800c8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a4:	bfbc      	itt	lt
 800c8a6:	464b      	movlt	r3, r9
 800c8a8:	46a1      	movlt	r9, r4
 800c8aa:	4630      	mov	r0, r6
 800c8ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c8b0:	bfba      	itte	lt
 800c8b2:	461c      	movlt	r4, r3
 800c8b4:	2501      	movlt	r5, #1
 800c8b6:	2500      	movge	r5, #0
 800c8b8:	f7ff fcfe 	bl	800c2b8 <_Balloc>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	b918      	cbnz	r0, 800c8c8 <__mdiff+0x60>
 800c8c0:	4b31      	ldr	r3, [pc, #196]	@ (800c988 <__mdiff+0x120>)
 800c8c2:	f240 2145 	movw	r1, #581	@ 0x245
 800c8c6:	e7e3      	b.n	800c890 <__mdiff+0x28>
 800c8c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c8cc:	6926      	ldr	r6, [r4, #16]
 800c8ce:	60c5      	str	r5, [r0, #12]
 800c8d0:	f109 0310 	add.w	r3, r9, #16
 800c8d4:	f109 0514 	add.w	r5, r9, #20
 800c8d8:	f104 0e14 	add.w	lr, r4, #20
 800c8dc:	f100 0b14 	add.w	fp, r0, #20
 800c8e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c8e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c8e8:	9301      	str	r3, [sp, #4]
 800c8ea:	46d9      	mov	r9, fp
 800c8ec:	f04f 0c00 	mov.w	ip, #0
 800c8f0:	9b01      	ldr	r3, [sp, #4]
 800c8f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c8f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c8fa:	9301      	str	r3, [sp, #4]
 800c8fc:	fa1f f38a 	uxth.w	r3, sl
 800c900:	4619      	mov	r1, r3
 800c902:	b283      	uxth	r3, r0
 800c904:	1acb      	subs	r3, r1, r3
 800c906:	0c00      	lsrs	r0, r0, #16
 800c908:	4463      	add	r3, ip
 800c90a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c90e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c912:	b29b      	uxth	r3, r3
 800c914:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c918:	4576      	cmp	r6, lr
 800c91a:	f849 3b04 	str.w	r3, [r9], #4
 800c91e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c922:	d8e5      	bhi.n	800c8f0 <__mdiff+0x88>
 800c924:	1b33      	subs	r3, r6, r4
 800c926:	3b15      	subs	r3, #21
 800c928:	f023 0303 	bic.w	r3, r3, #3
 800c92c:	3415      	adds	r4, #21
 800c92e:	3304      	adds	r3, #4
 800c930:	42a6      	cmp	r6, r4
 800c932:	bf38      	it	cc
 800c934:	2304      	movcc	r3, #4
 800c936:	441d      	add	r5, r3
 800c938:	445b      	add	r3, fp
 800c93a:	461e      	mov	r6, r3
 800c93c:	462c      	mov	r4, r5
 800c93e:	4544      	cmp	r4, r8
 800c940:	d30e      	bcc.n	800c960 <__mdiff+0xf8>
 800c942:	f108 0103 	add.w	r1, r8, #3
 800c946:	1b49      	subs	r1, r1, r5
 800c948:	f021 0103 	bic.w	r1, r1, #3
 800c94c:	3d03      	subs	r5, #3
 800c94e:	45a8      	cmp	r8, r5
 800c950:	bf38      	it	cc
 800c952:	2100      	movcc	r1, #0
 800c954:	440b      	add	r3, r1
 800c956:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c95a:	b191      	cbz	r1, 800c982 <__mdiff+0x11a>
 800c95c:	6117      	str	r7, [r2, #16]
 800c95e:	e79d      	b.n	800c89c <__mdiff+0x34>
 800c960:	f854 1b04 	ldr.w	r1, [r4], #4
 800c964:	46e6      	mov	lr, ip
 800c966:	0c08      	lsrs	r0, r1, #16
 800c968:	fa1c fc81 	uxtah	ip, ip, r1
 800c96c:	4471      	add	r1, lr
 800c96e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c972:	b289      	uxth	r1, r1
 800c974:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c978:	f846 1b04 	str.w	r1, [r6], #4
 800c97c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c980:	e7dd      	b.n	800c93e <__mdiff+0xd6>
 800c982:	3f01      	subs	r7, #1
 800c984:	e7e7      	b.n	800c956 <__mdiff+0xee>
 800c986:	bf00      	nop
 800c988:	0800d3ee 	.word	0x0800d3ee
 800c98c:	0800d45f 	.word	0x0800d45f

0800c990 <__ulp>:
 800c990:	b082      	sub	sp, #8
 800c992:	ed8d 0b00 	vstr	d0, [sp]
 800c996:	9a01      	ldr	r2, [sp, #4]
 800c998:	4b0f      	ldr	r3, [pc, #60]	@ (800c9d8 <__ulp+0x48>)
 800c99a:	4013      	ands	r3, r2
 800c99c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	dc08      	bgt.n	800c9b6 <__ulp+0x26>
 800c9a4:	425b      	negs	r3, r3
 800c9a6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c9aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c9ae:	da04      	bge.n	800c9ba <__ulp+0x2a>
 800c9b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c9b4:	4113      	asrs	r3, r2
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	e008      	b.n	800c9cc <__ulp+0x3c>
 800c9ba:	f1a2 0314 	sub.w	r3, r2, #20
 800c9be:	2b1e      	cmp	r3, #30
 800c9c0:	bfda      	itte	le
 800c9c2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c9c6:	40da      	lsrle	r2, r3
 800c9c8:	2201      	movgt	r2, #1
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	4619      	mov	r1, r3
 800c9ce:	4610      	mov	r0, r2
 800c9d0:	ec41 0b10 	vmov	d0, r0, r1
 800c9d4:	b002      	add	sp, #8
 800c9d6:	4770      	bx	lr
 800c9d8:	7ff00000 	.word	0x7ff00000

0800c9dc <__b2d>:
 800c9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9e0:	6906      	ldr	r6, [r0, #16]
 800c9e2:	f100 0814 	add.w	r8, r0, #20
 800c9e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c9ea:	1f37      	subs	r7, r6, #4
 800c9ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c9f0:	4610      	mov	r0, r2
 800c9f2:	f7ff fd53 	bl	800c49c <__hi0bits>
 800c9f6:	f1c0 0320 	rsb	r3, r0, #32
 800c9fa:	280a      	cmp	r0, #10
 800c9fc:	600b      	str	r3, [r1, #0]
 800c9fe:	491b      	ldr	r1, [pc, #108]	@ (800ca6c <__b2d+0x90>)
 800ca00:	dc15      	bgt.n	800ca2e <__b2d+0x52>
 800ca02:	f1c0 0c0b 	rsb	ip, r0, #11
 800ca06:	fa22 f30c 	lsr.w	r3, r2, ip
 800ca0a:	45b8      	cmp	r8, r7
 800ca0c:	ea43 0501 	orr.w	r5, r3, r1
 800ca10:	bf34      	ite	cc
 800ca12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ca16:	2300      	movcs	r3, #0
 800ca18:	3015      	adds	r0, #21
 800ca1a:	fa02 f000 	lsl.w	r0, r2, r0
 800ca1e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ca22:	4303      	orrs	r3, r0
 800ca24:	461c      	mov	r4, r3
 800ca26:	ec45 4b10 	vmov	d0, r4, r5
 800ca2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca2e:	45b8      	cmp	r8, r7
 800ca30:	bf3a      	itte	cc
 800ca32:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ca36:	f1a6 0708 	subcc.w	r7, r6, #8
 800ca3a:	2300      	movcs	r3, #0
 800ca3c:	380b      	subs	r0, #11
 800ca3e:	d012      	beq.n	800ca66 <__b2d+0x8a>
 800ca40:	f1c0 0120 	rsb	r1, r0, #32
 800ca44:	fa23 f401 	lsr.w	r4, r3, r1
 800ca48:	4082      	lsls	r2, r0
 800ca4a:	4322      	orrs	r2, r4
 800ca4c:	4547      	cmp	r7, r8
 800ca4e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ca52:	bf8c      	ite	hi
 800ca54:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ca58:	2200      	movls	r2, #0
 800ca5a:	4083      	lsls	r3, r0
 800ca5c:	40ca      	lsrs	r2, r1
 800ca5e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ca62:	4313      	orrs	r3, r2
 800ca64:	e7de      	b.n	800ca24 <__b2d+0x48>
 800ca66:	ea42 0501 	orr.w	r5, r2, r1
 800ca6a:	e7db      	b.n	800ca24 <__b2d+0x48>
 800ca6c:	3ff00000 	.word	0x3ff00000

0800ca70 <__d2b>:
 800ca70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca74:	460f      	mov	r7, r1
 800ca76:	2101      	movs	r1, #1
 800ca78:	ec59 8b10 	vmov	r8, r9, d0
 800ca7c:	4616      	mov	r6, r2
 800ca7e:	f7ff fc1b 	bl	800c2b8 <_Balloc>
 800ca82:	4604      	mov	r4, r0
 800ca84:	b930      	cbnz	r0, 800ca94 <__d2b+0x24>
 800ca86:	4602      	mov	r2, r0
 800ca88:	4b23      	ldr	r3, [pc, #140]	@ (800cb18 <__d2b+0xa8>)
 800ca8a:	4824      	ldr	r0, [pc, #144]	@ (800cb1c <__d2b+0xac>)
 800ca8c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ca90:	f000 fb4a 	bl	800d128 <__assert_func>
 800ca94:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca9c:	b10d      	cbz	r5, 800caa2 <__d2b+0x32>
 800ca9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800caa2:	9301      	str	r3, [sp, #4]
 800caa4:	f1b8 0300 	subs.w	r3, r8, #0
 800caa8:	d023      	beq.n	800caf2 <__d2b+0x82>
 800caaa:	4668      	mov	r0, sp
 800caac:	9300      	str	r3, [sp, #0]
 800caae:	f7ff fd14 	bl	800c4da <__lo0bits>
 800cab2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cab6:	b1d0      	cbz	r0, 800caee <__d2b+0x7e>
 800cab8:	f1c0 0320 	rsb	r3, r0, #32
 800cabc:	fa02 f303 	lsl.w	r3, r2, r3
 800cac0:	430b      	orrs	r3, r1
 800cac2:	40c2      	lsrs	r2, r0
 800cac4:	6163      	str	r3, [r4, #20]
 800cac6:	9201      	str	r2, [sp, #4]
 800cac8:	9b01      	ldr	r3, [sp, #4]
 800caca:	61a3      	str	r3, [r4, #24]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	bf0c      	ite	eq
 800cad0:	2201      	moveq	r2, #1
 800cad2:	2202      	movne	r2, #2
 800cad4:	6122      	str	r2, [r4, #16]
 800cad6:	b1a5      	cbz	r5, 800cb02 <__d2b+0x92>
 800cad8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cadc:	4405      	add	r5, r0
 800cade:	603d      	str	r5, [r7, #0]
 800cae0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cae4:	6030      	str	r0, [r6, #0]
 800cae6:	4620      	mov	r0, r4
 800cae8:	b003      	add	sp, #12
 800caea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800caee:	6161      	str	r1, [r4, #20]
 800caf0:	e7ea      	b.n	800cac8 <__d2b+0x58>
 800caf2:	a801      	add	r0, sp, #4
 800caf4:	f7ff fcf1 	bl	800c4da <__lo0bits>
 800caf8:	9b01      	ldr	r3, [sp, #4]
 800cafa:	6163      	str	r3, [r4, #20]
 800cafc:	3020      	adds	r0, #32
 800cafe:	2201      	movs	r2, #1
 800cb00:	e7e8      	b.n	800cad4 <__d2b+0x64>
 800cb02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cb0a:	6038      	str	r0, [r7, #0]
 800cb0c:	6918      	ldr	r0, [r3, #16]
 800cb0e:	f7ff fcc5 	bl	800c49c <__hi0bits>
 800cb12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cb16:	e7e5      	b.n	800cae4 <__d2b+0x74>
 800cb18:	0800d3ee 	.word	0x0800d3ee
 800cb1c:	0800d45f 	.word	0x0800d45f

0800cb20 <__ratio>:
 800cb20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb24:	b085      	sub	sp, #20
 800cb26:	e9cd 1000 	strd	r1, r0, [sp]
 800cb2a:	a902      	add	r1, sp, #8
 800cb2c:	f7ff ff56 	bl	800c9dc <__b2d>
 800cb30:	9800      	ldr	r0, [sp, #0]
 800cb32:	a903      	add	r1, sp, #12
 800cb34:	ec55 4b10 	vmov	r4, r5, d0
 800cb38:	f7ff ff50 	bl	800c9dc <__b2d>
 800cb3c:	9b01      	ldr	r3, [sp, #4]
 800cb3e:	6919      	ldr	r1, [r3, #16]
 800cb40:	9b00      	ldr	r3, [sp, #0]
 800cb42:	691b      	ldr	r3, [r3, #16]
 800cb44:	1ac9      	subs	r1, r1, r3
 800cb46:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cb4a:	1a9b      	subs	r3, r3, r2
 800cb4c:	ec5b ab10 	vmov	sl, fp, d0
 800cb50:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	bfce      	itee	gt
 800cb58:	462a      	movgt	r2, r5
 800cb5a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cb5e:	465a      	movle	r2, fp
 800cb60:	462f      	mov	r7, r5
 800cb62:	46d9      	mov	r9, fp
 800cb64:	bfcc      	ite	gt
 800cb66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cb6a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cb6e:	464b      	mov	r3, r9
 800cb70:	4652      	mov	r2, sl
 800cb72:	4620      	mov	r0, r4
 800cb74:	4639      	mov	r1, r7
 800cb76:	f7f3 fe89 	bl	800088c <__aeabi_ddiv>
 800cb7a:	ec41 0b10 	vmov	d0, r0, r1
 800cb7e:	b005      	add	sp, #20
 800cb80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb84 <__copybits>:
 800cb84:	3901      	subs	r1, #1
 800cb86:	b570      	push	{r4, r5, r6, lr}
 800cb88:	1149      	asrs	r1, r1, #5
 800cb8a:	6914      	ldr	r4, [r2, #16]
 800cb8c:	3101      	adds	r1, #1
 800cb8e:	f102 0314 	add.w	r3, r2, #20
 800cb92:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb96:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb9a:	1f05      	subs	r5, r0, #4
 800cb9c:	42a3      	cmp	r3, r4
 800cb9e:	d30c      	bcc.n	800cbba <__copybits+0x36>
 800cba0:	1aa3      	subs	r3, r4, r2
 800cba2:	3b11      	subs	r3, #17
 800cba4:	f023 0303 	bic.w	r3, r3, #3
 800cba8:	3211      	adds	r2, #17
 800cbaa:	42a2      	cmp	r2, r4
 800cbac:	bf88      	it	hi
 800cbae:	2300      	movhi	r3, #0
 800cbb0:	4418      	add	r0, r3
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	4288      	cmp	r0, r1
 800cbb6:	d305      	bcc.n	800cbc4 <__copybits+0x40>
 800cbb8:	bd70      	pop	{r4, r5, r6, pc}
 800cbba:	f853 6b04 	ldr.w	r6, [r3], #4
 800cbbe:	f845 6f04 	str.w	r6, [r5, #4]!
 800cbc2:	e7eb      	b.n	800cb9c <__copybits+0x18>
 800cbc4:	f840 3b04 	str.w	r3, [r0], #4
 800cbc8:	e7f4      	b.n	800cbb4 <__copybits+0x30>

0800cbca <__any_on>:
 800cbca:	f100 0214 	add.w	r2, r0, #20
 800cbce:	6900      	ldr	r0, [r0, #16]
 800cbd0:	114b      	asrs	r3, r1, #5
 800cbd2:	4298      	cmp	r0, r3
 800cbd4:	b510      	push	{r4, lr}
 800cbd6:	db11      	blt.n	800cbfc <__any_on+0x32>
 800cbd8:	dd0a      	ble.n	800cbf0 <__any_on+0x26>
 800cbda:	f011 011f 	ands.w	r1, r1, #31
 800cbde:	d007      	beq.n	800cbf0 <__any_on+0x26>
 800cbe0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cbe4:	fa24 f001 	lsr.w	r0, r4, r1
 800cbe8:	fa00 f101 	lsl.w	r1, r0, r1
 800cbec:	428c      	cmp	r4, r1
 800cbee:	d10b      	bne.n	800cc08 <__any_on+0x3e>
 800cbf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	d803      	bhi.n	800cc00 <__any_on+0x36>
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	bd10      	pop	{r4, pc}
 800cbfc:	4603      	mov	r3, r0
 800cbfe:	e7f7      	b.n	800cbf0 <__any_on+0x26>
 800cc00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc04:	2900      	cmp	r1, #0
 800cc06:	d0f5      	beq.n	800cbf4 <__any_on+0x2a>
 800cc08:	2001      	movs	r0, #1
 800cc0a:	e7f6      	b.n	800cbfa <__any_on+0x30>

0800cc0c <__ascii_wctomb>:
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	4608      	mov	r0, r1
 800cc10:	b141      	cbz	r1, 800cc24 <__ascii_wctomb+0x18>
 800cc12:	2aff      	cmp	r2, #255	@ 0xff
 800cc14:	d904      	bls.n	800cc20 <__ascii_wctomb+0x14>
 800cc16:	228a      	movs	r2, #138	@ 0x8a
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc1e:	4770      	bx	lr
 800cc20:	700a      	strb	r2, [r1, #0]
 800cc22:	2001      	movs	r0, #1
 800cc24:	4770      	bx	lr

0800cc26 <__sfputc_r>:
 800cc26:	6893      	ldr	r3, [r2, #8]
 800cc28:	3b01      	subs	r3, #1
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	b410      	push	{r4}
 800cc2e:	6093      	str	r3, [r2, #8]
 800cc30:	da08      	bge.n	800cc44 <__sfputc_r+0x1e>
 800cc32:	6994      	ldr	r4, [r2, #24]
 800cc34:	42a3      	cmp	r3, r4
 800cc36:	db01      	blt.n	800cc3c <__sfputc_r+0x16>
 800cc38:	290a      	cmp	r1, #10
 800cc3a:	d103      	bne.n	800cc44 <__sfputc_r+0x1e>
 800cc3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc40:	f7fd bf59 	b.w	800aaf6 <__swbuf_r>
 800cc44:	6813      	ldr	r3, [r2, #0]
 800cc46:	1c58      	adds	r0, r3, #1
 800cc48:	6010      	str	r0, [r2, #0]
 800cc4a:	7019      	strb	r1, [r3, #0]
 800cc4c:	4608      	mov	r0, r1
 800cc4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc52:	4770      	bx	lr

0800cc54 <__sfputs_r>:
 800cc54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc56:	4606      	mov	r6, r0
 800cc58:	460f      	mov	r7, r1
 800cc5a:	4614      	mov	r4, r2
 800cc5c:	18d5      	adds	r5, r2, r3
 800cc5e:	42ac      	cmp	r4, r5
 800cc60:	d101      	bne.n	800cc66 <__sfputs_r+0x12>
 800cc62:	2000      	movs	r0, #0
 800cc64:	e007      	b.n	800cc76 <__sfputs_r+0x22>
 800cc66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc6a:	463a      	mov	r2, r7
 800cc6c:	4630      	mov	r0, r6
 800cc6e:	f7ff ffda 	bl	800cc26 <__sfputc_r>
 800cc72:	1c43      	adds	r3, r0, #1
 800cc74:	d1f3      	bne.n	800cc5e <__sfputs_r+0xa>
 800cc76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cc78 <_vfiprintf_r>:
 800cc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7c:	460d      	mov	r5, r1
 800cc7e:	b09d      	sub	sp, #116	@ 0x74
 800cc80:	4614      	mov	r4, r2
 800cc82:	4698      	mov	r8, r3
 800cc84:	4606      	mov	r6, r0
 800cc86:	b118      	cbz	r0, 800cc90 <_vfiprintf_r+0x18>
 800cc88:	6a03      	ldr	r3, [r0, #32]
 800cc8a:	b90b      	cbnz	r3, 800cc90 <_vfiprintf_r+0x18>
 800cc8c:	f7fd fe4a 	bl	800a924 <__sinit>
 800cc90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc92:	07d9      	lsls	r1, r3, #31
 800cc94:	d405      	bmi.n	800cca2 <_vfiprintf_r+0x2a>
 800cc96:	89ab      	ldrh	r3, [r5, #12]
 800cc98:	059a      	lsls	r2, r3, #22
 800cc9a:	d402      	bmi.n	800cca2 <_vfiprintf_r+0x2a>
 800cc9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc9e:	f7fe f84e 	bl	800ad3e <__retarget_lock_acquire_recursive>
 800cca2:	89ab      	ldrh	r3, [r5, #12]
 800cca4:	071b      	lsls	r3, r3, #28
 800cca6:	d501      	bpl.n	800ccac <_vfiprintf_r+0x34>
 800cca8:	692b      	ldr	r3, [r5, #16]
 800ccaa:	b99b      	cbnz	r3, 800ccd4 <_vfiprintf_r+0x5c>
 800ccac:	4629      	mov	r1, r5
 800ccae:	4630      	mov	r0, r6
 800ccb0:	f7fd ff60 	bl	800ab74 <__swsetup_r>
 800ccb4:	b170      	cbz	r0, 800ccd4 <_vfiprintf_r+0x5c>
 800ccb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ccb8:	07dc      	lsls	r4, r3, #31
 800ccba:	d504      	bpl.n	800ccc6 <_vfiprintf_r+0x4e>
 800ccbc:	f04f 30ff 	mov.w	r0, #4294967295
 800ccc0:	b01d      	add	sp, #116	@ 0x74
 800ccc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccc6:	89ab      	ldrh	r3, [r5, #12]
 800ccc8:	0598      	lsls	r0, r3, #22
 800ccca:	d4f7      	bmi.n	800ccbc <_vfiprintf_r+0x44>
 800cccc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccce:	f7fe f837 	bl	800ad40 <__retarget_lock_release_recursive>
 800ccd2:	e7f3      	b.n	800ccbc <_vfiprintf_r+0x44>
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccd8:	2320      	movs	r3, #32
 800ccda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccde:	f8cd 800c 	str.w	r8, [sp, #12]
 800cce2:	2330      	movs	r3, #48	@ 0x30
 800cce4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ce94 <_vfiprintf_r+0x21c>
 800cce8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ccec:	f04f 0901 	mov.w	r9, #1
 800ccf0:	4623      	mov	r3, r4
 800ccf2:	469a      	mov	sl, r3
 800ccf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccf8:	b10a      	cbz	r2, 800ccfe <_vfiprintf_r+0x86>
 800ccfa:	2a25      	cmp	r2, #37	@ 0x25
 800ccfc:	d1f9      	bne.n	800ccf2 <_vfiprintf_r+0x7a>
 800ccfe:	ebba 0b04 	subs.w	fp, sl, r4
 800cd02:	d00b      	beq.n	800cd1c <_vfiprintf_r+0xa4>
 800cd04:	465b      	mov	r3, fp
 800cd06:	4622      	mov	r2, r4
 800cd08:	4629      	mov	r1, r5
 800cd0a:	4630      	mov	r0, r6
 800cd0c:	f7ff ffa2 	bl	800cc54 <__sfputs_r>
 800cd10:	3001      	adds	r0, #1
 800cd12:	f000 80a7 	beq.w	800ce64 <_vfiprintf_r+0x1ec>
 800cd16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd18:	445a      	add	r2, fp
 800cd1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd1c:	f89a 3000 	ldrb.w	r3, [sl]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	f000 809f 	beq.w	800ce64 <_vfiprintf_r+0x1ec>
 800cd26:	2300      	movs	r3, #0
 800cd28:	f04f 32ff 	mov.w	r2, #4294967295
 800cd2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd30:	f10a 0a01 	add.w	sl, sl, #1
 800cd34:	9304      	str	r3, [sp, #16]
 800cd36:	9307      	str	r3, [sp, #28]
 800cd38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd3e:	4654      	mov	r4, sl
 800cd40:	2205      	movs	r2, #5
 800cd42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd46:	4853      	ldr	r0, [pc, #332]	@ (800ce94 <_vfiprintf_r+0x21c>)
 800cd48:	f7f3 fa62 	bl	8000210 <memchr>
 800cd4c:	9a04      	ldr	r2, [sp, #16]
 800cd4e:	b9d8      	cbnz	r0, 800cd88 <_vfiprintf_r+0x110>
 800cd50:	06d1      	lsls	r1, r2, #27
 800cd52:	bf44      	itt	mi
 800cd54:	2320      	movmi	r3, #32
 800cd56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd5a:	0713      	lsls	r3, r2, #28
 800cd5c:	bf44      	itt	mi
 800cd5e:	232b      	movmi	r3, #43	@ 0x2b
 800cd60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd64:	f89a 3000 	ldrb.w	r3, [sl]
 800cd68:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd6a:	d015      	beq.n	800cd98 <_vfiprintf_r+0x120>
 800cd6c:	9a07      	ldr	r2, [sp, #28]
 800cd6e:	4654      	mov	r4, sl
 800cd70:	2000      	movs	r0, #0
 800cd72:	f04f 0c0a 	mov.w	ip, #10
 800cd76:	4621      	mov	r1, r4
 800cd78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd7c:	3b30      	subs	r3, #48	@ 0x30
 800cd7e:	2b09      	cmp	r3, #9
 800cd80:	d94b      	bls.n	800ce1a <_vfiprintf_r+0x1a2>
 800cd82:	b1b0      	cbz	r0, 800cdb2 <_vfiprintf_r+0x13a>
 800cd84:	9207      	str	r2, [sp, #28]
 800cd86:	e014      	b.n	800cdb2 <_vfiprintf_r+0x13a>
 800cd88:	eba0 0308 	sub.w	r3, r0, r8
 800cd8c:	fa09 f303 	lsl.w	r3, r9, r3
 800cd90:	4313      	orrs	r3, r2
 800cd92:	9304      	str	r3, [sp, #16]
 800cd94:	46a2      	mov	sl, r4
 800cd96:	e7d2      	b.n	800cd3e <_vfiprintf_r+0xc6>
 800cd98:	9b03      	ldr	r3, [sp, #12]
 800cd9a:	1d19      	adds	r1, r3, #4
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	9103      	str	r1, [sp, #12]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	bfbb      	ittet	lt
 800cda4:	425b      	neglt	r3, r3
 800cda6:	f042 0202 	orrlt.w	r2, r2, #2
 800cdaa:	9307      	strge	r3, [sp, #28]
 800cdac:	9307      	strlt	r3, [sp, #28]
 800cdae:	bfb8      	it	lt
 800cdb0:	9204      	strlt	r2, [sp, #16]
 800cdb2:	7823      	ldrb	r3, [r4, #0]
 800cdb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800cdb6:	d10a      	bne.n	800cdce <_vfiprintf_r+0x156>
 800cdb8:	7863      	ldrb	r3, [r4, #1]
 800cdba:	2b2a      	cmp	r3, #42	@ 0x2a
 800cdbc:	d132      	bne.n	800ce24 <_vfiprintf_r+0x1ac>
 800cdbe:	9b03      	ldr	r3, [sp, #12]
 800cdc0:	1d1a      	adds	r2, r3, #4
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	9203      	str	r2, [sp, #12]
 800cdc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cdca:	3402      	adds	r4, #2
 800cdcc:	9305      	str	r3, [sp, #20]
 800cdce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cea4 <_vfiprintf_r+0x22c>
 800cdd2:	7821      	ldrb	r1, [r4, #0]
 800cdd4:	2203      	movs	r2, #3
 800cdd6:	4650      	mov	r0, sl
 800cdd8:	f7f3 fa1a 	bl	8000210 <memchr>
 800cddc:	b138      	cbz	r0, 800cdee <_vfiprintf_r+0x176>
 800cdde:	9b04      	ldr	r3, [sp, #16]
 800cde0:	eba0 000a 	sub.w	r0, r0, sl
 800cde4:	2240      	movs	r2, #64	@ 0x40
 800cde6:	4082      	lsls	r2, r0
 800cde8:	4313      	orrs	r3, r2
 800cdea:	3401      	adds	r4, #1
 800cdec:	9304      	str	r3, [sp, #16]
 800cdee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdf2:	4829      	ldr	r0, [pc, #164]	@ (800ce98 <_vfiprintf_r+0x220>)
 800cdf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cdf8:	2206      	movs	r2, #6
 800cdfa:	f7f3 fa09 	bl	8000210 <memchr>
 800cdfe:	2800      	cmp	r0, #0
 800ce00:	d03f      	beq.n	800ce82 <_vfiprintf_r+0x20a>
 800ce02:	4b26      	ldr	r3, [pc, #152]	@ (800ce9c <_vfiprintf_r+0x224>)
 800ce04:	bb1b      	cbnz	r3, 800ce4e <_vfiprintf_r+0x1d6>
 800ce06:	9b03      	ldr	r3, [sp, #12]
 800ce08:	3307      	adds	r3, #7
 800ce0a:	f023 0307 	bic.w	r3, r3, #7
 800ce0e:	3308      	adds	r3, #8
 800ce10:	9303      	str	r3, [sp, #12]
 800ce12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce14:	443b      	add	r3, r7
 800ce16:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce18:	e76a      	b.n	800ccf0 <_vfiprintf_r+0x78>
 800ce1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce1e:	460c      	mov	r4, r1
 800ce20:	2001      	movs	r0, #1
 800ce22:	e7a8      	b.n	800cd76 <_vfiprintf_r+0xfe>
 800ce24:	2300      	movs	r3, #0
 800ce26:	3401      	adds	r4, #1
 800ce28:	9305      	str	r3, [sp, #20]
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	f04f 0c0a 	mov.w	ip, #10
 800ce30:	4620      	mov	r0, r4
 800ce32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce36:	3a30      	subs	r2, #48	@ 0x30
 800ce38:	2a09      	cmp	r2, #9
 800ce3a:	d903      	bls.n	800ce44 <_vfiprintf_r+0x1cc>
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d0c6      	beq.n	800cdce <_vfiprintf_r+0x156>
 800ce40:	9105      	str	r1, [sp, #20]
 800ce42:	e7c4      	b.n	800cdce <_vfiprintf_r+0x156>
 800ce44:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce48:	4604      	mov	r4, r0
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	e7f0      	b.n	800ce30 <_vfiprintf_r+0x1b8>
 800ce4e:	ab03      	add	r3, sp, #12
 800ce50:	9300      	str	r3, [sp, #0]
 800ce52:	462a      	mov	r2, r5
 800ce54:	4b12      	ldr	r3, [pc, #72]	@ (800cea0 <_vfiprintf_r+0x228>)
 800ce56:	a904      	add	r1, sp, #16
 800ce58:	4630      	mov	r0, r6
 800ce5a:	f7fd f921 	bl	800a0a0 <_printf_float>
 800ce5e:	4607      	mov	r7, r0
 800ce60:	1c78      	adds	r0, r7, #1
 800ce62:	d1d6      	bne.n	800ce12 <_vfiprintf_r+0x19a>
 800ce64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce66:	07d9      	lsls	r1, r3, #31
 800ce68:	d405      	bmi.n	800ce76 <_vfiprintf_r+0x1fe>
 800ce6a:	89ab      	ldrh	r3, [r5, #12]
 800ce6c:	059a      	lsls	r2, r3, #22
 800ce6e:	d402      	bmi.n	800ce76 <_vfiprintf_r+0x1fe>
 800ce70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce72:	f7fd ff65 	bl	800ad40 <__retarget_lock_release_recursive>
 800ce76:	89ab      	ldrh	r3, [r5, #12]
 800ce78:	065b      	lsls	r3, r3, #25
 800ce7a:	f53f af1f 	bmi.w	800ccbc <_vfiprintf_r+0x44>
 800ce7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce80:	e71e      	b.n	800ccc0 <_vfiprintf_r+0x48>
 800ce82:	ab03      	add	r3, sp, #12
 800ce84:	9300      	str	r3, [sp, #0]
 800ce86:	462a      	mov	r2, r5
 800ce88:	4b05      	ldr	r3, [pc, #20]	@ (800cea0 <_vfiprintf_r+0x228>)
 800ce8a:	a904      	add	r1, sp, #16
 800ce8c:	4630      	mov	r0, r6
 800ce8e:	f7fd fb9f 	bl	800a5d0 <_printf_i>
 800ce92:	e7e4      	b.n	800ce5e <_vfiprintf_r+0x1e6>
 800ce94:	0800d4b8 	.word	0x0800d4b8
 800ce98:	0800d4c2 	.word	0x0800d4c2
 800ce9c:	0800a0a1 	.word	0x0800a0a1
 800cea0:	0800cc55 	.word	0x0800cc55
 800cea4:	0800d4be 	.word	0x0800d4be

0800cea8 <__sflush_r>:
 800cea8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ceac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ceb0:	0716      	lsls	r6, r2, #28
 800ceb2:	4605      	mov	r5, r0
 800ceb4:	460c      	mov	r4, r1
 800ceb6:	d454      	bmi.n	800cf62 <__sflush_r+0xba>
 800ceb8:	684b      	ldr	r3, [r1, #4]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	dc02      	bgt.n	800cec4 <__sflush_r+0x1c>
 800cebe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	dd48      	ble.n	800cf56 <__sflush_r+0xae>
 800cec4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cec6:	2e00      	cmp	r6, #0
 800cec8:	d045      	beq.n	800cf56 <__sflush_r+0xae>
 800ceca:	2300      	movs	r3, #0
 800cecc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ced0:	682f      	ldr	r7, [r5, #0]
 800ced2:	6a21      	ldr	r1, [r4, #32]
 800ced4:	602b      	str	r3, [r5, #0]
 800ced6:	d030      	beq.n	800cf3a <__sflush_r+0x92>
 800ced8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ceda:	89a3      	ldrh	r3, [r4, #12]
 800cedc:	0759      	lsls	r1, r3, #29
 800cede:	d505      	bpl.n	800ceec <__sflush_r+0x44>
 800cee0:	6863      	ldr	r3, [r4, #4]
 800cee2:	1ad2      	subs	r2, r2, r3
 800cee4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cee6:	b10b      	cbz	r3, 800ceec <__sflush_r+0x44>
 800cee8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ceea:	1ad2      	subs	r2, r2, r3
 800ceec:	2300      	movs	r3, #0
 800ceee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cef0:	6a21      	ldr	r1, [r4, #32]
 800cef2:	4628      	mov	r0, r5
 800cef4:	47b0      	blx	r6
 800cef6:	1c43      	adds	r3, r0, #1
 800cef8:	89a3      	ldrh	r3, [r4, #12]
 800cefa:	d106      	bne.n	800cf0a <__sflush_r+0x62>
 800cefc:	6829      	ldr	r1, [r5, #0]
 800cefe:	291d      	cmp	r1, #29
 800cf00:	d82b      	bhi.n	800cf5a <__sflush_r+0xb2>
 800cf02:	4a2a      	ldr	r2, [pc, #168]	@ (800cfac <__sflush_r+0x104>)
 800cf04:	40ca      	lsrs	r2, r1
 800cf06:	07d6      	lsls	r6, r2, #31
 800cf08:	d527      	bpl.n	800cf5a <__sflush_r+0xb2>
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	6062      	str	r2, [r4, #4]
 800cf0e:	04d9      	lsls	r1, r3, #19
 800cf10:	6922      	ldr	r2, [r4, #16]
 800cf12:	6022      	str	r2, [r4, #0]
 800cf14:	d504      	bpl.n	800cf20 <__sflush_r+0x78>
 800cf16:	1c42      	adds	r2, r0, #1
 800cf18:	d101      	bne.n	800cf1e <__sflush_r+0x76>
 800cf1a:	682b      	ldr	r3, [r5, #0]
 800cf1c:	b903      	cbnz	r3, 800cf20 <__sflush_r+0x78>
 800cf1e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cf20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf22:	602f      	str	r7, [r5, #0]
 800cf24:	b1b9      	cbz	r1, 800cf56 <__sflush_r+0xae>
 800cf26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf2a:	4299      	cmp	r1, r3
 800cf2c:	d002      	beq.n	800cf34 <__sflush_r+0x8c>
 800cf2e:	4628      	mov	r0, r5
 800cf30:	f7fe fd76 	bl	800ba20 <_free_r>
 800cf34:	2300      	movs	r3, #0
 800cf36:	6363      	str	r3, [r4, #52]	@ 0x34
 800cf38:	e00d      	b.n	800cf56 <__sflush_r+0xae>
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	4628      	mov	r0, r5
 800cf3e:	47b0      	blx	r6
 800cf40:	4602      	mov	r2, r0
 800cf42:	1c50      	adds	r0, r2, #1
 800cf44:	d1c9      	bne.n	800ceda <__sflush_r+0x32>
 800cf46:	682b      	ldr	r3, [r5, #0]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d0c6      	beq.n	800ceda <__sflush_r+0x32>
 800cf4c:	2b1d      	cmp	r3, #29
 800cf4e:	d001      	beq.n	800cf54 <__sflush_r+0xac>
 800cf50:	2b16      	cmp	r3, #22
 800cf52:	d11e      	bne.n	800cf92 <__sflush_r+0xea>
 800cf54:	602f      	str	r7, [r5, #0]
 800cf56:	2000      	movs	r0, #0
 800cf58:	e022      	b.n	800cfa0 <__sflush_r+0xf8>
 800cf5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf5e:	b21b      	sxth	r3, r3
 800cf60:	e01b      	b.n	800cf9a <__sflush_r+0xf2>
 800cf62:	690f      	ldr	r7, [r1, #16]
 800cf64:	2f00      	cmp	r7, #0
 800cf66:	d0f6      	beq.n	800cf56 <__sflush_r+0xae>
 800cf68:	0793      	lsls	r3, r2, #30
 800cf6a:	680e      	ldr	r6, [r1, #0]
 800cf6c:	bf08      	it	eq
 800cf6e:	694b      	ldreq	r3, [r1, #20]
 800cf70:	600f      	str	r7, [r1, #0]
 800cf72:	bf18      	it	ne
 800cf74:	2300      	movne	r3, #0
 800cf76:	eba6 0807 	sub.w	r8, r6, r7
 800cf7a:	608b      	str	r3, [r1, #8]
 800cf7c:	f1b8 0f00 	cmp.w	r8, #0
 800cf80:	dde9      	ble.n	800cf56 <__sflush_r+0xae>
 800cf82:	6a21      	ldr	r1, [r4, #32]
 800cf84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf86:	4643      	mov	r3, r8
 800cf88:	463a      	mov	r2, r7
 800cf8a:	4628      	mov	r0, r5
 800cf8c:	47b0      	blx	r6
 800cf8e:	2800      	cmp	r0, #0
 800cf90:	dc08      	bgt.n	800cfa4 <__sflush_r+0xfc>
 800cf92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf9a:	81a3      	strh	r3, [r4, #12]
 800cf9c:	f04f 30ff 	mov.w	r0, #4294967295
 800cfa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfa4:	4407      	add	r7, r0
 800cfa6:	eba8 0800 	sub.w	r8, r8, r0
 800cfaa:	e7e7      	b.n	800cf7c <__sflush_r+0xd4>
 800cfac:	20400001 	.word	0x20400001

0800cfb0 <_fflush_r>:
 800cfb0:	b538      	push	{r3, r4, r5, lr}
 800cfb2:	690b      	ldr	r3, [r1, #16]
 800cfb4:	4605      	mov	r5, r0
 800cfb6:	460c      	mov	r4, r1
 800cfb8:	b913      	cbnz	r3, 800cfc0 <_fflush_r+0x10>
 800cfba:	2500      	movs	r5, #0
 800cfbc:	4628      	mov	r0, r5
 800cfbe:	bd38      	pop	{r3, r4, r5, pc}
 800cfc0:	b118      	cbz	r0, 800cfca <_fflush_r+0x1a>
 800cfc2:	6a03      	ldr	r3, [r0, #32]
 800cfc4:	b90b      	cbnz	r3, 800cfca <_fflush_r+0x1a>
 800cfc6:	f7fd fcad 	bl	800a924 <__sinit>
 800cfca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d0f3      	beq.n	800cfba <_fflush_r+0xa>
 800cfd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cfd4:	07d0      	lsls	r0, r2, #31
 800cfd6:	d404      	bmi.n	800cfe2 <_fflush_r+0x32>
 800cfd8:	0599      	lsls	r1, r3, #22
 800cfda:	d402      	bmi.n	800cfe2 <_fflush_r+0x32>
 800cfdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cfde:	f7fd feae 	bl	800ad3e <__retarget_lock_acquire_recursive>
 800cfe2:	4628      	mov	r0, r5
 800cfe4:	4621      	mov	r1, r4
 800cfe6:	f7ff ff5f 	bl	800cea8 <__sflush_r>
 800cfea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cfec:	07da      	lsls	r2, r3, #31
 800cfee:	4605      	mov	r5, r0
 800cff0:	d4e4      	bmi.n	800cfbc <_fflush_r+0xc>
 800cff2:	89a3      	ldrh	r3, [r4, #12]
 800cff4:	059b      	lsls	r3, r3, #22
 800cff6:	d4e1      	bmi.n	800cfbc <_fflush_r+0xc>
 800cff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cffa:	f7fd fea1 	bl	800ad40 <__retarget_lock_release_recursive>
 800cffe:	e7dd      	b.n	800cfbc <_fflush_r+0xc>

0800d000 <__swhatbuf_r>:
 800d000:	b570      	push	{r4, r5, r6, lr}
 800d002:	460c      	mov	r4, r1
 800d004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d008:	2900      	cmp	r1, #0
 800d00a:	b096      	sub	sp, #88	@ 0x58
 800d00c:	4615      	mov	r5, r2
 800d00e:	461e      	mov	r6, r3
 800d010:	da0d      	bge.n	800d02e <__swhatbuf_r+0x2e>
 800d012:	89a3      	ldrh	r3, [r4, #12]
 800d014:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d018:	f04f 0100 	mov.w	r1, #0
 800d01c:	bf14      	ite	ne
 800d01e:	2340      	movne	r3, #64	@ 0x40
 800d020:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d024:	2000      	movs	r0, #0
 800d026:	6031      	str	r1, [r6, #0]
 800d028:	602b      	str	r3, [r5, #0]
 800d02a:	b016      	add	sp, #88	@ 0x58
 800d02c:	bd70      	pop	{r4, r5, r6, pc}
 800d02e:	466a      	mov	r2, sp
 800d030:	f000 f848 	bl	800d0c4 <_fstat_r>
 800d034:	2800      	cmp	r0, #0
 800d036:	dbec      	blt.n	800d012 <__swhatbuf_r+0x12>
 800d038:	9901      	ldr	r1, [sp, #4]
 800d03a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d03e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d042:	4259      	negs	r1, r3
 800d044:	4159      	adcs	r1, r3
 800d046:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d04a:	e7eb      	b.n	800d024 <__swhatbuf_r+0x24>

0800d04c <__smakebuf_r>:
 800d04c:	898b      	ldrh	r3, [r1, #12]
 800d04e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d050:	079d      	lsls	r5, r3, #30
 800d052:	4606      	mov	r6, r0
 800d054:	460c      	mov	r4, r1
 800d056:	d507      	bpl.n	800d068 <__smakebuf_r+0x1c>
 800d058:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d05c:	6023      	str	r3, [r4, #0]
 800d05e:	6123      	str	r3, [r4, #16]
 800d060:	2301      	movs	r3, #1
 800d062:	6163      	str	r3, [r4, #20]
 800d064:	b003      	add	sp, #12
 800d066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d068:	ab01      	add	r3, sp, #4
 800d06a:	466a      	mov	r2, sp
 800d06c:	f7ff ffc8 	bl	800d000 <__swhatbuf_r>
 800d070:	9f00      	ldr	r7, [sp, #0]
 800d072:	4605      	mov	r5, r0
 800d074:	4639      	mov	r1, r7
 800d076:	4630      	mov	r0, r6
 800d078:	f7ff f880 	bl	800c17c <_malloc_r>
 800d07c:	b948      	cbnz	r0, 800d092 <__smakebuf_r+0x46>
 800d07e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d082:	059a      	lsls	r2, r3, #22
 800d084:	d4ee      	bmi.n	800d064 <__smakebuf_r+0x18>
 800d086:	f023 0303 	bic.w	r3, r3, #3
 800d08a:	f043 0302 	orr.w	r3, r3, #2
 800d08e:	81a3      	strh	r3, [r4, #12]
 800d090:	e7e2      	b.n	800d058 <__smakebuf_r+0xc>
 800d092:	89a3      	ldrh	r3, [r4, #12]
 800d094:	6020      	str	r0, [r4, #0]
 800d096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d09a:	81a3      	strh	r3, [r4, #12]
 800d09c:	9b01      	ldr	r3, [sp, #4]
 800d09e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d0a2:	b15b      	cbz	r3, 800d0bc <__smakebuf_r+0x70>
 800d0a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0a8:	4630      	mov	r0, r6
 800d0aa:	f000 f81d 	bl	800d0e8 <_isatty_r>
 800d0ae:	b128      	cbz	r0, 800d0bc <__smakebuf_r+0x70>
 800d0b0:	89a3      	ldrh	r3, [r4, #12]
 800d0b2:	f023 0303 	bic.w	r3, r3, #3
 800d0b6:	f043 0301 	orr.w	r3, r3, #1
 800d0ba:	81a3      	strh	r3, [r4, #12]
 800d0bc:	89a3      	ldrh	r3, [r4, #12]
 800d0be:	431d      	orrs	r5, r3
 800d0c0:	81a5      	strh	r5, [r4, #12]
 800d0c2:	e7cf      	b.n	800d064 <__smakebuf_r+0x18>

0800d0c4 <_fstat_r>:
 800d0c4:	b538      	push	{r3, r4, r5, lr}
 800d0c6:	4d07      	ldr	r5, [pc, #28]	@ (800d0e4 <_fstat_r+0x20>)
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	4604      	mov	r4, r0
 800d0cc:	4608      	mov	r0, r1
 800d0ce:	4611      	mov	r1, r2
 800d0d0:	602b      	str	r3, [r5, #0]
 800d0d2:	f7f4 fd0b 	bl	8001aec <_fstat>
 800d0d6:	1c43      	adds	r3, r0, #1
 800d0d8:	d102      	bne.n	800d0e0 <_fstat_r+0x1c>
 800d0da:	682b      	ldr	r3, [r5, #0]
 800d0dc:	b103      	cbz	r3, 800d0e0 <_fstat_r+0x1c>
 800d0de:	6023      	str	r3, [r4, #0]
 800d0e0:	bd38      	pop	{r3, r4, r5, pc}
 800d0e2:	bf00      	nop
 800d0e4:	20004e38 	.word	0x20004e38

0800d0e8 <_isatty_r>:
 800d0e8:	b538      	push	{r3, r4, r5, lr}
 800d0ea:	4d06      	ldr	r5, [pc, #24]	@ (800d104 <_isatty_r+0x1c>)
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	4604      	mov	r4, r0
 800d0f0:	4608      	mov	r0, r1
 800d0f2:	602b      	str	r3, [r5, #0]
 800d0f4:	f7f4 fd0a 	bl	8001b0c <_isatty>
 800d0f8:	1c43      	adds	r3, r0, #1
 800d0fa:	d102      	bne.n	800d102 <_isatty_r+0x1a>
 800d0fc:	682b      	ldr	r3, [r5, #0]
 800d0fe:	b103      	cbz	r3, 800d102 <_isatty_r+0x1a>
 800d100:	6023      	str	r3, [r4, #0]
 800d102:	bd38      	pop	{r3, r4, r5, pc}
 800d104:	20004e38 	.word	0x20004e38

0800d108 <_sbrk_r>:
 800d108:	b538      	push	{r3, r4, r5, lr}
 800d10a:	4d06      	ldr	r5, [pc, #24]	@ (800d124 <_sbrk_r+0x1c>)
 800d10c:	2300      	movs	r3, #0
 800d10e:	4604      	mov	r4, r0
 800d110:	4608      	mov	r0, r1
 800d112:	602b      	str	r3, [r5, #0]
 800d114:	f7f4 fd12 	bl	8001b3c <_sbrk>
 800d118:	1c43      	adds	r3, r0, #1
 800d11a:	d102      	bne.n	800d122 <_sbrk_r+0x1a>
 800d11c:	682b      	ldr	r3, [r5, #0]
 800d11e:	b103      	cbz	r3, 800d122 <_sbrk_r+0x1a>
 800d120:	6023      	str	r3, [r4, #0]
 800d122:	bd38      	pop	{r3, r4, r5, pc}
 800d124:	20004e38 	.word	0x20004e38

0800d128 <__assert_func>:
 800d128:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d12a:	4614      	mov	r4, r2
 800d12c:	461a      	mov	r2, r3
 800d12e:	4b09      	ldr	r3, [pc, #36]	@ (800d154 <__assert_func+0x2c>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	4605      	mov	r5, r0
 800d134:	68d8      	ldr	r0, [r3, #12]
 800d136:	b14c      	cbz	r4, 800d14c <__assert_func+0x24>
 800d138:	4b07      	ldr	r3, [pc, #28]	@ (800d158 <__assert_func+0x30>)
 800d13a:	9100      	str	r1, [sp, #0]
 800d13c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d140:	4906      	ldr	r1, [pc, #24]	@ (800d15c <__assert_func+0x34>)
 800d142:	462b      	mov	r3, r5
 800d144:	f000 f822 	bl	800d18c <fiprintf>
 800d148:	f000 f832 	bl	800d1b0 <abort>
 800d14c:	4b04      	ldr	r3, [pc, #16]	@ (800d160 <__assert_func+0x38>)
 800d14e:	461c      	mov	r4, r3
 800d150:	e7f3      	b.n	800d13a <__assert_func+0x12>
 800d152:	bf00      	nop
 800d154:	20000188 	.word	0x20000188
 800d158:	0800d4c9 	.word	0x0800d4c9
 800d15c:	0800d4d6 	.word	0x0800d4d6
 800d160:	0800d504 	.word	0x0800d504

0800d164 <_calloc_r>:
 800d164:	b570      	push	{r4, r5, r6, lr}
 800d166:	fba1 5402 	umull	r5, r4, r1, r2
 800d16a:	b934      	cbnz	r4, 800d17a <_calloc_r+0x16>
 800d16c:	4629      	mov	r1, r5
 800d16e:	f7ff f805 	bl	800c17c <_malloc_r>
 800d172:	4606      	mov	r6, r0
 800d174:	b928      	cbnz	r0, 800d182 <_calloc_r+0x1e>
 800d176:	4630      	mov	r0, r6
 800d178:	bd70      	pop	{r4, r5, r6, pc}
 800d17a:	220c      	movs	r2, #12
 800d17c:	6002      	str	r2, [r0, #0]
 800d17e:	2600      	movs	r6, #0
 800d180:	e7f9      	b.n	800d176 <_calloc_r+0x12>
 800d182:	462a      	mov	r2, r5
 800d184:	4621      	mov	r1, r4
 800d186:	f7fd fd4b 	bl	800ac20 <memset>
 800d18a:	e7f4      	b.n	800d176 <_calloc_r+0x12>

0800d18c <fiprintf>:
 800d18c:	b40e      	push	{r1, r2, r3}
 800d18e:	b503      	push	{r0, r1, lr}
 800d190:	4601      	mov	r1, r0
 800d192:	ab03      	add	r3, sp, #12
 800d194:	4805      	ldr	r0, [pc, #20]	@ (800d1ac <fiprintf+0x20>)
 800d196:	f853 2b04 	ldr.w	r2, [r3], #4
 800d19a:	6800      	ldr	r0, [r0, #0]
 800d19c:	9301      	str	r3, [sp, #4]
 800d19e:	f7ff fd6b 	bl	800cc78 <_vfiprintf_r>
 800d1a2:	b002      	add	sp, #8
 800d1a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d1a8:	b003      	add	sp, #12
 800d1aa:	4770      	bx	lr
 800d1ac:	20000188 	.word	0x20000188

0800d1b0 <abort>:
 800d1b0:	b508      	push	{r3, lr}
 800d1b2:	2006      	movs	r0, #6
 800d1b4:	f000 f82c 	bl	800d210 <raise>
 800d1b8:	2001      	movs	r0, #1
 800d1ba:	f7f4 fc47 	bl	8001a4c <_exit>

0800d1be <_raise_r>:
 800d1be:	291f      	cmp	r1, #31
 800d1c0:	b538      	push	{r3, r4, r5, lr}
 800d1c2:	4605      	mov	r5, r0
 800d1c4:	460c      	mov	r4, r1
 800d1c6:	d904      	bls.n	800d1d2 <_raise_r+0x14>
 800d1c8:	2316      	movs	r3, #22
 800d1ca:	6003      	str	r3, [r0, #0]
 800d1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d0:	bd38      	pop	{r3, r4, r5, pc}
 800d1d2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d1d4:	b112      	cbz	r2, 800d1dc <_raise_r+0x1e>
 800d1d6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1da:	b94b      	cbnz	r3, 800d1f0 <_raise_r+0x32>
 800d1dc:	4628      	mov	r0, r5
 800d1de:	f000 f831 	bl	800d244 <_getpid_r>
 800d1e2:	4622      	mov	r2, r4
 800d1e4:	4601      	mov	r1, r0
 800d1e6:	4628      	mov	r0, r5
 800d1e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1ec:	f000 b818 	b.w	800d220 <_kill_r>
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	d00a      	beq.n	800d20a <_raise_r+0x4c>
 800d1f4:	1c59      	adds	r1, r3, #1
 800d1f6:	d103      	bne.n	800d200 <_raise_r+0x42>
 800d1f8:	2316      	movs	r3, #22
 800d1fa:	6003      	str	r3, [r0, #0]
 800d1fc:	2001      	movs	r0, #1
 800d1fe:	e7e7      	b.n	800d1d0 <_raise_r+0x12>
 800d200:	2100      	movs	r1, #0
 800d202:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d206:	4620      	mov	r0, r4
 800d208:	4798      	blx	r3
 800d20a:	2000      	movs	r0, #0
 800d20c:	e7e0      	b.n	800d1d0 <_raise_r+0x12>
	...

0800d210 <raise>:
 800d210:	4b02      	ldr	r3, [pc, #8]	@ (800d21c <raise+0xc>)
 800d212:	4601      	mov	r1, r0
 800d214:	6818      	ldr	r0, [r3, #0]
 800d216:	f7ff bfd2 	b.w	800d1be <_raise_r>
 800d21a:	bf00      	nop
 800d21c:	20000188 	.word	0x20000188

0800d220 <_kill_r>:
 800d220:	b538      	push	{r3, r4, r5, lr}
 800d222:	4d07      	ldr	r5, [pc, #28]	@ (800d240 <_kill_r+0x20>)
 800d224:	2300      	movs	r3, #0
 800d226:	4604      	mov	r4, r0
 800d228:	4608      	mov	r0, r1
 800d22a:	4611      	mov	r1, r2
 800d22c:	602b      	str	r3, [r5, #0]
 800d22e:	f7f4 fbfd 	bl	8001a2c <_kill>
 800d232:	1c43      	adds	r3, r0, #1
 800d234:	d102      	bne.n	800d23c <_kill_r+0x1c>
 800d236:	682b      	ldr	r3, [r5, #0]
 800d238:	b103      	cbz	r3, 800d23c <_kill_r+0x1c>
 800d23a:	6023      	str	r3, [r4, #0]
 800d23c:	bd38      	pop	{r3, r4, r5, pc}
 800d23e:	bf00      	nop
 800d240:	20004e38 	.word	0x20004e38

0800d244 <_getpid_r>:
 800d244:	f7f4 bbea 	b.w	8001a1c <_getpid>

0800d248 <_init>:
 800d248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d24a:	bf00      	nop
 800d24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d24e:	bc08      	pop	{r3}
 800d250:	469e      	mov	lr, r3
 800d252:	4770      	bx	lr

0800d254 <_fini>:
 800d254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d256:	bf00      	nop
 800d258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d25a:	bc08      	pop	{r3}
 800d25c:	469e      	mov	lr, r3
 800d25e:	4770      	bx	lr
