Timing Analyzer report for FreqDev177
Fri Dec 31 12:28:54 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'clk'
 13. Slow 1200mV 125C Model Hold: 'clk'
 14. Slow 1200mV 125C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'clk'
 22. Slow 1200mV -40C Model Hold: 'clk'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'clk'
 30. Fast 1200mV -40C Model Hold: 'clk'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 125c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FreqDev177                                          ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX15BF14A7                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 322.06 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 125C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -2.105 ; -16.462             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 125C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.610 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -17.856                           ;
+-------+--------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.105 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.027      ;
; -2.105 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.027      ;
; -2.105 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.027      ;
; -2.105 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.027      ;
; -2.105 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.027      ;
; -2.105 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.027      ;
; -2.105 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.027      ;
; -2.086 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.469     ; 2.614      ;
; -2.086 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.469     ; 2.614      ;
; -2.086 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.469     ; 2.614      ;
; -2.086 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.469     ; 2.614      ;
; -2.086 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.469     ; 2.614      ;
; -2.086 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.469     ; 2.614      ;
; -2.086 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.469     ; 2.614      ;
; -2.041 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.963      ;
; -2.041 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.963      ;
; -2.041 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.963      ;
; -2.041 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.963      ;
; -2.041 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.963      ;
; -2.041 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.963      ;
; -2.041 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.963      ;
; -1.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.896      ;
; -1.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.896      ;
; -1.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.896      ;
; -1.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.896      ;
; -1.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.896      ;
; -1.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.896      ;
; -1.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.896      ;
; -1.907 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.829      ;
; -1.907 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.829      ;
; -1.907 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.829      ;
; -1.907 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.829      ;
; -1.907 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.829      ;
; -1.907 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.829      ;
; -1.907 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.829      ;
; -1.892 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.814      ;
; -1.892 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.814      ;
; -1.892 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.814      ;
; -1.892 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.814      ;
; -1.892 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.814      ;
; -1.892 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.814      ;
; -1.892 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.814      ;
; -1.797 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.719      ;
; -1.797 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.719      ;
; -1.797 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.719      ;
; -1.797 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.719      ;
; -1.797 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.719      ;
; -1.797 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.719      ;
; -1.797 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.719      ;
; -1.754 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.676      ;
; -1.754 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.676      ;
; -1.754 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.676      ;
; -1.754 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.676      ;
; -1.754 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.676      ;
; -1.754 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.676      ;
; -1.754 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.676      ;
; -1.727 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.303      ; 3.027      ;
; -1.708 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.614      ;
; -1.663 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.303      ; 2.963      ;
; -1.596 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.303      ; 2.896      ;
; -1.529 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.303      ; 2.829      ;
; -1.514 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.303      ; 2.814      ;
; -1.419 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.303      ; 2.719      ;
; -1.376 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.303      ; 2.676      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.469      ; 1.266      ;
; 0.634 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.469      ; 1.290      ;
; 0.665 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.943      ;
; 0.679 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.941      ;
; 0.679 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.941      ;
; 0.679 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.941      ;
; 0.680 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.942      ;
; 0.682 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.944      ;
; 0.682 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.944      ;
; 0.703 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.965      ;
; 0.766 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.469      ; 1.422      ;
; 0.876 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.469      ; 1.532      ;
; 0.895 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.469      ; 1.551      ;
; 1.004 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.266      ;
; 1.004 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.266      ;
; 1.010 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.469      ; 1.666      ;
; 1.021 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.283      ;
; 1.023 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.285      ;
; 1.026 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.288      ;
; 1.026 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.288      ;
; 1.028 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.290      ;
; 1.136 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.398      ;
; 1.136 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.398      ;
; 1.136 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.398      ;
; 1.138 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.400      ;
; 1.138 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.400      ;
; 1.155 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.417      ;
; 1.157 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.419      ;
; 1.160 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.422      ;
; 1.162 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.424      ;
; 1.270 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.532      ;
; 1.272 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.534      ;
; 1.272 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.534      ;
; 1.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.553      ;
; 1.382 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; -0.303     ; 1.266      ;
; 1.392 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.469      ; 2.048      ;
; 1.406 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.668      ;
; 1.786 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.048      ;
; 1.786 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.048      ;
; 1.786 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.048      ;
; 1.786 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.048      ;
; 1.786 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.048      ;
; 1.786 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.048      ;
; 1.920 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.182      ;
; 1.920 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.182      ;
; 1.920 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.182      ;
; 1.920 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.182      ;
; 1.920 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.182      ;
; 1.944 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.206      ;
; 1.944 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.206      ;
; 1.944 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.206      ;
; 1.944 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.206      ;
; 2.099 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.361      ;
; 2.099 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.361      ;
; 2.099 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.361      ;
; 2.204 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.466      ;
; 2.204 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.466      ;
; 2.242 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.504      ;
; 2.303 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; -0.303     ; 2.187      ;
; 2.303 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; -0.303     ; 2.187      ;
; 2.303 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; -0.303     ; 2.187      ;
; 2.303 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; -0.303     ; 2.187      ;
; 2.303 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; -0.303     ; 2.187      ;
; 2.303 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; -0.303     ; 2.187      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 380.37 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -1.629 ; -12.704             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.533 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -15.000                           ;
+-------+--------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.629 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.405     ; 2.224      ;
; -1.629 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.405     ; 2.224      ;
; -1.629 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.405     ; 2.224      ;
; -1.629 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.405     ; 2.224      ;
; -1.629 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.405     ; 2.224      ;
; -1.629 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.405     ; 2.224      ;
; -1.629 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.405     ; 2.224      ;
; -1.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.547      ;
; -1.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.547      ;
; -1.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.547      ;
; -1.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.547      ;
; -1.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.547      ;
; -1.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.547      ;
; -1.610 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.547      ;
; -1.587 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.524      ;
; -1.587 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.524      ;
; -1.587 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.524      ;
; -1.587 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.524      ;
; -1.587 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.524      ;
; -1.587 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.524      ;
; -1.587 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.524      ;
; -1.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.444      ;
; -1.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.444      ;
; -1.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.444      ;
; -1.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.444      ;
; -1.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.444      ;
; -1.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.444      ;
; -1.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.444      ;
; -1.481 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.418      ;
; -1.481 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.418      ;
; -1.481 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.418      ;
; -1.481 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.418      ;
; -1.481 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.418      ;
; -1.481 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.418      ;
; -1.481 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.418      ;
; -1.448 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.385      ;
; -1.448 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.385      ;
; -1.448 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.385      ;
; -1.448 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.385      ;
; -1.448 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.385      ;
; -1.448 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.385      ;
; -1.448 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.385      ;
; -1.371 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.308      ;
; -1.371 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.308      ;
; -1.371 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.308      ;
; -1.371 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.308      ;
; -1.371 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.308      ;
; -1.371 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.308      ;
; -1.371 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.308      ;
; -1.340 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.277      ;
; -1.340 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.277      ;
; -1.340 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.277      ;
; -1.340 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.277      ;
; -1.340 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.277      ;
; -1.340 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.277      ;
; -1.340 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.277      ;
; -1.301 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.077     ; 2.224      ;
; -1.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.547      ;
; -1.259 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.524      ;
; -1.179 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.444      ;
; -1.153 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.418      ;
; -1.120 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.385      ;
; -1.043 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.308      ;
; -1.012 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.277      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.533 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.405      ; 1.106      ;
; 0.547 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.405      ; 1.120      ;
; 0.582 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.077      ; 0.827      ;
; 0.593 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.824      ;
; 0.597 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.828      ;
; 0.599 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.830      ;
; 0.599 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.830      ;
; 0.609 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 0.840      ;
; 0.637 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.405      ; 1.210      ;
; 0.723 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.405      ; 1.296      ;
; 0.735 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.405      ; 1.308      ;
; 0.822 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.405      ; 1.395      ;
; 0.869 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.100      ;
; 0.870 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.101      ;
; 0.875 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.106      ;
; 0.875 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.106      ;
; 0.875 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.106      ;
; 0.883 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.114      ;
; 0.889 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.120      ;
; 0.956 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.187      ;
; 0.961 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.192      ;
; 0.961 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.192      ;
; 0.973 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.204      ;
; 0.974 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.205      ;
; 0.979 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.210      ;
; 0.979 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.210      ;
; 0.987 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.218      ;
; 0.993 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.224      ;
; 1.060 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.291      ;
; 1.078 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.309      ;
; 1.083 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.314      ;
; 1.091 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.322      ;
; 1.182 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.413      ;
; 1.198 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; -0.265     ; 1.101      ;
; 1.218 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.405      ; 1.791      ;
; 1.560 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.791      ;
; 1.560 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.791      ;
; 1.560 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.791      ;
; 1.560 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.791      ;
; 1.560 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.791      ;
; 1.560 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.791      ;
; 1.664 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.895      ;
; 1.664 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.895      ;
; 1.664 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.895      ;
; 1.664 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.895      ;
; 1.664 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.895      ;
; 1.678 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.909      ;
; 1.678 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.909      ;
; 1.678 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.909      ;
; 1.678 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.909      ;
; 1.771 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 2.002      ;
; 1.771 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 2.002      ;
; 1.771 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 2.002      ;
; 1.854 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 2.085      ;
; 1.854 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 2.085      ;
; 1.885 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 2.116      ;
; 1.969 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; -0.265     ; 1.872      ;
; 1.969 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; -0.265     ; 1.872      ;
; 1.969 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; -0.265     ; 1.872      ;
; 1.969 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; -0.265     ; 1.872      ;
; 1.969 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; -0.265     ; 1.872      ;
; 1.969 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; -0.265     ; 1.872      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -0.394 ; -2.984              ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.259 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -11.239                           ;
+-------+--------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.394 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.347      ;
; -0.394 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.347      ;
; -0.394 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.347      ;
; -0.394 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.347      ;
; -0.394 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.347      ;
; -0.394 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.347      ;
; -0.394 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.347      ;
; -0.378 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.211     ; 1.155      ;
; -0.378 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.211     ; 1.155      ;
; -0.378 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.211     ; 1.155      ;
; -0.378 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.211     ; 1.155      ;
; -0.378 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.211     ; 1.155      ;
; -0.378 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.211     ; 1.155      ;
; -0.378 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.211     ; 1.155      ;
; -0.347 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.300      ;
; -0.347 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.300      ;
; -0.347 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.300      ;
; -0.347 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.300      ;
; -0.347 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.300      ;
; -0.347 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.300      ;
; -0.347 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.300      ;
; -0.332 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.285      ;
; -0.332 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.285      ;
; -0.332 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.285      ;
; -0.332 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.285      ;
; -0.332 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.285      ;
; -0.332 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.285      ;
; -0.332 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.285      ;
; -0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.244      ;
; -0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.244      ;
; -0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.244      ;
; -0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.244      ;
; -0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.244      ;
; -0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.244      ;
; -0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.244      ;
; -0.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.235      ;
; -0.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.235      ;
; -0.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.235      ;
; -0.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.235      ;
; -0.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.235      ;
; -0.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.235      ;
; -0.282 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.235      ;
; -0.246 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.199      ;
; -0.246 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.199      ;
; -0.246 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.199      ;
; -0.246 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.199      ;
; -0.246 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.199      ;
; -0.246 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.199      ;
; -0.246 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.199      ;
; -0.227 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.180      ;
; -0.227 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.180      ;
; -0.227 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.180      ;
; -0.227 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.180      ;
; -0.227 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.180      ;
; -0.227 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.180      ;
; -0.227 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.180      ;
; -0.226 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.133      ; 1.347      ;
; -0.210 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.043     ; 1.155      ;
; -0.179 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.133      ; 1.300      ;
; -0.164 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.133      ; 1.285      ;
; -0.123 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.133      ; 1.244      ;
; -0.114 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.133      ; 1.235      ;
; -0.078 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.133      ; 1.199      ;
; -0.059 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; 0.133      ; 1.180      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.259 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.211      ; 0.552      ;
; 0.271 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.211      ; 0.564      ;
; 0.286 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.411      ;
; 0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.408      ;
; 0.292 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.409      ;
; 0.301 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.329 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.211      ; 0.622      ;
; 0.377 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.211      ; 0.670      ;
; 0.389 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.211      ; 0.682      ;
; 0.435 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.552      ;
; 0.436 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.553      ;
; 0.438 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.211      ; 0.731      ;
; 0.445 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.562      ;
; 0.445 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.562      ;
; 0.445 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.562      ;
; 0.447 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.564      ;
; 0.447 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.564      ;
; 0.493 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.610      ;
; 0.493 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.610      ;
; 0.494 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.611      ;
; 0.495 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.612      ;
; 0.496 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.613      ;
; 0.505 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.622      ;
; 0.505 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.622      ;
; 0.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.624      ;
; 0.507 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.624      ;
; 0.554 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.671      ;
; 0.555 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.672      ;
; 0.556 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.673      ;
; 0.567 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.684      ;
; 0.598 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.211      ; 0.891      ;
; 0.605 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; -0.133     ; 0.554      ;
; 0.616 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.733      ;
; 0.774 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.891      ;
; 0.774 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.891      ;
; 0.774 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.891      ;
; 0.774 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.891      ;
; 0.774 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.891      ;
; 0.774 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[7] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.891      ;
; 0.834 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.951      ;
; 0.834 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.951      ;
; 0.834 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.951      ;
; 0.834 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.951      ;
; 0.834 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.951      ;
; 0.846 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.963      ;
; 0.846 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.963      ;
; 0.846 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.963      ;
; 0.846 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.963      ;
; 0.929 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 1.046      ;
; 0.929 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 1.046      ;
; 0.929 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 1.046      ;
; 0.977 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 1.094      ;
; 0.977 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 1.094      ;
; 0.992 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 1.109      ;
; 1.022 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; -0.133     ; 0.971      ;
; 1.022 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; -0.133     ; 0.971      ;
; 1.022 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; -0.133     ; 0.971      ;
; 1.022 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; -0.133     ; 0.971      ;
; 1.022 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; -0.133     ; 0.971      ;
; 1.022 ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[6] ; Counter8Bit:inst|lpm_counter:LPM_COUNTER_component|cntr_g1l:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; -0.133     ; 0.971      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.105  ; 0.259 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.105  ; 0.259 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -16.462 ; 0.0   ; 0.0      ; 0.0     ; -17.856             ;
;  clk             ; -16.462 ; 0.000 ; N/A      ; N/A     ; -17.856             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.34 V              ; -0.00641 V          ; 0.183 V                              ; 0.057 V                              ; 1.89e-09 s                  ; 1.74e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.34 V             ; -0.00641 V         ; 0.183 V                             ; 0.057 V                             ; 1.89e-09 s                 ; 1.74e-09 s                 ; No                        ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.37e-09 V                   ; 2.4 V               ; -0.0401 V           ; 0.094 V                              ; 0.061 V                              ; 2.38e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.37e-09 V                  ; 2.4 V              ; -0.0401 V          ; 0.094 V                             ; 0.061 V                             ; 2.38e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.39 V              ; -0.0451 V           ; 0.141 V                              ; 0.088 V                              ; 2.57e-10 s                  ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.39 V             ; -0.0451 V          ; 0.141 V                             ; 0.088 V                             ; 2.57e-10 s                 ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; -0.00194 V          ; 0.121 V                              ; 0.033 V                              ; 2.59e-09 s                  ; 2.53e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; -0.00194 V         ; 0.121 V                             ; 0.033 V                             ; 2.59e-09 s                 ; 2.53e-09 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.19e-06 V                   ; 2.36 V              ; -0.019 V            ; 0.056 V                              ; 0.054 V                              ; 3.05e-10 s                  ; 4.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.19e-06 V                  ; 2.36 V             ; -0.019 V           ; 0.056 V                             ; 0.054 V                             ; 3.05e-10 s                 ; 4.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.92e-06 V                   ; 2.35 V              ; -0.00603 V          ; 0.108 V                              ; 0.018 V                              ; 4.37e-10 s                  ; 3.93e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.92e-06 V                  ; 2.35 V             ; -0.00603 V         ; 0.108 V                             ; 0.018 V                             ; 4.37e-10 s                 ; 3.93e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.66 V              ; -0.0195 V           ; 0.259 V                              ; 0.131 V                              ; 1.42e-09 s                  ; 1.4e-09 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.66 V             ; -0.0195 V          ; 0.259 V                             ; 0.131 V                             ; 1.42e-09 s                 ; 1.4e-09 s                  ; No                        ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.48e-09 V                   ; 2.96 V              ; -0.046 V            ; 0.423 V                              ; 0.125 V                              ; 1e-10 s                     ; 2.25e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.48e-09 V                  ; 2.96 V             ; -0.046 V           ; 0.423 V                             ; 0.125 V                             ; 1e-10 s                    ; 2.25e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-09 V                   ; 2.76 V              ; -0.0545 V           ; 0.168 V                              ; 0.078 V                              ; 2.52e-10 s                  ; 1.9e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-09 V                  ; 2.76 V             ; -0.0545 V          ; 0.168 V                             ; 0.078 V                             ; 2.52e-10 s                 ; 1.9e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 100      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 100      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 31 12:28:50 2021
Info: Command: quartus_sta FreqDev177 -c FreqDev177
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FreqDev177.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.105             -16.462 clk 
Info (332146): Worst-case hold slack is 0.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.610               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -17.856 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.629             -12.704 clk 
Info (332146): Worst-case hold slack is 0.533
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.533               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.000 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394              -2.984 clk 
Info (332146): Worst-case hold slack is 0.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.259               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.239 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Fri Dec 31 12:28:54 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


