{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590441614297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590441614299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:20:14 2020 " "Processing started: Mon May 25 18:20:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590441614299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441614299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441614299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590441614971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590441614972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda " "Found entity 1: collenda" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_irq_mapper " "Found entity 1: collenda_irq_mapper" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0 " "Found entity 1: collenda_mm_interconnect_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_avalon_st_adapter " "Found entity 1: collenda_mm_interconnect_0_avalon_st_adapter" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_rsp_mux " "Found entity 1: collenda_mm_interconnect_0_rsp_mux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635144 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_rsp_demux " "Found entity 1: collenda_mm_interconnect_0_rsp_demux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_cmd_mux " "Found entity 1: collenda_mm_interconnect_0_cmd_mux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_cmd_demux " "Found entity 1: collenda_mm_interconnect_0_cmd_demux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel collenda_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441635149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel collenda_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441635149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_router_002_default_decode " "Found entity 1: collenda_mm_interconnect_0_router_002_default_decode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635150 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_mm_interconnect_0_router_002 " "Found entity 2: collenda_mm_interconnect_0_router_002" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel collenda_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441635151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel collenda_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441635151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_router_default_decode " "Found entity 1: collenda_mm_interconnect_0_router_default_decode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635152 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_mm_interconnect_0_router " "Found entity 2: collenda_mm_interconnect_0_router" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(62) " "Verilog HDL warning at controlUnit.v(62): extended using \"x\" or \"z\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441635171 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(108) " "Verilog HDL information at controlUnit.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590441635171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635172 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(69) " "Verilog HDL warning at decoderInstruction.v(69): extended using \"x\" or \"z\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441635173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_onchip_memory2_0 " "Found entity 1: collenda_onchip_memory2_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0 " "Found entity 1: collenda_nios2_gen2_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: collenda_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: collenda_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "3 collenda_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: collenda_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "4 collenda_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: collenda_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "5 collenda_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: collenda_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "6 collenda_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: collenda_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "7 collenda_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: collenda_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "8 collenda_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: collenda_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "9 collenda_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: collenda_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "10 collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "11 collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "12 collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "13 collenda_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: collenda_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "14 collenda_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: collenda_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "15 collenda_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: collenda_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "16 collenda_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: collenda_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "17 collenda_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: collenda_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "18 collenda_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: collenda_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "19 collenda_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: collenda_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "20 collenda_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: collenda_nios2_gen2_0_cpu_nios2_oci" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""} { "Info" "ISGN_ENTITY_NAME" "21 collenda_nios2_gen2_0_cpu " "Found entity 21: collenda_nios2_gen2_0_cpu" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_test_bench " "Found entity 1: collenda_nios2_gen2_0_cpu_test_bench" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_jtag_uart_0_sim_scfifo_w " "Found entity 1: collenda_jtag_uart_0_sim_scfifo_w" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635234 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_jtag_uart_0_scfifo_w " "Found entity 2: collenda_jtag_uart_0_scfifo_w" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635234 ""} { "Info" "ISGN_ENTITY_NAME" "3 collenda_jtag_uart_0_sim_scfifo_r " "Found entity 3: collenda_jtag_uart_0_sim_scfifo_r" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635234 ""} { "Info" "ISGN_ENTITY_NAME" "4 collenda_jtag_uart_0_scfifo_r " "Found entity 4: collenda_jtag_uart_0_scfifo_r" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635234 ""} { "Info" "ISGN_ENTITY_NAME" "5 collenda_jtag_uart_0 " "Found entity 5: collenda_jtag_uart_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_check_print " "Found entity 1: collenda_check_print" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/Top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/interfaceVGA/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/full_print_module/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "modulos/full_print_module/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635251 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(62) " "Verilog HDL warning at controlUnit.v(62): extended using \"x\" or \"z\"" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441635252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(108) " "Verilog HDL information at controlUnit.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590441635252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ControlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(69) " "Verilog HDL warning at decoderInstruction.v(69): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441635254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderInstruction/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/PLL/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/PLL/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "modulos/PLL/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 consoleCollenda " "Found entity 1: consoleCollenda" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441635261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441635261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "consoleCollenda " "Elaborating entity \"consoleCollenda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590441635568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda collenda:inst " "Elaborating entity \"collenda\" for hierarchy \"collenda:inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" "inst" { Schematic "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { { 40 176 608 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441635631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_check_print collenda:inst\|collenda_check_print:check_print " "Elaborating entity \"collenda_check_print\" for hierarchy \"collenda:inst\|collenda_check_print:check_print\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "check_print" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441635765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_jtag_uart_0 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"collenda_jtag_uart_0\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "jtag_uart_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441635776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_jtag_uart_0_scfifo_w collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w " "Elaborating entity \"collenda_jtag_uart_0_scfifo_w\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "the_collenda_jtag_uart_0_scfifo_w" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441635793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "wfifo" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441636778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441636791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441636791 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441636791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441637216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441637216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441637217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441637235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441637235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441637237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441637248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441637248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441637250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441637350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441637350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441637351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441637566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441637566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441637568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441637715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441637715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441637716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_jtag_uart_0_scfifo_r collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_r:the_collenda_jtag_uart_0_scfifo_r " "Elaborating entity \"collenda_jtag_uart_0_scfifo_r\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_r:the_collenda_jtag_uart_0_scfifo_r\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "the_collenda_jtag_uart_0_scfifo_r" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441637727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "collenda_jtag_uart_0_alt_jtag_atlantic" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441638306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441638331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441638332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441638332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441638332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441638332 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441638332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441639638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441639995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0 collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"collenda_nios2_gen2_0\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu " "Elaborating entity \"collenda_nios2_gen2_0_cpu\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" "cpu" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_test_bench collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_test_bench:the_collenda_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"collenda_nios2_gen2_0_cpu_test_bench\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_test_bench:the_collenda_nios2_gen2_0_cpu_test_bench\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_test_bench" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_register_bank_a_module collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"collenda_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_register_bank_a" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640498 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441640498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441640565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441640565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_register_bank_b_module collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_b_module:collenda_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"collenda_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_b_module:collenda_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_register_bank_b" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_debug collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441640718 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441640718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_break collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_break:the_collenda_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_break:the_collenda_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_xbrk collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_xbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_xbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_dbrk collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_itrace collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_itrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_itrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_dtrace collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_td_mode collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\|collenda_nios2_gen2_0_cpu_nios2_oci_td_mode:collenda_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\|collenda_nios2_gen2_0_cpu_nios2_oci_td_mode:collenda_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_fifo collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441640948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_pib collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_pib:the_collenda_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_pib:the_collenda_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_im collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_im:the_collenda_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_im:the_collenda_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_avalon_reg collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_avalon_reg:the_collenda_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_avalon_reg:the_collenda_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_ocimem collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_ociram_sp_ram_module collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"collenda_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641197 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441641197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441641269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441641269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_debug_slave_wrapper collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"collenda_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_debug_slave_tck collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_tck:the_collenda_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"collenda_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_tck:the_collenda_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_collenda_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_debug_slave_sysclk collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_sysclk:the_collenda_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"collenda_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_sysclk:the_collenda_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_collenda_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "collenda_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641475 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441641475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_onchip_memory2_0 collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"collenda_onchip_memory2_0\" for hierarchy \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "onchip_memory2_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641555 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441641555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpf1 " "Found entity 1: altsyncram_cpf1" {  } { { "db/altsyncram_cpf1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_cpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441641625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441641625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cpf1 collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cpf1:auto_generated " "Elaborating entity \"altsyncram_cpf1\" for hierarchy \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641626 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/gabriel/Documents/ConsoleFPGA/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/gabriel/Documents/ConsoleFPGA/onchip_mem.hex -- setting all initial values to 0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1590441641633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_processor collenda:inst\|video_processor:video_processor_0 " "Elaborating entity \"video_processor\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "video_processor_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst " "Elaborating entity \"clock_pll\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "clock_pll_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "altpll_component" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441641942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441641942 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441641942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441642053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441642053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorderInstruction collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst " "Elaborating entity \"decorderInstruction\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "decorderInstruction_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "controlUnit_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_address " "Elaborating entity \"demultiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_address\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "demultiplexador_inst_address" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_data " "Elaborating entity \"demultiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_data\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "demultiplexador_inst_data" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile collenda:inst\|video_processor:video_processor_0\|registerFile:registerFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|registerFile:registerFile_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "registerFile_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_print_module collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst " "Elaborating entity \"full_print_module\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "full_print_module_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printModule collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|printModule:printModule_inst " "Elaborating entity \"printModule\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|printModule:printModule_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "printModule_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642866 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "printModule.v(126) " "Verilog HDL Case Statement information at printModule.v(126): all case item expressions in this case statement are onehot" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1590441642868 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|full_print_module:full_print_module_inst|printModule:printModule_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_line_counter collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst " "Elaborating entity \"sprite_line_counter\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "sprite_line_counter_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst " "Elaborating entity \"multiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "multiplexador_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_memory collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst " "Elaborating entity \"sprite_memory\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "sprite_memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_memory sprite_memory.v(19) " "Verilog HDL or VHDL warning at sprite_memory.v(19): object \"r_memory\" assigned a value but never read" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590441642914 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|sprite_memory:sprite_memory_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_memory sprite_memory.v(16) " "Output port \"read_memory\" at sprite_memory.v(16) has no driver" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590441642915 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|sprite_memory:sprite_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" "memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "altsyncram_component" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441642975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/sprite_memory/sprites.mif " "Parameter \"init_file\" = \"./modulos/sprite_memory/sprites.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441642976 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441642976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssk1 " "Found entity 1: altsyncram_ssk1" {  } { { "db/altsyncram_ssk1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441643044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441643044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ssk1 collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated " "Elaborating entity \"altsyncram_ssk1\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441643234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441643234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_ssk1.tdf" "decode3" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441643314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441643314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_ssk1.tdf" "rden_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441643396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441643396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_ssk1.tdf" "mux2" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst " "Elaborating entity \"VGA_sync\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "VGA_sync_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sync.v(57) " "Verilog HDL assignment warning at VGA_sync.v(57): truncated value with size 32 to match size of target (10)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441643420 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|VGA_sync:VGA_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_sync.v(78) " "Verilog HDL assignment warning at VGA_sync.v(78): truncated value with size 32 to match size of target (9)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441643420 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|VGA_sync:VGA_sync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador collenda:inst\|video_processor:video_processor_0\|multiplexador:multiplexador_inst_color " "Elaborating entity \"multiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|multiplexador:multiplexador_inst_color\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "multiplexador_inst_color" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator collenda:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"collenda:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643434 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590441643438 "|consoleCollenda|collenda:inst|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect collenda:inst\|collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator collenda:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"collenda:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441643463 "|consoleCollenda|collenda:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441643464 "|consoleCollenda|collenda:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441643464 "|consoleCollenda|collenda:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0 collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"collenda_mm_interconnect_0\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "mm_interconnect_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:check_print_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:check_print_s1_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "check_print_s1_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441643970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router " "Elaborating entity \"collenda_mm_interconnect_0_router\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "router" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router_default_decode collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router\|collenda_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"collenda_mm_interconnect_0_router_default_decode\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router\|collenda_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router_002 collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"collenda_mm_interconnect_0_router_002\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "router_002" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router_002_default_decode collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002\|collenda_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"collenda_mm_interconnect_0_router_002_default_decode\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002\|collenda_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_cmd_demux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"collenda_mm_interconnect_0_cmd_demux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "cmd_demux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_cmd_mux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"collenda_mm_interconnect_0_cmd_mux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "cmd_mux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_rsp_demux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"collenda_mm_interconnect_0_rsp_demux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "rsp_demux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_rsp_mux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"collenda_mm_interconnect_0_rsp_mux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "rsp_mux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_avalon_st_adapter collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"collenda_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0 collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_irq_mapper collenda:inst\|collenda_irq_mapper:irq_mapper " "Elaborating entity \"collenda_irq_mapper\" for hierarchy \"collenda:inst\|collenda_irq_mapper:irq_mapper\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "irq_mapper" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller collenda:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "rst_controller" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller collenda:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "rst_controller_001" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441644460 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590441646886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.25.18:20:56 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl " "2020.05.25.18:20:56 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441656177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441661294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441661652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441663597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441663877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441664174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441664502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441664510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441664510 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590441669404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7bfb580/alt_sld_fab.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441669934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441669934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441670169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441670169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441670170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441670170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441670356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441670356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441670591 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441670591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441670591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441670778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441670778 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|Mult0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "Mult0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590441677917 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590441677917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441678076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441678076 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441678076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441678382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441678405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441678487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441678583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441678583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441678595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441678625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441678699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441678699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441678740 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590441679954 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 398 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 3553 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 352 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2912 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590441680156 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590441680157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441682598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590441688231 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590441688519 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590441688519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441688805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441690345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590441695065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441695065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2974 " "Implemented 2974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590441696526 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590441696526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2793 " "Implemented 2793 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590441696526 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590441696526 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1590441696526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590441696526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1091 " "Peak virtual memory: 1091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590441696593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:21:36 2020 " "Processing ended: Mon May 25 18:21:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590441696593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590441696593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590441696593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441696593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1590441700388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590441700389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:21:37 2020 " "Processing started: Mon May 25 18:21:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590441700389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590441700389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590441700389 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590441701831 ""}
{ "Info" "0" "" "Project  = ConsoleFPGA" {  } {  } 0 0 "Project  = ConsoleFPGA" 0 0 "Fitter" 0 0 1590441701834 ""}
{ "Info" "0" "" "Revision = ConsoleFPGA" {  } {  } 0 0 "Revision = ConsoleFPGA" 0 0 "Fitter" 0 0 1590441701834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1590441702040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1590441702041 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ConsoleFPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ConsoleFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590441702090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590441702219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590441702219 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1590441702544 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1590441702544 ""}  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1590441702544 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590441703068 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590441703132 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590441704109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590441704109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590441704109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590441704109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 7915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590441704188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 7917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590441704188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 7919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590441704188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 7921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590441704188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 7923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590441704188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590441704188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590441704215 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1590441704562 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590441706531 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1590441706531 ""}
{ "Info" "ISTA_SDC_FOUND" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1590441706605 ""}
{ "Info" "ISTA_SDC_FOUND" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1590441706623 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] clk_clk " "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441706681 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590441706681 "|consoleCollenda|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[2\] collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[2\] is being clocked by collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441706681 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590441706681 "|consoleCollenda|collenda:inst|collenda_nios2_gen2_0:nios2_gen2_0|collenda_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441706763 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441706763 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1590441706763 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441706763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441706763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441706763 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1590441706763 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1590441706764 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590441706783 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590441706783 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590441706783 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1590441706783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707765 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { { 144 -64 104 160 "clk_clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 7901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707765 ""}  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707766 ""}  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707766 ""}  } { { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en  " "Automatically promoted node collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~0 " "Destination node collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 3365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~1 " "Destination node collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~1" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 3369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707766 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590441707766 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 2243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collenda:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node collenda:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node collenda:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 3197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst\|selectorAddress " "Destination node collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst\|selectorAddress" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst\|new_instruction " "Destination node collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst\|new_instruction" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 3505 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 2237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707766 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590441707766 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collenda:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node collenda:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707767 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 2492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collenda:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node collenda:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 4588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1590441707767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1590441707767 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 186 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collenda:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node collenda:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590441707767 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 0 { 0 ""} 0 4588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590441707767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590441708801 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590441708813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590441708814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590441708830 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590441708849 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590441708879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590441708879 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590441708902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590441709142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1590441709154 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590441709154 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590441709711 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1590441709828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590441711996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590441713283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590441713397 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590441715014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590441715014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590441716190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/gabriel/Documents/ConsoleFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1590441719155 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590441719155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1590441719868 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1590441719868 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590441719868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590441719870 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1590441720255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590441720352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590441721331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590441721335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590441722498 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590441724010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1269 " "Peak virtual memory: 1269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590441726680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:22:06 2020 " "Processing ended: Mon May 25 18:22:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590441726680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590441726680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590441726680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590441726680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590441730190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590441730191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:22:09 2020 " "Processing started: Mon May 25 18:22:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590441730191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590441730191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590441730191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1590441730693 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590441733047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590441733119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590441733556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:22:13 2020 " "Processing ended: Mon May 25 18:22:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590441733556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590441733556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590441733556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590441733556 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590441734134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590441735595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590441735596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:22:14 2020 " "Processing started: Mon May 25 18:22:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590441735596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1590441735596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ConsoleFPGA -c ConsoleFPGA " "Command: quartus_sta ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1590441735596 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1590441735661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1590441736011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1590441736012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441736131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441736131 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1590441736782 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1590441736782 ""}
{ "Info" "ISTA_SDC_FOUND" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1590441736842 ""}
{ "Info" "ISTA_SDC_FOUND" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1590441736862 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] clk_clk " "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441736897 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1590441736897 "|consoleCollenda|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[1\] collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[1\] is being clocked by collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441736897 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1590441736897 "|consoleCollenda|collenda:inst|collenda_nios2_gen2_0:nios2_gen2_0|collenda_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441736933 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441736933 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590441736933 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441736933 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441736933 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441736933 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1590441736933 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1590441736935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1590441736955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.322 " "Worst-case setup slack is 46.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.322               0.000 altera_reserved_tck  " "   46.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441737006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441737010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.329 " "Worst-case recovery slack is 48.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.329               0.000 altera_reserved_tck  " "   48.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441737012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.233 " "Worst-case removal slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 altera_reserved_tck  " "    1.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441737014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.627 " "Worst-case minimum pulse width slack is 49.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627               0.000 altera_reserved_tck  " "   49.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441737016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441737016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.631 ns " "Worst Case Available Settling Time: 197.631 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441737094 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590441737094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590441737102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1590441737156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1590441738404 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] clk_clk " "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441738655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1590441738655 "|consoleCollenda|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[1\] collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[1\] is being clocked by collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441738655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1590441738655 "|consoleCollenda|collenda:inst|collenda_nios2_gen2_0:nios2_gen2_0|collenda_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441738662 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441738662 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590441738662 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441738662 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441738662 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441738662 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1590441738662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.712 " "Worst-case setup slack is 46.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.712               0.000 altera_reserved_tck  " "   46.712               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441738677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441738684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.550 " "Worst-case recovery slack is 48.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.550               0.000 altera_reserved_tck  " "   48.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441738688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.119 " "Worst-case removal slack is 1.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 altera_reserved_tck  " "    1.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441738693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.604 " "Worst-case minimum pulse width slack is 49.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.604               0.000 altera_reserved_tck  " "   49.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441738696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441738696 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.886 ns " "Worst Case Available Settling Time: 197.886 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441738771 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590441738771 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590441738781 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] clk_clk " "Register collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\|pixel_y\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441739033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1590441739033 "|consoleCollenda|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[1\] collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\|out_opcode\[1\] is being clocked by collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590441739033 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1590441739033 "|consoleCollenda|collenda:inst|collenda_nios2_gen2_0:nios2_gen2_0|collenda_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441739040 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|video_processor_0\|clock_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1590441739040 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590441739040 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441739040 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441739040 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1590441739040 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1590441739040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.124 " "Worst-case setup slack is 48.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.124               0.000 altera_reserved_tck  " "   48.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441739047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441739053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.235 " "Worst-case recovery slack is 49.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.235               0.000 altera_reserved_tck  " "   49.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441739058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.677 " "Worst-case removal slack is 0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 altera_reserved_tck  " "    0.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441739065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.484 " "Worst-case minimum pulse width slack is 49.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590441739070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590441739070 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.703 ns " "Worst Case Available Settling Time: 198.703 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590441739161 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590441739161 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590441739780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590441739781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590441739892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:22:19 2020 " "Processing ended: Mon May 25 18:22:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590441739892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590441739892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590441739892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1590441739892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1590441742126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590441742127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:22:21 2020 " "Processing started: Mon May 25 18:22:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590441742127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1590441742127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1590441742128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1590441742809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA_6_1200mv_85c_slow.svo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA_6_1200mv_85c_slow.svo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441744870 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA_6_1200mv_0c_slow.svo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA_6_1200mv_0c_slow.svo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441745484 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA_min_1200mv_0c_fast.svo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA_min_1200mv_0c_fast.svo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441746107 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA.svo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA.svo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441746869 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA_6_1200mv_85c_v_slow.sdo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA_6_1200mv_85c_v_slow.sdo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441747366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA_6_1200mv_0c_v_slow.sdo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA_6_1200mv_0c_v_slow.sdo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441747842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA_min_1200mv_0c_v_fast.sdo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA_min_1200mv_0c_v_fast.sdo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441748313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA_v.sdo /home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/ simulation " "Generated file ConsoleFPGA_v.sdo in folder \"/home/gabriel/Documents/ConsoleFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590441748830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590441750865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:22:30 2020 " "Processing ended: Mon May 25 18:22:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590441750865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590441750865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590441750865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1590441750865 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1590441751083 ""}
