--- all_registers default ---
registers: 2
  reg1
  reg2
--- all_registers -cells ---
register cells: 2
  reg1
  reg2
--- all_registers -data_pins ---
data pins: 4
  reg1/D
  reg1/RN
  reg2/D
  reg2/RN
--- all_registers -clock_pins ---
clock pins: 2
  reg1/CK
  reg2/CK
--- all_registers -async_pins ---
async pins: 2
  reg1/RN
  reg2/RN
--- all_registers -output_pins ---
output pins: 4
  reg1/Q
  reg1/QN
  reg2/Q
  reg2/QN
--- all_registers -edge_triggered ---
edge-triggered: 2
  reg1
  reg2
--- all_registers -level_sensitive ---
level-sensitive: 0
--- all_registers -clock clk -cells ---
cells on clk: 2
  reg1
  reg2
--- all_registers -clock clk -data_pins ---
data pins on clk: 4
  reg1/D
  reg1/RN
  reg2/D
  reg2/RN
--- all_registers -clock clk -clock_pins ---
clock pins on clk: 2
  reg1/CK
  reg2/CK
--- all_registers -clock clk -async_pins ---
async pins on clk: 2
  reg1/RN
  reg2/RN
--- all_registers -clock clk -output_pins ---
output pins on clk: 4
  reg1/Q
  reg1/QN
  reg2/Q
  reg2/QN
--- all_registers -rise_clock ---
rise clk cells: 2
--- all_registers -fall_clock ---
fall clk cells: 0
--- all_registers -edge_triggered -clock clk -data_pins ---
edge-triggered data pins on clk: 4
--- all_registers -edge_triggered -clock clk -async_pins ---
edge-triggered async pins on clk: 2
--- all_registers -edge_triggered -clock clk -output_pins ---
edge-triggered output pins on clk: 4
--- all_registers -edge_triggered -clock clk -clock_pins ---
edge-triggered clock pins on clk: 2
--- set_data_check ---
Startpoint: rst (input port clocked by clk)
Endpoint: reg1 (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.50    0.50 ^ input external delay
   0.00    0.50 ^ rst (in)
   0.00    0.50 ^ reg1/RN (DFFR_X1)
           0.50   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg1/CK (DFFR_X1)
   0.05   10.05   library recovery time
          10.05   data required time
---------------------------------------------------------
          10.05   data required time
          -0.50   data arrival time
---------------------------------------------------------
           9.55   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: clk_gate (rising clock gating-check end-point clocked by clk)
Path Group: gated clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 ^ input external delay
   0.00    1.00 ^ en (in)
   0.00    1.00 ^ clk_gate/A2 (AND2_X1)
           1.00   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ clk_gate/A1 (AND2_X1)
   0.00   10.00   clock gating setup time
          10.00   data required time
---------------------------------------------------------
          10.00   data required time
          -1.00   data arrival time
---------------------------------------------------------
           9.00   slack (MET)


Startpoint: in2 (input port clocked by clk)
Endpoint: reg1 (falling edge-triggered data to data check clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   1.00   11.00 v input external delay
   0.00   11.00 v in2 (in)
   0.02   11.02 v and1/ZN (AND2_X1)
   0.02   11.05 v buf1/Z (BUF_X1)
   0.01   11.06 ^ inv1/ZN (INV_X1)
   0.00   11.06 ^ reg1/D (DFFR_X1)
          11.06   data arrival time

   5.00    5.00   clock clk (fall edge)
   0.02    5.02   clock network delay (propagated)
   0.00    5.02   clock reconvergence pessimism
           5.02 v reg1/CK (DFFR_X1)
  -0.50    4.52   data check setup time
           4.52   data required time
---------------------------------------------------------
           4.52   data required time
         -11.06   data arrival time
---------------------------------------------------------
          -6.54   slack (VIOLATED)


--- unset_data_check ---
--- set_clock_gating_check ---
Startpoint: rst (input port clocked by clk)
Endpoint: reg1 (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.50    0.50 ^ input external delay
   0.00    0.50 ^ rst (in)
   0.00    0.50 ^ reg1/RN (DFFR_X1)
           0.50   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg1/CK (DFFR_X1)
   0.05   10.05   library recovery time
          10.05   data required time
---------------------------------------------------------
          10.05   data required time
          -0.50   data arrival time
---------------------------------------------------------
           9.55   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: clk_gate (rising clock gating-check end-point clocked by clk)
Path Group: gated clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 ^ input external delay
   0.00    1.00 ^ en (in)
   0.00    1.00 ^ clk_gate/A2 (AND2_X1)
           1.00   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ clk_gate/A1 (AND2_X1)
  -0.50    9.50   clock gating setup time
           9.50   data required time
---------------------------------------------------------
           9.50   data required time
          -1.00   data arrival time
---------------------------------------------------------
           8.50   slack (MET)


Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out1 (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg1/CK (DFFR_X1)
   0.10    0.10 ^ reg1/Q (DFFR_X1)
   0.02    0.12 ^ buf2/Z (BUF_X1)
   0.00    0.12 ^ out1 (out)
           0.12   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -2.00    8.00   output external delay
           8.00   data required time
---------------------------------------------------------
           8.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           7.88   slack (MET)


--- write_sdc ---
--- startpoints ---
startpoints: skipped (API removed)
--- endpoints ---
endpoints: 9
--- endpoint_count ---
endpoint_count: 9
--- find_timing_paths -from -to ---
paths from/to: 1
--- find_timing_paths -through ---
paths through: 1
--- find_timing_paths -rise_from ---
paths rise_from: 1
--- find_timing_paths -fall_from ---
paths fall_from: 1
--- find_timing_paths -rise_to ---
paths rise_to: 1
--- find_timing_paths -fall_to ---
paths fall_to: 1
--- find_timing_paths -rise_through ---
paths rise_through: 1
--- find_timing_paths -fall_through ---
paths fall_through: 1
--- check_setup individual flags ---
--- report_tns ---
tns max 0.00
tns min -4.00
tns max 0.000000
--- report_wns ---
wns max 0.00
wns min -4.00
wns max 0.000000
--- report_worst_slack ---
worst slack max 7.88
worst slack min -4.00
worst slack max 7.881455
