Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct  6 18:02:30 2022
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_seg_timing_summary_routed.rpt -pb alu_seg_timing_summary_routed.pb -rpx alu_seg_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            h[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.982ns  (logic 5.630ns (33.153%)  route 11.352ns (66.847%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.488     6.862    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.326     7.188 f  zero_OBUF_inst_i_11/O
                         net (fo=1, routed)           1.010     8.198    zero_OBUF_inst_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.322 f  zero_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.819     9.141    zero_OBUF_inst_i_4_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  h_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    10.096    sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.152    10.248 r  h_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.949    13.197    h_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    16.982 r  h_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.982    h[0]
    T10                                                               r  h[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            h[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.347ns  (logic 5.372ns (32.865%)  route 10.975ns (67.135%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.488     6.862    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.326     7.188 f  zero_OBUF_inst_i_11/O
                         net (fo=1, routed)           1.010     8.198    zero_OBUF_inst_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.322 f  zero_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.819     9.141    zero_OBUF_inst_i_4_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  h_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616     9.881    sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124    10.005 r  h_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.787    12.792    h_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.347 r  h_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.347    h[1]
    R10                                                               r  h[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            h[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.305ns  (logic 5.701ns (34.966%)  route 10.604ns (65.034%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.339     7.713    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.354     8.067 r  h_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.810     8.877    h_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.326     9.203 r  h_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.677     9.880    sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.150    10.030 r  h_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.523    12.553    h_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.305 r  h_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.305    h[3]
    K13                                                               r  h[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            h[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.141ns  (logic 5.378ns (33.318%)  route 10.763ns (66.682%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.488     6.862    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.326     7.188 f  zero_OBUF_inst_i_11/O
                         net (fo=1, routed)           1.010     8.198    zero_OBUF_inst_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.322 f  zero_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.819     9.141    zero_OBUF_inst_i_4_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  h_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    10.096    sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124    10.220 r  h_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.360    12.580    h_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.141 r  h_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.141    h[5]
    T11                                                               r  h[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            h[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.876ns  (logic 5.579ns (35.137%)  route 10.298ns (64.863%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.488     6.862    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.326     7.188 f  zero_OBUF_inst_i_11/O
                         net (fo=1, routed)           1.010     8.198    zero_OBUF_inst_i_11_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.322 f  zero_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.819     9.141    zero_OBUF_inst_i_4_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.265 r  h_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616     9.881    sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.150    10.031 r  h_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.110    12.141    h_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    15.876 r  h_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.876    h[4]
    P15                                                               r  h[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.602ns  (logic 5.337ns (34.209%)  route 10.265ns (65.791%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.219     6.186    ALUctr_IBUF[1]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.152     6.338 r  of_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.808     7.147    of_OBUF_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.473 f  of_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.682     8.155    top/a_out[3]
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.124     8.279 f  zero_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.788     9.067    zero0
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.191 r  zero_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.158     9.349    zero_OBUF_inst_i_2_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.473 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.609    12.082    zero_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.602 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    15.602    zero
    H17                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            h[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.560ns  (logic 5.460ns (35.092%)  route 10.100ns (64.908%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.339     7.713    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.354     8.067 r  h_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.810     8.877    h_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.326     9.203 r  h_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842    10.045    sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.124    10.169 r  h_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.854    12.023    h_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.560 r  h_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.560    h[6]
    L18                                                               r  h[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            h[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.559ns  (logic 5.416ns (34.810%)  route 10.143ns (65.190%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.339     7.713    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.354     8.067 r  h_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.810     8.877    h_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.326     9.203 r  h_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.677     9.880    sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124    10.004 r  h_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.062    12.066    h_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.559 r  h_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.559    h[2]
    K16                                                               r  h[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.272ns  (logic 5.104ns (35.764%)  route 9.168ns (64.236%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.255     6.222    ALUctr_IBUF[1]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.374 r  cf_OBUF_inst_i_3/O
                         net (fo=5, routed)           0.993     7.367    cf_OBUF_inst_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.326     7.693 r  cf_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.812     8.506    cf_OBUF_inst_i_2_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.124     8.630 r  cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.107    10.737    cf_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.272 r  cf_OBUF_inst/O
                         net (fo=0)                   0.000    14.272    cf
    K15                                                               r  cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            of
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.788ns  (logic 5.122ns (37.146%)  route 8.666ns (62.854%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  ALUctr_IBUF[1]_inst/O
                         net (fo=15, routed)          5.219     6.186    ALUctr_IBUF[1]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.152     6.338 r  of_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.808     7.147    of_OBUF_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.326     7.473 r  of_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.182     7.655    top/a_out[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     7.779 r  of_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.456    10.235    of_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.788 r  of_OBUF_inst/O
                         net (fo=0)                   0.000    13.788    of
    J13                                                               r  of (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            cf
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.557ns (61.284%)  route 0.983ns (38.716%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=9, routed)           0.460     0.736    B_IBUF[3]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.781 r  cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.523     1.304    cf_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.540 r  cf_OBUF_inst/O
                         net (fo=0)                   0.000     2.540    cf
    K15                                                               r  cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            of
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.574ns (60.622%)  route 1.022ns (39.378%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=9, routed)           0.347     0.622    B_IBUF[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.667 r  of_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.675     1.343    of_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.596 r  of_OBUF_inst/O
                         net (fo=0)                   0.000     2.596    of
    J13                                                               r  of (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            h[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.604ns (61.191%)  route 1.017ns (38.809%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=9, routed)           0.459     0.734    B_IBUF[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  h_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.150     0.929    sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.045     0.974 r  h_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.383    h_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.621 r  h_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.621    h[6]
    L18                                                               r  h[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            h[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.560ns (58.005%)  route 1.129ns (41.995%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=9, routed)           0.459     0.734    B_IBUF[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  h_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.184     0.963    sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.008 r  h_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.487     1.495    h_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.689 r  h_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.689    h[2]
    K16                                                               r  h[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            h[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.636ns (56.818%)  route 1.244ns (43.182%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=8, routed)           0.515     0.768    A_IBUF[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.813 r  h_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.190     1.003    sel0[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.042     1.045 r  h_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.584    h_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.296     2.880 r  h_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.880    h[4]
    P15                                                               r  h[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            h[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.604ns (54.411%)  route 1.344ns (45.589%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=8, routed)           0.515     0.768    A_IBUF[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.813 r  h_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.179     0.992    sel0[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.037 r  h_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.650     1.687    h_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.948 r  h_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.948    h[5]
    T11                                                               r  h[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            h[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.681ns (55.552%)  route 1.345ns (44.448%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=9, routed)           0.459     0.734    B_IBUF[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  h_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.184     0.963    sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.048     1.011 r  h_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.703     1.714    h_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.027 r  h_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.027    h[3]
    K13                                                               r  h[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[2]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.066ns  (logic 1.516ns (49.447%)  route 1.550ns (50.553%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ALUctr[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ALUctr_IBUF[2]_inst/O
                         net (fo=14, routed)          0.821     1.071    ALUctr_IBUF[2]
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.116 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.729     1.845    zero_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.066 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000     3.066    zero
    H17                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            h[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.129ns  (logic 1.599ns (51.095%)  route 1.530ns (48.905%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=8, routed)           0.515     0.768    A_IBUF[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.813 r  h_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.190     1.003    sel0[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.048 r  h_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.826     1.873    h_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.129 r  h_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.129    h[1]
    R10                                                               r  h[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            h[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.294ns  (logic 1.685ns (51.159%)  route 1.609ns (48.841%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=8, routed)           0.515     0.768    A_IBUF[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.813 r  h_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.179     0.992    sel0[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.043     1.035 r  h_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.915     1.950    h_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     3.294 r  h_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.294    h[0]
    T10                                                               r  h[0] (OUT)
  -------------------------------------------------------------------    -------------------





