|skeleton
start => ~NO_FANOUT~
ps2_clock <> PS2_Interface:myps2.port2
ps2_data <> PS2_Interface:myps2.port3
debug_data_in[0] <= processor:myprocessor.port2
debug_data_in[1] <= processor:myprocessor.port2
debug_data_in[2] <= processor:myprocessor.port2
debug_data_in[3] <= processor:myprocessor.port2
debug_data_in[4] <= processor:myprocessor.port2
debug_data_in[5] <= processor:myprocessor.port2
debug_data_in[6] <= processor:myprocessor.port2
debug_data_in[7] <= processor:myprocessor.port2
debug_data_in[8] <= processor:myprocessor.port2
debug_data_in[9] <= processor:myprocessor.port2
debug_data_in[10] <= processor:myprocessor.port2
debug_data_in[11] <= processor:myprocessor.port2
debug_data_in[12] <= processor:myprocessor.port2
debug_data_in[13] <= processor:myprocessor.port2
debug_data_in[14] <= processor:myprocessor.port2
debug_data_in[15] <= processor:myprocessor.port2
debug_data_in[16] <= processor:myprocessor.port2
debug_data_in[17] <= processor:myprocessor.port2
debug_data_in[18] <= processor:myprocessor.port2
debug_data_in[19] <= processor:myprocessor.port2
debug_data_in[20] <= processor:myprocessor.port2
debug_data_in[21] <= processor:myprocessor.port2
debug_data_in[22] <= processor:myprocessor.port2
debug_data_in[23] <= processor:myprocessor.port2
debug_data_in[24] <= processor:myprocessor.port2
debug_data_in[25] <= processor:myprocessor.port2
debug_data_in[26] <= processor:myprocessor.port2
debug_data_in[27] <= processor:myprocessor.port2
debug_data_in[28] <= processor:myprocessor.port2
debug_data_in[29] <= processor:myprocessor.port2
debug_data_in[30] <= processor:myprocessor.port2
debug_data_in[31] <= processor:myprocessor.port2
debug_addr[0] <= processor:myprocessor.port3
debug_addr[1] <= processor:myprocessor.port3
debug_addr[2] <= processor:myprocessor.port3
debug_addr[3] <= processor:myprocessor.port3
debug_addr[4] <= processor:myprocessor.port3
debug_addr[5] <= processor:myprocessor.port3
debug_addr[6] <= processor:myprocessor.port3
debug_addr[7] <= processor:myprocessor.port3
debug_addr[8] <= processor:myprocessor.port3
debug_addr[9] <= processor:myprocessor.port3
debug_addr[10] <= processor:myprocessor.port3
debug_addr[11] <= processor:myprocessor.port3
leds[0] <= <VCC>
leds[1] <= <VCC>
leds[2] <= <GND>
leds[3] <= <VCC>
leds[4] <= <GND>
leds[5] <= <VCC>
leds[6] <= <GND>
leds[7] <= <GND>
lcd_data[0] <= lcd:mylcd.port4
lcd_data[1] <= lcd:mylcd.port4
lcd_data[2] <= lcd:mylcd.port4
lcd_data[3] <= lcd:mylcd.port4
lcd_data[4] <= lcd:mylcd.port4
lcd_data[5] <= lcd:mylcd.port4
lcd_data[6] <= lcd:mylcd.port4
lcd_data[7] <= lcd:mylcd.port4
lcd_rw <= lcd:mylcd.port5
lcd_en <= lcd:mylcd.port6
lcd_rs <= lcd:mylcd.port7
lcd_on <= lcd:mylcd.port8
lcd_blon <= lcd:mylcd.port9
seg1[0] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[1] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[2] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[3] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[4] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[5] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg1[6] <= Hexadecimal_To_Seven_Segment:hex1.port1
seg2[0] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[1] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[2] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[3] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[4] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[5] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg2[6] <= Hexadecimal_To_Seven_Segment:hex2.port1
seg3[0] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[1] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[2] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[3] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[4] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[5] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg3[6] <= Hexadecimal_To_Seven_Segment:hex3.port1
seg4[0] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[1] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[2] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[3] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[4] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[5] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[6] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg5[0] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[1] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[2] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[3] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[4] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[5] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[6] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg6[0] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[1] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[2] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[3] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[4] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[5] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[6] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg7[0] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[1] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[2] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[3] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[4] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[5] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[6] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg8[0] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[1] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[2] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[3] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[4] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[5] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[6] <= Hexadecimal_To_Seven_Segment:hex8.port1
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_controller:vga_ins.oHS
VGA_VS <= vga_controller:vga_ins.oVS
VGA_BLANK <= vga_controller:vga_ins.oBLANK_n
VGA_SYNC <= <GND>
VGA_R[0] <= vga_controller:vga_ins.r_data
VGA_R[1] <= vga_controller:vga_ins.r_data
VGA_R[2] <= vga_controller:vga_ins.r_data
VGA_R[3] <= vga_controller:vga_ins.r_data
VGA_R[4] <= vga_controller:vga_ins.r_data
VGA_R[5] <= vga_controller:vga_ins.r_data
VGA_R[6] <= vga_controller:vga_ins.r_data
VGA_R[7] <= vga_controller:vga_ins.r_data
VGA_G[0] <= vga_controller:vga_ins.g_data
VGA_G[1] <= vga_controller:vga_ins.g_data
VGA_G[2] <= vga_controller:vga_ins.g_data
VGA_G[3] <= vga_controller:vga_ins.g_data
VGA_G[4] <= vga_controller:vga_ins.g_data
VGA_G[5] <= vga_controller:vga_ins.g_data
VGA_G[6] <= vga_controller:vga_ins.g_data
VGA_G[7] <= vga_controller:vga_ins.g_data
VGA_B[0] <= vga_controller:vga_ins.b_data
VGA_B[1] <= vga_controller:vga_ins.b_data
VGA_B[2] <= vga_controller:vga_ins.b_data
VGA_B[3] <= vga_controller:vga_ins.b_data
VGA_B[4] <= vga_controller:vga_ins.b_data
VGA_B[5] <= vga_controller:vga_ins.b_data
VGA_B[6] <= vga_controller:vga_ins.b_data
VGA_B[7] <= vga_controller:vga_ins.b_data
CLOCK_50 => CLOCK_50.IN11
SW[0] => key_currently_pressed[0].IN1
SW[1] => key_currently_pressed[1].IN1
SW[2] => key_currently_pressed[2].IN1
SW[3] => key_currently_pressed[3].IN1
SW[4] => key_currently_pressed[4].IN1
SW[5] => key_currently_pressed[5].IN1
SW[6] => key_currently_pressed[6].IN1
free_play_mode => free_play_mode.IN1
learn_song_mode => learn_song_mode.IN1
CLOCK_27 => ~NO_FANOUT~
KEY[0] => _.IN1
KEY[0] => _.IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => ~NO_FANOUT~
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller.AUD_DACLRCK
I2C_SDAT <> avconf:avc.I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller.AUD_DACDAT
I2C_SCLK <= avconf:avc.I2C_SCLK
note_highlighted[0] <= regfile:my_regfile.port10
note_highlighted[1] <= regfile:my_regfile.port10
note_highlighted[2] <= regfile:my_regfile.port10
note_highlighted[3] <= regfile:my_regfile.port10
note_highlighted[4] <= regfile:my_regfile.port10
note_highlighted[5] <= regfile:my_regfile.port10
note_highlighted[6] <= regfile:my_regfile.port10


|skeleton|pll:div
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|skeleton|pll:div|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|skeleton|processor:myprocessor
clock => clock.IN13
reset => reset.IN7
address_imem[0] <= out_of_PC[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= out_of_PC[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= out_of_PC[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= out_of_PC[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= out_of_PC[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= out_of_PC[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= out_of_PC[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= out_of_PC[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= out_of_PC[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= out_of_PC[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= out_of_PC[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= out_of_PC[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] => into_if_id[0].IN1
q_imem[1] => into_if_id[1].IN1
q_imem[2] => into_if_id[2].IN1
q_imem[3] => into_if_id[3].IN1
q_imem[4] => into_if_id[4].IN1
q_imem[5] => into_if_id[5].IN1
q_imem[6] => into_if_id[6].IN1
q_imem[7] => into_if_id[7].IN1
q_imem[8] => into_if_id[8].IN1
q_imem[9] => into_if_id[9].IN1
q_imem[10] => into_if_id[10].IN1
q_imem[11] => into_if_id[11].IN1
q_imem[12] => into_if_id[12].IN1
q_imem[13] => into_if_id[13].IN1
q_imem[14] => into_if_id[14].IN1
q_imem[15] => into_if_id[15].IN1
q_imem[16] => into_if_id[16].IN1
q_imem[17] => into_if_id[17].IN1
q_imem[18] => into_if_id[18].IN1
q_imem[19] => into_if_id[19].IN1
q_imem[20] => into_if_id[20].IN1
q_imem[21] => into_if_id[21].IN1
q_imem[22] => into_if_id[22].IN1
q_imem[23] => into_if_id[23].IN1
q_imem[24] => into_if_id[24].IN1
q_imem[25] => into_if_id[25].IN1
q_imem[26] => into_if_id[26].IN1
q_imem[27] => into_if_id[27].IN1
q_imem[28] => into_if_id[28].IN1
q_imem[29] => into_if_id[29].IN1
q_imem[30] => into_if_id[30].IN1
q_imem[31] => into_if_id[31].IN1
address_dmem[0] <= out_of_ex_mem[107].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] <= out_of_ex_mem[108].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] <= out_of_ex_mem[109].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] <= out_of_ex_mem[110].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] <= out_of_ex_mem[111].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] <= out_of_ex_mem[112].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] <= out_of_ex_mem[113].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] <= out_of_ex_mem[114].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] <= out_of_ex_mem[115].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] <= out_of_ex_mem[116].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] <= out_of_ex_mem[117].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] <= out_of_ex_mem[118].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
wren <= register171:EX_MEM.port3
q_dmem[0] => into_mem_wb.DATAB
q_dmem[1] => into_mem_wb.DATAB
q_dmem[2] => into_mem_wb.DATAB
q_dmem[3] => into_mem_wb.DATAB
q_dmem[4] => into_mem_wb.DATAB
q_dmem[5] => into_mem_wb.DATAB
q_dmem[6] => into_mem_wb.DATAB
q_dmem[7] => into_mem_wb.DATAB
q_dmem[8] => into_mem_wb.DATAB
q_dmem[9] => into_mem_wb.DATAB
q_dmem[10] => into_mem_wb.DATAB
q_dmem[11] => into_mem_wb.DATAB
q_dmem[12] => into_mem_wb.DATAB
q_dmem[13] => into_mem_wb.DATAB
q_dmem[14] => into_mem_wb.DATAB
q_dmem[15] => into_mem_wb.DATAB
q_dmem[16] => into_mem_wb.DATAB
q_dmem[17] => into_mem_wb.DATAB
q_dmem[18] => into_mem_wb.DATAB
q_dmem[19] => into_mem_wb.DATAB
q_dmem[20] => into_mem_wb.DATAB
q_dmem[21] => into_mem_wb.DATAB
q_dmem[22] => into_mem_wb.DATAB
q_dmem[23] => into_mem_wb.DATAB
q_dmem[24] => into_mem_wb.DATAB
q_dmem[25] => into_mem_wb.DATAB
q_dmem[26] => into_mem_wb.DATAB
q_dmem[27] => into_mem_wb.DATAB
q_dmem[28] => into_mem_wb.DATAB
q_dmem[29] => into_mem_wb.DATAB
q_dmem[30] => into_mem_wb.DATAB
q_dmem[31] => into_mem_wb.DATAB
ctrl_writeEnable <= register99:MEM_WB.port3
ctrl_writeReg[0] <= register99:MEM_WB.port3
ctrl_writeReg[1] <= register99:MEM_WB.port3
ctrl_writeReg[2] <= register99:MEM_WB.port3
ctrl_writeReg[3] <= register99:MEM_WB.port3
ctrl_writeReg[4] <= register99:MEM_WB.port3
ctrl_readRegA[0] <= ctrl_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => into_id_ex_final.DATAA
data_readRegA[1] => into_id_ex_final.DATAA
data_readRegA[2] => into_id_ex_final.DATAA
data_readRegA[3] => into_id_ex_final.DATAA
data_readRegA[4] => into_id_ex_final.DATAA
data_readRegA[5] => into_id_ex_final.DATAA
data_readRegA[6] => into_id_ex_final.DATAA
data_readRegA[7] => into_id_ex_final.DATAA
data_readRegA[8] => into_id_ex_final.DATAA
data_readRegA[9] => into_id_ex_final.DATAA
data_readRegA[10] => into_id_ex_final.DATAA
data_readRegA[11] => into_id_ex_final.DATAA
data_readRegA[12] => into_id_ex_final.DATAA
data_readRegA[13] => into_id_ex_final.DATAA
data_readRegA[14] => into_id_ex_final.DATAA
data_readRegA[15] => into_id_ex_final.DATAA
data_readRegA[16] => into_id_ex_final.DATAA
data_readRegA[17] => into_id_ex_final.DATAA
data_readRegA[18] => into_id_ex_final.DATAA
data_readRegA[19] => into_id_ex_final.DATAA
data_readRegA[20] => into_id_ex_final.DATAA
data_readRegA[21] => into_id_ex_final.DATAA
data_readRegA[22] => into_id_ex_final.DATAA
data_readRegA[23] => into_id_ex_final.DATAA
data_readRegA[24] => into_id_ex_final.DATAA
data_readRegA[25] => into_id_ex_final.DATAA
data_readRegA[26] => into_id_ex_final.DATAA
data_readRegA[27] => into_id_ex_final.DATAA
data_readRegA[28] => into_id_ex_final.DATAA
data_readRegA[29] => into_id_ex_final.DATAA
data_readRegA[30] => into_id_ex_final.DATAA
data_readRegA[31] => into_id_ex_final.DATAA
data_readRegB[0] => into_id_ex_final.DATAA
data_readRegB[1] => into_id_ex_final.DATAA
data_readRegB[2] => into_id_ex_final.DATAA
data_readRegB[3] => into_id_ex_final.DATAA
data_readRegB[4] => into_id_ex_final.DATAA
data_readRegB[5] => into_id_ex_final.DATAA
data_readRegB[6] => into_id_ex_final.DATAA
data_readRegB[7] => into_id_ex_final.DATAA
data_readRegB[8] => into_id_ex_final.DATAA
data_readRegB[9] => into_id_ex_final.DATAA
data_readRegB[10] => into_id_ex_final.DATAA
data_readRegB[11] => into_id_ex_final.DATAA
data_readRegB[12] => into_id_ex_final.DATAA
data_readRegB[13] => into_id_ex_final.DATAA
data_readRegB[14] => into_id_ex_final.DATAA
data_readRegB[15] => into_id_ex_final.DATAA
data_readRegB[16] => into_id_ex_final.DATAA
data_readRegB[17] => into_id_ex_final.DATAA
data_readRegB[18] => into_id_ex_final.DATAA
data_readRegB[19] => into_id_ex_final.DATAA
data_readRegB[20] => into_id_ex_final.DATAA
data_readRegB[21] => into_id_ex_final.DATAA
data_readRegB[22] => into_id_ex_final.DATAA
data_readRegB[23] => into_id_ex_final.DATAA
data_readRegB[24] => into_id_ex_final.DATAA
data_readRegB[25] => into_id_ex_final.DATAA
data_readRegB[26] => into_id_ex_final.DATAA
data_readRegB[27] => into_id_ex_final.DATAA
data_readRegB[28] => into_id_ex_final.DATAA
data_readRegB[29] => into_id_ex_final.DATAA
data_readRegB[30] => into_id_ex_final.DATAA
data_readRegB[31] => into_id_ex_final.DATAA


|skeleton|processor:myprocessor|register32:PC
clk => clk.IN32
in_enable => in_enable.IN32
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
q[0] <= dflipflop:r0.port4
q[1] <= dflipflop:r1.port4
q[2] <= dflipflop:r2.port4
q[3] <= dflipflop:r3.port4
q[4] <= dflipflop:r4.port4
q[5] <= dflipflop:r5.port4
q[6] <= dflipflop:r6.port4
q[7] <= dflipflop:r7.port4
q[8] <= dflipflop:r8.port4
q[9] <= dflipflop:r9.port4
q[10] <= dflipflop:r10.port4
q[11] <= dflipflop:r11.port4
q[12] <= dflipflop:r12.port4
q[13] <= dflipflop:r13.port4
q[14] <= dflipflop:r14.port4
q[15] <= dflipflop:r15.port4
q[16] <= dflipflop:r16.port4
q[17] <= dflipflop:r17.port4
q[18] <= dflipflop:r18.port4
q[19] <= dflipflop:r19.port4
q[20] <= dflipflop:r20.port4
q[21] <= dflipflop:r21.port4
q[22] <= dflipflop:r22.port4
q[23] <= dflipflop:r23.port4
q[24] <= dflipflop:r24.port4
q[25] <= dflipflop:r25.port4
q[26] <= dflipflop:r26.port4
q[27] <= dflipflop:r27.port4
q[28] <= dflipflop:r28.port4
q[29] <= dflipflop:r29.port4
q[30] <= dflipflop:r30.port4
q[31] <= dflipflop:r31.port4
reset => reset.IN32


|skeleton|processor:myprocessor|register32:PC|dflipflop:r0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r3
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r4
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r5
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r6
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r7
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r8
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r9
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r10
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r11
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r12
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r13
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r14
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r15
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r16
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r17
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r18
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r19
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r20
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r21
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r22
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r23
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r24
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r25
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r26
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r27
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r28
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r29
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r30
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register32:PC|dflipflop:r31
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:addPC
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[0] => Add1.IN33
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[1] => Add1.IN32
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[2] => Add1.IN31
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[3] => Add1.IN30
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[4] => Add1.IN29
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[5] => Add1.IN28
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[6] => Add1.IN27
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[7] => Add1.IN26
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[8] => Add1.IN25
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[9] => Add1.IN24
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[10] => Add1.IN23
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[11] => Add1.IN22
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[12] => Add1.IN21
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[13] => Add1.IN20
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[14] => Add1.IN19
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[15] => Add1.IN18
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[16] => Add1.IN17
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[17] => Add1.IN16
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[18] => Add1.IN15
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[19] => Add1.IN14
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[20] => Add1.IN13
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[21] => Add1.IN12
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[22] => Add1.IN11
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[23] => Add1.IN10
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[24] => Add1.IN9
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[25] => Add1.IN8
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[26] => Add1.IN7
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[27] => Add1.IN6
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[28] => Add1.IN5
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[29] => Add1.IN4
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[30] => Add1.IN3
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN34
data_operandA[31] => Add0.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandA[31] => Add1.IN1
data_operandA[31] => Add1.IN2
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN66
data_operandB[0] => Add0.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN65
data_operandB[1] => Add0.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN64
data_operandB[2] => Add0.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN63
data_operandB[3] => Add0.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN62
data_operandB[4] => Add0.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN61
data_operandB[5] => Add0.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN60
data_operandB[6] => Add0.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN59
data_operandB[7] => Add0.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN58
data_operandB[8] => Add0.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN57
data_operandB[9] => Add0.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN56
data_operandB[10] => Add0.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN55
data_operandB[11] => Add0.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN54
data_operandB[12] => Add0.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN53
data_operandB[13] => Add0.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN52
data_operandB[14] => Add0.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN51
data_operandB[15] => Add0.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN50
data_operandB[16] => Add0.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN49
data_operandB[17] => Add0.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN48
data_operandB[18] => Add0.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN47
data_operandB[19] => Add0.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN46
data_operandB[20] => Add0.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN45
data_operandB[21] => Add0.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN44
data_operandB[22] => Add0.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN43
data_operandB[23] => Add0.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN42
data_operandB[24] => Add0.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN41
data_operandB[25] => Add0.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN40
data_operandB[26] => Add0.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN39
data_operandB[27] => Add0.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN38
data_operandB[28] => Add0.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN37
data_operandB[29] => Add0.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN36
data_operandB[30] => Add0.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN34
data_operandB[31] => Add1.IN35
data_operandB[31] => Add0.IN1
data_operandB[31] => Add0.IN2
ctrl_ALUopcode[0] => WideAnd1.IN0
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[0] => WideAnd0.IN0
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[1] => WideAnd1.IN1
ctrl_ALUopcode[1] => WideAnd0.IN1
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[2] => WideAnd1.IN2
ctrl_ALUopcode[2] => WideAnd0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[3] => WideAnd1.IN3
ctrl_ALUopcode[3] => WideAnd0.IN3
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_ALUopcode[4] => WideAnd1.IN4
ctrl_ALUopcode[4] => WideAnd0.IN4
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID
clk => clk.IN64
in_enable => in_enable.IN64
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
reset => reset.IN64


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register64:IF_ID|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|signextender17to32:extend
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[31].DATAIN
in[16] => out[16].DATAIN
in[16] => out[17].DATAIN
in[16] => out[18].DATAIN
in[16] => out[19].DATAIN
in[16] => out[20].DATAIN
in[16] => out[21].DATAIN
in[16] => out[22].DATAIN
in[16] => out[23].DATAIN
in[16] => out[24].DATAIN
in[16] => out[25].DATAIN
in[16] => out[26].DATAIN
in[16] => out[27].DATAIN
in[16] => out[28].DATAIN
in[16] => out[29].DATAIN
in[16] => out[30].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[16].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:ID_EX_BRANCH
clk => clk.IN3
in_enable => in_enable.IN3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
reset => reset.IN3


|skeleton|processor:myprocessor|register3:ID_EX_BRANCH|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:ID_EX_BRANCH|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:ID_EX_BRANCH|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX
clk => clk.IN177
in_enable => in_enable.IN177
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
in[64] => in[64].IN1
in[65] => in[65].IN1
in[66] => in[66].IN1
in[67] => in[67].IN1
in[68] => in[68].IN1
in[69] => in[69].IN1
in[70] => in[70].IN1
in[71] => in[71].IN1
in[72] => in[72].IN1
in[73] => in[73].IN1
in[74] => in[74].IN1
in[75] => in[75].IN1
in[76] => in[76].IN1
in[77] => in[77].IN1
in[78] => in[78].IN1
in[79] => in[79].IN1
in[80] => in[80].IN1
in[81] => in[81].IN1
in[82] => in[82].IN1
in[83] => in[83].IN1
in[84] => in[84].IN1
in[85] => in[85].IN1
in[86] => in[86].IN1
in[87] => in[87].IN1
in[88] => in[88].IN1
in[89] => in[89].IN1
in[90] => in[90].IN1
in[91] => in[91].IN1
in[92] => in[92].IN1
in[93] => in[93].IN1
in[94] => in[94].IN1
in[95] => in[95].IN1
in[96] => in[96].IN1
in[97] => in[97].IN1
in[98] => in[98].IN1
in[99] => in[99].IN1
in[100] => in[100].IN1
in[101] => in[101].IN1
in[102] => in[102].IN1
in[103] => in[103].IN1
in[104] => in[104].IN1
in[105] => in[105].IN1
in[106] => in[106].IN1
in[107] => in[107].IN1
in[108] => in[108].IN1
in[109] => in[109].IN1
in[110] => in[110].IN1
in[111] => in[111].IN1
in[112] => in[112].IN1
in[113] => in[113].IN1
in[114] => in[114].IN1
in[115] => in[115].IN1
in[116] => in[116].IN1
in[117] => in[117].IN1
in[118] => in[118].IN1
in[119] => in[119].IN1
in[120] => in[120].IN1
in[121] => in[121].IN1
in[122] => in[122].IN1
in[123] => in[123].IN1
in[124] => in[124].IN1
in[125] => in[125].IN1
in[126] => in[126].IN1
in[127] => in[127].IN1
in[128] => in[128].IN1
in[129] => in[129].IN1
in[130] => in[130].IN1
in[131] => in[131].IN1
in[132] => in[132].IN1
in[133] => in[133].IN1
in[134] => in[134].IN1
in[135] => in[135].IN1
in[136] => in[136].IN1
in[137] => in[137].IN1
in[138] => in[138].IN1
in[139] => in[139].IN1
in[140] => in[140].IN1
in[141] => in[141].IN1
in[142] => in[142].IN1
in[143] => in[143].IN1
in[144] => in[144].IN1
in[145] => in[145].IN1
in[146] => in[146].IN1
in[147] => in[147].IN1
in[148] => in[148].IN1
in[149] => in[149].IN1
in[150] => in[150].IN1
in[151] => in[151].IN1
in[152] => in[152].IN1
in[153] => in[153].IN1
in[154] => in[154].IN1
in[155] => in[155].IN1
in[156] => in[156].IN1
in[157] => in[157].IN1
in[158] => in[158].IN1
in[159] => in[159].IN1
in[160] => in[160].IN1
in[161] => in[161].IN1
in[162] => in[162].IN1
in[163] => in[163].IN1
in[164] => in[164].IN1
in[165] => in[165].IN1
in[166] => in[166].IN1
in[167] => in[167].IN1
in[168] => in[168].IN1
in[169] => in[169].IN1
in[170] => in[170].IN1
in[171] => in[171].IN1
in[172] => in[172].IN1
in[173] => in[173].IN1
in[174] => in[174].IN1
in[175] => in[175].IN1
in[176] => in[176].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
q[64] <= dflipflop:dff[64].d.port4
q[65] <= dflipflop:dff[65].d.port4
q[66] <= dflipflop:dff[66].d.port4
q[67] <= dflipflop:dff[67].d.port4
q[68] <= dflipflop:dff[68].d.port4
q[69] <= dflipflop:dff[69].d.port4
q[70] <= dflipflop:dff[70].d.port4
q[71] <= dflipflop:dff[71].d.port4
q[72] <= dflipflop:dff[72].d.port4
q[73] <= dflipflop:dff[73].d.port4
q[74] <= dflipflop:dff[74].d.port4
q[75] <= dflipflop:dff[75].d.port4
q[76] <= dflipflop:dff[76].d.port4
q[77] <= dflipflop:dff[77].d.port4
q[78] <= dflipflop:dff[78].d.port4
q[79] <= dflipflop:dff[79].d.port4
q[80] <= dflipflop:dff[80].d.port4
q[81] <= dflipflop:dff[81].d.port4
q[82] <= dflipflop:dff[82].d.port4
q[83] <= dflipflop:dff[83].d.port4
q[84] <= dflipflop:dff[84].d.port4
q[85] <= dflipflop:dff[85].d.port4
q[86] <= dflipflop:dff[86].d.port4
q[87] <= dflipflop:dff[87].d.port4
q[88] <= dflipflop:dff[88].d.port4
q[89] <= dflipflop:dff[89].d.port4
q[90] <= dflipflop:dff[90].d.port4
q[91] <= dflipflop:dff[91].d.port4
q[92] <= dflipflop:dff[92].d.port4
q[93] <= dflipflop:dff[93].d.port4
q[94] <= dflipflop:dff[94].d.port4
q[95] <= dflipflop:dff[95].d.port4
q[96] <= dflipflop:dff[96].d.port4
q[97] <= dflipflop:dff[97].d.port4
q[98] <= dflipflop:dff[98].d.port4
q[99] <= dflipflop:dff[99].d.port4
q[100] <= dflipflop:dff[100].d.port4
q[101] <= dflipflop:dff[101].d.port4
q[102] <= dflipflop:dff[102].d.port4
q[103] <= dflipflop:dff[103].d.port4
q[104] <= dflipflop:dff[104].d.port4
q[105] <= dflipflop:dff[105].d.port4
q[106] <= dflipflop:dff[106].d.port4
q[107] <= dflipflop:dff[107].d.port4
q[108] <= dflipflop:dff[108].d.port4
q[109] <= dflipflop:dff[109].d.port4
q[110] <= dflipflop:dff[110].d.port4
q[111] <= dflipflop:dff[111].d.port4
q[112] <= dflipflop:dff[112].d.port4
q[113] <= dflipflop:dff[113].d.port4
q[114] <= dflipflop:dff[114].d.port4
q[115] <= dflipflop:dff[115].d.port4
q[116] <= dflipflop:dff[116].d.port4
q[117] <= dflipflop:dff[117].d.port4
q[118] <= dflipflop:dff[118].d.port4
q[119] <= dflipflop:dff[119].d.port4
q[120] <= dflipflop:dff[120].d.port4
q[121] <= dflipflop:dff[121].d.port4
q[122] <= dflipflop:dff[122].d.port4
q[123] <= dflipflop:dff[123].d.port4
q[124] <= dflipflop:dff[124].d.port4
q[125] <= dflipflop:dff[125].d.port4
q[126] <= dflipflop:dff[126].d.port4
q[127] <= dflipflop:dff[127].d.port4
q[128] <= dflipflop:dff[128].d.port4
q[129] <= dflipflop:dff[129].d.port4
q[130] <= dflipflop:dff[130].d.port4
q[131] <= dflipflop:dff[131].d.port4
q[132] <= dflipflop:dff[132].d.port4
q[133] <= dflipflop:dff[133].d.port4
q[134] <= dflipflop:dff[134].d.port4
q[135] <= dflipflop:dff[135].d.port4
q[136] <= dflipflop:dff[136].d.port4
q[137] <= dflipflop:dff[137].d.port4
q[138] <= dflipflop:dff[138].d.port4
q[139] <= dflipflop:dff[139].d.port4
q[140] <= dflipflop:dff[140].d.port4
q[141] <= dflipflop:dff[141].d.port4
q[142] <= dflipflop:dff[142].d.port4
q[143] <= dflipflop:dff[143].d.port4
q[144] <= dflipflop:dff[144].d.port4
q[145] <= dflipflop:dff[145].d.port4
q[146] <= dflipflop:dff[146].d.port4
q[147] <= dflipflop:dff[147].d.port4
q[148] <= dflipflop:dff[148].d.port4
q[149] <= dflipflop:dff[149].d.port4
q[150] <= dflipflop:dff[150].d.port4
q[151] <= dflipflop:dff[151].d.port4
q[152] <= dflipflop:dff[152].d.port4
q[153] <= dflipflop:dff[153].d.port4
q[154] <= dflipflop:dff[154].d.port4
q[155] <= dflipflop:dff[155].d.port4
q[156] <= dflipflop:dff[156].d.port4
q[157] <= dflipflop:dff[157].d.port4
q[158] <= dflipflop:dff[158].d.port4
q[159] <= dflipflop:dff[159].d.port4
q[160] <= dflipflop:dff[160].d.port4
q[161] <= dflipflop:dff[161].d.port4
q[162] <= dflipflop:dff[162].d.port4
q[163] <= dflipflop:dff[163].d.port4
q[164] <= dflipflop:dff[164].d.port4
q[165] <= dflipflop:dff[165].d.port4
q[166] <= dflipflop:dff[166].d.port4
q[167] <= dflipflop:dff[167].d.port4
q[168] <= dflipflop:dff[168].d.port4
q[169] <= dflipflop:dff[169].d.port4
q[170] <= dflipflop:dff[170].d.port4
q[171] <= dflipflop:dff[171].d.port4
q[172] <= dflipflop:dff[172].d.port4
q[173] <= dflipflop:dff[173].d.port4
q[174] <= dflipflop:dff[174].d.port4
q[175] <= dflipflop:dff[175].d.port4
q[176] <= dflipflop:dff[176].d.port4
reset => reset.IN177


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[64].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[65].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[66].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[67].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[68].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[69].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[70].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[71].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[72].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[73].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[74].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[75].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[76].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[77].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[78].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[79].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[80].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[81].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[82].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[83].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[84].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[85].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[86].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[87].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[88].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[89].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[90].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[91].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[92].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[93].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[94].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[95].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[96].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[97].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[98].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[99].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[100].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[101].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[102].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[103].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[104].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[105].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[106].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[107].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[108].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[109].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[110].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[111].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[112].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[113].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[114].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[115].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[116].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[117].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[118].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[119].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[120].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[121].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[122].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[123].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[124].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[125].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[126].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[127].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[128].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[129].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[130].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[131].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[132].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[133].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[134].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[135].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[136].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[137].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[138].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[139].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[140].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[141].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[142].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[143].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[144].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[145].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[146].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[147].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[148].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[149].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[150].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[151].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[152].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[153].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[154].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[155].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[156].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[157].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[158].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[159].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[160].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[161].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[162].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[163].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[164].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[165].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[166].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[167].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[168].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[169].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[170].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[171].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[172].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[173].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[174].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[175].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register177:ID_EX|dflipflop:dff[176].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RS
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:myprocessor|register5:ID_EX_RS|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RS|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RS|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RS|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RS|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RT
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:myprocessor|register5:ID_EX_RT|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RT|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RT|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RT|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:ID_EX_RT|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:ID_EX_SET_RSTATUS
clk => clk.IN3
in_enable => in_enable.IN3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
reset => reset.IN3


|skeleton|processor:myprocessor|register3:ID_EX_SET_RSTATUS|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:ID_EX_SET_RSTATUS|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:ID_EX_SET_RSTATUS|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:secondaryALU
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[0] => Add1.IN33
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[1] => Add1.IN32
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[2] => Add1.IN31
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[3] => Add1.IN30
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[4] => Add1.IN29
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[5] => Add1.IN28
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[6] => Add1.IN27
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[7] => Add1.IN26
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[8] => Add1.IN25
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[9] => Add1.IN24
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[10] => Add1.IN23
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[11] => Add1.IN22
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[12] => Add1.IN21
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[13] => Add1.IN20
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[14] => Add1.IN19
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[15] => Add1.IN18
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[16] => Add1.IN17
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[17] => Add1.IN16
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[18] => Add1.IN15
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[19] => Add1.IN14
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[20] => Add1.IN13
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[21] => Add1.IN12
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[22] => Add1.IN11
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[23] => Add1.IN10
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[24] => Add1.IN9
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[25] => Add1.IN8
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[26] => Add1.IN7
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[27] => Add1.IN6
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[28] => Add1.IN5
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[29] => Add1.IN4
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[30] => Add1.IN3
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN34
data_operandA[31] => Add0.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandA[31] => Add1.IN1
data_operandA[31] => Add1.IN2
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN66
data_operandB[0] => Add0.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN65
data_operandB[1] => Add0.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN64
data_operandB[2] => Add0.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN63
data_operandB[3] => Add0.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN62
data_operandB[4] => Add0.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN61
data_operandB[5] => Add0.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN60
data_operandB[6] => Add0.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN59
data_operandB[7] => Add0.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN58
data_operandB[8] => Add0.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN57
data_operandB[9] => Add0.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN56
data_operandB[10] => Add0.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN55
data_operandB[11] => Add0.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN54
data_operandB[12] => Add0.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN53
data_operandB[13] => Add0.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN52
data_operandB[14] => Add0.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN51
data_operandB[15] => Add0.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN50
data_operandB[16] => Add0.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN49
data_operandB[17] => Add0.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN48
data_operandB[18] => Add0.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN47
data_operandB[19] => Add0.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN46
data_operandB[20] => Add0.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN45
data_operandB[21] => Add0.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN44
data_operandB[22] => Add0.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN43
data_operandB[23] => Add0.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN42
data_operandB[24] => Add0.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN41
data_operandB[25] => Add0.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN40
data_operandB[26] => Add0.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN39
data_operandB[27] => Add0.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN38
data_operandB[28] => Add0.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN37
data_operandB[29] => Add0.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN36
data_operandB[30] => Add0.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN34
data_operandB[31] => Add1.IN35
data_operandB[31] => Add0.IN1
data_operandB[31] => Add0.IN2
ctrl_ALUopcode[0] => WideAnd1.IN0
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[0] => WideAnd0.IN0
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[1] => WideAnd1.IN1
ctrl_ALUopcode[1] => WideAnd0.IN1
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[2] => WideAnd1.IN2
ctrl_ALUopcode[2] => WideAnd0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[3] => WideAnd1.IN3
ctrl_ALUopcode[3] => WideAnd0.IN3
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_ALUopcode[4] => WideAnd1.IN4
ctrl_ALUopcode[4] => WideAnd0.IN4
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:mainALU
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[0] => Add1.IN33
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[1] => Add1.IN32
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[2] => Add1.IN31
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[3] => Add1.IN30
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[4] => Add1.IN29
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[5] => Add1.IN28
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[6] => Add1.IN27
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[7] => Add1.IN26
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[8] => Add1.IN25
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[9] => Add1.IN24
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[10] => Add1.IN23
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[11] => Add1.IN22
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[12] => Add1.IN21
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[13] => Add1.IN20
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[14] => Add1.IN19
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[15] => Add1.IN18
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[16] => Add1.IN17
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[17] => Add1.IN16
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[18] => Add1.IN15
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[19] => Add1.IN14
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[20] => Add1.IN13
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[21] => Add1.IN12
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[22] => Add1.IN11
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[23] => Add1.IN10
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[24] => Add1.IN9
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[25] => Add1.IN8
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[26] => Add1.IN7
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[27] => Add1.IN6
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[28] => Add1.IN5
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[29] => Add1.IN4
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[30] => Add1.IN3
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN34
data_operandA[31] => Add0.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandA[31] => Add1.IN1
data_operandA[31] => Add1.IN2
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN66
data_operandB[0] => Add0.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN65
data_operandB[1] => Add0.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN64
data_operandB[2] => Add0.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN63
data_operandB[3] => Add0.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN62
data_operandB[4] => Add0.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN61
data_operandB[5] => Add0.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN60
data_operandB[6] => Add0.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN59
data_operandB[7] => Add0.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN58
data_operandB[8] => Add0.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN57
data_operandB[9] => Add0.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN56
data_operandB[10] => Add0.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN55
data_operandB[11] => Add0.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN54
data_operandB[12] => Add0.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN53
data_operandB[13] => Add0.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN52
data_operandB[14] => Add0.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN51
data_operandB[15] => Add0.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN50
data_operandB[16] => Add0.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN49
data_operandB[17] => Add0.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN48
data_operandB[18] => Add0.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN47
data_operandB[19] => Add0.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN46
data_operandB[20] => Add0.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN45
data_operandB[21] => Add0.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN44
data_operandB[22] => Add0.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN43
data_operandB[23] => Add0.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN42
data_operandB[24] => Add0.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN41
data_operandB[25] => Add0.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN40
data_operandB[26] => Add0.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN39
data_operandB[27] => Add0.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN38
data_operandB[28] => Add0.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN37
data_operandB[29] => Add0.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN36
data_operandB[30] => Add0.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN34
data_operandB[31] => Add1.IN35
data_operandB[31] => Add0.IN1
data_operandB[31] => Add0.IN2
ctrl_ALUopcode[0] => WideAnd1.IN0
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[0] => WideAnd0.IN0
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[1] => WideAnd1.IN1
ctrl_ALUopcode[1] => WideAnd0.IN1
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[2] => WideAnd1.IN2
ctrl_ALUopcode[2] => WideAnd0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[3] => WideAnd1.IN3
ctrl_ALUopcode[3] => WideAnd0.IN3
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_ALUopcode[4] => WideAnd1.IN4
ctrl_ALUopcode[4] => WideAnd0.IN4
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|select51:set_exception_value
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
in3[0] => out.DATAA
in3[1] => out.DATAA
in3[2] => out.DATAA
in3[3] => out.DATAA
in3[4] => out.DATAA
in3[5] => out.DATAA
in3[6] => out.DATAA
in3[7] => out.DATAA
in3[8] => out.DATAA
in3[9] => out.DATAA
in3[10] => out.DATAA
in3[11] => out.DATAA
in3[12] => out.DATAA
in3[13] => out.DATAA
in3[14] => out.DATAA
in3[15] => out.DATAA
in3[16] => out.DATAA
in3[17] => out.DATAA
in3[18] => out.DATAA
in3[19] => out.DATAA
in3[20] => out.DATAA
in3[21] => out.DATAA
in3[22] => out.DATAA
in3[23] => out.DATAA
in3[24] => out.DATAA
in3[25] => out.DATAA
in3[26] => out.DATAA
in3[27] => out.DATAA
in3[28] => out.DATAA
in3[29] => out.DATAA
in3[30] => out.DATAA
in3[31] => out.DATAA
in4[0] => out.DATAB
in4[1] => out.DATAB
in4[2] => out.DATAB
in4[3] => out.DATAB
in4[4] => out.DATAB
in4[5] => out.DATAB
in4[6] => out.DATAB
in4[7] => out.DATAB
in4[8] => out.DATAB
in4[9] => out.DATAB
in4[10] => out.DATAB
in4[11] => out.DATAB
in4[12] => out.DATAB
in4[13] => out.DATAB
in4[14] => out.DATAB
in4[15] => out.DATAB
in4[16] => out.DATAB
in4[17] => out.DATAB
in4[18] => out.DATAB
in4[19] => out.DATAB
in4[20] => out.DATAB
in4[21] => out.DATAB
in4[22] => out.DATAB
in4[23] => out.DATAB
in4[24] => out.DATAB
in4[25] => out.DATAB
in4[26] => out.DATAB
in4[27] => out.DATAB
in4[28] => out.DATAB
in4[29] => out.DATAB
in4[30] => out.DATAB
in4[31] => out.DATAB
in5[0] => out.DATAA
in5[1] => out.DATAA
in5[2] => out.DATAA
in5[3] => out.DATAA
in5[4] => out.DATAA
in5[5] => out.DATAA
in5[6] => out.DATAA
in5[7] => out.DATAA
in5[8] => out.DATAA
in5[9] => out.DATAA
in5[10] => out.DATAA
in5[11] => out.DATAA
in5[12] => out.DATAA
in5[13] => out.DATAA
in5[14] => out.DATAA
in5[15] => out.DATAA
in5[16] => out.DATAA
in5[17] => out.DATAA
in5[18] => out.DATAA
in5[19] => out.DATAA
in5[20] => out.DATAA
in5[21] => out.DATAA
in5[22] => out.DATAA
in5[23] => out.DATAA
in5[24] => out.DATAA
in5[25] => out.DATAA
in5[26] => out.DATAA
in5[27] => out.DATAA
in5[28] => out.DATAA
in5[29] => out.DATAA
in5[30] => out.DATAA
in5[31] => out.DATAA
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|target_selector:selectDataBPropagate
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|target_selector:selectCorrectRstatus
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM
clk => clk.IN171
in_enable => in_enable.IN171
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
in[64] => in[64].IN1
in[65] => in[65].IN1
in[66] => in[66].IN1
in[67] => in[67].IN1
in[68] => in[68].IN1
in[69] => in[69].IN1
in[70] => in[70].IN1
in[71] => in[71].IN1
in[72] => in[72].IN1
in[73] => in[73].IN1
in[74] => in[74].IN1
in[75] => in[75].IN1
in[76] => in[76].IN1
in[77] => in[77].IN1
in[78] => in[78].IN1
in[79] => in[79].IN1
in[80] => in[80].IN1
in[81] => in[81].IN1
in[82] => in[82].IN1
in[83] => in[83].IN1
in[84] => in[84].IN1
in[85] => in[85].IN1
in[86] => in[86].IN1
in[87] => in[87].IN1
in[88] => in[88].IN1
in[89] => in[89].IN1
in[90] => in[90].IN1
in[91] => in[91].IN1
in[92] => in[92].IN1
in[93] => in[93].IN1
in[94] => in[94].IN1
in[95] => in[95].IN1
in[96] => in[96].IN1
in[97] => in[97].IN1
in[98] => in[98].IN1
in[99] => in[99].IN1
in[100] => in[100].IN1
in[101] => in[101].IN1
in[102] => in[102].IN1
in[103] => in[103].IN1
in[104] => in[104].IN1
in[105] => in[105].IN1
in[106] => in[106].IN1
in[107] => in[107].IN1
in[108] => in[108].IN1
in[109] => in[109].IN1
in[110] => in[110].IN1
in[111] => in[111].IN1
in[112] => in[112].IN1
in[113] => in[113].IN1
in[114] => in[114].IN1
in[115] => in[115].IN1
in[116] => in[116].IN1
in[117] => in[117].IN1
in[118] => in[118].IN1
in[119] => in[119].IN1
in[120] => in[120].IN1
in[121] => in[121].IN1
in[122] => in[122].IN1
in[123] => in[123].IN1
in[124] => in[124].IN1
in[125] => in[125].IN1
in[126] => in[126].IN1
in[127] => in[127].IN1
in[128] => in[128].IN1
in[129] => in[129].IN1
in[130] => in[130].IN1
in[131] => in[131].IN1
in[132] => in[132].IN1
in[133] => in[133].IN1
in[134] => in[134].IN1
in[135] => in[135].IN1
in[136] => in[136].IN1
in[137] => in[137].IN1
in[138] => in[138].IN1
in[139] => in[139].IN1
in[140] => in[140].IN1
in[141] => in[141].IN1
in[142] => in[142].IN1
in[143] => in[143].IN1
in[144] => in[144].IN1
in[145] => in[145].IN1
in[146] => in[146].IN1
in[147] => in[147].IN1
in[148] => in[148].IN1
in[149] => in[149].IN1
in[150] => in[150].IN1
in[151] => in[151].IN1
in[152] => in[152].IN1
in[153] => in[153].IN1
in[154] => in[154].IN1
in[155] => in[155].IN1
in[156] => in[156].IN1
in[157] => in[157].IN1
in[158] => in[158].IN1
in[159] => in[159].IN1
in[160] => in[160].IN1
in[161] => in[161].IN1
in[162] => in[162].IN1
in[163] => in[163].IN1
in[164] => in[164].IN1
in[165] => in[165].IN1
in[166] => in[166].IN1
in[167] => in[167].IN1
in[168] => in[168].IN1
in[169] => in[169].IN1
in[170] => in[170].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
q[64] <= dflipflop:dff[64].d.port4
q[65] <= dflipflop:dff[65].d.port4
q[66] <= dflipflop:dff[66].d.port4
q[67] <= dflipflop:dff[67].d.port4
q[68] <= dflipflop:dff[68].d.port4
q[69] <= dflipflop:dff[69].d.port4
q[70] <= dflipflop:dff[70].d.port4
q[71] <= dflipflop:dff[71].d.port4
q[72] <= dflipflop:dff[72].d.port4
q[73] <= dflipflop:dff[73].d.port4
q[74] <= dflipflop:dff[74].d.port4
q[75] <= dflipflop:dff[75].d.port4
q[76] <= dflipflop:dff[76].d.port4
q[77] <= dflipflop:dff[77].d.port4
q[78] <= dflipflop:dff[78].d.port4
q[79] <= dflipflop:dff[79].d.port4
q[80] <= dflipflop:dff[80].d.port4
q[81] <= dflipflop:dff[81].d.port4
q[82] <= dflipflop:dff[82].d.port4
q[83] <= dflipflop:dff[83].d.port4
q[84] <= dflipflop:dff[84].d.port4
q[85] <= dflipflop:dff[85].d.port4
q[86] <= dflipflop:dff[86].d.port4
q[87] <= dflipflop:dff[87].d.port4
q[88] <= dflipflop:dff[88].d.port4
q[89] <= dflipflop:dff[89].d.port4
q[90] <= dflipflop:dff[90].d.port4
q[91] <= dflipflop:dff[91].d.port4
q[92] <= dflipflop:dff[92].d.port4
q[93] <= dflipflop:dff[93].d.port4
q[94] <= dflipflop:dff[94].d.port4
q[95] <= dflipflop:dff[95].d.port4
q[96] <= dflipflop:dff[96].d.port4
q[97] <= dflipflop:dff[97].d.port4
q[98] <= dflipflop:dff[98].d.port4
q[99] <= dflipflop:dff[99].d.port4
q[100] <= dflipflop:dff[100].d.port4
q[101] <= dflipflop:dff[101].d.port4
q[102] <= dflipflop:dff[102].d.port4
q[103] <= dflipflop:dff[103].d.port4
q[104] <= dflipflop:dff[104].d.port4
q[105] <= dflipflop:dff[105].d.port4
q[106] <= dflipflop:dff[106].d.port4
q[107] <= dflipflop:dff[107].d.port4
q[108] <= dflipflop:dff[108].d.port4
q[109] <= dflipflop:dff[109].d.port4
q[110] <= dflipflop:dff[110].d.port4
q[111] <= dflipflop:dff[111].d.port4
q[112] <= dflipflop:dff[112].d.port4
q[113] <= dflipflop:dff[113].d.port4
q[114] <= dflipflop:dff[114].d.port4
q[115] <= dflipflop:dff[115].d.port4
q[116] <= dflipflop:dff[116].d.port4
q[117] <= dflipflop:dff[117].d.port4
q[118] <= dflipflop:dff[118].d.port4
q[119] <= dflipflop:dff[119].d.port4
q[120] <= dflipflop:dff[120].d.port4
q[121] <= dflipflop:dff[121].d.port4
q[122] <= dflipflop:dff[122].d.port4
q[123] <= dflipflop:dff[123].d.port4
q[124] <= dflipflop:dff[124].d.port4
q[125] <= dflipflop:dff[125].d.port4
q[126] <= dflipflop:dff[126].d.port4
q[127] <= dflipflop:dff[127].d.port4
q[128] <= dflipflop:dff[128].d.port4
q[129] <= dflipflop:dff[129].d.port4
q[130] <= dflipflop:dff[130].d.port4
q[131] <= dflipflop:dff[131].d.port4
q[132] <= dflipflop:dff[132].d.port4
q[133] <= dflipflop:dff[133].d.port4
q[134] <= dflipflop:dff[134].d.port4
q[135] <= dflipflop:dff[135].d.port4
q[136] <= dflipflop:dff[136].d.port4
q[137] <= dflipflop:dff[137].d.port4
q[138] <= dflipflop:dff[138].d.port4
q[139] <= dflipflop:dff[139].d.port4
q[140] <= dflipflop:dff[140].d.port4
q[141] <= dflipflop:dff[141].d.port4
q[142] <= dflipflop:dff[142].d.port4
q[143] <= dflipflop:dff[143].d.port4
q[144] <= dflipflop:dff[144].d.port4
q[145] <= dflipflop:dff[145].d.port4
q[146] <= dflipflop:dff[146].d.port4
q[147] <= dflipflop:dff[147].d.port4
q[148] <= dflipflop:dff[148].d.port4
q[149] <= dflipflop:dff[149].d.port4
q[150] <= dflipflop:dff[150].d.port4
q[151] <= dflipflop:dff[151].d.port4
q[152] <= dflipflop:dff[152].d.port4
q[153] <= dflipflop:dff[153].d.port4
q[154] <= dflipflop:dff[154].d.port4
q[155] <= dflipflop:dff[155].d.port4
q[156] <= dflipflop:dff[156].d.port4
q[157] <= dflipflop:dff[157].d.port4
q[158] <= dflipflop:dff[158].d.port4
q[159] <= dflipflop:dff[159].d.port4
q[160] <= dflipflop:dff[160].d.port4
q[161] <= dflipflop:dff[161].d.port4
q[162] <= dflipflop:dff[162].d.port4
q[163] <= dflipflop:dff[163].d.port4
q[164] <= dflipflop:dff[164].d.port4
q[165] <= dflipflop:dff[165].d.port4
q[166] <= dflipflop:dff[166].d.port4
q[167] <= dflipflop:dff[167].d.port4
q[168] <= dflipflop:dff[168].d.port4
q[169] <= dflipflop:dff[169].d.port4
q[170] <= dflipflop:dff[170].d.port4
reset => reset.IN171


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[64].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[65].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[66].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[67].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[68].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[69].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[70].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[71].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[72].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[73].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[74].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[75].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[76].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[77].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[78].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[79].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[80].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[81].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[82].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[83].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[84].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[85].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[86].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[87].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[88].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[89].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[90].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[91].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[92].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[93].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[94].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[95].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[96].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[97].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[98].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[99].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[100].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[101].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[102].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[103].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[104].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[105].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[106].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[107].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[108].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[109].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[110].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[111].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[112].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[113].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[114].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[115].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[116].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[117].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[118].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[119].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[120].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[121].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[122].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[123].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[124].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[125].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[126].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[127].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[128].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[129].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[130].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[131].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[132].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[133].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[134].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[135].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[136].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[137].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[138].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[139].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[140].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[141].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[142].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[143].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[144].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[145].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[146].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[147].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[148].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[149].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[150].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[151].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[152].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[153].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[154].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[155].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[156].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[157].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[158].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[159].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[160].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[161].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[162].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[163].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[164].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[165].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[166].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[167].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[168].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[169].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register171:EX_MEM|dflipflop:dff[170].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:EX_MEM_BRANCH
clk => clk.IN3
in_enable => in_enable.IN3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
reset => reset.IN3


|skeleton|processor:myprocessor|register3:EX_MEM_BRANCH|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:EX_MEM_BRANCH|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register3:EX_MEM_BRANCH|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RS
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:myprocessor|register5:EX_MEM_RS|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RS|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RS|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RS|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RS|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RT
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:myprocessor|register5:EX_MEM_RT|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RT|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RT|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RT|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register5:EX_MEM_RT|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|target_selector:selectnextpctarget
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB
clk => clk.IN99
in_enable => in_enable.IN99
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
in[64] => in[64].IN1
in[65] => in[65].IN1
in[66] => in[66].IN1
in[67] => in[67].IN1
in[68] => in[68].IN1
in[69] => in[69].IN1
in[70] => in[70].IN1
in[71] => in[71].IN1
in[72] => in[72].IN1
in[73] => in[73].IN1
in[74] => in[74].IN1
in[75] => in[75].IN1
in[76] => in[76].IN1
in[77] => in[77].IN1
in[78] => in[78].IN1
in[79] => in[79].IN1
in[80] => in[80].IN1
in[81] => in[81].IN1
in[82] => in[82].IN1
in[83] => in[83].IN1
in[84] => in[84].IN1
in[85] => in[85].IN1
in[86] => in[86].IN1
in[87] => in[87].IN1
in[88] => in[88].IN1
in[89] => in[89].IN1
in[90] => in[90].IN1
in[91] => in[91].IN1
in[92] => in[92].IN1
in[93] => in[93].IN1
in[94] => in[94].IN1
in[95] => in[95].IN1
in[96] => in[96].IN1
in[97] => in[97].IN1
in[98] => in[98].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
q[64] <= dflipflop:dff[64].d.port4
q[65] <= dflipflop:dff[65].d.port4
q[66] <= dflipflop:dff[66].d.port4
q[67] <= dflipflop:dff[67].d.port4
q[68] <= dflipflop:dff[68].d.port4
q[69] <= dflipflop:dff[69].d.port4
q[70] <= dflipflop:dff[70].d.port4
q[71] <= dflipflop:dff[71].d.port4
q[72] <= dflipflop:dff[72].d.port4
q[73] <= dflipflop:dff[73].d.port4
q[74] <= dflipflop:dff[74].d.port4
q[75] <= dflipflop:dff[75].d.port4
q[76] <= dflipflop:dff[76].d.port4
q[77] <= dflipflop:dff[77].d.port4
q[78] <= dflipflop:dff[78].d.port4
q[79] <= dflipflop:dff[79].d.port4
q[80] <= dflipflop:dff[80].d.port4
q[81] <= dflipflop:dff[81].d.port4
q[82] <= dflipflop:dff[82].d.port4
q[83] <= dflipflop:dff[83].d.port4
q[84] <= dflipflop:dff[84].d.port4
q[85] <= dflipflop:dff[85].d.port4
q[86] <= dflipflop:dff[86].d.port4
q[87] <= dflipflop:dff[87].d.port4
q[88] <= dflipflop:dff[88].d.port4
q[89] <= dflipflop:dff[89].d.port4
q[90] <= dflipflop:dff[90].d.port4
q[91] <= dflipflop:dff[91].d.port4
q[92] <= dflipflop:dff[92].d.port4
q[93] <= dflipflop:dff[93].d.port4
q[94] <= dflipflop:dff[94].d.port4
q[95] <= dflipflop:dff[95].d.port4
q[96] <= dflipflop:dff[96].d.port4
q[97] <= dflipflop:dff[97].d.port4
q[98] <= dflipflop:dff[98].d.port4
reset => reset.IN99


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[64].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[65].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[66].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[67].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[68].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[69].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[70].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[71].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[72].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[73].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[74].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[75].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[76].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[77].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[78].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[79].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[80].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[81].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[82].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[83].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[84].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[85].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[86].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[87].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[88].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[89].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[90].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[91].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[92].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[93].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[94].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[95].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[96].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[97].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register99:MEM_WB|dflipflop:dff[98].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:last_load_instruction
clk => clk.IN1
in_enable => in_enable.IN1
in => in.IN1
q <= dflipflop:dff[0].d.port4
reset => reset.IN1


|skeleton|processor:myprocessor|register:last_load_instruction|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|target_selector:selectAluA
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|target_selector:selectAluB
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2
inclock => inclock.IN1
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => _.IN1
ps2_clock <> PS2_Controller:PS2.PS2_CLK
ps2_data <> PS2_Controller:PS2.PS2_DAT
ps2_key_data[0] <= PS2_Controller:PS2.received_data
ps2_key_data[1] <= PS2_Controller:PS2.received_data
ps2_key_data[2] <= PS2_Controller:PS2.received_data
ps2_key_data[3] <= PS2_Controller:PS2.received_data
ps2_key_data[4] <= PS2_Controller:PS2.received_data
ps2_key_data[5] <= PS2_Controller:PS2.received_data
ps2_key_data[6] <= PS2_Controller:PS2.received_data
ps2_key_data[7] <= PS2_Controller:PS2.received_data
ps2_key_pressed <= PS2_Controller:PS2.received_data_en
last_data_received[0] <= last_data_received[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[1] <= last_data_received[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[2] <= last_data_received[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[3] <= last_data_received[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[4] <= last_data_received[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[5] <= last_data_received[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[6] <= last_data_received[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[7] <= last_data_received[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|lcd:mylcd
clock => state2[0].CLK
clock => state2[1].CLK
clock => state2[2].CLK
clock => state2[3].CLK
clock => state2[4].CLK
clock => state2[5].CLK
clock => state2[6].CLK
clock => state2[7].CLK
clock => state2[8].CLK
clock => state2[9].CLK
clock => state2[10].CLK
clock => state2[11].CLK
clock => state2[12].CLK
clock => state2[13].CLK
clock => state2[14].CLK
clock => state2[15].CLK
clock => state2[16].CLK
clock => state2[17].CLK
clock => state2[18].CLK
clock => state2[19].CLK
clock => state2[20].CLK
clock => state2[21].CLK
clock => state2[22].CLK
clock => state2[23].CLK
clock => state2[24].CLK
clock => state2[25].CLK
clock => state2[26].CLK
clock => state2[27].CLK
clock => state2[28].CLK
clock => state2[29].CLK
clock => state2[30].CLK
clock => state2[31].CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => mstart.CLK
clock => prestart.CLK
clock => lcd_en.CLK
clock => cdone.CLK
clock => lcd_rs.CLK
clock => lcd_data[0].CLK
clock => lcd_data[1].CLK
clock => lcd_data[2].CLK
clock => lcd_data[3].CLK
clock => lcd_data[4].CLK
clock => lcd_data[5].CLK
clock => lcd_data[6].CLK
clock => lcd_data[7].CLK
clock => cstart.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => delay[17].CLK
clock => state1[0].CLK
clock => state1[1].CLK
clock => state1[2].CLK
clock => state1[3].CLK
clock => state1[4].CLK
clock => state1[5].CLK
clock => state1[6].CLK
clock => state1[7].CLK
clock => state1[8].CLK
clock => state1[9].CLK
clock => state1[10].CLK
clock => state1[11].CLK
clock => state1[12].CLK
clock => state1[13].CLK
clock => state1[14].CLK
clock => state1[15].CLK
clock => state1[16].CLK
clock => state1[17].CLK
clock => state1[18].CLK
clock => state1[19].CLK
clock => state1[20].CLK
clock => state1[21].CLK
clock => state1[22].CLK
clock => state1[23].CLK
clock => state1[24].CLK
clock => state1[25].CLK
clock => state1[26].CLK
clock => state1[27].CLK
clock => state1[28].CLK
clock => state1[29].CLK
clock => state1[30].CLK
clock => state1[31].CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => buf_changed_ack.CLK
clock => line2[15][0].CLK
clock => line2[15][1].CLK
clock => line2[15][2].CLK
clock => line2[15][3].CLK
clock => line2[15][4].CLK
clock => line2[15][5].CLK
clock => line2[15][6].CLK
clock => line2[15][7].CLK
clock => line2[14][0].CLK
clock => line2[14][1].CLK
clock => line2[14][2].CLK
clock => line2[14][3].CLK
clock => line2[14][4].CLK
clock => line2[14][5].CLK
clock => line2[14][6].CLK
clock => line2[14][7].CLK
clock => line2[13][0].CLK
clock => line2[13][1].CLK
clock => line2[13][2].CLK
clock => line2[13][3].CLK
clock => line2[13][4].CLK
clock => line2[13][5].CLK
clock => line2[13][6].CLK
clock => line2[13][7].CLK
clock => line2[12][0].CLK
clock => line2[12][1].CLK
clock => line2[12][2].CLK
clock => line2[12][3].CLK
clock => line2[12][4].CLK
clock => line2[12][5].CLK
clock => line2[12][6].CLK
clock => line2[12][7].CLK
clock => line2[11][0].CLK
clock => line2[11][1].CLK
clock => line2[11][2].CLK
clock => line2[11][3].CLK
clock => line2[11][4].CLK
clock => line2[11][5].CLK
clock => line2[11][6].CLK
clock => line2[11][7].CLK
clock => line2[10][0].CLK
clock => line2[10][1].CLK
clock => line2[10][2].CLK
clock => line2[10][3].CLK
clock => line2[10][4].CLK
clock => line2[10][5].CLK
clock => line2[10][6].CLK
clock => line2[10][7].CLK
clock => line2[9][0].CLK
clock => line2[9][1].CLK
clock => line2[9][2].CLK
clock => line2[9][3].CLK
clock => line2[9][4].CLK
clock => line2[9][5].CLK
clock => line2[9][6].CLK
clock => line2[9][7].CLK
clock => line2[8][0].CLK
clock => line2[8][1].CLK
clock => line2[8][2].CLK
clock => line2[8][3].CLK
clock => line2[8][4].CLK
clock => line2[8][5].CLK
clock => line2[8][6].CLK
clock => line2[8][7].CLK
clock => line2[7][0].CLK
clock => line2[7][1].CLK
clock => line2[7][2].CLK
clock => line2[7][3].CLK
clock => line2[7][4].CLK
clock => line2[7][5].CLK
clock => line2[7][6].CLK
clock => line2[7][7].CLK
clock => line2[6][0].CLK
clock => line2[6][1].CLK
clock => line2[6][2].CLK
clock => line2[6][3].CLK
clock => line2[6][4].CLK
clock => line2[6][5].CLK
clock => line2[6][6].CLK
clock => line2[6][7].CLK
clock => line2[5][0].CLK
clock => line2[5][1].CLK
clock => line2[5][2].CLK
clock => line2[5][3].CLK
clock => line2[5][4].CLK
clock => line2[5][5].CLK
clock => line2[5][6].CLK
clock => line2[5][7].CLK
clock => line2[4][0].CLK
clock => line2[4][1].CLK
clock => line2[4][2].CLK
clock => line2[4][3].CLK
clock => line2[4][4].CLK
clock => line2[4][5].CLK
clock => line2[4][6].CLK
clock => line2[4][7].CLK
clock => line2[3][0].CLK
clock => line2[3][1].CLK
clock => line2[3][2].CLK
clock => line2[3][3].CLK
clock => line2[3][4].CLK
clock => line2[3][5].CLK
clock => line2[3][6].CLK
clock => line2[3][7].CLK
clock => line2[2][0].CLK
clock => line2[2][1].CLK
clock => line2[2][2].CLK
clock => line2[2][3].CLK
clock => line2[2][4].CLK
clock => line2[2][5].CLK
clock => line2[2][6].CLK
clock => line2[2][7].CLK
clock => line2[1][0].CLK
clock => line2[1][1].CLK
clock => line2[1][2].CLK
clock => line2[1][3].CLK
clock => line2[1][4].CLK
clock => line2[1][5].CLK
clock => line2[1][6].CLK
clock => line2[1][7].CLK
clock => line2[0][0].CLK
clock => line2[0][1].CLK
clock => line2[0][2].CLK
clock => line2[0][3].CLK
clock => line2[0][4].CLK
clock => line2[0][5].CLK
clock => line2[0][6].CLK
clock => line2[0][7].CLK
clock => line1[15][0].CLK
clock => line1[15][1].CLK
clock => line1[15][2].CLK
clock => line1[15][3].CLK
clock => line1[15][4].CLK
clock => line1[15][5].CLK
clock => line1[15][6].CLK
clock => line1[15][7].CLK
clock => line1[14][0].CLK
clock => line1[14][1].CLK
clock => line1[14][2].CLK
clock => line1[14][3].CLK
clock => line1[14][4].CLK
clock => line1[14][5].CLK
clock => line1[14][6].CLK
clock => line1[14][7].CLK
clock => line1[13][0].CLK
clock => line1[13][1].CLK
clock => line1[13][2].CLK
clock => line1[13][3].CLK
clock => line1[13][4].CLK
clock => line1[13][5].CLK
clock => line1[13][6].CLK
clock => line1[13][7].CLK
clock => line1[12][0].CLK
clock => line1[12][1].CLK
clock => line1[12][2].CLK
clock => line1[12][3].CLK
clock => line1[12][4].CLK
clock => line1[12][5].CLK
clock => line1[12][6].CLK
clock => line1[12][7].CLK
clock => line1[11][0].CLK
clock => line1[11][1].CLK
clock => line1[11][2].CLK
clock => line1[11][3].CLK
clock => line1[11][4].CLK
clock => line1[11][5].CLK
clock => line1[11][6].CLK
clock => line1[11][7].CLK
clock => line1[10][0].CLK
clock => line1[10][1].CLK
clock => line1[10][2].CLK
clock => line1[10][3].CLK
clock => line1[10][4].CLK
clock => line1[10][5].CLK
clock => line1[10][6].CLK
clock => line1[10][7].CLK
clock => line1[9][0].CLK
clock => line1[9][1].CLK
clock => line1[9][2].CLK
clock => line1[9][3].CLK
clock => line1[9][4].CLK
clock => line1[9][5].CLK
clock => line1[9][6].CLK
clock => line1[9][7].CLK
clock => line1[8][0].CLK
clock => line1[8][1].CLK
clock => line1[8][2].CLK
clock => line1[8][3].CLK
clock => line1[8][4].CLK
clock => line1[8][5].CLK
clock => line1[8][6].CLK
clock => line1[8][7].CLK
clock => line1[7][0].CLK
clock => line1[7][1].CLK
clock => line1[7][2].CLK
clock => line1[7][3].CLK
clock => line1[7][4].CLK
clock => line1[7][5].CLK
clock => line1[7][6].CLK
clock => line1[7][7].CLK
clock => line1[6][0].CLK
clock => line1[6][1].CLK
clock => line1[6][2].CLK
clock => line1[6][3].CLK
clock => line1[6][4].CLK
clock => line1[6][5].CLK
clock => line1[6][6].CLK
clock => line1[6][7].CLK
clock => line1[5][0].CLK
clock => line1[5][1].CLK
clock => line1[5][2].CLK
clock => line1[5][3].CLK
clock => line1[5][4].CLK
clock => line1[5][5].CLK
clock => line1[5][6].CLK
clock => line1[5][7].CLK
clock => line1[4][0].CLK
clock => line1[4][1].CLK
clock => line1[4][2].CLK
clock => line1[4][3].CLK
clock => line1[4][4].CLK
clock => line1[4][5].CLK
clock => line1[4][6].CLK
clock => line1[4][7].CLK
clock => line1[3][0].CLK
clock => line1[3][1].CLK
clock => line1[3][2].CLK
clock => line1[3][3].CLK
clock => line1[3][4].CLK
clock => line1[3][5].CLK
clock => line1[3][6].CLK
clock => line1[3][7].CLK
clock => line1[2][0].CLK
clock => line1[2][1].CLK
clock => line1[2][2].CLK
clock => line1[2][3].CLK
clock => line1[2][4].CLK
clock => line1[2][5].CLK
clock => line1[2][6].CLK
clock => line1[2][7].CLK
clock => line1[1][0].CLK
clock => line1[1][1].CLK
clock => line1[1][2].CLK
clock => line1[1][3].CLK
clock => line1[1][4].CLK
clock => line1[1][5].CLK
clock => line1[1][6].CLK
clock => line1[1][7].CLK
clock => line1[0][0].CLK
clock => line1[0][1].CLK
clock => line1[0][2].CLK
clock => line1[0][3].CLK
clock => line1[0][4].CLK
clock => line1[0][5].CLK
clock => line1[0][6].CLK
clock => line1[0][7].CLK
clock => ptr[0].CLK
clock => ptr[1].CLK
clock => ptr[2].CLK
clock => ptr[3].CLK
clock => printed_crlf.CLK
clock => buf_changed.CLK
reset => state2[0].ACLR
reset => state2[1].ACLR
reset => state2[2].ACLR
reset => state2[3].ACLR
reset => state2[4].ACLR
reset => state2[5].ACLR
reset => state2[6].ACLR
reset => state2[7].ACLR
reset => state2[8].ACLR
reset => state2[9].ACLR
reset => state2[10].ACLR
reset => state2[11].ACLR
reset => state2[12].ACLR
reset => state2[13].ACLR
reset => state2[14].ACLR
reset => state2[15].ACLR
reset => state2[16].ACLR
reset => state2[17].ACLR
reset => state2[18].ACLR
reset => state2[19].ACLR
reset => state2[20].ACLR
reset => state2[21].ACLR
reset => state2[22].ACLR
reset => state2[23].ACLR
reset => state2[24].ACLR
reset => state2[25].ACLR
reset => state2[26].ACLR
reset => state2[27].ACLR
reset => state2[28].ACLR
reset => state2[29].ACLR
reset => state2[30].ACLR
reset => state2[31].ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => mstart.ACLR
reset => prestart.ACLR
reset => lcd_en.ACLR
reset => cdone.ACLR
reset => lcd_rs.ACLR
reset => lcd_data[0].ACLR
reset => lcd_data[1].ACLR
reset => lcd_data[2].ACLR
reset => lcd_data[3].ACLR
reset => lcd_data[4].ACLR
reset => lcd_data[5].ACLR
reset => lcd_data[6].ACLR
reset => lcd_data[7].ACLR
reset => cstart.ACLR
reset => delay[0].ACLR
reset => delay[1].ACLR
reset => delay[2].ACLR
reset => delay[3].ACLR
reset => delay[4].ACLR
reset => delay[5].ACLR
reset => delay[6].ACLR
reset => delay[7].ACLR
reset => delay[8].ACLR
reset => delay[9].ACLR
reset => delay[10].ACLR
reset => delay[11].ACLR
reset => delay[12].ACLR
reset => delay[13].ACLR
reset => delay[14].ACLR
reset => delay[15].ACLR
reset => delay[16].ACLR
reset => delay[17].ACLR
reset => state1[0].ACLR
reset => state1[1].ACLR
reset => state1[2].ACLR
reset => state1[3].ACLR
reset => state1[4].ACLR
reset => state1[5].ACLR
reset => state1[6].ACLR
reset => state1[7].ACLR
reset => state1[8].ACLR
reset => state1[9].ACLR
reset => state1[10].ACLR
reset => state1[11].ACLR
reset => state1[12].ACLR
reset => state1[13].ACLR
reset => state1[14].ACLR
reset => state1[15].ACLR
reset => state1[16].ACLR
reset => state1[17].ACLR
reset => state1[18].ACLR
reset => state1[19].ACLR
reset => state1[20].ACLR
reset => state1[21].ACLR
reset => state1[22].ACLR
reset => state1[23].ACLR
reset => state1[24].ACLR
reset => state1[25].ACLR
reset => state1[26].ACLR
reset => state1[27].ACLR
reset => state1[28].ACLR
reset => state1[29].ACLR
reset => state1[30].ACLR
reset => state1[31].ACLR
reset => index[0].ACLR
reset => index[1].ACLR
reset => index[2].ACLR
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => buf_changed_ack.ACLR
reset => line2[15][0].ACLR
reset => line2[15][1].ACLR
reset => line2[15][2].ACLR
reset => line2[15][3].ACLR
reset => line2[15][4].ACLR
reset => line2[15][5].PRESET
reset => line2[15][6].ACLR
reset => line2[15][7].ACLR
reset => line2[14][0].ACLR
reset => line2[14][1].ACLR
reset => line2[14][2].ACLR
reset => line2[14][3].ACLR
reset => line2[14][4].ACLR
reset => line2[14][5].PRESET
reset => line2[14][6].ACLR
reset => line2[14][7].ACLR
reset => line2[13][0].ACLR
reset => line2[13][1].ACLR
reset => line2[13][2].ACLR
reset => line2[13][3].ACLR
reset => line2[13][4].ACLR
reset => line2[13][5].PRESET
reset => line2[13][6].ACLR
reset => line2[13][7].ACLR
reset => line2[12][0].ACLR
reset => line2[12][1].ACLR
reset => line2[12][2].ACLR
reset => line2[12][3].ACLR
reset => line2[12][4].ACLR
reset => line2[12][5].PRESET
reset => line2[12][6].ACLR
reset => line2[12][7].ACLR
reset => line2[11][0].ACLR
reset => line2[11][1].ACLR
reset => line2[11][2].ACLR
reset => line2[11][3].ACLR
reset => line2[11][4].ACLR
reset => line2[11][5].PRESET
reset => line2[11][6].ACLR
reset => line2[11][7].ACLR
reset => line2[10][0].ACLR
reset => line2[10][1].ACLR
reset => line2[10][2].ACLR
reset => line2[10][3].ACLR
reset => line2[10][4].ACLR
reset => line2[10][5].PRESET
reset => line2[10][6].ACLR
reset => line2[10][7].ACLR
reset => line2[9][0].ACLR
reset => line2[9][1].ACLR
reset => line2[9][2].ACLR
reset => line2[9][3].ACLR
reset => line2[9][4].ACLR
reset => line2[9][5].PRESET
reset => line2[9][6].ACLR
reset => line2[9][7].ACLR
reset => line2[8][0].ACLR
reset => line2[8][1].ACLR
reset => line2[8][2].ACLR
reset => line2[8][3].ACLR
reset => line2[8][4].ACLR
reset => line2[8][5].PRESET
reset => line2[8][6].ACLR
reset => line2[8][7].ACLR
reset => line2[7][0].ACLR
reset => line2[7][1].ACLR
reset => line2[7][2].ACLR
reset => line2[7][3].ACLR
reset => line2[7][4].ACLR
reset => line2[7][5].PRESET
reset => line2[7][6].ACLR
reset => line2[7][7].ACLR
reset => line2[6][0].ACLR
reset => line2[6][1].ACLR
reset => line2[6][2].ACLR
reset => line2[6][3].ACLR
reset => line2[6][4].ACLR
reset => line2[6][5].PRESET
reset => line2[6][6].ACLR
reset => line2[6][7].ACLR
reset => line2[5][0].ACLR
reset => line2[5][1].ACLR
reset => line2[5][2].ACLR
reset => line2[5][3].ACLR
reset => line2[5][4].ACLR
reset => line2[5][5].PRESET
reset => line2[5][6].ACLR
reset => line2[5][7].ACLR
reset => line2[4][0].ACLR
reset => line2[4][1].ACLR
reset => line2[4][2].ACLR
reset => line2[4][3].ACLR
reset => line2[4][4].ACLR
reset => line2[4][5].PRESET
reset => line2[4][6].ACLR
reset => line2[4][7].ACLR
reset => line2[3][0].ACLR
reset => line2[3][1].ACLR
reset => line2[3][2].ACLR
reset => line2[3][3].ACLR
reset => line2[3][4].ACLR
reset => line2[3][5].PRESET
reset => line2[3][6].ACLR
reset => line2[3][7].ACLR
reset => line2[2][0].ACLR
reset => line2[2][1].ACLR
reset => line2[2][2].ACLR
reset => line2[2][3].ACLR
reset => line2[2][4].ACLR
reset => line2[2][5].PRESET
reset => line2[2][6].ACLR
reset => line2[2][7].ACLR
reset => line2[1][0].ACLR
reset => line2[1][1].ACLR
reset => line2[1][2].ACLR
reset => line2[1][3].ACLR
reset => line2[1][4].ACLR
reset => line2[1][5].PRESET
reset => line2[1][6].ACLR
reset => line2[1][7].ACLR
reset => line2[0][0].ACLR
reset => line2[0][1].ACLR
reset => line2[0][2].ACLR
reset => line2[0][3].ACLR
reset => line2[0][4].ACLR
reset => line2[0][5].PRESET
reset => line2[0][6].ACLR
reset => line2[0][7].ACLR
reset => line1[15][0].ACLR
reset => line1[15][1].ACLR
reset => line1[15][2].ACLR
reset => line1[15][3].ACLR
reset => line1[15][4].ACLR
reset => line1[15][5].PRESET
reset => line1[15][6].ACLR
reset => line1[15][7].ACLR
reset => line1[14][0].ACLR
reset => line1[14][1].ACLR
reset => line1[14][2].ACLR
reset => line1[14][3].ACLR
reset => line1[14][4].ACLR
reset => line1[14][5].PRESET
reset => line1[14][6].ACLR
reset => line1[14][7].ACLR
reset => line1[13][0].ACLR
reset => line1[13][1].ACLR
reset => line1[13][2].ACLR
reset => line1[13][3].ACLR
reset => line1[13][4].ACLR
reset => line1[13][5].PRESET
reset => line1[13][6].ACLR
reset => line1[13][7].ACLR
reset => line1[12][0].ACLR
reset => line1[12][1].ACLR
reset => line1[12][2].ACLR
reset => line1[12][3].ACLR
reset => line1[12][4].ACLR
reset => line1[12][5].PRESET
reset => line1[12][6].ACLR
reset => line1[12][7].ACLR
reset => line1[11][0].ACLR
reset => line1[11][1].ACLR
reset => line1[11][2].ACLR
reset => line1[11][3].ACLR
reset => line1[11][4].ACLR
reset => line1[11][5].PRESET
reset => line1[11][6].ACLR
reset => line1[11][7].ACLR
reset => line1[10][0].ACLR
reset => line1[10][1].ACLR
reset => line1[10][2].ACLR
reset => line1[10][3].ACLR
reset => line1[10][4].ACLR
reset => line1[10][5].PRESET
reset => line1[10][6].ACLR
reset => line1[10][7].ACLR
reset => line1[9][0].ACLR
reset => line1[9][1].ACLR
reset => line1[9][2].ACLR
reset => line1[9][3].ACLR
reset => line1[9][4].ACLR
reset => line1[9][5].PRESET
reset => line1[9][6].ACLR
reset => line1[9][7].ACLR
reset => line1[8][0].ACLR
reset => line1[8][1].ACLR
reset => line1[8][2].ACLR
reset => line1[8][3].ACLR
reset => line1[8][4].ACLR
reset => line1[8][5].PRESET
reset => line1[8][6].ACLR
reset => line1[8][7].ACLR
reset => line1[7][0].ACLR
reset => line1[7][1].ACLR
reset => line1[7][2].ACLR
reset => line1[7][3].ACLR
reset => line1[7][4].ACLR
reset => line1[7][5].PRESET
reset => line1[7][6].ACLR
reset => line1[7][7].ACLR
reset => line1[6][0].ACLR
reset => line1[6][1].ACLR
reset => line1[6][2].ACLR
reset => line1[6][3].ACLR
reset => line1[6][4].ACLR
reset => line1[6][5].PRESET
reset => line1[6][6].ACLR
reset => line1[6][7].ACLR
reset => line1[5][0].ACLR
reset => line1[5][1].ACLR
reset => line1[5][2].ACLR
reset => line1[5][3].ACLR
reset => line1[5][4].ACLR
reset => line1[5][5].PRESET
reset => line1[5][6].ACLR
reset => line1[5][7].ACLR
reset => line1[4][0].ACLR
reset => line1[4][1].ACLR
reset => line1[4][2].ACLR
reset => line1[4][3].ACLR
reset => line1[4][4].ACLR
reset => line1[4][5].PRESET
reset => line1[4][6].ACLR
reset => line1[4][7].ACLR
reset => line1[3][0].ACLR
reset => line1[3][1].ACLR
reset => line1[3][2].ACLR
reset => line1[3][3].ACLR
reset => line1[3][4].ACLR
reset => line1[3][5].PRESET
reset => line1[3][6].ACLR
reset => line1[3][7].ACLR
reset => line1[2][0].ACLR
reset => line1[2][1].ACLR
reset => line1[2][2].ACLR
reset => line1[2][3].ACLR
reset => line1[2][4].ACLR
reset => line1[2][5].PRESET
reset => line1[2][6].ACLR
reset => line1[2][7].ACLR
reset => line1[1][0].ACLR
reset => line1[1][1].ACLR
reset => line1[1][2].ACLR
reset => line1[1][3].ACLR
reset => line1[1][4].ACLR
reset => line1[1][5].PRESET
reset => line1[1][6].ACLR
reset => line1[1][7].ACLR
reset => line1[0][0].ACLR
reset => line1[0][1].ACLR
reset => line1[0][2].ACLR
reset => line1[0][3].ACLR
reset => line1[0][4].ACLR
reset => line1[0][5].PRESET
reset => line1[0][6].ACLR
reset => line1[0][7].ACLR
reset => ptr[0].ACLR
reset => ptr[1].ACLR
reset => ptr[2].ACLR
reset => ptr[3].ACLR
reset => printed_crlf.ACLR
reset => buf_changed.ACLR
write_en => buf_changed.OUTPUTSELECT
write_en => printed_crlf.ENA
write_en => ptr[3].ENA
write_en => ptr[2].ENA
write_en => ptr[1].ENA
write_en => ptr[0].ENA
write_en => line1[0][7].ENA
write_en => line1[0][6].ENA
write_en => line1[0][5].ENA
write_en => line1[0][4].ENA
write_en => line1[0][3].ENA
write_en => line1[0][2].ENA
write_en => line1[0][1].ENA
write_en => line1[0][0].ENA
write_en => line1[1][7].ENA
write_en => line1[1][6].ENA
write_en => line1[1][5].ENA
write_en => line1[1][4].ENA
write_en => line1[1][3].ENA
write_en => line1[1][2].ENA
write_en => line1[1][1].ENA
write_en => line1[1][0].ENA
write_en => line1[2][7].ENA
write_en => line1[2][6].ENA
write_en => line1[2][5].ENA
write_en => line1[2][4].ENA
write_en => line1[2][3].ENA
write_en => line1[2][2].ENA
write_en => line1[2][1].ENA
write_en => line1[2][0].ENA
write_en => line1[3][7].ENA
write_en => line1[3][6].ENA
write_en => line1[3][5].ENA
write_en => line1[3][4].ENA
write_en => line1[3][3].ENA
write_en => line1[3][2].ENA
write_en => line1[3][1].ENA
write_en => line1[3][0].ENA
write_en => line1[4][7].ENA
write_en => line1[4][6].ENA
write_en => line1[4][5].ENA
write_en => line1[4][4].ENA
write_en => line1[4][3].ENA
write_en => line1[4][2].ENA
write_en => line1[4][1].ENA
write_en => line1[4][0].ENA
write_en => line1[5][7].ENA
write_en => line1[5][6].ENA
write_en => line1[5][5].ENA
write_en => line1[5][4].ENA
write_en => line1[5][3].ENA
write_en => line1[5][2].ENA
write_en => line1[5][1].ENA
write_en => line1[5][0].ENA
write_en => line1[6][7].ENA
write_en => line1[6][6].ENA
write_en => line1[6][5].ENA
write_en => line1[6][4].ENA
write_en => line1[6][3].ENA
write_en => line1[6][2].ENA
write_en => line1[6][1].ENA
write_en => line1[6][0].ENA
write_en => line1[7][7].ENA
write_en => line1[7][6].ENA
write_en => line1[7][5].ENA
write_en => line1[7][4].ENA
write_en => line1[7][3].ENA
write_en => line1[7][2].ENA
write_en => line1[7][1].ENA
write_en => line1[7][0].ENA
write_en => line1[8][7].ENA
write_en => line1[8][6].ENA
write_en => line1[8][5].ENA
write_en => line1[8][4].ENA
write_en => line1[8][3].ENA
write_en => line1[8][2].ENA
write_en => line1[8][1].ENA
write_en => line1[8][0].ENA
write_en => line1[9][7].ENA
write_en => line1[9][6].ENA
write_en => line1[9][5].ENA
write_en => line1[9][4].ENA
write_en => line1[9][3].ENA
write_en => line1[9][2].ENA
write_en => line1[9][1].ENA
write_en => line1[9][0].ENA
write_en => line1[10][7].ENA
write_en => line1[10][6].ENA
write_en => line1[10][5].ENA
write_en => line1[10][4].ENA
write_en => line1[10][3].ENA
write_en => line1[10][2].ENA
write_en => line1[10][1].ENA
write_en => line1[10][0].ENA
write_en => line1[11][7].ENA
write_en => line1[11][6].ENA
write_en => line1[11][5].ENA
write_en => line1[11][4].ENA
write_en => line1[11][3].ENA
write_en => line1[11][2].ENA
write_en => line1[11][1].ENA
write_en => line1[11][0].ENA
write_en => line1[12][7].ENA
write_en => line1[12][6].ENA
write_en => line1[12][5].ENA
write_en => line1[12][4].ENA
write_en => line1[12][3].ENA
write_en => line1[12][2].ENA
write_en => line1[12][1].ENA
write_en => line1[12][0].ENA
write_en => line1[13][7].ENA
write_en => line1[13][6].ENA
write_en => line1[13][5].ENA
write_en => line1[13][4].ENA
write_en => line1[13][3].ENA
write_en => line1[13][2].ENA
write_en => line1[13][1].ENA
write_en => line1[13][0].ENA
write_en => line1[14][7].ENA
write_en => line1[14][6].ENA
write_en => line1[14][5].ENA
write_en => line1[14][4].ENA
write_en => line1[14][3].ENA
write_en => line1[14][2].ENA
write_en => line1[14][1].ENA
write_en => line1[14][0].ENA
write_en => line1[15][7].ENA
write_en => line1[15][6].ENA
write_en => line1[15][5].ENA
write_en => line1[15][4].ENA
write_en => line1[15][3].ENA
write_en => line1[15][2].ENA
write_en => line1[15][1].ENA
write_en => line1[15][0].ENA
write_en => line2[0][7].ENA
write_en => line2[0][6].ENA
write_en => line2[0][5].ENA
write_en => line2[0][4].ENA
write_en => line2[0][3].ENA
write_en => line2[0][2].ENA
write_en => line2[0][1].ENA
write_en => line2[0][0].ENA
write_en => line2[1][7].ENA
write_en => line2[1][6].ENA
write_en => line2[1][5].ENA
write_en => line2[1][4].ENA
write_en => line2[1][3].ENA
write_en => line2[1][2].ENA
write_en => line2[1][1].ENA
write_en => line2[1][0].ENA
write_en => line2[2][7].ENA
write_en => line2[2][6].ENA
write_en => line2[2][5].ENA
write_en => line2[2][4].ENA
write_en => line2[2][3].ENA
write_en => line2[2][2].ENA
write_en => line2[2][1].ENA
write_en => line2[2][0].ENA
write_en => line2[3][7].ENA
write_en => line2[3][6].ENA
write_en => line2[3][5].ENA
write_en => line2[3][4].ENA
write_en => line2[3][3].ENA
write_en => line2[3][2].ENA
write_en => line2[3][1].ENA
write_en => line2[3][0].ENA
write_en => line2[4][7].ENA
write_en => line2[4][6].ENA
write_en => line2[4][5].ENA
write_en => line2[4][4].ENA
write_en => line2[4][3].ENA
write_en => line2[4][2].ENA
write_en => line2[4][1].ENA
write_en => line2[4][0].ENA
write_en => line2[5][7].ENA
write_en => line2[5][6].ENA
write_en => line2[5][5].ENA
write_en => line2[5][4].ENA
write_en => line2[5][3].ENA
write_en => line2[5][2].ENA
write_en => line2[5][1].ENA
write_en => line2[5][0].ENA
write_en => line2[6][7].ENA
write_en => line2[6][6].ENA
write_en => line2[6][5].ENA
write_en => line2[6][4].ENA
write_en => line2[6][3].ENA
write_en => line2[6][2].ENA
write_en => line2[6][1].ENA
write_en => line2[6][0].ENA
write_en => line2[7][7].ENA
write_en => line2[7][6].ENA
write_en => line2[7][5].ENA
write_en => line2[7][4].ENA
write_en => line2[7][3].ENA
write_en => line2[7][2].ENA
write_en => line2[7][1].ENA
write_en => line2[7][0].ENA
write_en => line2[8][7].ENA
write_en => line2[8][6].ENA
write_en => line2[8][5].ENA
write_en => line2[8][4].ENA
write_en => line2[8][3].ENA
write_en => line2[8][2].ENA
write_en => line2[8][1].ENA
write_en => line2[8][0].ENA
write_en => line2[9][7].ENA
write_en => line2[9][6].ENA
write_en => line2[9][5].ENA
write_en => line2[9][4].ENA
write_en => line2[9][3].ENA
write_en => line2[9][2].ENA
write_en => line2[9][1].ENA
write_en => line2[9][0].ENA
write_en => line2[10][7].ENA
write_en => line2[10][6].ENA
write_en => line2[10][5].ENA
write_en => line2[10][4].ENA
write_en => line2[10][3].ENA
write_en => line2[10][2].ENA
write_en => line2[10][1].ENA
write_en => line2[10][0].ENA
write_en => line2[11][7].ENA
write_en => line2[11][6].ENA
write_en => line2[11][5].ENA
write_en => line2[11][4].ENA
write_en => line2[11][3].ENA
write_en => line2[11][2].ENA
write_en => line2[11][1].ENA
write_en => line2[11][0].ENA
write_en => line2[12][7].ENA
write_en => line2[12][6].ENA
write_en => line2[12][5].ENA
write_en => line2[12][4].ENA
write_en => line2[12][3].ENA
write_en => line2[12][2].ENA
write_en => line2[12][1].ENA
write_en => line2[12][0].ENA
write_en => line2[13][7].ENA
write_en => line2[13][6].ENA
write_en => line2[13][5].ENA
write_en => line2[13][4].ENA
write_en => line2[13][3].ENA
write_en => line2[13][2].ENA
write_en => line2[13][1].ENA
write_en => line2[13][0].ENA
write_en => line2[14][7].ENA
write_en => line2[14][6].ENA
write_en => line2[14][5].ENA
write_en => line2[14][4].ENA
write_en => line2[14][3].ENA
write_en => line2[14][2].ENA
write_en => line2[14][1].ENA
write_en => line2[14][0].ENA
write_en => line2[15][7].ENA
write_en => line2[15][6].ENA
write_en => line2[15][5].ENA
write_en => line2[15][4].ENA
write_en => line2[15][3].ENA
write_en => line2[15][2].ENA
write_en => line2[15][1].ENA
write_en => line2[15][0].ENA
data[0] => LessThan0.IN16
data[0] => LessThan1.IN16
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => Equal0.IN9
data[1] => LessThan0.IN15
data[1] => LessThan1.IN15
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => Equal0.IN5
data[2] => LessThan0.IN14
data[2] => LessThan1.IN14
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => Equal0.IN8
data[3] => LessThan0.IN13
data[3] => LessThan1.IN13
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => Equal0.IN7
data[4] => LessThan0.IN12
data[4] => LessThan1.IN12
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => Equal0.IN4
data[5] => LessThan0.IN11
data[5] => LessThan1.IN11
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => Equal0.IN3
data[6] => LessThan0.IN10
data[6] => LessThan1.IN10
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => Equal0.IN2
data[7] => LessThan0.IN9
data[7] => LessThan1.IN9
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => Equal0.IN1
_lcd_data[0] <= lcd_data[0].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[1] <= lcd_data[1].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[2] <= lcd_data[2].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[3] <= lcd_data[3].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[4] <= lcd_data[4].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[5] <= lcd_data[5].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[6] <= lcd_data[6].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[7] <= lcd_data[7].DB_MAX_OUTPUT_PORT_TYPE
_lcd_rw <= <GND>
_lcd_en <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
_lcd_rs <= lcd_rs.DB_MAX_OUTPUT_PORT_TYPE
_lcd_on <= <VCC>
_lcd_blon <= <VCC>


|skeleton|Hexadecimal_To_Seven_Segment:hex1
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex2
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex3
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex4
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex5
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex6
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex7
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex8
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|skeleton|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|vga_controller:vga_ins
iRST_n => rst.IN1
iRST_n => ADDR[0].ACLR
iRST_n => ADDR[1].ACLR
iRST_n => ADDR[2].ACLR
iRST_n => ADDR[3].ACLR
iRST_n => ADDR[4].ACLR
iRST_n => ADDR[5].ACLR
iRST_n => ADDR[6].ACLR
iRST_n => ADDR[7].ACLR
iRST_n => ADDR[8].ACLR
iRST_n => ADDR[9].ACLR
iRST_n => ADDR[10].ACLR
iRST_n => ADDR[11].ACLR
iRST_n => ADDR[12].ACLR
iRST_n => ADDR[13].ACLR
iRST_n => ADDR[14].ACLR
iRST_n => ADDR[15].ACLR
iRST_n => ADDR[16].ACLR
iRST_n => ADDR[17].ACLR
iRST_n => ADDR[18].ACLR
iVGA_CLK => iVGA_CLK.IN3
oBLANK_n <= oBLANK_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHS <= oHS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= b_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[0] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[1] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[2] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[3] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[4] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[5] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[6] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
g_data[7] <= g_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= r_data.DB_MAX_OUTPUT_PORT_TYPE
c => pressed_c.IN1
d => pressed_d.IN1
e => pressed_e.IN1
f => pressed_f.IN1
g => pressed_g.IN1
a => pressed_a.IN1
b => pressed_b.IN1
free_play_button => select_screen_display[0].IN1
learn_song_button => select_screen_display[1].IN1


|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|img_data:img_data_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8kc1:auto_generated.address_a[0]
address_a[1] => altsyncram_8kc1:auto_generated.address_a[1]
address_a[2] => altsyncram_8kc1:auto_generated.address_a[2]
address_a[3] => altsyncram_8kc1:auto_generated.address_a[3]
address_a[4] => altsyncram_8kc1:auto_generated.address_a[4]
address_a[5] => altsyncram_8kc1:auto_generated.address_a[5]
address_a[6] => altsyncram_8kc1:auto_generated.address_a[6]
address_a[7] => altsyncram_8kc1:auto_generated.address_a[7]
address_a[8] => altsyncram_8kc1:auto_generated.address_a[8]
address_a[9] => altsyncram_8kc1:auto_generated.address_a[9]
address_a[10] => altsyncram_8kc1:auto_generated.address_a[10]
address_a[11] => altsyncram_8kc1:auto_generated.address_a[11]
address_a[12] => altsyncram_8kc1:auto_generated.address_a[12]
address_a[13] => altsyncram_8kc1:auto_generated.address_a[13]
address_a[14] => altsyncram_8kc1:auto_generated.address_a[14]
address_a[15] => altsyncram_8kc1:auto_generated.address_a[15]
address_a[16] => altsyncram_8kc1:auto_generated.address_a[16]
address_a[17] => altsyncram_8kc1:auto_generated.address_a[17]
address_a[18] => altsyncram_8kc1:auto_generated.address_a[18]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8kc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8kc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8kc1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_aaa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_aaa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_aaa:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_aaa:rden_decode.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_aaa:rden_decode.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_aaa:rden_decode.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_rob:mux2.result[0]
q_a[1] <= mux_rob:mux2.result[1]


|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|decode_aaa:rden_decode
data[0] => w_anode1009w[1].IN1
data[0] => w_anode1019w[1].IN0
data[0] => w_anode1029w[1].IN1
data[0] => w_anode1039w[1].IN0
data[0] => w_anode1049w[1].IN1
data[0] => w_anode1072w[1].IN0
data[0] => w_anode1083w[1].IN1
data[0] => w_anode1093w[1].IN0
data[0] => w_anode1103w[1].IN1
data[0] => w_anode1113w[1].IN0
data[0] => w_anode1123w[1].IN1
data[0] => w_anode1133w[1].IN0
data[0] => w_anode1143w[1].IN1
data[0] => w_anode407w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[0] => w_anode454w[1].IN0
data[0] => w_anode464w[1].IN1
data[0] => w_anode474w[1].IN0
data[0] => w_anode484w[1].IN1
data[0] => w_anode508w[1].IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode602w[1].IN0
data[0] => w_anode613w[1].IN1
data[0] => w_anode623w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode696w[1].IN0
data[0] => w_anode707w[1].IN1
data[0] => w_anode717w[1].IN0
data[0] => w_anode727w[1].IN1
data[0] => w_anode737w[1].IN0
data[0] => w_anode747w[1].IN1
data[0] => w_anode757w[1].IN0
data[0] => w_anode767w[1].IN1
data[0] => w_anode790w[1].IN0
data[0] => w_anode801w[1].IN1
data[0] => w_anode811w[1].IN0
data[0] => w_anode821w[1].IN1
data[0] => w_anode831w[1].IN0
data[0] => w_anode841w[1].IN1
data[0] => w_anode851w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode884w[1].IN0
data[0] => w_anode895w[1].IN1
data[0] => w_anode905w[1].IN0
data[0] => w_anode915w[1].IN1
data[0] => w_anode925w[1].IN0
data[0] => w_anode935w[1].IN1
data[0] => w_anode945w[1].IN0
data[0] => w_anode955w[1].IN1
data[0] => w_anode978w[1].IN0
data[0] => w_anode989w[1].IN1
data[0] => w_anode999w[1].IN0
data[1] => w_anode1009w[2].IN1
data[1] => w_anode1019w[2].IN0
data[1] => w_anode1029w[2].IN0
data[1] => w_anode1039w[2].IN1
data[1] => w_anode1049w[2].IN1
data[1] => w_anode1072w[2].IN0
data[1] => w_anode1083w[2].IN0
data[1] => w_anode1093w[2].IN1
data[1] => w_anode1103w[2].IN1
data[1] => w_anode1113w[2].IN0
data[1] => w_anode1123w[2].IN0
data[1] => w_anode1133w[2].IN1
data[1] => w_anode1143w[2].IN1
data[1] => w_anode407w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[1] => w_anode454w[2].IN0
data[1] => w_anode464w[2].IN0
data[1] => w_anode474w[2].IN1
data[1] => w_anode484w[2].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode519w[2].IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode549w[2].IN0
data[1] => w_anode559w[2].IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode602w[2].IN0
data[1] => w_anode613w[2].IN0
data[1] => w_anode623w[2].IN1
data[1] => w_anode633w[2].IN1
data[1] => w_anode643w[2].IN0
data[1] => w_anode653w[2].IN0
data[1] => w_anode663w[2].IN1
data[1] => w_anode673w[2].IN1
data[1] => w_anode696w[2].IN0
data[1] => w_anode707w[2].IN0
data[1] => w_anode717w[2].IN1
data[1] => w_anode727w[2].IN1
data[1] => w_anode737w[2].IN0
data[1] => w_anode747w[2].IN0
data[1] => w_anode757w[2].IN1
data[1] => w_anode767w[2].IN1
data[1] => w_anode790w[2].IN0
data[1] => w_anode801w[2].IN0
data[1] => w_anode811w[2].IN1
data[1] => w_anode821w[2].IN1
data[1] => w_anode831w[2].IN0
data[1] => w_anode841w[2].IN0
data[1] => w_anode851w[2].IN1
data[1] => w_anode861w[2].IN1
data[1] => w_anode884w[2].IN0
data[1] => w_anode895w[2].IN0
data[1] => w_anode905w[2].IN1
data[1] => w_anode915w[2].IN1
data[1] => w_anode925w[2].IN0
data[1] => w_anode935w[2].IN0
data[1] => w_anode945w[2].IN1
data[1] => w_anode955w[2].IN1
data[1] => w_anode978w[2].IN0
data[1] => w_anode989w[2].IN0
data[1] => w_anode999w[2].IN1
data[2] => w_anode1009w[3].IN0
data[2] => w_anode1019w[3].IN1
data[2] => w_anode1029w[3].IN1
data[2] => w_anode1039w[3].IN1
data[2] => w_anode1049w[3].IN1
data[2] => w_anode1072w[3].IN0
data[2] => w_anode1083w[3].IN0
data[2] => w_anode1093w[3].IN0
data[2] => w_anode1103w[3].IN0
data[2] => w_anode1113w[3].IN1
data[2] => w_anode1123w[3].IN1
data[2] => w_anode1133w[3].IN1
data[2] => w_anode1143w[3].IN1
data[2] => w_anode407w[3].IN0
data[2] => w_anode424w[3].IN0
data[2] => w_anode434w[3].IN0
data[2] => w_anode444w[3].IN0
data[2] => w_anode454w[3].IN1
data[2] => w_anode464w[3].IN1
data[2] => w_anode474w[3].IN1
data[2] => w_anode484w[3].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode519w[3].IN0
data[2] => w_anode529w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode602w[3].IN0
data[2] => w_anode613w[3].IN0
data[2] => w_anode623w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN1
data[2] => w_anode653w[3].IN1
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode696w[3].IN0
data[2] => w_anode707w[3].IN0
data[2] => w_anode717w[3].IN0
data[2] => w_anode727w[3].IN0
data[2] => w_anode737w[3].IN1
data[2] => w_anode747w[3].IN1
data[2] => w_anode757w[3].IN1
data[2] => w_anode767w[3].IN1
data[2] => w_anode790w[3].IN0
data[2] => w_anode801w[3].IN0
data[2] => w_anode811w[3].IN0
data[2] => w_anode821w[3].IN0
data[2] => w_anode831w[3].IN1
data[2] => w_anode841w[3].IN1
data[2] => w_anode851w[3].IN1
data[2] => w_anode861w[3].IN1
data[2] => w_anode884w[3].IN0
data[2] => w_anode895w[3].IN0
data[2] => w_anode905w[3].IN0
data[2] => w_anode915w[3].IN0
data[2] => w_anode925w[3].IN1
data[2] => w_anode935w[3].IN1
data[2] => w_anode945w[3].IN1
data[2] => w_anode955w[3].IN1
data[2] => w_anode978w[3].IN0
data[2] => w_anode989w[3].IN0
data[2] => w_anode999w[3].IN0
data[3] => w_anode1060w[1].IN1
data[3] => w_anode389w[1].IN0
data[3] => w_anode496w[1].IN1
data[3] => w_anode590w[1].IN0
data[3] => w_anode684w[1].IN1
data[3] => w_anode778w[1].IN0
data[3] => w_anode872w[1].IN1
data[3] => w_anode966w[1].IN0
data[4] => w_anode1060w[2].IN1
data[4] => w_anode389w[2].IN0
data[4] => w_anode496w[2].IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode684w[2].IN1
data[4] => w_anode778w[2].IN0
data[4] => w_anode872w[2].IN0
data[4] => w_anode966w[2].IN1
data[5] => w_anode1060w[3].IN1
data[5] => w_anode389w[3].IN0
data[5] => w_anode496w[3].IN0
data[5] => w_anode590w[3].IN0
data[5] => w_anode684w[3].IN0
data[5] => w_anode778w[3].IN1
data[5] => w_anode872w[3].IN1
data[5] => w_anode966w[3].IN1
eq[0] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode454w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode464w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode474w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode484w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode602w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode707w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode717w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode727w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode737w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode747w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode790w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode801w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode811w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode821w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode841w[3].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|mux_rob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|skeleton|vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f0d1:auto_generated.address_a[0]
address_a[1] => altsyncram_f0d1:auto_generated.address_a[1]
address_a[2] => altsyncram_f0d1:auto_generated.address_a[2]
address_a[3] => altsyncram_f0d1:auto_generated.address_a[3]
address_a[4] => altsyncram_f0d1:auto_generated.address_a[4]
address_a[5] => altsyncram_f0d1:auto_generated.address_a[5]
address_a[6] => altsyncram_f0d1:auto_generated.address_a[6]
address_a[7] => altsyncram_f0d1:auto_generated.address_a[7]
address_a[8] => altsyncram_f0d1:auto_generated.address_a[8]
address_a[9] => altsyncram_f0d1:auto_generated.address_a[9]
address_a[10] => altsyncram_f0d1:auto_generated.address_a[10]
address_a[11] => altsyncram_f0d1:auto_generated.address_a[11]
address_a[12] => altsyncram_f0d1:auto_generated.address_a[12]
address_a[13] => altsyncram_f0d1:auto_generated.address_a[13]
address_a[14] => altsyncram_f0d1:auto_generated.address_a[14]
address_a[15] => altsyncram_f0d1:auto_generated.address_a[15]
address_a[16] => altsyncram_f0d1:auto_generated.address_a[16]
address_a[17] => altsyncram_f0d1:auto_generated.address_a[17]
address_a[18] => altsyncram_f0d1:auto_generated.address_a[18]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f0d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f0d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f0d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f0d1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_aaa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_aaa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_aaa:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_aaa:rden_decode.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_aaa:rden_decode.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_aaa:rden_decode.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_sob:mux2.result[0]
q_a[1] <= mux_sob:mux2.result[1]
q_a[2] <= mux_sob:mux2.result[2]


|skeleton|vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|decode_aaa:rden_decode
data[0] => w_anode1009w[1].IN1
data[0] => w_anode1019w[1].IN0
data[0] => w_anode1029w[1].IN1
data[0] => w_anode1039w[1].IN0
data[0] => w_anode1049w[1].IN1
data[0] => w_anode1072w[1].IN0
data[0] => w_anode1083w[1].IN1
data[0] => w_anode1093w[1].IN0
data[0] => w_anode1103w[1].IN1
data[0] => w_anode1113w[1].IN0
data[0] => w_anode1123w[1].IN1
data[0] => w_anode1133w[1].IN0
data[0] => w_anode1143w[1].IN1
data[0] => w_anode407w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[0] => w_anode454w[1].IN0
data[0] => w_anode464w[1].IN1
data[0] => w_anode474w[1].IN0
data[0] => w_anode484w[1].IN1
data[0] => w_anode508w[1].IN0
data[0] => w_anode519w[1].IN1
data[0] => w_anode529w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode602w[1].IN0
data[0] => w_anode613w[1].IN1
data[0] => w_anode623w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode696w[1].IN0
data[0] => w_anode707w[1].IN1
data[0] => w_anode717w[1].IN0
data[0] => w_anode727w[1].IN1
data[0] => w_anode737w[1].IN0
data[0] => w_anode747w[1].IN1
data[0] => w_anode757w[1].IN0
data[0] => w_anode767w[1].IN1
data[0] => w_anode790w[1].IN0
data[0] => w_anode801w[1].IN1
data[0] => w_anode811w[1].IN0
data[0] => w_anode821w[1].IN1
data[0] => w_anode831w[1].IN0
data[0] => w_anode841w[1].IN1
data[0] => w_anode851w[1].IN0
data[0] => w_anode861w[1].IN1
data[0] => w_anode884w[1].IN0
data[0] => w_anode895w[1].IN1
data[0] => w_anode905w[1].IN0
data[0] => w_anode915w[1].IN1
data[0] => w_anode925w[1].IN0
data[0] => w_anode935w[1].IN1
data[0] => w_anode945w[1].IN0
data[0] => w_anode955w[1].IN1
data[0] => w_anode978w[1].IN0
data[0] => w_anode989w[1].IN1
data[0] => w_anode999w[1].IN0
data[1] => w_anode1009w[2].IN1
data[1] => w_anode1019w[2].IN0
data[1] => w_anode1029w[2].IN0
data[1] => w_anode1039w[2].IN1
data[1] => w_anode1049w[2].IN1
data[1] => w_anode1072w[2].IN0
data[1] => w_anode1083w[2].IN0
data[1] => w_anode1093w[2].IN1
data[1] => w_anode1103w[2].IN1
data[1] => w_anode1113w[2].IN0
data[1] => w_anode1123w[2].IN0
data[1] => w_anode1133w[2].IN1
data[1] => w_anode1143w[2].IN1
data[1] => w_anode407w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[1] => w_anode454w[2].IN0
data[1] => w_anode464w[2].IN0
data[1] => w_anode474w[2].IN1
data[1] => w_anode484w[2].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode519w[2].IN0
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode549w[2].IN0
data[1] => w_anode559w[2].IN0
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode602w[2].IN0
data[1] => w_anode613w[2].IN0
data[1] => w_anode623w[2].IN1
data[1] => w_anode633w[2].IN1
data[1] => w_anode643w[2].IN0
data[1] => w_anode653w[2].IN0
data[1] => w_anode663w[2].IN1
data[1] => w_anode673w[2].IN1
data[1] => w_anode696w[2].IN0
data[1] => w_anode707w[2].IN0
data[1] => w_anode717w[2].IN1
data[1] => w_anode727w[2].IN1
data[1] => w_anode737w[2].IN0
data[1] => w_anode747w[2].IN0
data[1] => w_anode757w[2].IN1
data[1] => w_anode767w[2].IN1
data[1] => w_anode790w[2].IN0
data[1] => w_anode801w[2].IN0
data[1] => w_anode811w[2].IN1
data[1] => w_anode821w[2].IN1
data[1] => w_anode831w[2].IN0
data[1] => w_anode841w[2].IN0
data[1] => w_anode851w[2].IN1
data[1] => w_anode861w[2].IN1
data[1] => w_anode884w[2].IN0
data[1] => w_anode895w[2].IN0
data[1] => w_anode905w[2].IN1
data[1] => w_anode915w[2].IN1
data[1] => w_anode925w[2].IN0
data[1] => w_anode935w[2].IN0
data[1] => w_anode945w[2].IN1
data[1] => w_anode955w[2].IN1
data[1] => w_anode978w[2].IN0
data[1] => w_anode989w[2].IN0
data[1] => w_anode999w[2].IN1
data[2] => w_anode1009w[3].IN0
data[2] => w_anode1019w[3].IN1
data[2] => w_anode1029w[3].IN1
data[2] => w_anode1039w[3].IN1
data[2] => w_anode1049w[3].IN1
data[2] => w_anode1072w[3].IN0
data[2] => w_anode1083w[3].IN0
data[2] => w_anode1093w[3].IN0
data[2] => w_anode1103w[3].IN0
data[2] => w_anode1113w[3].IN1
data[2] => w_anode1123w[3].IN1
data[2] => w_anode1133w[3].IN1
data[2] => w_anode1143w[3].IN1
data[2] => w_anode407w[3].IN0
data[2] => w_anode424w[3].IN0
data[2] => w_anode434w[3].IN0
data[2] => w_anode444w[3].IN0
data[2] => w_anode454w[3].IN1
data[2] => w_anode464w[3].IN1
data[2] => w_anode474w[3].IN1
data[2] => w_anode484w[3].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode519w[3].IN0
data[2] => w_anode529w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode602w[3].IN0
data[2] => w_anode613w[3].IN0
data[2] => w_anode623w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN1
data[2] => w_anode653w[3].IN1
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode696w[3].IN0
data[2] => w_anode707w[3].IN0
data[2] => w_anode717w[3].IN0
data[2] => w_anode727w[3].IN0
data[2] => w_anode737w[3].IN1
data[2] => w_anode747w[3].IN1
data[2] => w_anode757w[3].IN1
data[2] => w_anode767w[3].IN1
data[2] => w_anode790w[3].IN0
data[2] => w_anode801w[3].IN0
data[2] => w_anode811w[3].IN0
data[2] => w_anode821w[3].IN0
data[2] => w_anode831w[3].IN1
data[2] => w_anode841w[3].IN1
data[2] => w_anode851w[3].IN1
data[2] => w_anode861w[3].IN1
data[2] => w_anode884w[3].IN0
data[2] => w_anode895w[3].IN0
data[2] => w_anode905w[3].IN0
data[2] => w_anode915w[3].IN0
data[2] => w_anode925w[3].IN1
data[2] => w_anode935w[3].IN1
data[2] => w_anode945w[3].IN1
data[2] => w_anode955w[3].IN1
data[2] => w_anode978w[3].IN0
data[2] => w_anode989w[3].IN0
data[2] => w_anode999w[3].IN0
data[3] => w_anode1060w[1].IN1
data[3] => w_anode389w[1].IN0
data[3] => w_anode496w[1].IN1
data[3] => w_anode590w[1].IN0
data[3] => w_anode684w[1].IN1
data[3] => w_anode778w[1].IN0
data[3] => w_anode872w[1].IN1
data[3] => w_anode966w[1].IN0
data[4] => w_anode1060w[2].IN1
data[4] => w_anode389w[2].IN0
data[4] => w_anode496w[2].IN0
data[4] => w_anode590w[2].IN1
data[4] => w_anode684w[2].IN1
data[4] => w_anode778w[2].IN0
data[4] => w_anode872w[2].IN0
data[4] => w_anode966w[2].IN1
data[5] => w_anode1060w[3].IN1
data[5] => w_anode389w[3].IN0
data[5] => w_anode496w[3].IN0
data[5] => w_anode590w[3].IN0
data[5] => w_anode684w[3].IN0
data[5] => w_anode778w[3].IN1
data[5] => w_anode872w[3].IN1
data[5] => w_anode966w[3].IN1
eq[0] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode454w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode464w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode474w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode484w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode602w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode707w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode717w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode727w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode737w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode747w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode757w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode790w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode801w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode811w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode821w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode841w[3].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|mux_sob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[113] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|skeleton|vga_controller:vga_ins|img_index:img_index_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fgc1:auto_generated.address_a[0]
address_a[1] => altsyncram_fgc1:auto_generated.address_a[1]
address_a[2] => altsyncram_fgc1:auto_generated.address_a[2]
address_a[3] => altsyncram_fgc1:auto_generated.address_a[3]
address_a[4] => altsyncram_fgc1:auto_generated.address_a[4]
address_a[5] => altsyncram_fgc1:auto_generated.address_a[5]
address_a[6] => altsyncram_fgc1:auto_generated.address_a[6]
address_a[7] => altsyncram_fgc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fgc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fgc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fgc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fgc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fgc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fgc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fgc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fgc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fgc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fgc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fgc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fgc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fgc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fgc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fgc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fgc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fgc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_fgc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_fgc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_fgc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_fgc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_fgc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_fgc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_fgc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_fgc1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_fgc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ~NO_FANOUT~
address_a[3] => ~NO_FANOUT~
address_a[4] => ~NO_FANOUT~
address_a[5] => ~NO_FANOUT~
address_a[6] => ~NO_FANOUT~
address_a[7] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|skeleton|vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_osc1:auto_generated.address_a[0]
address_a[1] => altsyncram_osc1:auto_generated.address_a[1]
address_a[2] => altsyncram_osc1:auto_generated.address_a[2]
address_a[3] => altsyncram_osc1:auto_generated.address_a[3]
address_a[4] => altsyncram_osc1:auto_generated.address_a[4]
address_a[5] => altsyncram_osc1:auto_generated.address_a[5]
address_a[6] => altsyncram_osc1:auto_generated.address_a[6]
address_a[7] => altsyncram_osc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_osc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_osc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_osc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_osc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_osc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_osc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_osc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_osc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_osc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_osc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_osc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_osc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_osc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_osc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_osc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_osc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_osc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_osc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_osc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_osc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_osc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_osc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_osc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_osc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_osc1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_osc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ~NO_FANOUT~
address_a[4] => ~NO_FANOUT~
address_a[5] => ~NO_FANOUT~
address_a[6] => ~NO_FANOUT~
address_a[7] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|skeleton|vga_controller:vga_ins|select_display_image:select_display_image_init
selected[0] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[1] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[2] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[3] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[4] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[5] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[6] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[7] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[8] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[9] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[10] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[11] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[12] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[13] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[14] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[15] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[16] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[17] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[18] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[19] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[20] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[21] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[22] <= selected.DB_MAX_OUTPUT_PORT_TYPE
selected[23] <= selected.DB_MAX_OUTPUT_PORT_TYPE
select_bits[0] => w1[23].OUTPUTSELECT
select_bits[0] => w1[22].OUTPUTSELECT
select_bits[0] => w1[21].OUTPUTSELECT
select_bits[0] => w1[20].OUTPUTSELECT
select_bits[0] => w1[19].OUTPUTSELECT
select_bits[0] => w1[18].OUTPUTSELECT
select_bits[0] => w1[17].OUTPUTSELECT
select_bits[0] => w1[16].OUTPUTSELECT
select_bits[0] => w1[15].OUTPUTSELECT
select_bits[0] => w1[14].OUTPUTSELECT
select_bits[0] => w1[13].OUTPUTSELECT
select_bits[0] => w1[12].OUTPUTSELECT
select_bits[0] => w1[11].OUTPUTSELECT
select_bits[0] => w1[10].OUTPUTSELECT
select_bits[0] => w1[9].OUTPUTSELECT
select_bits[0] => w1[8].OUTPUTSELECT
select_bits[0] => w1[7].OUTPUTSELECT
select_bits[0] => w1[6].OUTPUTSELECT
select_bits[0] => w1[5].OUTPUTSELECT
select_bits[0] => w1[4].OUTPUTSELECT
select_bits[0] => w1[3].OUTPUTSELECT
select_bits[0] => w1[2].OUTPUTSELECT
select_bits[0] => w1[1].OUTPUTSELECT
select_bits[0] => w1[0].OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
select_bits[1] => selected.OUTPUTSELECT
home_screen[0] => w1[0].DATAA
home_screen[1] => w1[1].DATAA
home_screen[2] => w1[2].DATAA
home_screen[3] => w1[3].DATAA
home_screen[4] => w1[4].DATAA
home_screen[5] => w1[5].DATAA
home_screen[6] => w1[6].DATAA
home_screen[7] => w1[7].DATAA
home_screen[8] => w1[8].DATAA
home_screen[9] => w1[9].DATAA
home_screen[10] => w1[10].DATAA
home_screen[11] => w1[11].DATAA
home_screen[12] => w1[12].DATAA
home_screen[13] => w1[13].DATAA
home_screen[14] => w1[14].DATAA
home_screen[15] => w1[15].DATAA
home_screen[16] => w1[16].DATAA
home_screen[17] => w1[17].DATAA
home_screen[18] => w1[18].DATAA
home_screen[19] => w1[19].DATAA
home_screen[20] => w1[20].DATAA
home_screen[21] => w1[21].DATAA
home_screen[22] => w1[22].DATAA
home_screen[23] => w1[23].DATAA
keyboard[0] => w1[0].DATAB
keyboard[0] => selected.DATAB
keyboard[1] => w1[1].DATAB
keyboard[1] => selected.DATAB
keyboard[2] => w1[2].DATAB
keyboard[2] => selected.DATAB
keyboard[3] => w1[3].DATAB
keyboard[3] => selected.DATAB
keyboard[4] => w1[4].DATAB
keyboard[4] => selected.DATAB
keyboard[5] => w1[5].DATAB
keyboard[5] => selected.DATAB
keyboard[6] => w1[6].DATAB
keyboard[6] => selected.DATAB
keyboard[7] => w1[7].DATAB
keyboard[7] => selected.DATAB
keyboard[8] => w1[8].DATAB
keyboard[8] => selected.DATAB
keyboard[9] => w1[9].DATAB
keyboard[9] => selected.DATAB
keyboard[10] => w1[10].DATAB
keyboard[10] => selected.DATAB
keyboard[11] => w1[11].DATAB
keyboard[11] => selected.DATAB
keyboard[12] => w1[12].DATAB
keyboard[12] => selected.DATAB
keyboard[13] => w1[13].DATAB
keyboard[13] => selected.DATAB
keyboard[14] => w1[14].DATAB
keyboard[14] => selected.DATAB
keyboard[15] => w1[15].DATAB
keyboard[15] => selected.DATAB
keyboard[16] => w1[16].DATAB
keyboard[16] => selected.DATAB
keyboard[17] => w1[17].DATAB
keyboard[17] => selected.DATAB
keyboard[18] => w1[18].DATAB
keyboard[18] => selected.DATAB
keyboard[19] => w1[19].DATAB
keyboard[19] => selected.DATAB
keyboard[20] => w1[20].DATAB
keyboard[20] => selected.DATAB
keyboard[21] => w1[21].DATAB
keyboard[21] => selected.DATAB
keyboard[22] => w1[22].DATAB
keyboard[22] => selected.DATAB
keyboard[23] => w1[23].DATAB
keyboard[23] => selected.DATAB


|skeleton|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9941:auto_generated.data[0]
data[1] => scfifo_9941:auto_generated.data[1]
data[2] => scfifo_9941:auto_generated.data[2]
data[3] => scfifo_9941:auto_generated.data[3]
data[4] => scfifo_9941:auto_generated.data[4]
data[5] => scfifo_9941:auto_generated.data[5]
data[6] => scfifo_9941:auto_generated.data[6]
data[7] => scfifo_9941:auto_generated.data[7]
data[8] => scfifo_9941:auto_generated.data[8]
data[9] => scfifo_9941:auto_generated.data[9]
data[10] => scfifo_9941:auto_generated.data[10]
data[11] => scfifo_9941:auto_generated.data[11]
data[12] => scfifo_9941:auto_generated.data[12]
data[13] => scfifo_9941:auto_generated.data[13]
data[14] => scfifo_9941:auto_generated.data[14]
data[15] => scfifo_9941:auto_generated.data[15]
data[16] => scfifo_9941:auto_generated.data[16]
data[17] => scfifo_9941:auto_generated.data[17]
data[18] => scfifo_9941:auto_generated.data[18]
data[19] => scfifo_9941:auto_generated.data[19]
data[20] => scfifo_9941:auto_generated.data[20]
data[21] => scfifo_9941:auto_generated.data[21]
data[22] => scfifo_9941:auto_generated.data[22]
data[23] => scfifo_9941:auto_generated.data[23]
data[24] => scfifo_9941:auto_generated.data[24]
data[25] => scfifo_9941:auto_generated.data[25]
data[26] => scfifo_9941:auto_generated.data[26]
data[27] => scfifo_9941:auto_generated.data[27]
data[28] => scfifo_9941:auto_generated.data[28]
data[29] => scfifo_9941:auto_generated.data[29]
data[30] => scfifo_9941:auto_generated.data[30]
data[31] => scfifo_9941:auto_generated.data[31]
q[0] <= scfifo_9941:auto_generated.q[0]
q[1] <= scfifo_9941:auto_generated.q[1]
q[2] <= scfifo_9941:auto_generated.q[2]
q[3] <= scfifo_9941:auto_generated.q[3]
q[4] <= scfifo_9941:auto_generated.q[4]
q[5] <= scfifo_9941:auto_generated.q[5]
q[6] <= scfifo_9941:auto_generated.q[6]
q[7] <= scfifo_9941:auto_generated.q[7]
q[8] <= scfifo_9941:auto_generated.q[8]
q[9] <= scfifo_9941:auto_generated.q[9]
q[10] <= scfifo_9941:auto_generated.q[10]
q[11] <= scfifo_9941:auto_generated.q[11]
q[12] <= scfifo_9941:auto_generated.q[12]
q[13] <= scfifo_9941:auto_generated.q[13]
q[14] <= scfifo_9941:auto_generated.q[14]
q[15] <= scfifo_9941:auto_generated.q[15]
q[16] <= scfifo_9941:auto_generated.q[16]
q[17] <= scfifo_9941:auto_generated.q[17]
q[18] <= scfifo_9941:auto_generated.q[18]
q[19] <= scfifo_9941:auto_generated.q[19]
q[20] <= scfifo_9941:auto_generated.q[20]
q[21] <= scfifo_9941:auto_generated.q[21]
q[22] <= scfifo_9941:auto_generated.q[22]
q[23] <= scfifo_9941:auto_generated.q[23]
q[24] <= scfifo_9941:auto_generated.q[24]
q[25] <= scfifo_9941:auto_generated.q[25]
q[26] <= scfifo_9941:auto_generated.q[26]
q[27] <= scfifo_9941:auto_generated.q[27]
q[28] <= scfifo_9941:auto_generated.q[28]
q[29] <= scfifo_9941:auto_generated.q[29]
q[30] <= scfifo_9941:auto_generated.q[30]
q[31] <= scfifo_9941:auto_generated.q[31]
wrreq => scfifo_9941:auto_generated.wrreq
rdreq => scfifo_9941:auto_generated.rdreq
clock => scfifo_9941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9941:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9941:auto_generated.empty
full <= scfifo_9941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9941:auto_generated.usedw[0]
usedw[1] <= scfifo_9941:auto_generated.usedw[1]
usedw[2] <= scfifo_9941:auto_generated.usedw[2]
usedw[3] <= scfifo_9941:auto_generated.usedw[3]
usedw[4] <= scfifo_9941:auto_generated.usedw[4]
usedw[5] <= scfifo_9941:auto_generated.usedw[5]
usedw[6] <= scfifo_9941:auto_generated.usedw[6]


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated
clock => a_dpfifo_s041:dpfifo.clock
data[0] => a_dpfifo_s041:dpfifo.data[0]
data[1] => a_dpfifo_s041:dpfifo.data[1]
data[2] => a_dpfifo_s041:dpfifo.data[2]
data[3] => a_dpfifo_s041:dpfifo.data[3]
data[4] => a_dpfifo_s041:dpfifo.data[4]
data[5] => a_dpfifo_s041:dpfifo.data[5]
data[6] => a_dpfifo_s041:dpfifo.data[6]
data[7] => a_dpfifo_s041:dpfifo.data[7]
data[8] => a_dpfifo_s041:dpfifo.data[8]
data[9] => a_dpfifo_s041:dpfifo.data[9]
data[10] => a_dpfifo_s041:dpfifo.data[10]
data[11] => a_dpfifo_s041:dpfifo.data[11]
data[12] => a_dpfifo_s041:dpfifo.data[12]
data[13] => a_dpfifo_s041:dpfifo.data[13]
data[14] => a_dpfifo_s041:dpfifo.data[14]
data[15] => a_dpfifo_s041:dpfifo.data[15]
data[16] => a_dpfifo_s041:dpfifo.data[16]
data[17] => a_dpfifo_s041:dpfifo.data[17]
data[18] => a_dpfifo_s041:dpfifo.data[18]
data[19] => a_dpfifo_s041:dpfifo.data[19]
data[20] => a_dpfifo_s041:dpfifo.data[20]
data[21] => a_dpfifo_s041:dpfifo.data[21]
data[22] => a_dpfifo_s041:dpfifo.data[22]
data[23] => a_dpfifo_s041:dpfifo.data[23]
data[24] => a_dpfifo_s041:dpfifo.data[24]
data[25] => a_dpfifo_s041:dpfifo.data[25]
data[26] => a_dpfifo_s041:dpfifo.data[26]
data[27] => a_dpfifo_s041:dpfifo.data[27]
data[28] => a_dpfifo_s041:dpfifo.data[28]
data[29] => a_dpfifo_s041:dpfifo.data[29]
data[30] => a_dpfifo_s041:dpfifo.data[30]
data[31] => a_dpfifo_s041:dpfifo.data[31]
empty <= a_dpfifo_s041:dpfifo.empty
full <= a_dpfifo_s041:dpfifo.full
q[0] <= a_dpfifo_s041:dpfifo.q[0]
q[1] <= a_dpfifo_s041:dpfifo.q[1]
q[2] <= a_dpfifo_s041:dpfifo.q[2]
q[3] <= a_dpfifo_s041:dpfifo.q[3]
q[4] <= a_dpfifo_s041:dpfifo.q[4]
q[5] <= a_dpfifo_s041:dpfifo.q[5]
q[6] <= a_dpfifo_s041:dpfifo.q[6]
q[7] <= a_dpfifo_s041:dpfifo.q[7]
q[8] <= a_dpfifo_s041:dpfifo.q[8]
q[9] <= a_dpfifo_s041:dpfifo.q[9]
q[10] <= a_dpfifo_s041:dpfifo.q[10]
q[11] <= a_dpfifo_s041:dpfifo.q[11]
q[12] <= a_dpfifo_s041:dpfifo.q[12]
q[13] <= a_dpfifo_s041:dpfifo.q[13]
q[14] <= a_dpfifo_s041:dpfifo.q[14]
q[15] <= a_dpfifo_s041:dpfifo.q[15]
q[16] <= a_dpfifo_s041:dpfifo.q[16]
q[17] <= a_dpfifo_s041:dpfifo.q[17]
q[18] <= a_dpfifo_s041:dpfifo.q[18]
q[19] <= a_dpfifo_s041:dpfifo.q[19]
q[20] <= a_dpfifo_s041:dpfifo.q[20]
q[21] <= a_dpfifo_s041:dpfifo.q[21]
q[22] <= a_dpfifo_s041:dpfifo.q[22]
q[23] <= a_dpfifo_s041:dpfifo.q[23]
q[24] <= a_dpfifo_s041:dpfifo.q[24]
q[25] <= a_dpfifo_s041:dpfifo.q[25]
q[26] <= a_dpfifo_s041:dpfifo.q[26]
q[27] <= a_dpfifo_s041:dpfifo.q[27]
q[28] <= a_dpfifo_s041:dpfifo.q[28]
q[29] <= a_dpfifo_s041:dpfifo.q[29]
q[30] <= a_dpfifo_s041:dpfifo.q[30]
q[31] <= a_dpfifo_s041:dpfifo.q[31]
rdreq => a_dpfifo_s041:dpfifo.rreq
sclr => a_dpfifo_s041:dpfifo.sclr
usedw[0] <= a_dpfifo_s041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s041:dpfifo.usedw[6]
wrreq => a_dpfifo_s041:dpfifo.wreq


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9941:auto_generated.data[0]
data[1] => scfifo_9941:auto_generated.data[1]
data[2] => scfifo_9941:auto_generated.data[2]
data[3] => scfifo_9941:auto_generated.data[3]
data[4] => scfifo_9941:auto_generated.data[4]
data[5] => scfifo_9941:auto_generated.data[5]
data[6] => scfifo_9941:auto_generated.data[6]
data[7] => scfifo_9941:auto_generated.data[7]
data[8] => scfifo_9941:auto_generated.data[8]
data[9] => scfifo_9941:auto_generated.data[9]
data[10] => scfifo_9941:auto_generated.data[10]
data[11] => scfifo_9941:auto_generated.data[11]
data[12] => scfifo_9941:auto_generated.data[12]
data[13] => scfifo_9941:auto_generated.data[13]
data[14] => scfifo_9941:auto_generated.data[14]
data[15] => scfifo_9941:auto_generated.data[15]
data[16] => scfifo_9941:auto_generated.data[16]
data[17] => scfifo_9941:auto_generated.data[17]
data[18] => scfifo_9941:auto_generated.data[18]
data[19] => scfifo_9941:auto_generated.data[19]
data[20] => scfifo_9941:auto_generated.data[20]
data[21] => scfifo_9941:auto_generated.data[21]
data[22] => scfifo_9941:auto_generated.data[22]
data[23] => scfifo_9941:auto_generated.data[23]
data[24] => scfifo_9941:auto_generated.data[24]
data[25] => scfifo_9941:auto_generated.data[25]
data[26] => scfifo_9941:auto_generated.data[26]
data[27] => scfifo_9941:auto_generated.data[27]
data[28] => scfifo_9941:auto_generated.data[28]
data[29] => scfifo_9941:auto_generated.data[29]
data[30] => scfifo_9941:auto_generated.data[30]
data[31] => scfifo_9941:auto_generated.data[31]
q[0] <= scfifo_9941:auto_generated.q[0]
q[1] <= scfifo_9941:auto_generated.q[1]
q[2] <= scfifo_9941:auto_generated.q[2]
q[3] <= scfifo_9941:auto_generated.q[3]
q[4] <= scfifo_9941:auto_generated.q[4]
q[5] <= scfifo_9941:auto_generated.q[5]
q[6] <= scfifo_9941:auto_generated.q[6]
q[7] <= scfifo_9941:auto_generated.q[7]
q[8] <= scfifo_9941:auto_generated.q[8]
q[9] <= scfifo_9941:auto_generated.q[9]
q[10] <= scfifo_9941:auto_generated.q[10]
q[11] <= scfifo_9941:auto_generated.q[11]
q[12] <= scfifo_9941:auto_generated.q[12]
q[13] <= scfifo_9941:auto_generated.q[13]
q[14] <= scfifo_9941:auto_generated.q[14]
q[15] <= scfifo_9941:auto_generated.q[15]
q[16] <= scfifo_9941:auto_generated.q[16]
q[17] <= scfifo_9941:auto_generated.q[17]
q[18] <= scfifo_9941:auto_generated.q[18]
q[19] <= scfifo_9941:auto_generated.q[19]
q[20] <= scfifo_9941:auto_generated.q[20]
q[21] <= scfifo_9941:auto_generated.q[21]
q[22] <= scfifo_9941:auto_generated.q[22]
q[23] <= scfifo_9941:auto_generated.q[23]
q[24] <= scfifo_9941:auto_generated.q[24]
q[25] <= scfifo_9941:auto_generated.q[25]
q[26] <= scfifo_9941:auto_generated.q[26]
q[27] <= scfifo_9941:auto_generated.q[27]
q[28] <= scfifo_9941:auto_generated.q[28]
q[29] <= scfifo_9941:auto_generated.q[29]
q[30] <= scfifo_9941:auto_generated.q[30]
q[31] <= scfifo_9941:auto_generated.q[31]
wrreq => scfifo_9941:auto_generated.wrreq
rdreq => scfifo_9941:auto_generated.rdreq
clock => scfifo_9941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9941:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9941:auto_generated.empty
full <= scfifo_9941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9941:auto_generated.usedw[0]
usedw[1] <= scfifo_9941:auto_generated.usedw[1]
usedw[2] <= scfifo_9941:auto_generated.usedw[2]
usedw[3] <= scfifo_9941:auto_generated.usedw[3]
usedw[4] <= scfifo_9941:auto_generated.usedw[4]
usedw[5] <= scfifo_9941:auto_generated.usedw[5]
usedw[6] <= scfifo_9941:auto_generated.usedw[6]


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated
clock => a_dpfifo_s041:dpfifo.clock
data[0] => a_dpfifo_s041:dpfifo.data[0]
data[1] => a_dpfifo_s041:dpfifo.data[1]
data[2] => a_dpfifo_s041:dpfifo.data[2]
data[3] => a_dpfifo_s041:dpfifo.data[3]
data[4] => a_dpfifo_s041:dpfifo.data[4]
data[5] => a_dpfifo_s041:dpfifo.data[5]
data[6] => a_dpfifo_s041:dpfifo.data[6]
data[7] => a_dpfifo_s041:dpfifo.data[7]
data[8] => a_dpfifo_s041:dpfifo.data[8]
data[9] => a_dpfifo_s041:dpfifo.data[9]
data[10] => a_dpfifo_s041:dpfifo.data[10]
data[11] => a_dpfifo_s041:dpfifo.data[11]
data[12] => a_dpfifo_s041:dpfifo.data[12]
data[13] => a_dpfifo_s041:dpfifo.data[13]
data[14] => a_dpfifo_s041:dpfifo.data[14]
data[15] => a_dpfifo_s041:dpfifo.data[15]
data[16] => a_dpfifo_s041:dpfifo.data[16]
data[17] => a_dpfifo_s041:dpfifo.data[17]
data[18] => a_dpfifo_s041:dpfifo.data[18]
data[19] => a_dpfifo_s041:dpfifo.data[19]
data[20] => a_dpfifo_s041:dpfifo.data[20]
data[21] => a_dpfifo_s041:dpfifo.data[21]
data[22] => a_dpfifo_s041:dpfifo.data[22]
data[23] => a_dpfifo_s041:dpfifo.data[23]
data[24] => a_dpfifo_s041:dpfifo.data[24]
data[25] => a_dpfifo_s041:dpfifo.data[25]
data[26] => a_dpfifo_s041:dpfifo.data[26]
data[27] => a_dpfifo_s041:dpfifo.data[27]
data[28] => a_dpfifo_s041:dpfifo.data[28]
data[29] => a_dpfifo_s041:dpfifo.data[29]
data[30] => a_dpfifo_s041:dpfifo.data[30]
data[31] => a_dpfifo_s041:dpfifo.data[31]
empty <= a_dpfifo_s041:dpfifo.empty
full <= a_dpfifo_s041:dpfifo.full
q[0] <= a_dpfifo_s041:dpfifo.q[0]
q[1] <= a_dpfifo_s041:dpfifo.q[1]
q[2] <= a_dpfifo_s041:dpfifo.q[2]
q[3] <= a_dpfifo_s041:dpfifo.q[3]
q[4] <= a_dpfifo_s041:dpfifo.q[4]
q[5] <= a_dpfifo_s041:dpfifo.q[5]
q[6] <= a_dpfifo_s041:dpfifo.q[6]
q[7] <= a_dpfifo_s041:dpfifo.q[7]
q[8] <= a_dpfifo_s041:dpfifo.q[8]
q[9] <= a_dpfifo_s041:dpfifo.q[9]
q[10] <= a_dpfifo_s041:dpfifo.q[10]
q[11] <= a_dpfifo_s041:dpfifo.q[11]
q[12] <= a_dpfifo_s041:dpfifo.q[12]
q[13] <= a_dpfifo_s041:dpfifo.q[13]
q[14] <= a_dpfifo_s041:dpfifo.q[14]
q[15] <= a_dpfifo_s041:dpfifo.q[15]
q[16] <= a_dpfifo_s041:dpfifo.q[16]
q[17] <= a_dpfifo_s041:dpfifo.q[17]
q[18] <= a_dpfifo_s041:dpfifo.q[18]
q[19] <= a_dpfifo_s041:dpfifo.q[19]
q[20] <= a_dpfifo_s041:dpfifo.q[20]
q[21] <= a_dpfifo_s041:dpfifo.q[21]
q[22] <= a_dpfifo_s041:dpfifo.q[22]
q[23] <= a_dpfifo_s041:dpfifo.q[23]
q[24] <= a_dpfifo_s041:dpfifo.q[24]
q[25] <= a_dpfifo_s041:dpfifo.q[25]
q[26] <= a_dpfifo_s041:dpfifo.q[26]
q[27] <= a_dpfifo_s041:dpfifo.q[27]
q[28] <= a_dpfifo_s041:dpfifo.q[28]
q[29] <= a_dpfifo_s041:dpfifo.q[29]
q[30] <= a_dpfifo_s041:dpfifo.q[30]
q[31] <= a_dpfifo_s041:dpfifo.q[31]
rdreq => a_dpfifo_s041:dpfifo.rreq
sclr => a_dpfifo_s041:dpfifo.sclr
usedw[0] <= a_dpfifo_s041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s041:dpfifo.usedw[6]
wrreq => a_dpfifo_s041:dpfifo.wreq


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9941:auto_generated.data[0]
data[1] => scfifo_9941:auto_generated.data[1]
data[2] => scfifo_9941:auto_generated.data[2]
data[3] => scfifo_9941:auto_generated.data[3]
data[4] => scfifo_9941:auto_generated.data[4]
data[5] => scfifo_9941:auto_generated.data[5]
data[6] => scfifo_9941:auto_generated.data[6]
data[7] => scfifo_9941:auto_generated.data[7]
data[8] => scfifo_9941:auto_generated.data[8]
data[9] => scfifo_9941:auto_generated.data[9]
data[10] => scfifo_9941:auto_generated.data[10]
data[11] => scfifo_9941:auto_generated.data[11]
data[12] => scfifo_9941:auto_generated.data[12]
data[13] => scfifo_9941:auto_generated.data[13]
data[14] => scfifo_9941:auto_generated.data[14]
data[15] => scfifo_9941:auto_generated.data[15]
data[16] => scfifo_9941:auto_generated.data[16]
data[17] => scfifo_9941:auto_generated.data[17]
data[18] => scfifo_9941:auto_generated.data[18]
data[19] => scfifo_9941:auto_generated.data[19]
data[20] => scfifo_9941:auto_generated.data[20]
data[21] => scfifo_9941:auto_generated.data[21]
data[22] => scfifo_9941:auto_generated.data[22]
data[23] => scfifo_9941:auto_generated.data[23]
data[24] => scfifo_9941:auto_generated.data[24]
data[25] => scfifo_9941:auto_generated.data[25]
data[26] => scfifo_9941:auto_generated.data[26]
data[27] => scfifo_9941:auto_generated.data[27]
data[28] => scfifo_9941:auto_generated.data[28]
data[29] => scfifo_9941:auto_generated.data[29]
data[30] => scfifo_9941:auto_generated.data[30]
data[31] => scfifo_9941:auto_generated.data[31]
q[0] <= scfifo_9941:auto_generated.q[0]
q[1] <= scfifo_9941:auto_generated.q[1]
q[2] <= scfifo_9941:auto_generated.q[2]
q[3] <= scfifo_9941:auto_generated.q[3]
q[4] <= scfifo_9941:auto_generated.q[4]
q[5] <= scfifo_9941:auto_generated.q[5]
q[6] <= scfifo_9941:auto_generated.q[6]
q[7] <= scfifo_9941:auto_generated.q[7]
q[8] <= scfifo_9941:auto_generated.q[8]
q[9] <= scfifo_9941:auto_generated.q[9]
q[10] <= scfifo_9941:auto_generated.q[10]
q[11] <= scfifo_9941:auto_generated.q[11]
q[12] <= scfifo_9941:auto_generated.q[12]
q[13] <= scfifo_9941:auto_generated.q[13]
q[14] <= scfifo_9941:auto_generated.q[14]
q[15] <= scfifo_9941:auto_generated.q[15]
q[16] <= scfifo_9941:auto_generated.q[16]
q[17] <= scfifo_9941:auto_generated.q[17]
q[18] <= scfifo_9941:auto_generated.q[18]
q[19] <= scfifo_9941:auto_generated.q[19]
q[20] <= scfifo_9941:auto_generated.q[20]
q[21] <= scfifo_9941:auto_generated.q[21]
q[22] <= scfifo_9941:auto_generated.q[22]
q[23] <= scfifo_9941:auto_generated.q[23]
q[24] <= scfifo_9941:auto_generated.q[24]
q[25] <= scfifo_9941:auto_generated.q[25]
q[26] <= scfifo_9941:auto_generated.q[26]
q[27] <= scfifo_9941:auto_generated.q[27]
q[28] <= scfifo_9941:auto_generated.q[28]
q[29] <= scfifo_9941:auto_generated.q[29]
q[30] <= scfifo_9941:auto_generated.q[30]
q[31] <= scfifo_9941:auto_generated.q[31]
wrreq => scfifo_9941:auto_generated.wrreq
rdreq => scfifo_9941:auto_generated.rdreq
clock => scfifo_9941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9941:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9941:auto_generated.empty
full <= scfifo_9941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9941:auto_generated.usedw[0]
usedw[1] <= scfifo_9941:auto_generated.usedw[1]
usedw[2] <= scfifo_9941:auto_generated.usedw[2]
usedw[3] <= scfifo_9941:auto_generated.usedw[3]
usedw[4] <= scfifo_9941:auto_generated.usedw[4]
usedw[5] <= scfifo_9941:auto_generated.usedw[5]
usedw[6] <= scfifo_9941:auto_generated.usedw[6]


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated
clock => a_dpfifo_s041:dpfifo.clock
data[0] => a_dpfifo_s041:dpfifo.data[0]
data[1] => a_dpfifo_s041:dpfifo.data[1]
data[2] => a_dpfifo_s041:dpfifo.data[2]
data[3] => a_dpfifo_s041:dpfifo.data[3]
data[4] => a_dpfifo_s041:dpfifo.data[4]
data[5] => a_dpfifo_s041:dpfifo.data[5]
data[6] => a_dpfifo_s041:dpfifo.data[6]
data[7] => a_dpfifo_s041:dpfifo.data[7]
data[8] => a_dpfifo_s041:dpfifo.data[8]
data[9] => a_dpfifo_s041:dpfifo.data[9]
data[10] => a_dpfifo_s041:dpfifo.data[10]
data[11] => a_dpfifo_s041:dpfifo.data[11]
data[12] => a_dpfifo_s041:dpfifo.data[12]
data[13] => a_dpfifo_s041:dpfifo.data[13]
data[14] => a_dpfifo_s041:dpfifo.data[14]
data[15] => a_dpfifo_s041:dpfifo.data[15]
data[16] => a_dpfifo_s041:dpfifo.data[16]
data[17] => a_dpfifo_s041:dpfifo.data[17]
data[18] => a_dpfifo_s041:dpfifo.data[18]
data[19] => a_dpfifo_s041:dpfifo.data[19]
data[20] => a_dpfifo_s041:dpfifo.data[20]
data[21] => a_dpfifo_s041:dpfifo.data[21]
data[22] => a_dpfifo_s041:dpfifo.data[22]
data[23] => a_dpfifo_s041:dpfifo.data[23]
data[24] => a_dpfifo_s041:dpfifo.data[24]
data[25] => a_dpfifo_s041:dpfifo.data[25]
data[26] => a_dpfifo_s041:dpfifo.data[26]
data[27] => a_dpfifo_s041:dpfifo.data[27]
data[28] => a_dpfifo_s041:dpfifo.data[28]
data[29] => a_dpfifo_s041:dpfifo.data[29]
data[30] => a_dpfifo_s041:dpfifo.data[30]
data[31] => a_dpfifo_s041:dpfifo.data[31]
empty <= a_dpfifo_s041:dpfifo.empty
full <= a_dpfifo_s041:dpfifo.full
q[0] <= a_dpfifo_s041:dpfifo.q[0]
q[1] <= a_dpfifo_s041:dpfifo.q[1]
q[2] <= a_dpfifo_s041:dpfifo.q[2]
q[3] <= a_dpfifo_s041:dpfifo.q[3]
q[4] <= a_dpfifo_s041:dpfifo.q[4]
q[5] <= a_dpfifo_s041:dpfifo.q[5]
q[6] <= a_dpfifo_s041:dpfifo.q[6]
q[7] <= a_dpfifo_s041:dpfifo.q[7]
q[8] <= a_dpfifo_s041:dpfifo.q[8]
q[9] <= a_dpfifo_s041:dpfifo.q[9]
q[10] <= a_dpfifo_s041:dpfifo.q[10]
q[11] <= a_dpfifo_s041:dpfifo.q[11]
q[12] <= a_dpfifo_s041:dpfifo.q[12]
q[13] <= a_dpfifo_s041:dpfifo.q[13]
q[14] <= a_dpfifo_s041:dpfifo.q[14]
q[15] <= a_dpfifo_s041:dpfifo.q[15]
q[16] <= a_dpfifo_s041:dpfifo.q[16]
q[17] <= a_dpfifo_s041:dpfifo.q[17]
q[18] <= a_dpfifo_s041:dpfifo.q[18]
q[19] <= a_dpfifo_s041:dpfifo.q[19]
q[20] <= a_dpfifo_s041:dpfifo.q[20]
q[21] <= a_dpfifo_s041:dpfifo.q[21]
q[22] <= a_dpfifo_s041:dpfifo.q[22]
q[23] <= a_dpfifo_s041:dpfifo.q[23]
q[24] <= a_dpfifo_s041:dpfifo.q[24]
q[25] <= a_dpfifo_s041:dpfifo.q[25]
q[26] <= a_dpfifo_s041:dpfifo.q[26]
q[27] <= a_dpfifo_s041:dpfifo.q[27]
q[28] <= a_dpfifo_s041:dpfifo.q[28]
q[29] <= a_dpfifo_s041:dpfifo.q[29]
q[30] <= a_dpfifo_s041:dpfifo.q[30]
q[31] <= a_dpfifo_s041:dpfifo.q[31]
rdreq => a_dpfifo_s041:dpfifo.rreq
sclr => a_dpfifo_s041:dpfifo.sclr
usedw[0] <= a_dpfifo_s041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s041:dpfifo.usedw[6]
wrreq => a_dpfifo_s041:dpfifo.wreq


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9941:auto_generated.data[0]
data[1] => scfifo_9941:auto_generated.data[1]
data[2] => scfifo_9941:auto_generated.data[2]
data[3] => scfifo_9941:auto_generated.data[3]
data[4] => scfifo_9941:auto_generated.data[4]
data[5] => scfifo_9941:auto_generated.data[5]
data[6] => scfifo_9941:auto_generated.data[6]
data[7] => scfifo_9941:auto_generated.data[7]
data[8] => scfifo_9941:auto_generated.data[8]
data[9] => scfifo_9941:auto_generated.data[9]
data[10] => scfifo_9941:auto_generated.data[10]
data[11] => scfifo_9941:auto_generated.data[11]
data[12] => scfifo_9941:auto_generated.data[12]
data[13] => scfifo_9941:auto_generated.data[13]
data[14] => scfifo_9941:auto_generated.data[14]
data[15] => scfifo_9941:auto_generated.data[15]
data[16] => scfifo_9941:auto_generated.data[16]
data[17] => scfifo_9941:auto_generated.data[17]
data[18] => scfifo_9941:auto_generated.data[18]
data[19] => scfifo_9941:auto_generated.data[19]
data[20] => scfifo_9941:auto_generated.data[20]
data[21] => scfifo_9941:auto_generated.data[21]
data[22] => scfifo_9941:auto_generated.data[22]
data[23] => scfifo_9941:auto_generated.data[23]
data[24] => scfifo_9941:auto_generated.data[24]
data[25] => scfifo_9941:auto_generated.data[25]
data[26] => scfifo_9941:auto_generated.data[26]
data[27] => scfifo_9941:auto_generated.data[27]
data[28] => scfifo_9941:auto_generated.data[28]
data[29] => scfifo_9941:auto_generated.data[29]
data[30] => scfifo_9941:auto_generated.data[30]
data[31] => scfifo_9941:auto_generated.data[31]
q[0] <= scfifo_9941:auto_generated.q[0]
q[1] <= scfifo_9941:auto_generated.q[1]
q[2] <= scfifo_9941:auto_generated.q[2]
q[3] <= scfifo_9941:auto_generated.q[3]
q[4] <= scfifo_9941:auto_generated.q[4]
q[5] <= scfifo_9941:auto_generated.q[5]
q[6] <= scfifo_9941:auto_generated.q[6]
q[7] <= scfifo_9941:auto_generated.q[7]
q[8] <= scfifo_9941:auto_generated.q[8]
q[9] <= scfifo_9941:auto_generated.q[9]
q[10] <= scfifo_9941:auto_generated.q[10]
q[11] <= scfifo_9941:auto_generated.q[11]
q[12] <= scfifo_9941:auto_generated.q[12]
q[13] <= scfifo_9941:auto_generated.q[13]
q[14] <= scfifo_9941:auto_generated.q[14]
q[15] <= scfifo_9941:auto_generated.q[15]
q[16] <= scfifo_9941:auto_generated.q[16]
q[17] <= scfifo_9941:auto_generated.q[17]
q[18] <= scfifo_9941:auto_generated.q[18]
q[19] <= scfifo_9941:auto_generated.q[19]
q[20] <= scfifo_9941:auto_generated.q[20]
q[21] <= scfifo_9941:auto_generated.q[21]
q[22] <= scfifo_9941:auto_generated.q[22]
q[23] <= scfifo_9941:auto_generated.q[23]
q[24] <= scfifo_9941:auto_generated.q[24]
q[25] <= scfifo_9941:auto_generated.q[25]
q[26] <= scfifo_9941:auto_generated.q[26]
q[27] <= scfifo_9941:auto_generated.q[27]
q[28] <= scfifo_9941:auto_generated.q[28]
q[29] <= scfifo_9941:auto_generated.q[29]
q[30] <= scfifo_9941:auto_generated.q[30]
q[31] <= scfifo_9941:auto_generated.q[31]
wrreq => scfifo_9941:auto_generated.wrreq
rdreq => scfifo_9941:auto_generated.rdreq
clock => scfifo_9941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9941:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9941:auto_generated.empty
full <= scfifo_9941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9941:auto_generated.usedw[0]
usedw[1] <= scfifo_9941:auto_generated.usedw[1]
usedw[2] <= scfifo_9941:auto_generated.usedw[2]
usedw[3] <= scfifo_9941:auto_generated.usedw[3]
usedw[4] <= scfifo_9941:auto_generated.usedw[4]
usedw[5] <= scfifo_9941:auto_generated.usedw[5]
usedw[6] <= scfifo_9941:auto_generated.usedw[6]


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated
clock => a_dpfifo_s041:dpfifo.clock
data[0] => a_dpfifo_s041:dpfifo.data[0]
data[1] => a_dpfifo_s041:dpfifo.data[1]
data[2] => a_dpfifo_s041:dpfifo.data[2]
data[3] => a_dpfifo_s041:dpfifo.data[3]
data[4] => a_dpfifo_s041:dpfifo.data[4]
data[5] => a_dpfifo_s041:dpfifo.data[5]
data[6] => a_dpfifo_s041:dpfifo.data[6]
data[7] => a_dpfifo_s041:dpfifo.data[7]
data[8] => a_dpfifo_s041:dpfifo.data[8]
data[9] => a_dpfifo_s041:dpfifo.data[9]
data[10] => a_dpfifo_s041:dpfifo.data[10]
data[11] => a_dpfifo_s041:dpfifo.data[11]
data[12] => a_dpfifo_s041:dpfifo.data[12]
data[13] => a_dpfifo_s041:dpfifo.data[13]
data[14] => a_dpfifo_s041:dpfifo.data[14]
data[15] => a_dpfifo_s041:dpfifo.data[15]
data[16] => a_dpfifo_s041:dpfifo.data[16]
data[17] => a_dpfifo_s041:dpfifo.data[17]
data[18] => a_dpfifo_s041:dpfifo.data[18]
data[19] => a_dpfifo_s041:dpfifo.data[19]
data[20] => a_dpfifo_s041:dpfifo.data[20]
data[21] => a_dpfifo_s041:dpfifo.data[21]
data[22] => a_dpfifo_s041:dpfifo.data[22]
data[23] => a_dpfifo_s041:dpfifo.data[23]
data[24] => a_dpfifo_s041:dpfifo.data[24]
data[25] => a_dpfifo_s041:dpfifo.data[25]
data[26] => a_dpfifo_s041:dpfifo.data[26]
data[27] => a_dpfifo_s041:dpfifo.data[27]
data[28] => a_dpfifo_s041:dpfifo.data[28]
data[29] => a_dpfifo_s041:dpfifo.data[29]
data[30] => a_dpfifo_s041:dpfifo.data[30]
data[31] => a_dpfifo_s041:dpfifo.data[31]
empty <= a_dpfifo_s041:dpfifo.empty
full <= a_dpfifo_s041:dpfifo.full
q[0] <= a_dpfifo_s041:dpfifo.q[0]
q[1] <= a_dpfifo_s041:dpfifo.q[1]
q[2] <= a_dpfifo_s041:dpfifo.q[2]
q[3] <= a_dpfifo_s041:dpfifo.q[3]
q[4] <= a_dpfifo_s041:dpfifo.q[4]
q[5] <= a_dpfifo_s041:dpfifo.q[5]
q[6] <= a_dpfifo_s041:dpfifo.q[6]
q[7] <= a_dpfifo_s041:dpfifo.q[7]
q[8] <= a_dpfifo_s041:dpfifo.q[8]
q[9] <= a_dpfifo_s041:dpfifo.q[9]
q[10] <= a_dpfifo_s041:dpfifo.q[10]
q[11] <= a_dpfifo_s041:dpfifo.q[11]
q[12] <= a_dpfifo_s041:dpfifo.q[12]
q[13] <= a_dpfifo_s041:dpfifo.q[13]
q[14] <= a_dpfifo_s041:dpfifo.q[14]
q[15] <= a_dpfifo_s041:dpfifo.q[15]
q[16] <= a_dpfifo_s041:dpfifo.q[16]
q[17] <= a_dpfifo_s041:dpfifo.q[17]
q[18] <= a_dpfifo_s041:dpfifo.q[18]
q[19] <= a_dpfifo_s041:dpfifo.q[19]
q[20] <= a_dpfifo_s041:dpfifo.q[20]
q[21] <= a_dpfifo_s041:dpfifo.q[21]
q[22] <= a_dpfifo_s041:dpfifo.q[22]
q[23] <= a_dpfifo_s041:dpfifo.q[23]
q[24] <= a_dpfifo_s041:dpfifo.q[24]
q[25] <= a_dpfifo_s041:dpfifo.q[25]
q[26] <= a_dpfifo_s041:dpfifo.q[26]
q[27] <= a_dpfifo_s041:dpfifo.q[27]
q[28] <= a_dpfifo_s041:dpfifo.q[28]
q[29] <= a_dpfifo_s041:dpfifo.q[29]
q[30] <= a_dpfifo_s041:dpfifo.q[30]
q[31] <= a_dpfifo_s041:dpfifo.q[31]
rdreq => a_dpfifo_s041:dpfifo.rreq
sclr => a_dpfifo_s041:dpfifo.sclr
usedw[0] <= a_dpfifo_s041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s041:dpfifo.usedw[6]
wrreq => a_dpfifo_s041:dpfifo.wreq


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|skeleton|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|skeleton|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|skeleton|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|avconf:avc
CLOCK_50 => CLOCK_50.IN1
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT
key1 => key1.IN1
key2 => key2.IN1


|skeleton|avconf:avc|keytr:keys
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => delay.OUTPUTSELECT
key => sw[3].DATAIN
key1 => flag.PRESET
ON <= <GND>
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => flag.CLK
clock => sw[0].CLK
clock => sw[1].CLK
clock => sw[2].CLK
clock => sw[3].CLK
clock => D2.CLK
clock => D1.CLK
KEYON <= KEYON.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= <GND>
counter[1] <= <GND>
counter[2] <= <GND>
counter[3] <= <GND>
counter[4] <= <GND>
counter[5] <= <GND>
counter[6] <= <GND>
counter[7] <= <GND>
counter[8] <= <GND>
counter[9] <= <GND>


|skeleton|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|imem:my_imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|imem:my_imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i6b1:auto_generated.address_a[0]
address_a[1] => altsyncram_i6b1:auto_generated.address_a[1]
address_a[2] => altsyncram_i6b1:auto_generated.address_a[2]
address_a[3] => altsyncram_i6b1:auto_generated.address_a[3]
address_a[4] => altsyncram_i6b1:auto_generated.address_a[4]
address_a[5] => altsyncram_i6b1:auto_generated.address_a[5]
address_a[6] => altsyncram_i6b1:auto_generated.address_a[6]
address_a[7] => altsyncram_i6b1:auto_generated.address_a[7]
address_a[8] => altsyncram_i6b1:auto_generated.address_a[8]
address_a[9] => altsyncram_i6b1:auto_generated.address_a[9]
address_a[10] => altsyncram_i6b1:auto_generated.address_a[10]
address_a[11] => altsyncram_i6b1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i6b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_i6b1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i6b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i6b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i6b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i6b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i6b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i6b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i6b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i6b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_i6b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_i6b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_i6b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_i6b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_i6b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_i6b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_i6b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_i6b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_i6b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_i6b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_i6b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_i6b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_i6b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_i6b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_i6b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_i6b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_i6b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_i6b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_i6b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_i6b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_i6b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_i6b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_i6b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_i6b1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_i6b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|dmem:my_dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|dmem:my_dmem|altsyncram:altsyncram_component
wren_a => altsyncram_l9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_l9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_l9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_l9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_l9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_l9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_l9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_l9g1:auto_generated.data_a[7]
data_a[8] => altsyncram_l9g1:auto_generated.data_a[8]
data_a[9] => altsyncram_l9g1:auto_generated.data_a[9]
data_a[10] => altsyncram_l9g1:auto_generated.data_a[10]
data_a[11] => altsyncram_l9g1:auto_generated.data_a[11]
data_a[12] => altsyncram_l9g1:auto_generated.data_a[12]
data_a[13] => altsyncram_l9g1:auto_generated.data_a[13]
data_a[14] => altsyncram_l9g1:auto_generated.data_a[14]
data_a[15] => altsyncram_l9g1:auto_generated.data_a[15]
data_a[16] => altsyncram_l9g1:auto_generated.data_a[16]
data_a[17] => altsyncram_l9g1:auto_generated.data_a[17]
data_a[18] => altsyncram_l9g1:auto_generated.data_a[18]
data_a[19] => altsyncram_l9g1:auto_generated.data_a[19]
data_a[20] => altsyncram_l9g1:auto_generated.data_a[20]
data_a[21] => altsyncram_l9g1:auto_generated.data_a[21]
data_a[22] => altsyncram_l9g1:auto_generated.data_a[22]
data_a[23] => altsyncram_l9g1:auto_generated.data_a[23]
data_a[24] => altsyncram_l9g1:auto_generated.data_a[24]
data_a[25] => altsyncram_l9g1:auto_generated.data_a[25]
data_a[26] => altsyncram_l9g1:auto_generated.data_a[26]
data_a[27] => altsyncram_l9g1:auto_generated.data_a[27]
data_a[28] => altsyncram_l9g1:auto_generated.data_a[28]
data_a[29] => altsyncram_l9g1:auto_generated.data_a[29]
data_a[30] => altsyncram_l9g1:auto_generated.data_a[30]
data_a[31] => altsyncram_l9g1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_l9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_l9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_l9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_l9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_l9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_l9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_l9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_l9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_l9g1:auto_generated.address_a[9]
address_a[10] => altsyncram_l9g1:auto_generated.address_a[10]
address_a[11] => altsyncram_l9g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l9g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l9g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l9g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l9g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l9g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l9g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l9g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l9g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l9g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_l9g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_l9g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_l9g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_l9g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_l9g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_l9g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_l9g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_l9g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_l9g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_l9g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_l9g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_l9g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_l9g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_l9g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_l9g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_l9g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|regfile:my_regfile
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[0][16].CLK
clock => registers[0][17].CLK
clock => registers[0][18].CLK
clock => registers[0][19].CLK
clock => registers[0][20].CLK
clock => registers[0][21].CLK
clock => registers[0][22].CLK
clock => registers[0][23].CLK
clock => registers[0][24].CLK
clock => registers[0][25].CLK
clock => registers[0][26].CLK
clock => registers[0][27].CLK
clock => registers[0][28].CLK
clock => registers[0][29].CLK
clock => registers[0][30].CLK
clock => registers[0][31].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[2][16].CLK
clock => registers[2][17].CLK
clock => registers[2][18].CLK
clock => registers[2][19].CLK
clock => registers[2][20].CLK
clock => registers[2][21].CLK
clock => registers[2][22].CLK
clock => registers[2][23].CLK
clock => registers[2][24].CLK
clock => registers[2][25].CLK
clock => registers[2][26].CLK
clock => registers[2][27].CLK
clock => registers[2][28].CLK
clock => registers[2][29].CLK
clock => registers[2][30].CLK
clock => registers[2][31].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[3][16].CLK
clock => registers[3][17].CLK
clock => registers[3][18].CLK
clock => registers[3][19].CLK
clock => registers[3][20].CLK
clock => registers[3][21].CLK
clock => registers[3][22].CLK
clock => registers[3][23].CLK
clock => registers[3][24].CLK
clock => registers[3][25].CLK
clock => registers[3][26].CLK
clock => registers[3][27].CLK
clock => registers[3][28].CLK
clock => registers[3][29].CLK
clock => registers[3][30].CLK
clock => registers[3][31].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[4][16].CLK
clock => registers[4][17].CLK
clock => registers[4][18].CLK
clock => registers[4][19].CLK
clock => registers[4][20].CLK
clock => registers[4][21].CLK
clock => registers[4][22].CLK
clock => registers[4][23].CLK
clock => registers[4][24].CLK
clock => registers[4][25].CLK
clock => registers[4][26].CLK
clock => registers[4][27].CLK
clock => registers[4][28].CLK
clock => registers[4][29].CLK
clock => registers[4][30].CLK
clock => registers[4][31].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[5][16].CLK
clock => registers[5][17].CLK
clock => registers[5][18].CLK
clock => registers[5][19].CLK
clock => registers[5][20].CLK
clock => registers[5][21].CLK
clock => registers[5][22].CLK
clock => registers[5][23].CLK
clock => registers[5][24].CLK
clock => registers[5][25].CLK
clock => registers[5][26].CLK
clock => registers[5][27].CLK
clock => registers[5][28].CLK
clock => registers[5][29].CLK
clock => registers[5][30].CLK
clock => registers[5][31].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[6][16].CLK
clock => registers[6][17].CLK
clock => registers[6][18].CLK
clock => registers[6][19].CLK
clock => registers[6][20].CLK
clock => registers[6][21].CLK
clock => registers[6][22].CLK
clock => registers[6][23].CLK
clock => registers[6][24].CLK
clock => registers[6][25].CLK
clock => registers[6][26].CLK
clock => registers[6][27].CLK
clock => registers[6][28].CLK
clock => registers[6][29].CLK
clock => registers[6][30].CLK
clock => registers[6][31].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
clock => registers[7][16].CLK
clock => registers[7][17].CLK
clock => registers[7][18].CLK
clock => registers[7][19].CLK
clock => registers[7][20].CLK
clock => registers[7][21].CLK
clock => registers[7][22].CLK
clock => registers[7][23].CLK
clock => registers[7][24].CLK
clock => registers[7][25].CLK
clock => registers[7][26].CLK
clock => registers[7][27].CLK
clock => registers[7][28].CLK
clock => registers[7][29].CLK
clock => registers[7][30].CLK
clock => registers[7][31].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[8][8].CLK
clock => registers[8][9].CLK
clock => registers[8][10].CLK
clock => registers[8][11].CLK
clock => registers[8][12].CLK
clock => registers[8][13].CLK
clock => registers[8][14].CLK
clock => registers[8][15].CLK
clock => registers[8][16].CLK
clock => registers[8][17].CLK
clock => registers[8][18].CLK
clock => registers[8][19].CLK
clock => registers[8][20].CLK
clock => registers[8][21].CLK
clock => registers[8][22].CLK
clock => registers[8][23].CLK
clock => registers[8][24].CLK
clock => registers[8][25].CLK
clock => registers[8][26].CLK
clock => registers[8][27].CLK
clock => registers[8][28].CLK
clock => registers[8][29].CLK
clock => registers[8][30].CLK
clock => registers[8][31].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[9][8].CLK
clock => registers[9][9].CLK
clock => registers[9][10].CLK
clock => registers[9][11].CLK
clock => registers[9][12].CLK
clock => registers[9][13].CLK
clock => registers[9][14].CLK
clock => registers[9][15].CLK
clock => registers[9][16].CLK
clock => registers[9][17].CLK
clock => registers[9][18].CLK
clock => registers[9][19].CLK
clock => registers[9][20].CLK
clock => registers[9][21].CLK
clock => registers[9][22].CLK
clock => registers[9][23].CLK
clock => registers[9][24].CLK
clock => registers[9][25].CLK
clock => registers[9][26].CLK
clock => registers[9][27].CLK
clock => registers[9][28].CLK
clock => registers[9][29].CLK
clock => registers[9][30].CLK
clock => registers[9][31].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[10][8].CLK
clock => registers[10][9].CLK
clock => registers[10][10].CLK
clock => registers[10][11].CLK
clock => registers[10][12].CLK
clock => registers[10][13].CLK
clock => registers[10][14].CLK
clock => registers[10][15].CLK
clock => registers[10][16].CLK
clock => registers[10][17].CLK
clock => registers[10][18].CLK
clock => registers[10][19].CLK
clock => registers[10][20].CLK
clock => registers[10][21].CLK
clock => registers[10][22].CLK
clock => registers[10][23].CLK
clock => registers[10][24].CLK
clock => registers[10][25].CLK
clock => registers[10][26].CLK
clock => registers[10][27].CLK
clock => registers[10][28].CLK
clock => registers[10][29].CLK
clock => registers[10][30].CLK
clock => registers[10][31].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[11][8].CLK
clock => registers[11][9].CLK
clock => registers[11][10].CLK
clock => registers[11][11].CLK
clock => registers[11][12].CLK
clock => registers[11][13].CLK
clock => registers[11][14].CLK
clock => registers[11][15].CLK
clock => registers[11][16].CLK
clock => registers[11][17].CLK
clock => registers[11][18].CLK
clock => registers[11][19].CLK
clock => registers[11][20].CLK
clock => registers[11][21].CLK
clock => registers[11][22].CLK
clock => registers[11][23].CLK
clock => registers[11][24].CLK
clock => registers[11][25].CLK
clock => registers[11][26].CLK
clock => registers[11][27].CLK
clock => registers[11][28].CLK
clock => registers[11][29].CLK
clock => registers[11][30].CLK
clock => registers[11][31].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[12][8].CLK
clock => registers[12][9].CLK
clock => registers[12][10].CLK
clock => registers[12][11].CLK
clock => registers[12][12].CLK
clock => registers[12][13].CLK
clock => registers[12][14].CLK
clock => registers[12][15].CLK
clock => registers[12][16].CLK
clock => registers[12][17].CLK
clock => registers[12][18].CLK
clock => registers[12][19].CLK
clock => registers[12][20].CLK
clock => registers[12][21].CLK
clock => registers[12][22].CLK
clock => registers[12][23].CLK
clock => registers[12][24].CLK
clock => registers[12][25].CLK
clock => registers[12][26].CLK
clock => registers[12][27].CLK
clock => registers[12][28].CLK
clock => registers[12][29].CLK
clock => registers[12][30].CLK
clock => registers[12][31].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[13][8].CLK
clock => registers[13][9].CLK
clock => registers[13][10].CLK
clock => registers[13][11].CLK
clock => registers[13][12].CLK
clock => registers[13][13].CLK
clock => registers[13][14].CLK
clock => registers[13][15].CLK
clock => registers[13][16].CLK
clock => registers[13][17].CLK
clock => registers[13][18].CLK
clock => registers[13][19].CLK
clock => registers[13][20].CLK
clock => registers[13][21].CLK
clock => registers[13][22].CLK
clock => registers[13][23].CLK
clock => registers[13][24].CLK
clock => registers[13][25].CLK
clock => registers[13][26].CLK
clock => registers[13][27].CLK
clock => registers[13][28].CLK
clock => registers[13][29].CLK
clock => registers[13][30].CLK
clock => registers[13][31].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[14][8].CLK
clock => registers[14][9].CLK
clock => registers[14][10].CLK
clock => registers[14][11].CLK
clock => registers[14][12].CLK
clock => registers[14][13].CLK
clock => registers[14][14].CLK
clock => registers[14][15].CLK
clock => registers[14][16].CLK
clock => registers[14][17].CLK
clock => registers[14][18].CLK
clock => registers[14][19].CLK
clock => registers[14][20].CLK
clock => registers[14][21].CLK
clock => registers[14][22].CLK
clock => registers[14][23].CLK
clock => registers[14][24].CLK
clock => registers[14][25].CLK
clock => registers[14][26].CLK
clock => registers[14][27].CLK
clock => registers[14][28].CLK
clock => registers[14][29].CLK
clock => registers[14][30].CLK
clock => registers[14][31].CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[15][8].CLK
clock => registers[15][9].CLK
clock => registers[15][10].CLK
clock => registers[15][11].CLK
clock => registers[15][12].CLK
clock => registers[15][13].CLK
clock => registers[15][14].CLK
clock => registers[15][15].CLK
clock => registers[15][16].CLK
clock => registers[15][17].CLK
clock => registers[15][18].CLK
clock => registers[15][19].CLK
clock => registers[15][20].CLK
clock => registers[15][21].CLK
clock => registers[15][22].CLK
clock => registers[15][23].CLK
clock => registers[15][24].CLK
clock => registers[15][25].CLK
clock => registers[15][26].CLK
clock => registers[15][27].CLK
clock => registers[15][28].CLK
clock => registers[15][29].CLK
clock => registers[15][30].CLK
clock => registers[15][31].CLK
clock => registers[16][0].CLK
clock => registers[16][1].CLK
clock => registers[16][2].CLK
clock => registers[16][3].CLK
clock => registers[16][4].CLK
clock => registers[16][5].CLK
clock => registers[16][6].CLK
clock => registers[16][7].CLK
clock => registers[16][8].CLK
clock => registers[16][9].CLK
clock => registers[16][10].CLK
clock => registers[16][11].CLK
clock => registers[16][12].CLK
clock => registers[16][13].CLK
clock => registers[16][14].CLK
clock => registers[16][15].CLK
clock => registers[16][16].CLK
clock => registers[16][17].CLK
clock => registers[16][18].CLK
clock => registers[16][19].CLK
clock => registers[16][20].CLK
clock => registers[16][21].CLK
clock => registers[16][22].CLK
clock => registers[16][23].CLK
clock => registers[16][24].CLK
clock => registers[16][25].CLK
clock => registers[16][26].CLK
clock => registers[16][27].CLK
clock => registers[16][28].CLK
clock => registers[16][29].CLK
clock => registers[16][30].CLK
clock => registers[16][31].CLK
clock => registers[17][0].CLK
clock => registers[17][1].CLK
clock => registers[17][2].CLK
clock => registers[17][3].CLK
clock => registers[17][4].CLK
clock => registers[17][5].CLK
clock => registers[17][6].CLK
clock => registers[17][7].CLK
clock => registers[17][8].CLK
clock => registers[17][9].CLK
clock => registers[17][10].CLK
clock => registers[17][11].CLK
clock => registers[17][12].CLK
clock => registers[17][13].CLK
clock => registers[17][14].CLK
clock => registers[17][15].CLK
clock => registers[17][16].CLK
clock => registers[17][17].CLK
clock => registers[17][18].CLK
clock => registers[17][19].CLK
clock => registers[17][20].CLK
clock => registers[17][21].CLK
clock => registers[17][22].CLK
clock => registers[17][23].CLK
clock => registers[17][24].CLK
clock => registers[17][25].CLK
clock => registers[17][26].CLK
clock => registers[17][27].CLK
clock => registers[17][28].CLK
clock => registers[17][29].CLK
clock => registers[17][30].CLK
clock => registers[17][31].CLK
clock => registers[18][0].CLK
clock => registers[18][1].CLK
clock => registers[18][2].CLK
clock => registers[18][3].CLK
clock => registers[18][4].CLK
clock => registers[18][5].CLK
clock => registers[18][6].CLK
clock => registers[18][7].CLK
clock => registers[18][8].CLK
clock => registers[18][9].CLK
clock => registers[18][10].CLK
clock => registers[18][11].CLK
clock => registers[18][12].CLK
clock => registers[18][13].CLK
clock => registers[18][14].CLK
clock => registers[18][15].CLK
clock => registers[18][16].CLK
clock => registers[18][17].CLK
clock => registers[18][18].CLK
clock => registers[18][19].CLK
clock => registers[18][20].CLK
clock => registers[18][21].CLK
clock => registers[18][22].CLK
clock => registers[18][23].CLK
clock => registers[18][24].CLK
clock => registers[18][25].CLK
clock => registers[18][26].CLK
clock => registers[18][27].CLK
clock => registers[18][28].CLK
clock => registers[18][29].CLK
clock => registers[18][30].CLK
clock => registers[18][31].CLK
clock => registers[19][0].CLK
clock => registers[19][1].CLK
clock => registers[19][2].CLK
clock => registers[19][3].CLK
clock => registers[19][4].CLK
clock => registers[19][5].CLK
clock => registers[19][6].CLK
clock => registers[19][7].CLK
clock => registers[19][8].CLK
clock => registers[19][9].CLK
clock => registers[19][10].CLK
clock => registers[19][11].CLK
clock => registers[19][12].CLK
clock => registers[19][13].CLK
clock => registers[19][14].CLK
clock => registers[19][15].CLK
clock => registers[19][16].CLK
clock => registers[19][17].CLK
clock => registers[19][18].CLK
clock => registers[19][19].CLK
clock => registers[19][20].CLK
clock => registers[19][21].CLK
clock => registers[19][22].CLK
clock => registers[19][23].CLK
clock => registers[19][24].CLK
clock => registers[19][25].CLK
clock => registers[19][26].CLK
clock => registers[19][27].CLK
clock => registers[19][28].CLK
clock => registers[19][29].CLK
clock => registers[19][30].CLK
clock => registers[19][31].CLK
clock => registers[20][0].CLK
clock => registers[20][1].CLK
clock => registers[20][2].CLK
clock => registers[20][3].CLK
clock => registers[20][4].CLK
clock => registers[20][5].CLK
clock => registers[20][6].CLK
clock => registers[20][7].CLK
clock => registers[20][8].CLK
clock => registers[20][9].CLK
clock => registers[20][10].CLK
clock => registers[20][11].CLK
clock => registers[20][12].CLK
clock => registers[20][13].CLK
clock => registers[20][14].CLK
clock => registers[20][15].CLK
clock => registers[20][16].CLK
clock => registers[20][17].CLK
clock => registers[20][18].CLK
clock => registers[20][19].CLK
clock => registers[20][20].CLK
clock => registers[20][21].CLK
clock => registers[20][22].CLK
clock => registers[20][23].CLK
clock => registers[20][24].CLK
clock => registers[20][25].CLK
clock => registers[20][26].CLK
clock => registers[20][27].CLK
clock => registers[20][28].CLK
clock => registers[20][29].CLK
clock => registers[20][30].CLK
clock => registers[20][31].CLK
clock => registers[21][0].CLK
clock => registers[21][1].CLK
clock => registers[21][2].CLK
clock => registers[21][3].CLK
clock => registers[21][4].CLK
clock => registers[21][5].CLK
clock => registers[21][6].CLK
clock => registers[21][7].CLK
clock => registers[21][8].CLK
clock => registers[21][9].CLK
clock => registers[21][10].CLK
clock => registers[21][11].CLK
clock => registers[21][12].CLK
clock => registers[21][13].CLK
clock => registers[21][14].CLK
clock => registers[21][15].CLK
clock => registers[21][16].CLK
clock => registers[21][17].CLK
clock => registers[21][18].CLK
clock => registers[21][19].CLK
clock => registers[21][20].CLK
clock => registers[21][21].CLK
clock => registers[21][22].CLK
clock => registers[21][23].CLK
clock => registers[21][24].CLK
clock => registers[21][25].CLK
clock => registers[21][26].CLK
clock => registers[21][27].CLK
clock => registers[21][28].CLK
clock => registers[21][29].CLK
clock => registers[21][30].CLK
clock => registers[21][31].CLK
clock => registers[22][0].CLK
clock => registers[22][1].CLK
clock => registers[22][2].CLK
clock => registers[22][3].CLK
clock => registers[22][4].CLK
clock => registers[22][5].CLK
clock => registers[22][6].CLK
clock => registers[22][7].CLK
clock => registers[22][8].CLK
clock => registers[22][9].CLK
clock => registers[22][10].CLK
clock => registers[22][11].CLK
clock => registers[22][12].CLK
clock => registers[22][13].CLK
clock => registers[22][14].CLK
clock => registers[22][15].CLK
clock => registers[22][16].CLK
clock => registers[22][17].CLK
clock => registers[22][18].CLK
clock => registers[22][19].CLK
clock => registers[22][20].CLK
clock => registers[22][21].CLK
clock => registers[22][22].CLK
clock => registers[22][23].CLK
clock => registers[22][24].CLK
clock => registers[22][25].CLK
clock => registers[22][26].CLK
clock => registers[22][27].CLK
clock => registers[22][28].CLK
clock => registers[22][29].CLK
clock => registers[22][30].CLK
clock => registers[22][31].CLK
clock => registers[23][0].CLK
clock => registers[23][1].CLK
clock => registers[23][2].CLK
clock => registers[23][3].CLK
clock => registers[23][4].CLK
clock => registers[23][5].CLK
clock => registers[23][6].CLK
clock => registers[23][7].CLK
clock => registers[23][8].CLK
clock => registers[23][9].CLK
clock => registers[23][10].CLK
clock => registers[23][11].CLK
clock => registers[23][12].CLK
clock => registers[23][13].CLK
clock => registers[23][14].CLK
clock => registers[23][15].CLK
clock => registers[23][16].CLK
clock => registers[23][17].CLK
clock => registers[23][18].CLK
clock => registers[23][19].CLK
clock => registers[23][20].CLK
clock => registers[23][21].CLK
clock => registers[23][22].CLK
clock => registers[23][23].CLK
clock => registers[23][24].CLK
clock => registers[23][25].CLK
clock => registers[23][26].CLK
clock => registers[23][27].CLK
clock => registers[23][28].CLK
clock => registers[23][29].CLK
clock => registers[23][30].CLK
clock => registers[23][31].CLK
clock => registers[24][0].CLK
clock => registers[24][1].CLK
clock => registers[24][2].CLK
clock => registers[24][3].CLK
clock => registers[24][4].CLK
clock => registers[24][5].CLK
clock => registers[24][6].CLK
clock => registers[24][7].CLK
clock => registers[24][8].CLK
clock => registers[24][9].CLK
clock => registers[24][10].CLK
clock => registers[24][11].CLK
clock => registers[24][12].CLK
clock => registers[24][13].CLK
clock => registers[24][14].CLK
clock => registers[24][15].CLK
clock => registers[24][16].CLK
clock => registers[24][17].CLK
clock => registers[24][18].CLK
clock => registers[24][19].CLK
clock => registers[24][20].CLK
clock => registers[24][21].CLK
clock => registers[24][22].CLK
clock => registers[24][23].CLK
clock => registers[24][24].CLK
clock => registers[24][25].CLK
clock => registers[24][26].CLK
clock => registers[24][27].CLK
clock => registers[24][28].CLK
clock => registers[24][29].CLK
clock => registers[24][30].CLK
clock => registers[24][31].CLK
clock => registers[25][0].CLK
clock => registers[25][1].CLK
clock => registers[25][2].CLK
clock => registers[25][3].CLK
clock => registers[25][4].CLK
clock => registers[25][5].CLK
clock => registers[25][6].CLK
clock => registers[25][7].CLK
clock => registers[25][8].CLK
clock => registers[25][9].CLK
clock => registers[25][10].CLK
clock => registers[25][11].CLK
clock => registers[25][12].CLK
clock => registers[25][13].CLK
clock => registers[25][14].CLK
clock => registers[25][15].CLK
clock => registers[25][16].CLK
clock => registers[25][17].CLK
clock => registers[25][18].CLK
clock => registers[25][19].CLK
clock => registers[25][20].CLK
clock => registers[25][21].CLK
clock => registers[25][22].CLK
clock => registers[25][23].CLK
clock => registers[25][24].CLK
clock => registers[25][25].CLK
clock => registers[25][26].CLK
clock => registers[25][27].CLK
clock => registers[25][28].CLK
clock => registers[25][29].CLK
clock => registers[25][30].CLK
clock => registers[25][31].CLK
clock => registers[26][0].CLK
clock => registers[26][1].CLK
clock => registers[26][2].CLK
clock => registers[26][3].CLK
clock => registers[26][4].CLK
clock => registers[26][5].CLK
clock => registers[26][6].CLK
clock => registers[26][7].CLK
clock => registers[26][8].CLK
clock => registers[26][9].CLK
clock => registers[26][10].CLK
clock => registers[26][11].CLK
clock => registers[26][12].CLK
clock => registers[26][13].CLK
clock => registers[26][14].CLK
clock => registers[26][15].CLK
clock => registers[26][16].CLK
clock => registers[26][17].CLK
clock => registers[26][18].CLK
clock => registers[26][19].CLK
clock => registers[26][20].CLK
clock => registers[26][21].CLK
clock => registers[26][22].CLK
clock => registers[26][23].CLK
clock => registers[26][24].CLK
clock => registers[26][25].CLK
clock => registers[26][26].CLK
clock => registers[26][27].CLK
clock => registers[26][28].CLK
clock => registers[26][29].CLK
clock => registers[26][30].CLK
clock => registers[26][31].CLK
clock => registers[27][0].CLK
clock => registers[27][1].CLK
clock => registers[27][2].CLK
clock => registers[27][3].CLK
clock => registers[27][4].CLK
clock => registers[27][5].CLK
clock => registers[27][6].CLK
clock => registers[27][7].CLK
clock => registers[27][8].CLK
clock => registers[27][9].CLK
clock => registers[27][10].CLK
clock => registers[27][11].CLK
clock => registers[27][12].CLK
clock => registers[27][13].CLK
clock => registers[27][14].CLK
clock => registers[27][15].CLK
clock => registers[27][16].CLK
clock => registers[27][17].CLK
clock => registers[27][18].CLK
clock => registers[27][19].CLK
clock => registers[27][20].CLK
clock => registers[27][21].CLK
clock => registers[27][22].CLK
clock => registers[27][23].CLK
clock => registers[27][24].CLK
clock => registers[27][25].CLK
clock => registers[27][26].CLK
clock => registers[27][27].CLK
clock => registers[27][28].CLK
clock => registers[27][29].CLK
clock => registers[27][30].CLK
clock => registers[27][31].CLK
clock => registers[28][0].CLK
clock => registers[28][1].CLK
clock => registers[28][2].CLK
clock => registers[28][3].CLK
clock => registers[28][4].CLK
clock => registers[28][5].CLK
clock => registers[28][6].CLK
clock => registers[28][7].CLK
clock => registers[28][8].CLK
clock => registers[28][9].CLK
clock => registers[28][10].CLK
clock => registers[28][11].CLK
clock => registers[28][12].CLK
clock => registers[28][13].CLK
clock => registers[28][14].CLK
clock => registers[28][15].CLK
clock => registers[28][16].CLK
clock => registers[28][17].CLK
clock => registers[28][18].CLK
clock => registers[28][19].CLK
clock => registers[28][20].CLK
clock => registers[28][21].CLK
clock => registers[28][22].CLK
clock => registers[28][23].CLK
clock => registers[28][24].CLK
clock => registers[28][25].CLK
clock => registers[28][26].CLK
clock => registers[28][27].CLK
clock => registers[28][28].CLK
clock => registers[28][29].CLK
clock => registers[28][30].CLK
clock => registers[28][31].CLK
clock => registers[29][0].CLK
clock => registers[29][1].CLK
clock => registers[29][2].CLK
clock => registers[29][3].CLK
clock => registers[29][4].CLK
clock => registers[29][5].CLK
clock => registers[29][6].CLK
clock => registers[29][7].CLK
clock => registers[29][8].CLK
clock => registers[29][9].CLK
clock => registers[29][10].CLK
clock => registers[29][11].CLK
clock => registers[29][12].CLK
clock => registers[29][13].CLK
clock => registers[29][14].CLK
clock => registers[29][15].CLK
clock => registers[29][16].CLK
clock => registers[29][17].CLK
clock => registers[29][18].CLK
clock => registers[29][19].CLK
clock => registers[29][20].CLK
clock => registers[29][21].CLK
clock => registers[29][22].CLK
clock => registers[29][23].CLK
clock => registers[29][24].CLK
clock => registers[29][25].CLK
clock => registers[29][26].CLK
clock => registers[29][27].CLK
clock => registers[29][28].CLK
clock => registers[29][29].CLK
clock => registers[29][30].CLK
clock => registers[29][31].CLK
clock => registers[30][0].CLK
clock => registers[30][1].CLK
clock => registers[30][2].CLK
clock => registers[30][3].CLK
clock => registers[30][4].CLK
clock => registers[30][5].CLK
clock => registers[30][6].CLK
clock => registers[30][7].CLK
clock => registers[30][8].CLK
clock => registers[30][9].CLK
clock => registers[30][10].CLK
clock => registers[30][11].CLK
clock => registers[30][12].CLK
clock => registers[30][13].CLK
clock => registers[30][14].CLK
clock => registers[30][15].CLK
clock => registers[30][16].CLK
clock => registers[30][17].CLK
clock => registers[30][18].CLK
clock => registers[30][19].CLK
clock => registers[30][20].CLK
clock => registers[30][21].CLK
clock => registers[30][22].CLK
clock => registers[30][23].CLK
clock => registers[30][24].CLK
clock => registers[30][25].CLK
clock => registers[30][26].CLK
clock => registers[30][27].CLK
clock => registers[30][28].CLK
clock => registers[30][29].CLK
clock => registers[30][30].CLK
clock => registers[30][31].CLK
clock => registers[31][0].CLK
clock => registers[31][1].CLK
clock => registers[31][2].CLK
clock => registers[31][3].CLK
clock => registers[31][4].CLK
clock => registers[31][5].CLK
clock => registers[31][6].CLK
clock => registers[31][7].CLK
clock => registers[31][8].CLK
clock => registers[31][9].CLK
clock => registers[31][10].CLK
clock => registers[31][11].CLK
clock => registers[31][12].CLK
clock => registers[31][13].CLK
clock => registers[31][14].CLK
clock => registers[31][15].CLK
clock => registers[31][16].CLK
clock => registers[31][17].CLK
clock => registers[31][18].CLK
clock => registers[31][19].CLK
clock => registers[31][20].CLK
clock => registers[31][21].CLK
clock => registers[31][22].CLK
clock => registers[31][23].CLK
clock => registers[31][24].CLK
clock => registers[31][25].CLK
clock => registers[31][26].CLK
clock => registers[31][27].CLK
clock => registers[31][28].CLK
clock => registers[31][29].CLK
clock => registers[31][30].CLK
clock => registers[31][31].CLK
ctrl_writeEnable => always0.IN1
ctrl_writeEnable => data_readRegA.IN1
ctrl_writeEnable => data_readRegB.IN1
ctrl_reset => registers[0][0].ACLR
ctrl_reset => registers[0][1].ACLR
ctrl_reset => registers[0][2].ACLR
ctrl_reset => registers[0][3].ACLR
ctrl_reset => registers[0][4].ACLR
ctrl_reset => registers[0][5].ACLR
ctrl_reset => registers[0][6].ACLR
ctrl_reset => registers[0][7].ACLR
ctrl_reset => registers[0][8].ACLR
ctrl_reset => registers[0][9].ACLR
ctrl_reset => registers[0][10].ACLR
ctrl_reset => registers[0][11].ACLR
ctrl_reset => registers[0][12].ACLR
ctrl_reset => registers[0][13].ACLR
ctrl_reset => registers[0][14].ACLR
ctrl_reset => registers[0][15].ACLR
ctrl_reset => registers[0][16].ACLR
ctrl_reset => registers[0][17].ACLR
ctrl_reset => registers[0][18].ACLR
ctrl_reset => registers[0][19].ACLR
ctrl_reset => registers[0][20].ACLR
ctrl_reset => registers[0][21].ACLR
ctrl_reset => registers[0][22].ACLR
ctrl_reset => registers[0][23].ACLR
ctrl_reset => registers[0][24].ACLR
ctrl_reset => registers[0][25].ACLR
ctrl_reset => registers[0][26].ACLR
ctrl_reset => registers[0][27].ACLR
ctrl_reset => registers[0][28].ACLR
ctrl_reset => registers[0][29].ACLR
ctrl_reset => registers[0][30].ACLR
ctrl_reset => registers[0][31].ACLR
ctrl_reset => registers[2][0].ACLR
ctrl_reset => registers[2][1].ACLR
ctrl_reset => registers[2][2].ACLR
ctrl_reset => registers[2][3].ACLR
ctrl_reset => registers[2][4].ACLR
ctrl_reset => registers[2][5].ACLR
ctrl_reset => registers[2][6].ACLR
ctrl_reset => registers[2][7].ACLR
ctrl_reset => registers[2][8].ACLR
ctrl_reset => registers[2][9].ACLR
ctrl_reset => registers[2][10].ACLR
ctrl_reset => registers[2][11].ACLR
ctrl_reset => registers[2][12].ACLR
ctrl_reset => registers[2][13].ACLR
ctrl_reset => registers[2][14].ACLR
ctrl_reset => registers[2][15].ACLR
ctrl_reset => registers[2][16].ACLR
ctrl_reset => registers[2][17].ACLR
ctrl_reset => registers[2][18].ACLR
ctrl_reset => registers[2][19].ACLR
ctrl_reset => registers[2][20].ACLR
ctrl_reset => registers[2][21].ACLR
ctrl_reset => registers[2][22].ACLR
ctrl_reset => registers[2][23].ACLR
ctrl_reset => registers[2][24].ACLR
ctrl_reset => registers[2][25].ACLR
ctrl_reset => registers[2][26].ACLR
ctrl_reset => registers[2][27].ACLR
ctrl_reset => registers[2][28].ACLR
ctrl_reset => registers[2][29].ACLR
ctrl_reset => registers[2][30].ACLR
ctrl_reset => registers[2][31].ACLR
ctrl_reset => registers[3][0].ACLR
ctrl_reset => registers[3][1].ACLR
ctrl_reset => registers[3][2].ACLR
ctrl_reset => registers[3][3].ACLR
ctrl_reset => registers[3][4].ACLR
ctrl_reset => registers[3][5].ACLR
ctrl_reset => registers[3][6].ACLR
ctrl_reset => registers[3][7].ACLR
ctrl_reset => registers[3][8].ACLR
ctrl_reset => registers[3][9].ACLR
ctrl_reset => registers[3][10].ACLR
ctrl_reset => registers[3][11].ACLR
ctrl_reset => registers[3][12].ACLR
ctrl_reset => registers[3][13].ACLR
ctrl_reset => registers[3][14].ACLR
ctrl_reset => registers[3][15].ACLR
ctrl_reset => registers[3][16].ACLR
ctrl_reset => registers[3][17].ACLR
ctrl_reset => registers[3][18].ACLR
ctrl_reset => registers[3][19].ACLR
ctrl_reset => registers[3][20].ACLR
ctrl_reset => registers[3][21].ACLR
ctrl_reset => registers[3][22].ACLR
ctrl_reset => registers[3][23].ACLR
ctrl_reset => registers[3][24].ACLR
ctrl_reset => registers[3][25].ACLR
ctrl_reset => registers[3][26].ACLR
ctrl_reset => registers[3][27].ACLR
ctrl_reset => registers[3][28].ACLR
ctrl_reset => registers[3][29].ACLR
ctrl_reset => registers[3][30].ACLR
ctrl_reset => registers[3][31].ACLR
ctrl_reset => registers[4][0].ACLR
ctrl_reset => registers[4][1].ACLR
ctrl_reset => registers[4][2].ACLR
ctrl_reset => registers[4][3].ACLR
ctrl_reset => registers[4][4].ACLR
ctrl_reset => registers[4][5].ACLR
ctrl_reset => registers[4][6].ACLR
ctrl_reset => registers[4][7].ACLR
ctrl_reset => registers[4][8].ACLR
ctrl_reset => registers[4][9].ACLR
ctrl_reset => registers[4][10].ACLR
ctrl_reset => registers[4][11].ACLR
ctrl_reset => registers[4][12].ACLR
ctrl_reset => registers[4][13].ACLR
ctrl_reset => registers[4][14].ACLR
ctrl_reset => registers[4][15].ACLR
ctrl_reset => registers[4][16].ACLR
ctrl_reset => registers[4][17].ACLR
ctrl_reset => registers[4][18].ACLR
ctrl_reset => registers[4][19].ACLR
ctrl_reset => registers[4][20].ACLR
ctrl_reset => registers[4][21].ACLR
ctrl_reset => registers[4][22].ACLR
ctrl_reset => registers[4][23].ACLR
ctrl_reset => registers[4][24].ACLR
ctrl_reset => registers[4][25].ACLR
ctrl_reset => registers[4][26].ACLR
ctrl_reset => registers[4][27].ACLR
ctrl_reset => registers[4][28].ACLR
ctrl_reset => registers[4][29].ACLR
ctrl_reset => registers[4][30].ACLR
ctrl_reset => registers[4][31].ACLR
ctrl_reset => registers[5][0].ACLR
ctrl_reset => registers[5][1].ACLR
ctrl_reset => registers[5][2].ACLR
ctrl_reset => registers[5][3].ACLR
ctrl_reset => registers[5][4].ACLR
ctrl_reset => registers[5][5].ACLR
ctrl_reset => registers[5][6].ACLR
ctrl_reset => registers[5][7].ACLR
ctrl_reset => registers[5][8].ACLR
ctrl_reset => registers[5][9].ACLR
ctrl_reset => registers[5][10].ACLR
ctrl_reset => registers[5][11].ACLR
ctrl_reset => registers[5][12].ACLR
ctrl_reset => registers[5][13].ACLR
ctrl_reset => registers[5][14].ACLR
ctrl_reset => registers[5][15].ACLR
ctrl_reset => registers[5][16].ACLR
ctrl_reset => registers[5][17].ACLR
ctrl_reset => registers[5][18].ACLR
ctrl_reset => registers[5][19].ACLR
ctrl_reset => registers[5][20].ACLR
ctrl_reset => registers[5][21].ACLR
ctrl_reset => registers[5][22].ACLR
ctrl_reset => registers[5][23].ACLR
ctrl_reset => registers[5][24].ACLR
ctrl_reset => registers[5][25].ACLR
ctrl_reset => registers[5][26].ACLR
ctrl_reset => registers[5][27].ACLR
ctrl_reset => registers[5][28].ACLR
ctrl_reset => registers[5][29].ACLR
ctrl_reset => registers[5][30].ACLR
ctrl_reset => registers[5][31].ACLR
ctrl_reset => registers[6][0].ACLR
ctrl_reset => registers[6][1].ACLR
ctrl_reset => registers[6][2].ACLR
ctrl_reset => registers[6][3].ACLR
ctrl_reset => registers[6][4].ACLR
ctrl_reset => registers[6][5].ACLR
ctrl_reset => registers[6][6].ACLR
ctrl_reset => registers[6][7].ACLR
ctrl_reset => registers[6][8].ACLR
ctrl_reset => registers[6][9].ACLR
ctrl_reset => registers[6][10].ACLR
ctrl_reset => registers[6][11].ACLR
ctrl_reset => registers[6][12].ACLR
ctrl_reset => registers[6][13].ACLR
ctrl_reset => registers[6][14].ACLR
ctrl_reset => registers[6][15].ACLR
ctrl_reset => registers[6][16].ACLR
ctrl_reset => registers[6][17].ACLR
ctrl_reset => registers[6][18].ACLR
ctrl_reset => registers[6][19].ACLR
ctrl_reset => registers[6][20].ACLR
ctrl_reset => registers[6][21].ACLR
ctrl_reset => registers[6][22].ACLR
ctrl_reset => registers[6][23].ACLR
ctrl_reset => registers[6][24].ACLR
ctrl_reset => registers[6][25].ACLR
ctrl_reset => registers[6][26].ACLR
ctrl_reset => registers[6][27].ACLR
ctrl_reset => registers[6][28].ACLR
ctrl_reset => registers[6][29].ACLR
ctrl_reset => registers[6][30].ACLR
ctrl_reset => registers[6][31].ACLR
ctrl_reset => registers[7][0].ACLR
ctrl_reset => registers[7][1].ACLR
ctrl_reset => registers[7][2].ACLR
ctrl_reset => registers[7][3].ACLR
ctrl_reset => registers[7][4].ACLR
ctrl_reset => registers[7][5].ACLR
ctrl_reset => registers[7][6].ACLR
ctrl_reset => registers[7][7].ACLR
ctrl_reset => registers[7][8].ACLR
ctrl_reset => registers[7][9].ACLR
ctrl_reset => registers[7][10].ACLR
ctrl_reset => registers[7][11].ACLR
ctrl_reset => registers[7][12].ACLR
ctrl_reset => registers[7][13].ACLR
ctrl_reset => registers[7][14].ACLR
ctrl_reset => registers[7][15].ACLR
ctrl_reset => registers[7][16].ACLR
ctrl_reset => registers[7][17].ACLR
ctrl_reset => registers[7][18].ACLR
ctrl_reset => registers[7][19].ACLR
ctrl_reset => registers[7][20].ACLR
ctrl_reset => registers[7][21].ACLR
ctrl_reset => registers[7][22].ACLR
ctrl_reset => registers[7][23].ACLR
ctrl_reset => registers[7][24].ACLR
ctrl_reset => registers[7][25].ACLR
ctrl_reset => registers[7][26].ACLR
ctrl_reset => registers[7][27].ACLR
ctrl_reset => registers[7][28].ACLR
ctrl_reset => registers[7][29].ACLR
ctrl_reset => registers[7][30].ACLR
ctrl_reset => registers[7][31].ACLR
ctrl_reset => registers[8][0].ACLR
ctrl_reset => registers[8][1].ACLR
ctrl_reset => registers[8][2].ACLR
ctrl_reset => registers[8][3].ACLR
ctrl_reset => registers[8][4].ACLR
ctrl_reset => registers[8][5].ACLR
ctrl_reset => registers[8][6].ACLR
ctrl_reset => registers[8][7].ACLR
ctrl_reset => registers[8][8].ACLR
ctrl_reset => registers[8][9].ACLR
ctrl_reset => registers[8][10].ACLR
ctrl_reset => registers[8][11].ACLR
ctrl_reset => registers[8][12].ACLR
ctrl_reset => registers[8][13].ACLR
ctrl_reset => registers[8][14].ACLR
ctrl_reset => registers[8][15].ACLR
ctrl_reset => registers[8][16].ACLR
ctrl_reset => registers[8][17].ACLR
ctrl_reset => registers[8][18].ACLR
ctrl_reset => registers[8][19].ACLR
ctrl_reset => registers[8][20].ACLR
ctrl_reset => registers[8][21].ACLR
ctrl_reset => registers[8][22].ACLR
ctrl_reset => registers[8][23].ACLR
ctrl_reset => registers[8][24].ACLR
ctrl_reset => registers[8][25].ACLR
ctrl_reset => registers[8][26].ACLR
ctrl_reset => registers[8][27].ACLR
ctrl_reset => registers[8][28].ACLR
ctrl_reset => registers[8][29].ACLR
ctrl_reset => registers[8][30].ACLR
ctrl_reset => registers[8][31].ACLR
ctrl_reset => registers[9][0].ACLR
ctrl_reset => registers[9][1].ACLR
ctrl_reset => registers[9][2].ACLR
ctrl_reset => registers[9][3].ACLR
ctrl_reset => registers[9][4].ACLR
ctrl_reset => registers[9][5].ACLR
ctrl_reset => registers[9][6].ACLR
ctrl_reset => registers[9][7].ACLR
ctrl_reset => registers[9][8].ACLR
ctrl_reset => registers[9][9].ACLR
ctrl_reset => registers[9][10].ACLR
ctrl_reset => registers[9][11].ACLR
ctrl_reset => registers[9][12].ACLR
ctrl_reset => registers[9][13].ACLR
ctrl_reset => registers[9][14].ACLR
ctrl_reset => registers[9][15].ACLR
ctrl_reset => registers[9][16].ACLR
ctrl_reset => registers[9][17].ACLR
ctrl_reset => registers[9][18].ACLR
ctrl_reset => registers[9][19].ACLR
ctrl_reset => registers[9][20].ACLR
ctrl_reset => registers[9][21].ACLR
ctrl_reset => registers[9][22].ACLR
ctrl_reset => registers[9][23].ACLR
ctrl_reset => registers[9][24].ACLR
ctrl_reset => registers[9][25].ACLR
ctrl_reset => registers[9][26].ACLR
ctrl_reset => registers[9][27].ACLR
ctrl_reset => registers[9][28].ACLR
ctrl_reset => registers[9][29].ACLR
ctrl_reset => registers[9][30].ACLR
ctrl_reset => registers[9][31].ACLR
ctrl_reset => registers[10][0].ACLR
ctrl_reset => registers[10][1].ACLR
ctrl_reset => registers[10][2].ACLR
ctrl_reset => registers[10][3].ACLR
ctrl_reset => registers[10][4].ACLR
ctrl_reset => registers[10][5].ACLR
ctrl_reset => registers[10][6].ACLR
ctrl_reset => registers[10][7].ACLR
ctrl_reset => registers[10][8].ACLR
ctrl_reset => registers[10][9].ACLR
ctrl_reset => registers[10][10].ACLR
ctrl_reset => registers[10][11].ACLR
ctrl_reset => registers[10][12].ACLR
ctrl_reset => registers[10][13].ACLR
ctrl_reset => registers[10][14].ACLR
ctrl_reset => registers[10][15].ACLR
ctrl_reset => registers[10][16].ACLR
ctrl_reset => registers[10][17].ACLR
ctrl_reset => registers[10][18].ACLR
ctrl_reset => registers[10][19].ACLR
ctrl_reset => registers[10][20].ACLR
ctrl_reset => registers[10][21].ACLR
ctrl_reset => registers[10][22].ACLR
ctrl_reset => registers[10][23].ACLR
ctrl_reset => registers[10][24].ACLR
ctrl_reset => registers[10][25].ACLR
ctrl_reset => registers[10][26].ACLR
ctrl_reset => registers[10][27].ACLR
ctrl_reset => registers[10][28].ACLR
ctrl_reset => registers[10][29].ACLR
ctrl_reset => registers[10][30].ACLR
ctrl_reset => registers[10][31].ACLR
ctrl_reset => registers[11][0].ACLR
ctrl_reset => registers[11][1].ACLR
ctrl_reset => registers[11][2].ACLR
ctrl_reset => registers[11][3].ACLR
ctrl_reset => registers[11][4].ACLR
ctrl_reset => registers[11][5].ACLR
ctrl_reset => registers[11][6].ACLR
ctrl_reset => registers[11][7].ACLR
ctrl_reset => registers[11][8].ACLR
ctrl_reset => registers[11][9].ACLR
ctrl_reset => registers[11][10].ACLR
ctrl_reset => registers[11][11].ACLR
ctrl_reset => registers[11][12].ACLR
ctrl_reset => registers[11][13].ACLR
ctrl_reset => registers[11][14].ACLR
ctrl_reset => registers[11][15].ACLR
ctrl_reset => registers[11][16].ACLR
ctrl_reset => registers[11][17].ACLR
ctrl_reset => registers[11][18].ACLR
ctrl_reset => registers[11][19].ACLR
ctrl_reset => registers[11][20].ACLR
ctrl_reset => registers[11][21].ACLR
ctrl_reset => registers[11][22].ACLR
ctrl_reset => registers[11][23].ACLR
ctrl_reset => registers[11][24].ACLR
ctrl_reset => registers[11][25].ACLR
ctrl_reset => registers[11][26].ACLR
ctrl_reset => registers[11][27].ACLR
ctrl_reset => registers[11][28].ACLR
ctrl_reset => registers[11][29].ACLR
ctrl_reset => registers[11][30].ACLR
ctrl_reset => registers[11][31].ACLR
ctrl_reset => registers[12][0].ACLR
ctrl_reset => registers[12][1].ACLR
ctrl_reset => registers[12][2].ACLR
ctrl_reset => registers[12][3].ACLR
ctrl_reset => registers[12][4].ACLR
ctrl_reset => registers[12][5].ACLR
ctrl_reset => registers[12][6].ACLR
ctrl_reset => registers[12][7].ACLR
ctrl_reset => registers[12][8].ACLR
ctrl_reset => registers[12][9].ACLR
ctrl_reset => registers[12][10].ACLR
ctrl_reset => registers[12][11].ACLR
ctrl_reset => registers[12][12].ACLR
ctrl_reset => registers[12][13].ACLR
ctrl_reset => registers[12][14].ACLR
ctrl_reset => registers[12][15].ACLR
ctrl_reset => registers[12][16].ACLR
ctrl_reset => registers[12][17].ACLR
ctrl_reset => registers[12][18].ACLR
ctrl_reset => registers[12][19].ACLR
ctrl_reset => registers[12][20].ACLR
ctrl_reset => registers[12][21].ACLR
ctrl_reset => registers[12][22].ACLR
ctrl_reset => registers[12][23].ACLR
ctrl_reset => registers[12][24].ACLR
ctrl_reset => registers[12][25].ACLR
ctrl_reset => registers[12][26].ACLR
ctrl_reset => registers[12][27].ACLR
ctrl_reset => registers[12][28].ACLR
ctrl_reset => registers[12][29].ACLR
ctrl_reset => registers[12][30].ACLR
ctrl_reset => registers[12][31].ACLR
ctrl_reset => registers[13][0].ACLR
ctrl_reset => registers[13][1].ACLR
ctrl_reset => registers[13][2].ACLR
ctrl_reset => registers[13][3].ACLR
ctrl_reset => registers[13][4].ACLR
ctrl_reset => registers[13][5].ACLR
ctrl_reset => registers[13][6].ACLR
ctrl_reset => registers[13][7].ACLR
ctrl_reset => registers[13][8].ACLR
ctrl_reset => registers[13][9].ACLR
ctrl_reset => registers[13][10].ACLR
ctrl_reset => registers[13][11].ACLR
ctrl_reset => registers[13][12].ACLR
ctrl_reset => registers[13][13].ACLR
ctrl_reset => registers[13][14].ACLR
ctrl_reset => registers[13][15].ACLR
ctrl_reset => registers[13][16].ACLR
ctrl_reset => registers[13][17].ACLR
ctrl_reset => registers[13][18].ACLR
ctrl_reset => registers[13][19].ACLR
ctrl_reset => registers[13][20].ACLR
ctrl_reset => registers[13][21].ACLR
ctrl_reset => registers[13][22].ACLR
ctrl_reset => registers[13][23].ACLR
ctrl_reset => registers[13][24].ACLR
ctrl_reset => registers[13][25].ACLR
ctrl_reset => registers[13][26].ACLR
ctrl_reset => registers[13][27].ACLR
ctrl_reset => registers[13][28].ACLR
ctrl_reset => registers[13][29].ACLR
ctrl_reset => registers[13][30].ACLR
ctrl_reset => registers[13][31].ACLR
ctrl_reset => registers[14][0].ACLR
ctrl_reset => registers[14][1].ACLR
ctrl_reset => registers[14][2].ACLR
ctrl_reset => registers[14][3].ACLR
ctrl_reset => registers[14][4].ACLR
ctrl_reset => registers[14][5].ACLR
ctrl_reset => registers[14][6].ACLR
ctrl_reset => registers[14][7].ACLR
ctrl_reset => registers[14][8].ACLR
ctrl_reset => registers[14][9].ACLR
ctrl_reset => registers[14][10].ACLR
ctrl_reset => registers[14][11].ACLR
ctrl_reset => registers[14][12].ACLR
ctrl_reset => registers[14][13].ACLR
ctrl_reset => registers[14][14].ACLR
ctrl_reset => registers[14][15].ACLR
ctrl_reset => registers[14][16].ACLR
ctrl_reset => registers[14][17].ACLR
ctrl_reset => registers[14][18].ACLR
ctrl_reset => registers[14][19].ACLR
ctrl_reset => registers[14][20].ACLR
ctrl_reset => registers[14][21].ACLR
ctrl_reset => registers[14][22].ACLR
ctrl_reset => registers[14][23].ACLR
ctrl_reset => registers[14][24].ACLR
ctrl_reset => registers[14][25].ACLR
ctrl_reset => registers[14][26].ACLR
ctrl_reset => registers[14][27].ACLR
ctrl_reset => registers[14][28].ACLR
ctrl_reset => registers[14][29].ACLR
ctrl_reset => registers[14][30].ACLR
ctrl_reset => registers[14][31].ACLR
ctrl_reset => registers[15][0].ACLR
ctrl_reset => registers[15][1].ACLR
ctrl_reset => registers[15][2].ACLR
ctrl_reset => registers[15][3].ACLR
ctrl_reset => registers[15][4].ACLR
ctrl_reset => registers[15][5].ACLR
ctrl_reset => registers[15][6].ACLR
ctrl_reset => registers[15][7].ACLR
ctrl_reset => registers[15][8].ACLR
ctrl_reset => registers[15][9].ACLR
ctrl_reset => registers[15][10].ACLR
ctrl_reset => registers[15][11].ACLR
ctrl_reset => registers[15][12].ACLR
ctrl_reset => registers[15][13].ACLR
ctrl_reset => registers[15][14].ACLR
ctrl_reset => registers[15][15].ACLR
ctrl_reset => registers[15][16].ACLR
ctrl_reset => registers[15][17].ACLR
ctrl_reset => registers[15][18].ACLR
ctrl_reset => registers[15][19].ACLR
ctrl_reset => registers[15][20].ACLR
ctrl_reset => registers[15][21].ACLR
ctrl_reset => registers[15][22].ACLR
ctrl_reset => registers[15][23].ACLR
ctrl_reset => registers[15][24].ACLR
ctrl_reset => registers[15][25].ACLR
ctrl_reset => registers[15][26].ACLR
ctrl_reset => registers[15][27].ACLR
ctrl_reset => registers[15][28].ACLR
ctrl_reset => registers[15][29].ACLR
ctrl_reset => registers[15][30].ACLR
ctrl_reset => registers[15][31].ACLR
ctrl_reset => registers[16][0].ACLR
ctrl_reset => registers[16][1].ACLR
ctrl_reset => registers[16][2].ACLR
ctrl_reset => registers[16][3].ACLR
ctrl_reset => registers[16][4].ACLR
ctrl_reset => registers[16][5].ACLR
ctrl_reset => registers[16][6].ACLR
ctrl_reset => registers[16][7].ACLR
ctrl_reset => registers[16][8].ACLR
ctrl_reset => registers[16][9].ACLR
ctrl_reset => registers[16][10].ACLR
ctrl_reset => registers[16][11].ACLR
ctrl_reset => registers[16][12].ACLR
ctrl_reset => registers[16][13].ACLR
ctrl_reset => registers[16][14].ACLR
ctrl_reset => registers[16][15].ACLR
ctrl_reset => registers[16][16].ACLR
ctrl_reset => registers[16][17].ACLR
ctrl_reset => registers[16][18].ACLR
ctrl_reset => registers[16][19].ACLR
ctrl_reset => registers[16][20].ACLR
ctrl_reset => registers[16][21].ACLR
ctrl_reset => registers[16][22].ACLR
ctrl_reset => registers[16][23].ACLR
ctrl_reset => registers[16][24].ACLR
ctrl_reset => registers[16][25].ACLR
ctrl_reset => registers[16][26].ACLR
ctrl_reset => registers[16][27].ACLR
ctrl_reset => registers[16][28].ACLR
ctrl_reset => registers[16][29].ACLR
ctrl_reset => registers[16][30].ACLR
ctrl_reset => registers[16][31].ACLR
ctrl_reset => registers[17][0].ACLR
ctrl_reset => registers[17][1].ACLR
ctrl_reset => registers[17][2].ACLR
ctrl_reset => registers[17][3].ACLR
ctrl_reset => registers[17][4].ACLR
ctrl_reset => registers[17][5].ACLR
ctrl_reset => registers[17][6].ACLR
ctrl_reset => registers[17][7].ACLR
ctrl_reset => registers[17][8].ACLR
ctrl_reset => registers[17][9].ACLR
ctrl_reset => registers[17][10].ACLR
ctrl_reset => registers[17][11].ACLR
ctrl_reset => registers[17][12].ACLR
ctrl_reset => registers[17][13].ACLR
ctrl_reset => registers[17][14].ACLR
ctrl_reset => registers[17][15].ACLR
ctrl_reset => registers[17][16].ACLR
ctrl_reset => registers[17][17].ACLR
ctrl_reset => registers[17][18].ACLR
ctrl_reset => registers[17][19].ACLR
ctrl_reset => registers[17][20].ACLR
ctrl_reset => registers[17][21].ACLR
ctrl_reset => registers[17][22].ACLR
ctrl_reset => registers[17][23].ACLR
ctrl_reset => registers[17][24].ACLR
ctrl_reset => registers[17][25].ACLR
ctrl_reset => registers[17][26].ACLR
ctrl_reset => registers[17][27].ACLR
ctrl_reset => registers[17][28].ACLR
ctrl_reset => registers[17][29].ACLR
ctrl_reset => registers[17][30].ACLR
ctrl_reset => registers[17][31].ACLR
ctrl_reset => registers[18][0].ACLR
ctrl_reset => registers[18][1].ACLR
ctrl_reset => registers[18][2].ACLR
ctrl_reset => registers[18][3].ACLR
ctrl_reset => registers[18][4].ACLR
ctrl_reset => registers[18][5].ACLR
ctrl_reset => registers[18][6].ACLR
ctrl_reset => registers[18][7].ACLR
ctrl_reset => registers[18][8].ACLR
ctrl_reset => registers[18][9].ACLR
ctrl_reset => registers[18][10].ACLR
ctrl_reset => registers[18][11].ACLR
ctrl_reset => registers[18][12].ACLR
ctrl_reset => registers[18][13].ACLR
ctrl_reset => registers[18][14].ACLR
ctrl_reset => registers[18][15].ACLR
ctrl_reset => registers[18][16].ACLR
ctrl_reset => registers[18][17].ACLR
ctrl_reset => registers[18][18].ACLR
ctrl_reset => registers[18][19].ACLR
ctrl_reset => registers[18][20].ACLR
ctrl_reset => registers[18][21].ACLR
ctrl_reset => registers[18][22].ACLR
ctrl_reset => registers[18][23].ACLR
ctrl_reset => registers[18][24].ACLR
ctrl_reset => registers[18][25].ACLR
ctrl_reset => registers[18][26].ACLR
ctrl_reset => registers[18][27].ACLR
ctrl_reset => registers[18][28].ACLR
ctrl_reset => registers[18][29].ACLR
ctrl_reset => registers[18][30].ACLR
ctrl_reset => registers[18][31].ACLR
ctrl_reset => registers[19][0].ACLR
ctrl_reset => registers[19][1].ACLR
ctrl_reset => registers[19][2].ACLR
ctrl_reset => registers[19][3].ACLR
ctrl_reset => registers[19][4].ACLR
ctrl_reset => registers[19][5].ACLR
ctrl_reset => registers[19][6].ACLR
ctrl_reset => registers[19][7].ACLR
ctrl_reset => registers[19][8].ACLR
ctrl_reset => registers[19][9].ACLR
ctrl_reset => registers[19][10].ACLR
ctrl_reset => registers[19][11].ACLR
ctrl_reset => registers[19][12].ACLR
ctrl_reset => registers[19][13].ACLR
ctrl_reset => registers[19][14].ACLR
ctrl_reset => registers[19][15].ACLR
ctrl_reset => registers[19][16].ACLR
ctrl_reset => registers[19][17].ACLR
ctrl_reset => registers[19][18].ACLR
ctrl_reset => registers[19][19].ACLR
ctrl_reset => registers[19][20].ACLR
ctrl_reset => registers[19][21].ACLR
ctrl_reset => registers[19][22].ACLR
ctrl_reset => registers[19][23].ACLR
ctrl_reset => registers[19][24].ACLR
ctrl_reset => registers[19][25].ACLR
ctrl_reset => registers[19][26].ACLR
ctrl_reset => registers[19][27].ACLR
ctrl_reset => registers[19][28].ACLR
ctrl_reset => registers[19][29].ACLR
ctrl_reset => registers[19][30].ACLR
ctrl_reset => registers[19][31].ACLR
ctrl_reset => registers[20][0].ACLR
ctrl_reset => registers[20][1].ACLR
ctrl_reset => registers[20][2].ACLR
ctrl_reset => registers[20][3].ACLR
ctrl_reset => registers[20][4].ACLR
ctrl_reset => registers[20][5].ACLR
ctrl_reset => registers[20][6].ACLR
ctrl_reset => registers[20][7].ACLR
ctrl_reset => registers[20][8].ACLR
ctrl_reset => registers[20][9].ACLR
ctrl_reset => registers[20][10].ACLR
ctrl_reset => registers[20][11].ACLR
ctrl_reset => registers[20][12].ACLR
ctrl_reset => registers[20][13].ACLR
ctrl_reset => registers[20][14].ACLR
ctrl_reset => registers[20][15].ACLR
ctrl_reset => registers[20][16].ACLR
ctrl_reset => registers[20][17].ACLR
ctrl_reset => registers[20][18].ACLR
ctrl_reset => registers[20][19].ACLR
ctrl_reset => registers[20][20].ACLR
ctrl_reset => registers[20][21].ACLR
ctrl_reset => registers[20][22].ACLR
ctrl_reset => registers[20][23].ACLR
ctrl_reset => registers[20][24].ACLR
ctrl_reset => registers[20][25].ACLR
ctrl_reset => registers[20][26].ACLR
ctrl_reset => registers[20][27].ACLR
ctrl_reset => registers[20][28].ACLR
ctrl_reset => registers[20][29].ACLR
ctrl_reset => registers[20][30].ACLR
ctrl_reset => registers[20][31].ACLR
ctrl_reset => registers[21][0].ACLR
ctrl_reset => registers[21][1].ACLR
ctrl_reset => registers[21][2].ACLR
ctrl_reset => registers[21][3].ACLR
ctrl_reset => registers[21][4].ACLR
ctrl_reset => registers[21][5].ACLR
ctrl_reset => registers[21][6].ACLR
ctrl_reset => registers[21][7].ACLR
ctrl_reset => registers[21][8].ACLR
ctrl_reset => registers[21][9].ACLR
ctrl_reset => registers[21][10].ACLR
ctrl_reset => registers[21][11].ACLR
ctrl_reset => registers[21][12].ACLR
ctrl_reset => registers[21][13].ACLR
ctrl_reset => registers[21][14].ACLR
ctrl_reset => registers[21][15].ACLR
ctrl_reset => registers[21][16].ACLR
ctrl_reset => registers[21][17].ACLR
ctrl_reset => registers[21][18].ACLR
ctrl_reset => registers[21][19].ACLR
ctrl_reset => registers[21][20].ACLR
ctrl_reset => registers[21][21].ACLR
ctrl_reset => registers[21][22].ACLR
ctrl_reset => registers[21][23].ACLR
ctrl_reset => registers[21][24].ACLR
ctrl_reset => registers[21][25].ACLR
ctrl_reset => registers[21][26].ACLR
ctrl_reset => registers[21][27].ACLR
ctrl_reset => registers[21][28].ACLR
ctrl_reset => registers[21][29].ACLR
ctrl_reset => registers[21][30].ACLR
ctrl_reset => registers[21][31].ACLR
ctrl_reset => registers[22][0].ACLR
ctrl_reset => registers[22][1].ACLR
ctrl_reset => registers[22][2].ACLR
ctrl_reset => registers[22][3].ACLR
ctrl_reset => registers[22][4].ACLR
ctrl_reset => registers[22][5].ACLR
ctrl_reset => registers[22][6].ACLR
ctrl_reset => registers[22][7].ACLR
ctrl_reset => registers[22][8].ACLR
ctrl_reset => registers[22][9].ACLR
ctrl_reset => registers[22][10].ACLR
ctrl_reset => registers[22][11].ACLR
ctrl_reset => registers[22][12].ACLR
ctrl_reset => registers[22][13].ACLR
ctrl_reset => registers[22][14].ACLR
ctrl_reset => registers[22][15].ACLR
ctrl_reset => registers[22][16].ACLR
ctrl_reset => registers[22][17].ACLR
ctrl_reset => registers[22][18].ACLR
ctrl_reset => registers[22][19].ACLR
ctrl_reset => registers[22][20].ACLR
ctrl_reset => registers[22][21].ACLR
ctrl_reset => registers[22][22].ACLR
ctrl_reset => registers[22][23].ACLR
ctrl_reset => registers[22][24].ACLR
ctrl_reset => registers[22][25].ACLR
ctrl_reset => registers[22][26].ACLR
ctrl_reset => registers[22][27].ACLR
ctrl_reset => registers[22][28].ACLR
ctrl_reset => registers[22][29].ACLR
ctrl_reset => registers[22][30].ACLR
ctrl_reset => registers[22][31].ACLR
ctrl_reset => registers[23][0].ACLR
ctrl_reset => registers[23][1].ACLR
ctrl_reset => registers[23][2].ACLR
ctrl_reset => registers[23][3].ACLR
ctrl_reset => registers[23][4].ACLR
ctrl_reset => registers[23][5].ACLR
ctrl_reset => registers[23][6].ACLR
ctrl_reset => registers[23][7].ACLR
ctrl_reset => registers[23][8].ACLR
ctrl_reset => registers[23][9].ACLR
ctrl_reset => registers[23][10].ACLR
ctrl_reset => registers[23][11].ACLR
ctrl_reset => registers[23][12].ACLR
ctrl_reset => registers[23][13].ACLR
ctrl_reset => registers[23][14].ACLR
ctrl_reset => registers[23][15].ACLR
ctrl_reset => registers[23][16].ACLR
ctrl_reset => registers[23][17].ACLR
ctrl_reset => registers[23][18].ACLR
ctrl_reset => registers[23][19].ACLR
ctrl_reset => registers[23][20].ACLR
ctrl_reset => registers[23][21].ACLR
ctrl_reset => registers[23][22].ACLR
ctrl_reset => registers[23][23].ACLR
ctrl_reset => registers[23][24].ACLR
ctrl_reset => registers[23][25].ACLR
ctrl_reset => registers[23][26].ACLR
ctrl_reset => registers[23][27].ACLR
ctrl_reset => registers[23][28].ACLR
ctrl_reset => registers[23][29].ACLR
ctrl_reset => registers[23][30].ACLR
ctrl_reset => registers[23][31].ACLR
ctrl_reset => registers[24][0].ACLR
ctrl_reset => registers[24][1].ACLR
ctrl_reset => registers[24][2].ACLR
ctrl_reset => registers[24][3].ACLR
ctrl_reset => registers[24][4].ACLR
ctrl_reset => registers[24][5].ACLR
ctrl_reset => registers[24][6].ACLR
ctrl_reset => registers[24][7].ACLR
ctrl_reset => registers[24][8].ACLR
ctrl_reset => registers[24][9].ACLR
ctrl_reset => registers[24][10].ACLR
ctrl_reset => registers[24][11].ACLR
ctrl_reset => registers[24][12].ACLR
ctrl_reset => registers[24][13].ACLR
ctrl_reset => registers[24][14].ACLR
ctrl_reset => registers[24][15].ACLR
ctrl_reset => registers[24][16].ACLR
ctrl_reset => registers[24][17].ACLR
ctrl_reset => registers[24][18].ACLR
ctrl_reset => registers[24][19].ACLR
ctrl_reset => registers[24][20].ACLR
ctrl_reset => registers[24][21].ACLR
ctrl_reset => registers[24][22].ACLR
ctrl_reset => registers[24][23].ACLR
ctrl_reset => registers[24][24].ACLR
ctrl_reset => registers[24][25].ACLR
ctrl_reset => registers[24][26].ACLR
ctrl_reset => registers[24][27].ACLR
ctrl_reset => registers[24][28].ACLR
ctrl_reset => registers[24][29].ACLR
ctrl_reset => registers[24][30].ACLR
ctrl_reset => registers[24][31].ACLR
ctrl_reset => registers[25][0].ACLR
ctrl_reset => registers[25][1].ACLR
ctrl_reset => registers[25][2].ACLR
ctrl_reset => registers[25][3].ACLR
ctrl_reset => registers[25][4].ACLR
ctrl_reset => registers[25][5].ACLR
ctrl_reset => registers[25][6].ACLR
ctrl_reset => registers[25][7].ACLR
ctrl_reset => registers[25][8].ACLR
ctrl_reset => registers[25][9].ACLR
ctrl_reset => registers[25][10].ACLR
ctrl_reset => registers[25][11].ACLR
ctrl_reset => registers[25][12].ACLR
ctrl_reset => registers[25][13].ACLR
ctrl_reset => registers[25][14].ACLR
ctrl_reset => registers[25][15].ACLR
ctrl_reset => registers[25][16].ACLR
ctrl_reset => registers[25][17].ACLR
ctrl_reset => registers[25][18].ACLR
ctrl_reset => registers[25][19].ACLR
ctrl_reset => registers[25][20].ACLR
ctrl_reset => registers[25][21].ACLR
ctrl_reset => registers[25][22].ACLR
ctrl_reset => registers[25][23].ACLR
ctrl_reset => registers[25][24].ACLR
ctrl_reset => registers[25][25].ACLR
ctrl_reset => registers[25][26].ACLR
ctrl_reset => registers[25][27].ACLR
ctrl_reset => registers[25][28].ACLR
ctrl_reset => registers[25][29].ACLR
ctrl_reset => registers[25][30].ACLR
ctrl_reset => registers[25][31].ACLR
ctrl_reset => registers[26][0].ACLR
ctrl_reset => registers[26][1].ACLR
ctrl_reset => registers[26][2].ACLR
ctrl_reset => registers[26][3].ACLR
ctrl_reset => registers[26][4].ACLR
ctrl_reset => registers[26][5].ACLR
ctrl_reset => registers[26][6].ACLR
ctrl_reset => registers[26][7].ACLR
ctrl_reset => registers[26][8].ACLR
ctrl_reset => registers[26][9].ACLR
ctrl_reset => registers[26][10].ACLR
ctrl_reset => registers[26][11].ACLR
ctrl_reset => registers[26][12].ACLR
ctrl_reset => registers[26][13].ACLR
ctrl_reset => registers[26][14].ACLR
ctrl_reset => registers[26][15].ACLR
ctrl_reset => registers[26][16].ACLR
ctrl_reset => registers[26][17].ACLR
ctrl_reset => registers[26][18].ACLR
ctrl_reset => registers[26][19].ACLR
ctrl_reset => registers[26][20].ACLR
ctrl_reset => registers[26][21].ACLR
ctrl_reset => registers[26][22].ACLR
ctrl_reset => registers[26][23].ACLR
ctrl_reset => registers[26][24].ACLR
ctrl_reset => registers[26][25].ACLR
ctrl_reset => registers[26][26].ACLR
ctrl_reset => registers[26][27].ACLR
ctrl_reset => registers[26][28].ACLR
ctrl_reset => registers[26][29].ACLR
ctrl_reset => registers[26][30].ACLR
ctrl_reset => registers[26][31].ACLR
ctrl_reset => registers[27][0].ACLR
ctrl_reset => registers[27][1].ACLR
ctrl_reset => registers[27][2].ACLR
ctrl_reset => registers[27][3].ACLR
ctrl_reset => registers[27][4].ACLR
ctrl_reset => registers[27][5].ACLR
ctrl_reset => registers[27][6].ACLR
ctrl_reset => registers[27][7].ACLR
ctrl_reset => registers[27][8].ACLR
ctrl_reset => registers[27][9].ACLR
ctrl_reset => registers[27][10].ACLR
ctrl_reset => registers[27][11].ACLR
ctrl_reset => registers[27][12].ACLR
ctrl_reset => registers[27][13].ACLR
ctrl_reset => registers[27][14].ACLR
ctrl_reset => registers[27][15].ACLR
ctrl_reset => registers[27][16].ACLR
ctrl_reset => registers[27][17].ACLR
ctrl_reset => registers[27][18].ACLR
ctrl_reset => registers[27][19].ACLR
ctrl_reset => registers[27][20].ACLR
ctrl_reset => registers[27][21].ACLR
ctrl_reset => registers[27][22].ACLR
ctrl_reset => registers[27][23].ACLR
ctrl_reset => registers[27][24].ACLR
ctrl_reset => registers[27][25].ACLR
ctrl_reset => registers[27][26].ACLR
ctrl_reset => registers[27][27].ACLR
ctrl_reset => registers[27][28].ACLR
ctrl_reset => registers[27][29].ACLR
ctrl_reset => registers[27][30].ACLR
ctrl_reset => registers[27][31].ACLR
ctrl_reset => registers[28][0].ACLR
ctrl_reset => registers[28][1].ACLR
ctrl_reset => registers[28][2].ACLR
ctrl_reset => registers[28][3].ACLR
ctrl_reset => registers[28][4].ACLR
ctrl_reset => registers[28][5].ACLR
ctrl_reset => registers[28][6].ACLR
ctrl_reset => registers[28][7].ACLR
ctrl_reset => registers[28][8].ACLR
ctrl_reset => registers[28][9].ACLR
ctrl_reset => registers[28][10].ACLR
ctrl_reset => registers[28][11].ACLR
ctrl_reset => registers[28][12].ACLR
ctrl_reset => registers[28][13].ACLR
ctrl_reset => registers[28][14].ACLR
ctrl_reset => registers[28][15].ACLR
ctrl_reset => registers[28][16].ACLR
ctrl_reset => registers[28][17].ACLR
ctrl_reset => registers[28][18].ACLR
ctrl_reset => registers[28][19].ACLR
ctrl_reset => registers[28][20].ACLR
ctrl_reset => registers[28][21].ACLR
ctrl_reset => registers[28][22].ACLR
ctrl_reset => registers[28][23].ACLR
ctrl_reset => registers[28][24].ACLR
ctrl_reset => registers[28][25].ACLR
ctrl_reset => registers[28][26].ACLR
ctrl_reset => registers[28][27].ACLR
ctrl_reset => registers[28][28].ACLR
ctrl_reset => registers[28][29].ACLR
ctrl_reset => registers[28][30].ACLR
ctrl_reset => registers[28][31].ACLR
ctrl_reset => registers[29][0].ACLR
ctrl_reset => registers[29][1].ACLR
ctrl_reset => registers[29][2].ACLR
ctrl_reset => registers[29][3].ACLR
ctrl_reset => registers[29][4].ACLR
ctrl_reset => registers[29][5].ACLR
ctrl_reset => registers[29][6].ACLR
ctrl_reset => registers[29][7].ACLR
ctrl_reset => registers[29][8].ACLR
ctrl_reset => registers[29][9].ACLR
ctrl_reset => registers[29][10].ACLR
ctrl_reset => registers[29][11].ACLR
ctrl_reset => registers[29][12].ACLR
ctrl_reset => registers[29][13].ACLR
ctrl_reset => registers[29][14].ACLR
ctrl_reset => registers[29][15].ACLR
ctrl_reset => registers[29][16].ACLR
ctrl_reset => registers[29][17].ACLR
ctrl_reset => registers[29][18].ACLR
ctrl_reset => registers[29][19].ACLR
ctrl_reset => registers[29][20].ACLR
ctrl_reset => registers[29][21].ACLR
ctrl_reset => registers[29][22].ACLR
ctrl_reset => registers[29][23].ACLR
ctrl_reset => registers[29][24].ACLR
ctrl_reset => registers[29][25].ACLR
ctrl_reset => registers[29][26].ACLR
ctrl_reset => registers[29][27].ACLR
ctrl_reset => registers[29][28].ACLR
ctrl_reset => registers[29][29].ACLR
ctrl_reset => registers[29][30].ACLR
ctrl_reset => registers[29][31].ACLR
ctrl_reset => registers[30][0].ACLR
ctrl_reset => registers[30][1].ACLR
ctrl_reset => registers[30][2].ACLR
ctrl_reset => registers[30][3].ACLR
ctrl_reset => registers[30][4].ACLR
ctrl_reset => registers[30][5].ACLR
ctrl_reset => registers[30][6].ACLR
ctrl_reset => registers[30][7].ACLR
ctrl_reset => registers[30][8].ACLR
ctrl_reset => registers[30][9].ACLR
ctrl_reset => registers[30][10].ACLR
ctrl_reset => registers[30][11].ACLR
ctrl_reset => registers[30][12].ACLR
ctrl_reset => registers[30][13].ACLR
ctrl_reset => registers[30][14].ACLR
ctrl_reset => registers[30][15].ACLR
ctrl_reset => registers[30][16].ACLR
ctrl_reset => registers[30][17].ACLR
ctrl_reset => registers[30][18].ACLR
ctrl_reset => registers[30][19].ACLR
ctrl_reset => registers[30][20].ACLR
ctrl_reset => registers[30][21].ACLR
ctrl_reset => registers[30][22].ACLR
ctrl_reset => registers[30][23].ACLR
ctrl_reset => registers[30][24].ACLR
ctrl_reset => registers[30][25].ACLR
ctrl_reset => registers[30][26].ACLR
ctrl_reset => registers[30][27].ACLR
ctrl_reset => registers[30][28].ACLR
ctrl_reset => registers[30][29].ACLR
ctrl_reset => registers[30][30].ACLR
ctrl_reset => registers[30][31].ACLR
ctrl_reset => registers[31][0].ACLR
ctrl_reset => registers[31][1].ACLR
ctrl_reset => registers[31][2].ACLR
ctrl_reset => registers[31][3].ACLR
ctrl_reset => registers[31][4].ACLR
ctrl_reset => registers[31][5].ACLR
ctrl_reset => registers[31][6].ACLR
ctrl_reset => registers[31][7].ACLR
ctrl_reset => registers[31][8].ACLR
ctrl_reset => registers[31][9].ACLR
ctrl_reset => registers[31][10].ACLR
ctrl_reset => registers[31][11].ACLR
ctrl_reset => registers[31][12].ACLR
ctrl_reset => registers[31][13].ACLR
ctrl_reset => registers[31][14].ACLR
ctrl_reset => registers[31][15].ACLR
ctrl_reset => registers[31][16].ACLR
ctrl_reset => registers[31][17].ACLR
ctrl_reset => registers[31][18].ACLR
ctrl_reset => registers[31][19].ACLR
ctrl_reset => registers[31][20].ACLR
ctrl_reset => registers[31][21].ACLR
ctrl_reset => registers[31][22].ACLR
ctrl_reset => registers[31][23].ACLR
ctrl_reset => registers[31][24].ACLR
ctrl_reset => registers[31][25].ACLR
ctrl_reset => registers[31][26].ACLR
ctrl_reset => registers[31][27].ACLR
ctrl_reset => registers[31][28].ACLR
ctrl_reset => registers[31][29].ACLR
ctrl_reset => registers[31][30].ACLR
ctrl_reset => registers[31][31].ACLR
ctrl_writeReg[0] => Decoder0.IN4
ctrl_writeReg[0] => Equal1.IN4
ctrl_writeReg[0] => Equal2.IN4
ctrl_writeReg[0] => Equal0.IN4
ctrl_writeReg[1] => Decoder0.IN3
ctrl_writeReg[1] => Equal1.IN3
ctrl_writeReg[1] => Equal2.IN3
ctrl_writeReg[1] => Equal0.IN3
ctrl_writeReg[2] => Decoder0.IN2
ctrl_writeReg[2] => Equal1.IN2
ctrl_writeReg[2] => Equal2.IN2
ctrl_writeReg[2] => Equal0.IN2
ctrl_writeReg[3] => Decoder0.IN1
ctrl_writeReg[3] => Equal1.IN1
ctrl_writeReg[3] => Equal2.IN1
ctrl_writeReg[3] => Equal0.IN1
ctrl_writeReg[4] => Decoder0.IN0
ctrl_writeReg[4] => Equal1.IN0
ctrl_writeReg[4] => Equal2.IN0
ctrl_writeReg[4] => Equal0.IN0
ctrl_readRegA[0] => Equal1.IN9
ctrl_readRegA[0] => Mux0.IN4
ctrl_readRegA[0] => Mux1.IN4
ctrl_readRegA[0] => Mux2.IN4
ctrl_readRegA[0] => Mux3.IN4
ctrl_readRegA[0] => Mux4.IN4
ctrl_readRegA[0] => Mux5.IN4
ctrl_readRegA[0] => Mux6.IN4
ctrl_readRegA[0] => Mux7.IN4
ctrl_readRegA[0] => Mux8.IN4
ctrl_readRegA[0] => Mux9.IN4
ctrl_readRegA[0] => Mux10.IN4
ctrl_readRegA[0] => Mux11.IN4
ctrl_readRegA[0] => Mux12.IN4
ctrl_readRegA[0] => Mux13.IN4
ctrl_readRegA[0] => Mux14.IN4
ctrl_readRegA[0] => Mux15.IN4
ctrl_readRegA[0] => Mux16.IN4
ctrl_readRegA[0] => Mux17.IN4
ctrl_readRegA[0] => Mux18.IN4
ctrl_readRegA[0] => Mux19.IN4
ctrl_readRegA[0] => Mux20.IN4
ctrl_readRegA[0] => Mux21.IN4
ctrl_readRegA[0] => Mux22.IN4
ctrl_readRegA[0] => Mux23.IN4
ctrl_readRegA[0] => Mux24.IN4
ctrl_readRegA[0] => Mux25.IN4
ctrl_readRegA[0] => Mux26.IN4
ctrl_readRegA[0] => Mux27.IN4
ctrl_readRegA[0] => Mux28.IN4
ctrl_readRegA[0] => Mux29.IN4
ctrl_readRegA[0] => Mux30.IN4
ctrl_readRegA[0] => Mux31.IN4
ctrl_readRegA[1] => Equal1.IN8
ctrl_readRegA[1] => Mux0.IN3
ctrl_readRegA[1] => Mux1.IN3
ctrl_readRegA[1] => Mux2.IN3
ctrl_readRegA[1] => Mux3.IN3
ctrl_readRegA[1] => Mux4.IN3
ctrl_readRegA[1] => Mux5.IN3
ctrl_readRegA[1] => Mux6.IN3
ctrl_readRegA[1] => Mux7.IN3
ctrl_readRegA[1] => Mux8.IN3
ctrl_readRegA[1] => Mux9.IN3
ctrl_readRegA[1] => Mux10.IN3
ctrl_readRegA[1] => Mux11.IN3
ctrl_readRegA[1] => Mux12.IN3
ctrl_readRegA[1] => Mux13.IN3
ctrl_readRegA[1] => Mux14.IN3
ctrl_readRegA[1] => Mux15.IN3
ctrl_readRegA[1] => Mux16.IN3
ctrl_readRegA[1] => Mux17.IN3
ctrl_readRegA[1] => Mux18.IN3
ctrl_readRegA[1] => Mux19.IN3
ctrl_readRegA[1] => Mux20.IN3
ctrl_readRegA[1] => Mux21.IN3
ctrl_readRegA[1] => Mux22.IN3
ctrl_readRegA[1] => Mux23.IN3
ctrl_readRegA[1] => Mux24.IN3
ctrl_readRegA[1] => Mux25.IN3
ctrl_readRegA[1] => Mux26.IN3
ctrl_readRegA[1] => Mux27.IN3
ctrl_readRegA[1] => Mux28.IN3
ctrl_readRegA[1] => Mux29.IN3
ctrl_readRegA[1] => Mux30.IN3
ctrl_readRegA[1] => Mux31.IN3
ctrl_readRegA[2] => Equal1.IN7
ctrl_readRegA[2] => Mux0.IN2
ctrl_readRegA[2] => Mux1.IN2
ctrl_readRegA[2] => Mux2.IN2
ctrl_readRegA[2] => Mux3.IN2
ctrl_readRegA[2] => Mux4.IN2
ctrl_readRegA[2] => Mux5.IN2
ctrl_readRegA[2] => Mux6.IN2
ctrl_readRegA[2] => Mux7.IN2
ctrl_readRegA[2] => Mux8.IN2
ctrl_readRegA[2] => Mux9.IN2
ctrl_readRegA[2] => Mux10.IN2
ctrl_readRegA[2] => Mux11.IN2
ctrl_readRegA[2] => Mux12.IN2
ctrl_readRegA[2] => Mux13.IN2
ctrl_readRegA[2] => Mux14.IN2
ctrl_readRegA[2] => Mux15.IN2
ctrl_readRegA[2] => Mux16.IN2
ctrl_readRegA[2] => Mux17.IN2
ctrl_readRegA[2] => Mux18.IN2
ctrl_readRegA[2] => Mux19.IN2
ctrl_readRegA[2] => Mux20.IN2
ctrl_readRegA[2] => Mux21.IN2
ctrl_readRegA[2] => Mux22.IN2
ctrl_readRegA[2] => Mux23.IN2
ctrl_readRegA[2] => Mux24.IN2
ctrl_readRegA[2] => Mux25.IN2
ctrl_readRegA[2] => Mux26.IN2
ctrl_readRegA[2] => Mux27.IN2
ctrl_readRegA[2] => Mux28.IN2
ctrl_readRegA[2] => Mux29.IN2
ctrl_readRegA[2] => Mux30.IN2
ctrl_readRegA[2] => Mux31.IN2
ctrl_readRegA[3] => Equal1.IN6
ctrl_readRegA[3] => Mux0.IN1
ctrl_readRegA[3] => Mux1.IN1
ctrl_readRegA[3] => Mux2.IN1
ctrl_readRegA[3] => Mux3.IN1
ctrl_readRegA[3] => Mux4.IN1
ctrl_readRegA[3] => Mux5.IN1
ctrl_readRegA[3] => Mux6.IN1
ctrl_readRegA[3] => Mux7.IN1
ctrl_readRegA[3] => Mux8.IN1
ctrl_readRegA[3] => Mux9.IN1
ctrl_readRegA[3] => Mux10.IN1
ctrl_readRegA[3] => Mux11.IN1
ctrl_readRegA[3] => Mux12.IN1
ctrl_readRegA[3] => Mux13.IN1
ctrl_readRegA[3] => Mux14.IN1
ctrl_readRegA[3] => Mux15.IN1
ctrl_readRegA[3] => Mux16.IN1
ctrl_readRegA[3] => Mux17.IN1
ctrl_readRegA[3] => Mux18.IN1
ctrl_readRegA[3] => Mux19.IN1
ctrl_readRegA[3] => Mux20.IN1
ctrl_readRegA[3] => Mux21.IN1
ctrl_readRegA[3] => Mux22.IN1
ctrl_readRegA[3] => Mux23.IN1
ctrl_readRegA[3] => Mux24.IN1
ctrl_readRegA[3] => Mux25.IN1
ctrl_readRegA[3] => Mux26.IN1
ctrl_readRegA[3] => Mux27.IN1
ctrl_readRegA[3] => Mux28.IN1
ctrl_readRegA[3] => Mux29.IN1
ctrl_readRegA[3] => Mux30.IN1
ctrl_readRegA[3] => Mux31.IN1
ctrl_readRegA[4] => Equal1.IN5
ctrl_readRegA[4] => Mux0.IN0
ctrl_readRegA[4] => Mux1.IN0
ctrl_readRegA[4] => Mux2.IN0
ctrl_readRegA[4] => Mux3.IN0
ctrl_readRegA[4] => Mux4.IN0
ctrl_readRegA[4] => Mux5.IN0
ctrl_readRegA[4] => Mux6.IN0
ctrl_readRegA[4] => Mux7.IN0
ctrl_readRegA[4] => Mux8.IN0
ctrl_readRegA[4] => Mux9.IN0
ctrl_readRegA[4] => Mux10.IN0
ctrl_readRegA[4] => Mux11.IN0
ctrl_readRegA[4] => Mux12.IN0
ctrl_readRegA[4] => Mux13.IN0
ctrl_readRegA[4] => Mux14.IN0
ctrl_readRegA[4] => Mux15.IN0
ctrl_readRegA[4] => Mux16.IN0
ctrl_readRegA[4] => Mux17.IN0
ctrl_readRegA[4] => Mux18.IN0
ctrl_readRegA[4] => Mux19.IN0
ctrl_readRegA[4] => Mux20.IN0
ctrl_readRegA[4] => Mux21.IN0
ctrl_readRegA[4] => Mux22.IN0
ctrl_readRegA[4] => Mux23.IN0
ctrl_readRegA[4] => Mux24.IN0
ctrl_readRegA[4] => Mux25.IN0
ctrl_readRegA[4] => Mux26.IN0
ctrl_readRegA[4] => Mux27.IN0
ctrl_readRegA[4] => Mux28.IN0
ctrl_readRegA[4] => Mux29.IN0
ctrl_readRegA[4] => Mux30.IN0
ctrl_readRegA[4] => Mux31.IN0
ctrl_readRegB[0] => Equal2.IN9
ctrl_readRegB[0] => Mux32.IN4
ctrl_readRegB[0] => Mux33.IN4
ctrl_readRegB[0] => Mux34.IN4
ctrl_readRegB[0] => Mux35.IN4
ctrl_readRegB[0] => Mux36.IN4
ctrl_readRegB[0] => Mux37.IN4
ctrl_readRegB[0] => Mux38.IN4
ctrl_readRegB[0] => Mux39.IN4
ctrl_readRegB[0] => Mux40.IN4
ctrl_readRegB[0] => Mux41.IN4
ctrl_readRegB[0] => Mux42.IN4
ctrl_readRegB[0] => Mux43.IN4
ctrl_readRegB[0] => Mux44.IN4
ctrl_readRegB[0] => Mux45.IN4
ctrl_readRegB[0] => Mux46.IN4
ctrl_readRegB[0] => Mux47.IN4
ctrl_readRegB[0] => Mux48.IN4
ctrl_readRegB[0] => Mux49.IN4
ctrl_readRegB[0] => Mux50.IN4
ctrl_readRegB[0] => Mux51.IN4
ctrl_readRegB[0] => Mux52.IN4
ctrl_readRegB[0] => Mux53.IN4
ctrl_readRegB[0] => Mux54.IN4
ctrl_readRegB[0] => Mux55.IN4
ctrl_readRegB[0] => Mux56.IN4
ctrl_readRegB[0] => Mux57.IN4
ctrl_readRegB[0] => Mux58.IN4
ctrl_readRegB[0] => Mux59.IN4
ctrl_readRegB[0] => Mux60.IN4
ctrl_readRegB[0] => Mux61.IN4
ctrl_readRegB[0] => Mux62.IN4
ctrl_readRegB[0] => Mux63.IN4
ctrl_readRegB[1] => Equal2.IN8
ctrl_readRegB[1] => Mux32.IN3
ctrl_readRegB[1] => Mux33.IN3
ctrl_readRegB[1] => Mux34.IN3
ctrl_readRegB[1] => Mux35.IN3
ctrl_readRegB[1] => Mux36.IN3
ctrl_readRegB[1] => Mux37.IN3
ctrl_readRegB[1] => Mux38.IN3
ctrl_readRegB[1] => Mux39.IN3
ctrl_readRegB[1] => Mux40.IN3
ctrl_readRegB[1] => Mux41.IN3
ctrl_readRegB[1] => Mux42.IN3
ctrl_readRegB[1] => Mux43.IN3
ctrl_readRegB[1] => Mux44.IN3
ctrl_readRegB[1] => Mux45.IN3
ctrl_readRegB[1] => Mux46.IN3
ctrl_readRegB[1] => Mux47.IN3
ctrl_readRegB[1] => Mux48.IN3
ctrl_readRegB[1] => Mux49.IN3
ctrl_readRegB[1] => Mux50.IN3
ctrl_readRegB[1] => Mux51.IN3
ctrl_readRegB[1] => Mux52.IN3
ctrl_readRegB[1] => Mux53.IN3
ctrl_readRegB[1] => Mux54.IN3
ctrl_readRegB[1] => Mux55.IN3
ctrl_readRegB[1] => Mux56.IN3
ctrl_readRegB[1] => Mux57.IN3
ctrl_readRegB[1] => Mux58.IN3
ctrl_readRegB[1] => Mux59.IN3
ctrl_readRegB[1] => Mux60.IN3
ctrl_readRegB[1] => Mux61.IN3
ctrl_readRegB[1] => Mux62.IN3
ctrl_readRegB[1] => Mux63.IN3
ctrl_readRegB[2] => Equal2.IN7
ctrl_readRegB[2] => Mux32.IN2
ctrl_readRegB[2] => Mux33.IN2
ctrl_readRegB[2] => Mux34.IN2
ctrl_readRegB[2] => Mux35.IN2
ctrl_readRegB[2] => Mux36.IN2
ctrl_readRegB[2] => Mux37.IN2
ctrl_readRegB[2] => Mux38.IN2
ctrl_readRegB[2] => Mux39.IN2
ctrl_readRegB[2] => Mux40.IN2
ctrl_readRegB[2] => Mux41.IN2
ctrl_readRegB[2] => Mux42.IN2
ctrl_readRegB[2] => Mux43.IN2
ctrl_readRegB[2] => Mux44.IN2
ctrl_readRegB[2] => Mux45.IN2
ctrl_readRegB[2] => Mux46.IN2
ctrl_readRegB[2] => Mux47.IN2
ctrl_readRegB[2] => Mux48.IN2
ctrl_readRegB[2] => Mux49.IN2
ctrl_readRegB[2] => Mux50.IN2
ctrl_readRegB[2] => Mux51.IN2
ctrl_readRegB[2] => Mux52.IN2
ctrl_readRegB[2] => Mux53.IN2
ctrl_readRegB[2] => Mux54.IN2
ctrl_readRegB[2] => Mux55.IN2
ctrl_readRegB[2] => Mux56.IN2
ctrl_readRegB[2] => Mux57.IN2
ctrl_readRegB[2] => Mux58.IN2
ctrl_readRegB[2] => Mux59.IN2
ctrl_readRegB[2] => Mux60.IN2
ctrl_readRegB[2] => Mux61.IN2
ctrl_readRegB[2] => Mux62.IN2
ctrl_readRegB[2] => Mux63.IN2
ctrl_readRegB[3] => Equal2.IN6
ctrl_readRegB[3] => Mux32.IN1
ctrl_readRegB[3] => Mux33.IN1
ctrl_readRegB[3] => Mux34.IN1
ctrl_readRegB[3] => Mux35.IN1
ctrl_readRegB[3] => Mux36.IN1
ctrl_readRegB[3] => Mux37.IN1
ctrl_readRegB[3] => Mux38.IN1
ctrl_readRegB[3] => Mux39.IN1
ctrl_readRegB[3] => Mux40.IN1
ctrl_readRegB[3] => Mux41.IN1
ctrl_readRegB[3] => Mux42.IN1
ctrl_readRegB[3] => Mux43.IN1
ctrl_readRegB[3] => Mux44.IN1
ctrl_readRegB[3] => Mux45.IN1
ctrl_readRegB[3] => Mux46.IN1
ctrl_readRegB[3] => Mux47.IN1
ctrl_readRegB[3] => Mux48.IN1
ctrl_readRegB[3] => Mux49.IN1
ctrl_readRegB[3] => Mux50.IN1
ctrl_readRegB[3] => Mux51.IN1
ctrl_readRegB[3] => Mux52.IN1
ctrl_readRegB[3] => Mux53.IN1
ctrl_readRegB[3] => Mux54.IN1
ctrl_readRegB[3] => Mux55.IN1
ctrl_readRegB[3] => Mux56.IN1
ctrl_readRegB[3] => Mux57.IN1
ctrl_readRegB[3] => Mux58.IN1
ctrl_readRegB[3] => Mux59.IN1
ctrl_readRegB[3] => Mux60.IN1
ctrl_readRegB[3] => Mux61.IN1
ctrl_readRegB[3] => Mux62.IN1
ctrl_readRegB[3] => Mux63.IN1
ctrl_readRegB[4] => Equal2.IN5
ctrl_readRegB[4] => Mux32.IN0
ctrl_readRegB[4] => Mux33.IN0
ctrl_readRegB[4] => Mux34.IN0
ctrl_readRegB[4] => Mux35.IN0
ctrl_readRegB[4] => Mux36.IN0
ctrl_readRegB[4] => Mux37.IN0
ctrl_readRegB[4] => Mux38.IN0
ctrl_readRegB[4] => Mux39.IN0
ctrl_readRegB[4] => Mux40.IN0
ctrl_readRegB[4] => Mux41.IN0
ctrl_readRegB[4] => Mux42.IN0
ctrl_readRegB[4] => Mux43.IN0
ctrl_readRegB[4] => Mux44.IN0
ctrl_readRegB[4] => Mux45.IN0
ctrl_readRegB[4] => Mux46.IN0
ctrl_readRegB[4] => Mux47.IN0
ctrl_readRegB[4] => Mux48.IN0
ctrl_readRegB[4] => Mux49.IN0
ctrl_readRegB[4] => Mux50.IN0
ctrl_readRegB[4] => Mux51.IN0
ctrl_readRegB[4] => Mux52.IN0
ctrl_readRegB[4] => Mux53.IN0
ctrl_readRegB[4] => Mux54.IN0
ctrl_readRegB[4] => Mux55.IN0
ctrl_readRegB[4] => Mux56.IN0
ctrl_readRegB[4] => Mux57.IN0
ctrl_readRegB[4] => Mux58.IN0
ctrl_readRegB[4] => Mux59.IN0
ctrl_readRegB[4] => Mux60.IN0
ctrl_readRegB[4] => Mux61.IN0
ctrl_readRegB[4] => Mux62.IN0
ctrl_readRegB[4] => Mux63.IN0
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[0] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[1] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[2] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[3] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[4] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[5] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[6] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[7] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[8] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[9] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[10] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[11] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[12] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[13] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[14] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[15] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[16] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[17] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[18] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[19] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[20] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[21] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[22] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[23] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[24] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[25] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[26] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[27] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[28] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[29] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[30] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_writeReg[31] => registers.DATAB
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
key_currently_pressed[0] => Mux31.IN35
key_currently_pressed[0] => Mux63.IN35
key_currently_pressed[1] => Mux30.IN35
key_currently_pressed[1] => Mux62.IN35
key_currently_pressed[2] => Mux29.IN35
key_currently_pressed[2] => Mux61.IN35
key_currently_pressed[3] => Mux28.IN35
key_currently_pressed[3] => Mux60.IN35
key_currently_pressed[4] => Mux27.IN35
key_currently_pressed[4] => Mux59.IN35
key_currently_pressed[5] => Mux26.IN35
key_currently_pressed[5] => Mux58.IN35
key_currently_pressed[6] => Mux25.IN35
key_currently_pressed[6] => Mux57.IN35
key_currently_pressed[7] => Mux24.IN35
key_currently_pressed[7] => Mux56.IN35
key_currently_pressed[8] => Mux23.IN35
key_currently_pressed[8] => Mux55.IN35
key_currently_pressed[9] => Mux22.IN35
key_currently_pressed[9] => Mux54.IN35
key_currently_pressed[10] => Mux21.IN35
key_currently_pressed[10] => Mux53.IN35
key_currently_pressed[11] => Mux20.IN35
key_currently_pressed[11] => Mux52.IN35
key_currently_pressed[12] => Mux19.IN35
key_currently_pressed[12] => Mux51.IN35
key_currently_pressed[13] => Mux18.IN35
key_currently_pressed[13] => Mux50.IN35
key_currently_pressed[14] => Mux17.IN35
key_currently_pressed[14] => Mux49.IN35
key_currently_pressed[15] => Mux16.IN35
key_currently_pressed[15] => Mux48.IN35
key_currently_pressed[16] => Mux15.IN35
key_currently_pressed[16] => Mux47.IN35
key_currently_pressed[17] => Mux14.IN35
key_currently_pressed[17] => Mux46.IN35
key_currently_pressed[18] => Mux13.IN35
key_currently_pressed[18] => Mux45.IN35
key_currently_pressed[19] => Mux12.IN35
key_currently_pressed[19] => Mux44.IN35
key_currently_pressed[20] => Mux11.IN35
key_currently_pressed[20] => Mux43.IN35
key_currently_pressed[21] => Mux10.IN35
key_currently_pressed[21] => Mux42.IN35
key_currently_pressed[22] => Mux9.IN35
key_currently_pressed[22] => Mux41.IN35
key_currently_pressed[23] => Mux8.IN35
key_currently_pressed[23] => Mux40.IN35
key_currently_pressed[24] => Mux7.IN35
key_currently_pressed[24] => Mux39.IN35
key_currently_pressed[25] => Mux6.IN35
key_currently_pressed[25] => Mux38.IN35
key_currently_pressed[26] => Mux5.IN35
key_currently_pressed[26] => Mux37.IN35
key_currently_pressed[27] => Mux4.IN35
key_currently_pressed[27] => Mux36.IN35
key_currently_pressed[28] => Mux3.IN35
key_currently_pressed[28] => Mux35.IN35
key_currently_pressed[29] => Mux2.IN35
key_currently_pressed[29] => Mux34.IN35
key_currently_pressed[30] => Mux1.IN35
key_currently_pressed[30] => Mux33.IN35
key_currently_pressed[31] => Mux0.IN35
key_currently_pressed[31] => Mux32.IN35
register_eight_output[0] <= registers[8][0].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[1] <= registers[8][1].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[2] <= registers[8][2].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[3] <= registers[8][3].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[4] <= registers[8][4].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[5] <= registers[8][5].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[6] <= registers[8][6].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[7] <= registers[8][7].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[8] <= registers[8][8].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[9] <= registers[8][9].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[10] <= registers[8][10].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[11] <= registers[8][11].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[12] <= registers[8][12].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[13] <= registers[8][13].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[14] <= registers[8][14].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[15] <= registers[8][15].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[16] <= registers[8][16].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[17] <= registers[8][17].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[18] <= registers[8][18].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[19] <= registers[8][19].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[20] <= registers[8][20].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[21] <= registers[8][21].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[22] <= registers[8][22].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[23] <= registers[8][23].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[24] <= registers[8][24].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[25] <= registers[8][25].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[26] <= registers[8][26].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[27] <= registers[8][27].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[28] <= registers[8][28].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[29] <= registers[8][29].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[30] <= registers[8][30].DB_MAX_OUTPUT_PORT_TYPE
register_eight_output[31] <= registers[8][31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor
clock => clock.IN13
reset => reset.IN7
address_imem[0] <= out_of_PC[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= out_of_PC[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= out_of_PC[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= out_of_PC[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= out_of_PC[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= out_of_PC[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= out_of_PC[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= out_of_PC[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= out_of_PC[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= out_of_PC[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= out_of_PC[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= out_of_PC[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] => into_if_id[0].IN1
q_imem[1] => into_if_id[1].IN1
q_imem[2] => into_if_id[2].IN1
q_imem[3] => into_if_id[3].IN1
q_imem[4] => into_if_id[4].IN1
q_imem[5] => into_if_id[5].IN1
q_imem[6] => into_if_id[6].IN1
q_imem[7] => into_if_id[7].IN1
q_imem[8] => into_if_id[8].IN1
q_imem[9] => into_if_id[9].IN1
q_imem[10] => into_if_id[10].IN1
q_imem[11] => into_if_id[11].IN1
q_imem[12] => into_if_id[12].IN1
q_imem[13] => into_if_id[13].IN1
q_imem[14] => into_if_id[14].IN1
q_imem[15] => into_if_id[15].IN1
q_imem[16] => into_if_id[16].IN1
q_imem[17] => into_if_id[17].IN1
q_imem[18] => into_if_id[18].IN1
q_imem[19] => into_if_id[19].IN1
q_imem[20] => into_if_id[20].IN1
q_imem[21] => into_if_id[21].IN1
q_imem[22] => into_if_id[22].IN1
q_imem[23] => into_if_id[23].IN1
q_imem[24] => into_if_id[24].IN1
q_imem[25] => into_if_id[25].IN1
q_imem[26] => into_if_id[26].IN1
q_imem[27] => into_if_id[27].IN1
q_imem[28] => into_if_id[28].IN1
q_imem[29] => into_if_id[29].IN1
q_imem[30] => into_if_id[30].IN1
q_imem[31] => into_if_id[31].IN1
address_dmem[0] <= out_of_ex_mem[107].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] <= out_of_ex_mem[108].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] <= out_of_ex_mem[109].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] <= out_of_ex_mem[110].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] <= out_of_ex_mem[111].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] <= out_of_ex_mem[112].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] <= out_of_ex_mem[113].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] <= out_of_ex_mem[114].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] <= out_of_ex_mem[115].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] <= out_of_ex_mem[116].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] <= out_of_ex_mem[117].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] <= out_of_ex_mem[118].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= dataToDmem.DB_MAX_OUTPUT_PORT_TYPE
wren <= register171:EX_MEM.port3
q_dmem[0] => into_mem_wb.DATAB
q_dmem[1] => into_mem_wb.DATAB
q_dmem[2] => into_mem_wb.DATAB
q_dmem[3] => into_mem_wb.DATAB
q_dmem[4] => into_mem_wb.DATAB
q_dmem[5] => into_mem_wb.DATAB
q_dmem[6] => into_mem_wb.DATAB
q_dmem[7] => into_mem_wb.DATAB
q_dmem[8] => into_mem_wb.DATAB
q_dmem[9] => into_mem_wb.DATAB
q_dmem[10] => into_mem_wb.DATAB
q_dmem[11] => into_mem_wb.DATAB
q_dmem[12] => into_mem_wb.DATAB
q_dmem[13] => into_mem_wb.DATAB
q_dmem[14] => into_mem_wb.DATAB
q_dmem[15] => into_mem_wb.DATAB
q_dmem[16] => into_mem_wb.DATAB
q_dmem[17] => into_mem_wb.DATAB
q_dmem[18] => into_mem_wb.DATAB
q_dmem[19] => into_mem_wb.DATAB
q_dmem[20] => into_mem_wb.DATAB
q_dmem[21] => into_mem_wb.DATAB
q_dmem[22] => into_mem_wb.DATAB
q_dmem[23] => into_mem_wb.DATAB
q_dmem[24] => into_mem_wb.DATAB
q_dmem[25] => into_mem_wb.DATAB
q_dmem[26] => into_mem_wb.DATAB
q_dmem[27] => into_mem_wb.DATAB
q_dmem[28] => into_mem_wb.DATAB
q_dmem[29] => into_mem_wb.DATAB
q_dmem[30] => into_mem_wb.DATAB
q_dmem[31] => into_mem_wb.DATAB
ctrl_writeEnable <= register99:MEM_WB.port3
ctrl_writeReg[0] <= register99:MEM_WB.port3
ctrl_writeReg[1] <= register99:MEM_WB.port3
ctrl_writeReg[2] <= register99:MEM_WB.port3
ctrl_writeReg[3] <= register99:MEM_WB.port3
ctrl_writeReg[4] <= register99:MEM_WB.port3
ctrl_readRegA[0] <= ctrl_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => into_id_ex_final.DATAA
data_readRegA[1] => into_id_ex_final.DATAA
data_readRegA[2] => into_id_ex_final.DATAA
data_readRegA[3] => into_id_ex_final.DATAA
data_readRegA[4] => into_id_ex_final.DATAA
data_readRegA[5] => into_id_ex_final.DATAA
data_readRegA[6] => into_id_ex_final.DATAA
data_readRegA[7] => into_id_ex_final.DATAA
data_readRegA[8] => into_id_ex_final.DATAA
data_readRegA[9] => into_id_ex_final.DATAA
data_readRegA[10] => into_id_ex_final.DATAA
data_readRegA[11] => into_id_ex_final.DATAA
data_readRegA[12] => into_id_ex_final.DATAA
data_readRegA[13] => into_id_ex_final.DATAA
data_readRegA[14] => into_id_ex_final.DATAA
data_readRegA[15] => into_id_ex_final.DATAA
data_readRegA[16] => into_id_ex_final.DATAA
data_readRegA[17] => into_id_ex_final.DATAA
data_readRegA[18] => into_id_ex_final.DATAA
data_readRegA[19] => into_id_ex_final.DATAA
data_readRegA[20] => into_id_ex_final.DATAA
data_readRegA[21] => into_id_ex_final.DATAA
data_readRegA[22] => into_id_ex_final.DATAA
data_readRegA[23] => into_id_ex_final.DATAA
data_readRegA[24] => into_id_ex_final.DATAA
data_readRegA[25] => into_id_ex_final.DATAA
data_readRegA[26] => into_id_ex_final.DATAA
data_readRegA[27] => into_id_ex_final.DATAA
data_readRegA[28] => into_id_ex_final.DATAA
data_readRegA[29] => into_id_ex_final.DATAA
data_readRegA[30] => into_id_ex_final.DATAA
data_readRegA[31] => into_id_ex_final.DATAA
data_readRegB[0] => into_id_ex_final.DATAA
data_readRegB[1] => into_id_ex_final.DATAA
data_readRegB[2] => into_id_ex_final.DATAA
data_readRegB[3] => into_id_ex_final.DATAA
data_readRegB[4] => into_id_ex_final.DATAA
data_readRegB[5] => into_id_ex_final.DATAA
data_readRegB[6] => into_id_ex_final.DATAA
data_readRegB[7] => into_id_ex_final.DATAA
data_readRegB[8] => into_id_ex_final.DATAA
data_readRegB[9] => into_id_ex_final.DATAA
data_readRegB[10] => into_id_ex_final.DATAA
data_readRegB[11] => into_id_ex_final.DATAA
data_readRegB[12] => into_id_ex_final.DATAA
data_readRegB[13] => into_id_ex_final.DATAA
data_readRegB[14] => into_id_ex_final.DATAA
data_readRegB[15] => into_id_ex_final.DATAA
data_readRegB[16] => into_id_ex_final.DATAA
data_readRegB[17] => into_id_ex_final.DATAA
data_readRegB[18] => into_id_ex_final.DATAA
data_readRegB[19] => into_id_ex_final.DATAA
data_readRegB[20] => into_id_ex_final.DATAA
data_readRegB[21] => into_id_ex_final.DATAA
data_readRegB[22] => into_id_ex_final.DATAA
data_readRegB[23] => into_id_ex_final.DATAA
data_readRegB[24] => into_id_ex_final.DATAA
data_readRegB[25] => into_id_ex_final.DATAA
data_readRegB[26] => into_id_ex_final.DATAA
data_readRegB[27] => into_id_ex_final.DATAA
data_readRegB[28] => into_id_ex_final.DATAA
data_readRegB[29] => into_id_ex_final.DATAA
data_readRegB[30] => into_id_ex_final.DATAA
data_readRegB[31] => into_id_ex_final.DATAA


|skeleton|processor:my_processor|register32:PC
clk => clk.IN32
in_enable => in_enable.IN32
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
q[0] <= dflipflop:r0.port4
q[1] <= dflipflop:r1.port4
q[2] <= dflipflop:r2.port4
q[3] <= dflipflop:r3.port4
q[4] <= dflipflop:r4.port4
q[5] <= dflipflop:r5.port4
q[6] <= dflipflop:r6.port4
q[7] <= dflipflop:r7.port4
q[8] <= dflipflop:r8.port4
q[9] <= dflipflop:r9.port4
q[10] <= dflipflop:r10.port4
q[11] <= dflipflop:r11.port4
q[12] <= dflipflop:r12.port4
q[13] <= dflipflop:r13.port4
q[14] <= dflipflop:r14.port4
q[15] <= dflipflop:r15.port4
q[16] <= dflipflop:r16.port4
q[17] <= dflipflop:r17.port4
q[18] <= dflipflop:r18.port4
q[19] <= dflipflop:r19.port4
q[20] <= dflipflop:r20.port4
q[21] <= dflipflop:r21.port4
q[22] <= dflipflop:r22.port4
q[23] <= dflipflop:r23.port4
q[24] <= dflipflop:r24.port4
q[25] <= dflipflop:r25.port4
q[26] <= dflipflop:r26.port4
q[27] <= dflipflop:r27.port4
q[28] <= dflipflop:r28.port4
q[29] <= dflipflop:r29.port4
q[30] <= dflipflop:r30.port4
q[31] <= dflipflop:r31.port4
reset => reset.IN32


|skeleton|processor:my_processor|register32:PC|dflipflop:r0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r3
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r4
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r5
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r6
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r7
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r8
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r9
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r10
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r11
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r12
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r13
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r14
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r15
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r16
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r17
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r18
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r19
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r20
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r21
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r22
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r23
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r24
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r25
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r26
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r27
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r28
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r29
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r30
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register32:PC|dflipflop:r31
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:addPC
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[0] => Add1.IN33
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[1] => Add1.IN32
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[2] => Add1.IN31
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[3] => Add1.IN30
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[4] => Add1.IN29
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[5] => Add1.IN28
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[6] => Add1.IN27
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[7] => Add1.IN26
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[8] => Add1.IN25
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[9] => Add1.IN24
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[10] => Add1.IN23
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[11] => Add1.IN22
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[12] => Add1.IN21
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[13] => Add1.IN20
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[14] => Add1.IN19
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[15] => Add1.IN18
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[16] => Add1.IN17
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[17] => Add1.IN16
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[18] => Add1.IN15
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[19] => Add1.IN14
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[20] => Add1.IN13
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[21] => Add1.IN12
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[22] => Add1.IN11
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[23] => Add1.IN10
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[24] => Add1.IN9
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[25] => Add1.IN8
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[26] => Add1.IN7
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[27] => Add1.IN6
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[28] => Add1.IN5
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[29] => Add1.IN4
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[30] => Add1.IN3
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN34
data_operandA[31] => Add0.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandA[31] => Add1.IN1
data_operandA[31] => Add1.IN2
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN66
data_operandB[0] => Add0.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN65
data_operandB[1] => Add0.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN64
data_operandB[2] => Add0.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN63
data_operandB[3] => Add0.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN62
data_operandB[4] => Add0.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN61
data_operandB[5] => Add0.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN60
data_operandB[6] => Add0.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN59
data_operandB[7] => Add0.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN58
data_operandB[8] => Add0.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN57
data_operandB[9] => Add0.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN56
data_operandB[10] => Add0.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN55
data_operandB[11] => Add0.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN54
data_operandB[12] => Add0.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN53
data_operandB[13] => Add0.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN52
data_operandB[14] => Add0.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN51
data_operandB[15] => Add0.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN50
data_operandB[16] => Add0.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN49
data_operandB[17] => Add0.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN48
data_operandB[18] => Add0.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN47
data_operandB[19] => Add0.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN46
data_operandB[20] => Add0.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN45
data_operandB[21] => Add0.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN44
data_operandB[22] => Add0.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN43
data_operandB[23] => Add0.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN42
data_operandB[24] => Add0.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN41
data_operandB[25] => Add0.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN40
data_operandB[26] => Add0.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN39
data_operandB[27] => Add0.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN38
data_operandB[28] => Add0.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN37
data_operandB[29] => Add0.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN36
data_operandB[30] => Add0.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN34
data_operandB[31] => Add1.IN35
data_operandB[31] => Add0.IN1
data_operandB[31] => Add0.IN2
ctrl_ALUopcode[0] => WideAnd1.IN0
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[0] => WideAnd0.IN0
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[1] => WideAnd1.IN1
ctrl_ALUopcode[1] => WideAnd0.IN1
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[2] => WideAnd1.IN2
ctrl_ALUopcode[2] => WideAnd0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[3] => WideAnd1.IN3
ctrl_ALUopcode[3] => WideAnd0.IN3
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_ALUopcode[4] => WideAnd1.IN4
ctrl_ALUopcode[4] => WideAnd0.IN4
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID
clk => clk.IN64
in_enable => in_enable.IN64
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
reset => reset.IN64


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register64:IF_ID|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|signextender17to32:extend
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[31].DATAIN
in[16] => out[16].DATAIN
in[16] => out[17].DATAIN
in[16] => out[18].DATAIN
in[16] => out[19].DATAIN
in[16] => out[20].DATAIN
in[16] => out[21].DATAIN
in[16] => out[22].DATAIN
in[16] => out[23].DATAIN
in[16] => out[24].DATAIN
in[16] => out[25].DATAIN
in[16] => out[26].DATAIN
in[16] => out[27].DATAIN
in[16] => out[28].DATAIN
in[16] => out[29].DATAIN
in[16] => out[30].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[16].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:ID_EX_BRANCH
clk => clk.IN3
in_enable => in_enable.IN3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
reset => reset.IN3


|skeleton|processor:my_processor|register3:ID_EX_BRANCH|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:ID_EX_BRANCH|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:ID_EX_BRANCH|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX
clk => clk.IN177
in_enable => in_enable.IN177
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
in[64] => in[64].IN1
in[65] => in[65].IN1
in[66] => in[66].IN1
in[67] => in[67].IN1
in[68] => in[68].IN1
in[69] => in[69].IN1
in[70] => in[70].IN1
in[71] => in[71].IN1
in[72] => in[72].IN1
in[73] => in[73].IN1
in[74] => in[74].IN1
in[75] => in[75].IN1
in[76] => in[76].IN1
in[77] => in[77].IN1
in[78] => in[78].IN1
in[79] => in[79].IN1
in[80] => in[80].IN1
in[81] => in[81].IN1
in[82] => in[82].IN1
in[83] => in[83].IN1
in[84] => in[84].IN1
in[85] => in[85].IN1
in[86] => in[86].IN1
in[87] => in[87].IN1
in[88] => in[88].IN1
in[89] => in[89].IN1
in[90] => in[90].IN1
in[91] => in[91].IN1
in[92] => in[92].IN1
in[93] => in[93].IN1
in[94] => in[94].IN1
in[95] => in[95].IN1
in[96] => in[96].IN1
in[97] => in[97].IN1
in[98] => in[98].IN1
in[99] => in[99].IN1
in[100] => in[100].IN1
in[101] => in[101].IN1
in[102] => in[102].IN1
in[103] => in[103].IN1
in[104] => in[104].IN1
in[105] => in[105].IN1
in[106] => in[106].IN1
in[107] => in[107].IN1
in[108] => in[108].IN1
in[109] => in[109].IN1
in[110] => in[110].IN1
in[111] => in[111].IN1
in[112] => in[112].IN1
in[113] => in[113].IN1
in[114] => in[114].IN1
in[115] => in[115].IN1
in[116] => in[116].IN1
in[117] => in[117].IN1
in[118] => in[118].IN1
in[119] => in[119].IN1
in[120] => in[120].IN1
in[121] => in[121].IN1
in[122] => in[122].IN1
in[123] => in[123].IN1
in[124] => in[124].IN1
in[125] => in[125].IN1
in[126] => in[126].IN1
in[127] => in[127].IN1
in[128] => in[128].IN1
in[129] => in[129].IN1
in[130] => in[130].IN1
in[131] => in[131].IN1
in[132] => in[132].IN1
in[133] => in[133].IN1
in[134] => in[134].IN1
in[135] => in[135].IN1
in[136] => in[136].IN1
in[137] => in[137].IN1
in[138] => in[138].IN1
in[139] => in[139].IN1
in[140] => in[140].IN1
in[141] => in[141].IN1
in[142] => in[142].IN1
in[143] => in[143].IN1
in[144] => in[144].IN1
in[145] => in[145].IN1
in[146] => in[146].IN1
in[147] => in[147].IN1
in[148] => in[148].IN1
in[149] => in[149].IN1
in[150] => in[150].IN1
in[151] => in[151].IN1
in[152] => in[152].IN1
in[153] => in[153].IN1
in[154] => in[154].IN1
in[155] => in[155].IN1
in[156] => in[156].IN1
in[157] => in[157].IN1
in[158] => in[158].IN1
in[159] => in[159].IN1
in[160] => in[160].IN1
in[161] => in[161].IN1
in[162] => in[162].IN1
in[163] => in[163].IN1
in[164] => in[164].IN1
in[165] => in[165].IN1
in[166] => in[166].IN1
in[167] => in[167].IN1
in[168] => in[168].IN1
in[169] => in[169].IN1
in[170] => in[170].IN1
in[171] => in[171].IN1
in[172] => in[172].IN1
in[173] => in[173].IN1
in[174] => in[174].IN1
in[175] => in[175].IN1
in[176] => in[176].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
q[64] <= dflipflop:dff[64].d.port4
q[65] <= dflipflop:dff[65].d.port4
q[66] <= dflipflop:dff[66].d.port4
q[67] <= dflipflop:dff[67].d.port4
q[68] <= dflipflop:dff[68].d.port4
q[69] <= dflipflop:dff[69].d.port4
q[70] <= dflipflop:dff[70].d.port4
q[71] <= dflipflop:dff[71].d.port4
q[72] <= dflipflop:dff[72].d.port4
q[73] <= dflipflop:dff[73].d.port4
q[74] <= dflipflop:dff[74].d.port4
q[75] <= dflipflop:dff[75].d.port4
q[76] <= dflipflop:dff[76].d.port4
q[77] <= dflipflop:dff[77].d.port4
q[78] <= dflipflop:dff[78].d.port4
q[79] <= dflipflop:dff[79].d.port4
q[80] <= dflipflop:dff[80].d.port4
q[81] <= dflipflop:dff[81].d.port4
q[82] <= dflipflop:dff[82].d.port4
q[83] <= dflipflop:dff[83].d.port4
q[84] <= dflipflop:dff[84].d.port4
q[85] <= dflipflop:dff[85].d.port4
q[86] <= dflipflop:dff[86].d.port4
q[87] <= dflipflop:dff[87].d.port4
q[88] <= dflipflop:dff[88].d.port4
q[89] <= dflipflop:dff[89].d.port4
q[90] <= dflipflop:dff[90].d.port4
q[91] <= dflipflop:dff[91].d.port4
q[92] <= dflipflop:dff[92].d.port4
q[93] <= dflipflop:dff[93].d.port4
q[94] <= dflipflop:dff[94].d.port4
q[95] <= dflipflop:dff[95].d.port4
q[96] <= dflipflop:dff[96].d.port4
q[97] <= dflipflop:dff[97].d.port4
q[98] <= dflipflop:dff[98].d.port4
q[99] <= dflipflop:dff[99].d.port4
q[100] <= dflipflop:dff[100].d.port4
q[101] <= dflipflop:dff[101].d.port4
q[102] <= dflipflop:dff[102].d.port4
q[103] <= dflipflop:dff[103].d.port4
q[104] <= dflipflop:dff[104].d.port4
q[105] <= dflipflop:dff[105].d.port4
q[106] <= dflipflop:dff[106].d.port4
q[107] <= dflipflop:dff[107].d.port4
q[108] <= dflipflop:dff[108].d.port4
q[109] <= dflipflop:dff[109].d.port4
q[110] <= dflipflop:dff[110].d.port4
q[111] <= dflipflop:dff[111].d.port4
q[112] <= dflipflop:dff[112].d.port4
q[113] <= dflipflop:dff[113].d.port4
q[114] <= dflipflop:dff[114].d.port4
q[115] <= dflipflop:dff[115].d.port4
q[116] <= dflipflop:dff[116].d.port4
q[117] <= dflipflop:dff[117].d.port4
q[118] <= dflipflop:dff[118].d.port4
q[119] <= dflipflop:dff[119].d.port4
q[120] <= dflipflop:dff[120].d.port4
q[121] <= dflipflop:dff[121].d.port4
q[122] <= dflipflop:dff[122].d.port4
q[123] <= dflipflop:dff[123].d.port4
q[124] <= dflipflop:dff[124].d.port4
q[125] <= dflipflop:dff[125].d.port4
q[126] <= dflipflop:dff[126].d.port4
q[127] <= dflipflop:dff[127].d.port4
q[128] <= dflipflop:dff[128].d.port4
q[129] <= dflipflop:dff[129].d.port4
q[130] <= dflipflop:dff[130].d.port4
q[131] <= dflipflop:dff[131].d.port4
q[132] <= dflipflop:dff[132].d.port4
q[133] <= dflipflop:dff[133].d.port4
q[134] <= dflipflop:dff[134].d.port4
q[135] <= dflipflop:dff[135].d.port4
q[136] <= dflipflop:dff[136].d.port4
q[137] <= dflipflop:dff[137].d.port4
q[138] <= dflipflop:dff[138].d.port4
q[139] <= dflipflop:dff[139].d.port4
q[140] <= dflipflop:dff[140].d.port4
q[141] <= dflipflop:dff[141].d.port4
q[142] <= dflipflop:dff[142].d.port4
q[143] <= dflipflop:dff[143].d.port4
q[144] <= dflipflop:dff[144].d.port4
q[145] <= dflipflop:dff[145].d.port4
q[146] <= dflipflop:dff[146].d.port4
q[147] <= dflipflop:dff[147].d.port4
q[148] <= dflipflop:dff[148].d.port4
q[149] <= dflipflop:dff[149].d.port4
q[150] <= dflipflop:dff[150].d.port4
q[151] <= dflipflop:dff[151].d.port4
q[152] <= dflipflop:dff[152].d.port4
q[153] <= dflipflop:dff[153].d.port4
q[154] <= dflipflop:dff[154].d.port4
q[155] <= dflipflop:dff[155].d.port4
q[156] <= dflipflop:dff[156].d.port4
q[157] <= dflipflop:dff[157].d.port4
q[158] <= dflipflop:dff[158].d.port4
q[159] <= dflipflop:dff[159].d.port4
q[160] <= dflipflop:dff[160].d.port4
q[161] <= dflipflop:dff[161].d.port4
q[162] <= dflipflop:dff[162].d.port4
q[163] <= dflipflop:dff[163].d.port4
q[164] <= dflipflop:dff[164].d.port4
q[165] <= dflipflop:dff[165].d.port4
q[166] <= dflipflop:dff[166].d.port4
q[167] <= dflipflop:dff[167].d.port4
q[168] <= dflipflop:dff[168].d.port4
q[169] <= dflipflop:dff[169].d.port4
q[170] <= dflipflop:dff[170].d.port4
q[171] <= dflipflop:dff[171].d.port4
q[172] <= dflipflop:dff[172].d.port4
q[173] <= dflipflop:dff[173].d.port4
q[174] <= dflipflop:dff[174].d.port4
q[175] <= dflipflop:dff[175].d.port4
q[176] <= dflipflop:dff[176].d.port4
reset => reset.IN177


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[64].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[65].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[66].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[67].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[68].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[69].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[70].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[71].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[72].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[73].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[74].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[75].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[76].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[77].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[78].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[79].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[80].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[81].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[82].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[83].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[84].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[85].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[86].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[87].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[88].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[89].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[90].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[91].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[92].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[93].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[94].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[95].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[96].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[97].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[98].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[99].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[100].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[101].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[102].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[103].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[104].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[105].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[106].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[107].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[108].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[109].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[110].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[111].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[112].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[113].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[114].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[115].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[116].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[117].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[118].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[119].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[120].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[121].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[122].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[123].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[124].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[125].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[126].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[127].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[128].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[129].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[130].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[131].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[132].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[133].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[134].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[135].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[136].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[137].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[138].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[139].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[140].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[141].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[142].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[143].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[144].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[145].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[146].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[147].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[148].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[149].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[150].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[151].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[152].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[153].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[154].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[155].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[156].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[157].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[158].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[159].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[160].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[161].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[162].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[163].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[164].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[165].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[166].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[167].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[168].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[169].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[170].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[171].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[172].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[173].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[174].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[175].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register177:ID_EX|dflipflop:dff[176].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RS
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:my_processor|register5:ID_EX_RS|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RS|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RS|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RS|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RS|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RT
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:my_processor|register5:ID_EX_RT|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RT|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RT|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RT|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:ID_EX_RT|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:ID_EX_SET_RSTATUS
clk => clk.IN3
in_enable => in_enable.IN3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
reset => reset.IN3


|skeleton|processor:my_processor|register3:ID_EX_SET_RSTATUS|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:ID_EX_SET_RSTATUS|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:ID_EX_SET_RSTATUS|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:secondaryALU
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[0] => Add1.IN33
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[1] => Add1.IN32
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[2] => Add1.IN31
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[3] => Add1.IN30
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[4] => Add1.IN29
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[5] => Add1.IN28
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[6] => Add1.IN27
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[7] => Add1.IN26
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[8] => Add1.IN25
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[9] => Add1.IN24
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[10] => Add1.IN23
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[11] => Add1.IN22
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[12] => Add1.IN21
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[13] => Add1.IN20
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[14] => Add1.IN19
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[15] => Add1.IN18
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[16] => Add1.IN17
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[17] => Add1.IN16
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[18] => Add1.IN15
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[19] => Add1.IN14
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[20] => Add1.IN13
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[21] => Add1.IN12
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[22] => Add1.IN11
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[23] => Add1.IN10
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[24] => Add1.IN9
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[25] => Add1.IN8
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[26] => Add1.IN7
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[27] => Add1.IN6
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[28] => Add1.IN5
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[29] => Add1.IN4
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[30] => Add1.IN3
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN34
data_operandA[31] => Add0.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandA[31] => Add1.IN1
data_operandA[31] => Add1.IN2
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN66
data_operandB[0] => Add0.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN65
data_operandB[1] => Add0.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN64
data_operandB[2] => Add0.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN63
data_operandB[3] => Add0.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN62
data_operandB[4] => Add0.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN61
data_operandB[5] => Add0.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN60
data_operandB[6] => Add0.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN59
data_operandB[7] => Add0.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN58
data_operandB[8] => Add0.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN57
data_operandB[9] => Add0.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN56
data_operandB[10] => Add0.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN55
data_operandB[11] => Add0.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN54
data_operandB[12] => Add0.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN53
data_operandB[13] => Add0.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN52
data_operandB[14] => Add0.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN51
data_operandB[15] => Add0.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN50
data_operandB[16] => Add0.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN49
data_operandB[17] => Add0.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN48
data_operandB[18] => Add0.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN47
data_operandB[19] => Add0.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN46
data_operandB[20] => Add0.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN45
data_operandB[21] => Add0.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN44
data_operandB[22] => Add0.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN43
data_operandB[23] => Add0.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN42
data_operandB[24] => Add0.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN41
data_operandB[25] => Add0.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN40
data_operandB[26] => Add0.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN39
data_operandB[27] => Add0.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN38
data_operandB[28] => Add0.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN37
data_operandB[29] => Add0.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN36
data_operandB[30] => Add0.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN34
data_operandB[31] => Add1.IN35
data_operandB[31] => Add0.IN1
data_operandB[31] => Add0.IN2
ctrl_ALUopcode[0] => WideAnd1.IN0
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[0] => WideAnd0.IN0
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[1] => WideAnd1.IN1
ctrl_ALUopcode[1] => WideAnd0.IN1
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[2] => WideAnd1.IN2
ctrl_ALUopcode[2] => WideAnd0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[3] => WideAnd1.IN3
ctrl_ALUopcode[3] => WideAnd0.IN3
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_ALUopcode[4] => WideAnd1.IN4
ctrl_ALUopcode[4] => WideAnd0.IN4
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:mainALU
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[0] => Add1.IN33
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[1] => Add1.IN32
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[2] => Add1.IN31
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[3] => Add1.IN30
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[4] => Add1.IN29
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[5] => Add1.IN28
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[6] => Add1.IN27
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[7] => Add1.IN26
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[8] => Add1.IN25
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[9] => Add1.IN24
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[10] => Add1.IN23
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[11] => Add1.IN22
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[12] => Add1.IN21
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[13] => Add1.IN20
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[14] => Add1.IN19
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[15] => Add1.IN18
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[16] => Add1.IN17
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[17] => Add1.IN16
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[18] => Add1.IN15
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[19] => Add1.IN14
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[20] => Add1.IN13
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[21] => Add1.IN12
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[22] => Add1.IN11
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[23] => Add1.IN10
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[24] => Add1.IN9
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[25] => Add1.IN8
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[26] => Add1.IN7
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[27] => Add1.IN6
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[28] => Add1.IN5
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[29] => Add1.IN4
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[30] => Add1.IN3
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN34
data_operandA[31] => Add0.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandA[31] => Add1.IN1
data_operandA[31] => Add1.IN2
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN66
data_operandB[0] => Add0.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN65
data_operandB[1] => Add0.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN64
data_operandB[2] => Add0.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN63
data_operandB[3] => Add0.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN62
data_operandB[4] => Add0.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN61
data_operandB[5] => Add0.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN60
data_operandB[6] => Add0.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN59
data_operandB[7] => Add0.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN58
data_operandB[8] => Add0.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN57
data_operandB[9] => Add0.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN56
data_operandB[10] => Add0.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN55
data_operandB[11] => Add0.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN54
data_operandB[12] => Add0.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN53
data_operandB[13] => Add0.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN52
data_operandB[14] => Add0.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN51
data_operandB[15] => Add0.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN50
data_operandB[16] => Add0.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN49
data_operandB[17] => Add0.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN48
data_operandB[18] => Add0.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN47
data_operandB[19] => Add0.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN46
data_operandB[20] => Add0.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN45
data_operandB[21] => Add0.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN44
data_operandB[22] => Add0.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN43
data_operandB[23] => Add0.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN42
data_operandB[24] => Add0.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN41
data_operandB[25] => Add0.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN40
data_operandB[26] => Add0.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN39
data_operandB[27] => Add0.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN38
data_operandB[28] => Add0.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN37
data_operandB[29] => Add0.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN36
data_operandB[30] => Add0.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN34
data_operandB[31] => Add1.IN35
data_operandB[31] => Add0.IN1
data_operandB[31] => Add0.IN2
ctrl_ALUopcode[0] => WideAnd1.IN0
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[0] => WideAnd0.IN0
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[1] => WideAnd1.IN1
ctrl_ALUopcode[1] => WideAnd0.IN1
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[2] => WideAnd1.IN2
ctrl_ALUopcode[2] => WideAnd0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[3] => WideAnd1.IN3
ctrl_ALUopcode[3] => WideAnd0.IN3
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_ALUopcode[4] => WideAnd1.IN4
ctrl_ALUopcode[4] => WideAnd0.IN4
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|select51:set_exception_value
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
in1[4] => out.DATAA
in1[5] => out.DATAA
in1[6] => out.DATAA
in1[7] => out.DATAA
in1[8] => out.DATAA
in1[9] => out.DATAA
in1[10] => out.DATAA
in1[11] => out.DATAA
in1[12] => out.DATAA
in1[13] => out.DATAA
in1[14] => out.DATAA
in1[15] => out.DATAA
in1[16] => out.DATAA
in1[17] => out.DATAA
in1[18] => out.DATAA
in1[19] => out.DATAA
in1[20] => out.DATAA
in1[21] => out.DATAA
in1[22] => out.DATAA
in1[23] => out.DATAA
in1[24] => out.DATAA
in1[25] => out.DATAA
in1[26] => out.DATAA
in1[27] => out.DATAA
in1[28] => out.DATAA
in1[29] => out.DATAA
in1[30] => out.DATAA
in1[31] => out.DATAA
in2[0] => out.DATAB
in2[1] => out.DATAB
in2[2] => out.DATAB
in2[3] => out.DATAB
in2[4] => out.DATAB
in2[5] => out.DATAB
in2[6] => out.DATAB
in2[7] => out.DATAB
in2[8] => out.DATAB
in2[9] => out.DATAB
in2[10] => out.DATAB
in2[11] => out.DATAB
in2[12] => out.DATAB
in2[13] => out.DATAB
in2[14] => out.DATAB
in2[15] => out.DATAB
in2[16] => out.DATAB
in2[17] => out.DATAB
in2[18] => out.DATAB
in2[19] => out.DATAB
in2[20] => out.DATAB
in2[21] => out.DATAB
in2[22] => out.DATAB
in2[23] => out.DATAB
in2[24] => out.DATAB
in2[25] => out.DATAB
in2[26] => out.DATAB
in2[27] => out.DATAB
in2[28] => out.DATAB
in2[29] => out.DATAB
in2[30] => out.DATAB
in2[31] => out.DATAB
in3[0] => out.DATAA
in3[1] => out.DATAA
in3[2] => out.DATAA
in3[3] => out.DATAA
in3[4] => out.DATAA
in3[5] => out.DATAA
in3[6] => out.DATAA
in3[7] => out.DATAA
in3[8] => out.DATAA
in3[9] => out.DATAA
in3[10] => out.DATAA
in3[11] => out.DATAA
in3[12] => out.DATAA
in3[13] => out.DATAA
in3[14] => out.DATAA
in3[15] => out.DATAA
in3[16] => out.DATAA
in3[17] => out.DATAA
in3[18] => out.DATAA
in3[19] => out.DATAA
in3[20] => out.DATAA
in3[21] => out.DATAA
in3[22] => out.DATAA
in3[23] => out.DATAA
in3[24] => out.DATAA
in3[25] => out.DATAA
in3[26] => out.DATAA
in3[27] => out.DATAA
in3[28] => out.DATAA
in3[29] => out.DATAA
in3[30] => out.DATAA
in3[31] => out.DATAA
in4[0] => out.DATAB
in4[1] => out.DATAB
in4[2] => out.DATAB
in4[3] => out.DATAB
in4[4] => out.DATAB
in4[5] => out.DATAB
in4[6] => out.DATAB
in4[7] => out.DATAB
in4[8] => out.DATAB
in4[9] => out.DATAB
in4[10] => out.DATAB
in4[11] => out.DATAB
in4[12] => out.DATAB
in4[13] => out.DATAB
in4[14] => out.DATAB
in4[15] => out.DATAB
in4[16] => out.DATAB
in4[17] => out.DATAB
in4[18] => out.DATAB
in4[19] => out.DATAB
in4[20] => out.DATAB
in4[21] => out.DATAB
in4[22] => out.DATAB
in4[23] => out.DATAB
in4[24] => out.DATAB
in4[25] => out.DATAB
in4[26] => out.DATAB
in4[27] => out.DATAB
in4[28] => out.DATAB
in4[29] => out.DATAB
in4[30] => out.DATAB
in4[31] => out.DATAB
in5[0] => out.DATAA
in5[1] => out.DATAA
in5[2] => out.DATAA
in5[3] => out.DATAA
in5[4] => out.DATAA
in5[5] => out.DATAA
in5[6] => out.DATAA
in5[7] => out.DATAA
in5[8] => out.DATAA
in5[9] => out.DATAA
in5[10] => out.DATAA
in5[11] => out.DATAA
in5[12] => out.DATAA
in5[13] => out.DATAA
in5[14] => out.DATAA
in5[15] => out.DATAA
in5[16] => out.DATAA
in5[17] => out.DATAA
in5[18] => out.DATAA
in5[19] => out.DATAA
in5[20] => out.DATAA
in5[21] => out.DATAA
in5[22] => out.DATAA
in5[23] => out.DATAA
in5[24] => out.DATAA
in5[25] => out.DATAA
in5[26] => out.DATAA
in5[27] => out.DATAA
in5[28] => out.DATAA
in5[29] => out.DATAA
in5[30] => out.DATAA
in5[31] => out.DATAA
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
select[2] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|target_selector:selectDataBPropagate
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|target_selector:selectCorrectRstatus
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM
clk => clk.IN171
in_enable => in_enable.IN171
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
in[64] => in[64].IN1
in[65] => in[65].IN1
in[66] => in[66].IN1
in[67] => in[67].IN1
in[68] => in[68].IN1
in[69] => in[69].IN1
in[70] => in[70].IN1
in[71] => in[71].IN1
in[72] => in[72].IN1
in[73] => in[73].IN1
in[74] => in[74].IN1
in[75] => in[75].IN1
in[76] => in[76].IN1
in[77] => in[77].IN1
in[78] => in[78].IN1
in[79] => in[79].IN1
in[80] => in[80].IN1
in[81] => in[81].IN1
in[82] => in[82].IN1
in[83] => in[83].IN1
in[84] => in[84].IN1
in[85] => in[85].IN1
in[86] => in[86].IN1
in[87] => in[87].IN1
in[88] => in[88].IN1
in[89] => in[89].IN1
in[90] => in[90].IN1
in[91] => in[91].IN1
in[92] => in[92].IN1
in[93] => in[93].IN1
in[94] => in[94].IN1
in[95] => in[95].IN1
in[96] => in[96].IN1
in[97] => in[97].IN1
in[98] => in[98].IN1
in[99] => in[99].IN1
in[100] => in[100].IN1
in[101] => in[101].IN1
in[102] => in[102].IN1
in[103] => in[103].IN1
in[104] => in[104].IN1
in[105] => in[105].IN1
in[106] => in[106].IN1
in[107] => in[107].IN1
in[108] => in[108].IN1
in[109] => in[109].IN1
in[110] => in[110].IN1
in[111] => in[111].IN1
in[112] => in[112].IN1
in[113] => in[113].IN1
in[114] => in[114].IN1
in[115] => in[115].IN1
in[116] => in[116].IN1
in[117] => in[117].IN1
in[118] => in[118].IN1
in[119] => in[119].IN1
in[120] => in[120].IN1
in[121] => in[121].IN1
in[122] => in[122].IN1
in[123] => in[123].IN1
in[124] => in[124].IN1
in[125] => in[125].IN1
in[126] => in[126].IN1
in[127] => in[127].IN1
in[128] => in[128].IN1
in[129] => in[129].IN1
in[130] => in[130].IN1
in[131] => in[131].IN1
in[132] => in[132].IN1
in[133] => in[133].IN1
in[134] => in[134].IN1
in[135] => in[135].IN1
in[136] => in[136].IN1
in[137] => in[137].IN1
in[138] => in[138].IN1
in[139] => in[139].IN1
in[140] => in[140].IN1
in[141] => in[141].IN1
in[142] => in[142].IN1
in[143] => in[143].IN1
in[144] => in[144].IN1
in[145] => in[145].IN1
in[146] => in[146].IN1
in[147] => in[147].IN1
in[148] => in[148].IN1
in[149] => in[149].IN1
in[150] => in[150].IN1
in[151] => in[151].IN1
in[152] => in[152].IN1
in[153] => in[153].IN1
in[154] => in[154].IN1
in[155] => in[155].IN1
in[156] => in[156].IN1
in[157] => in[157].IN1
in[158] => in[158].IN1
in[159] => in[159].IN1
in[160] => in[160].IN1
in[161] => in[161].IN1
in[162] => in[162].IN1
in[163] => in[163].IN1
in[164] => in[164].IN1
in[165] => in[165].IN1
in[166] => in[166].IN1
in[167] => in[167].IN1
in[168] => in[168].IN1
in[169] => in[169].IN1
in[170] => in[170].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
q[64] <= dflipflop:dff[64].d.port4
q[65] <= dflipflop:dff[65].d.port4
q[66] <= dflipflop:dff[66].d.port4
q[67] <= dflipflop:dff[67].d.port4
q[68] <= dflipflop:dff[68].d.port4
q[69] <= dflipflop:dff[69].d.port4
q[70] <= dflipflop:dff[70].d.port4
q[71] <= dflipflop:dff[71].d.port4
q[72] <= dflipflop:dff[72].d.port4
q[73] <= dflipflop:dff[73].d.port4
q[74] <= dflipflop:dff[74].d.port4
q[75] <= dflipflop:dff[75].d.port4
q[76] <= dflipflop:dff[76].d.port4
q[77] <= dflipflop:dff[77].d.port4
q[78] <= dflipflop:dff[78].d.port4
q[79] <= dflipflop:dff[79].d.port4
q[80] <= dflipflop:dff[80].d.port4
q[81] <= dflipflop:dff[81].d.port4
q[82] <= dflipflop:dff[82].d.port4
q[83] <= dflipflop:dff[83].d.port4
q[84] <= dflipflop:dff[84].d.port4
q[85] <= dflipflop:dff[85].d.port4
q[86] <= dflipflop:dff[86].d.port4
q[87] <= dflipflop:dff[87].d.port4
q[88] <= dflipflop:dff[88].d.port4
q[89] <= dflipflop:dff[89].d.port4
q[90] <= dflipflop:dff[90].d.port4
q[91] <= dflipflop:dff[91].d.port4
q[92] <= dflipflop:dff[92].d.port4
q[93] <= dflipflop:dff[93].d.port4
q[94] <= dflipflop:dff[94].d.port4
q[95] <= dflipflop:dff[95].d.port4
q[96] <= dflipflop:dff[96].d.port4
q[97] <= dflipflop:dff[97].d.port4
q[98] <= dflipflop:dff[98].d.port4
q[99] <= dflipflop:dff[99].d.port4
q[100] <= dflipflop:dff[100].d.port4
q[101] <= dflipflop:dff[101].d.port4
q[102] <= dflipflop:dff[102].d.port4
q[103] <= dflipflop:dff[103].d.port4
q[104] <= dflipflop:dff[104].d.port4
q[105] <= dflipflop:dff[105].d.port4
q[106] <= dflipflop:dff[106].d.port4
q[107] <= dflipflop:dff[107].d.port4
q[108] <= dflipflop:dff[108].d.port4
q[109] <= dflipflop:dff[109].d.port4
q[110] <= dflipflop:dff[110].d.port4
q[111] <= dflipflop:dff[111].d.port4
q[112] <= dflipflop:dff[112].d.port4
q[113] <= dflipflop:dff[113].d.port4
q[114] <= dflipflop:dff[114].d.port4
q[115] <= dflipflop:dff[115].d.port4
q[116] <= dflipflop:dff[116].d.port4
q[117] <= dflipflop:dff[117].d.port4
q[118] <= dflipflop:dff[118].d.port4
q[119] <= dflipflop:dff[119].d.port4
q[120] <= dflipflop:dff[120].d.port4
q[121] <= dflipflop:dff[121].d.port4
q[122] <= dflipflop:dff[122].d.port4
q[123] <= dflipflop:dff[123].d.port4
q[124] <= dflipflop:dff[124].d.port4
q[125] <= dflipflop:dff[125].d.port4
q[126] <= dflipflop:dff[126].d.port4
q[127] <= dflipflop:dff[127].d.port4
q[128] <= dflipflop:dff[128].d.port4
q[129] <= dflipflop:dff[129].d.port4
q[130] <= dflipflop:dff[130].d.port4
q[131] <= dflipflop:dff[131].d.port4
q[132] <= dflipflop:dff[132].d.port4
q[133] <= dflipflop:dff[133].d.port4
q[134] <= dflipflop:dff[134].d.port4
q[135] <= dflipflop:dff[135].d.port4
q[136] <= dflipflop:dff[136].d.port4
q[137] <= dflipflop:dff[137].d.port4
q[138] <= dflipflop:dff[138].d.port4
q[139] <= dflipflop:dff[139].d.port4
q[140] <= dflipflop:dff[140].d.port4
q[141] <= dflipflop:dff[141].d.port4
q[142] <= dflipflop:dff[142].d.port4
q[143] <= dflipflop:dff[143].d.port4
q[144] <= dflipflop:dff[144].d.port4
q[145] <= dflipflop:dff[145].d.port4
q[146] <= dflipflop:dff[146].d.port4
q[147] <= dflipflop:dff[147].d.port4
q[148] <= dflipflop:dff[148].d.port4
q[149] <= dflipflop:dff[149].d.port4
q[150] <= dflipflop:dff[150].d.port4
q[151] <= dflipflop:dff[151].d.port4
q[152] <= dflipflop:dff[152].d.port4
q[153] <= dflipflop:dff[153].d.port4
q[154] <= dflipflop:dff[154].d.port4
q[155] <= dflipflop:dff[155].d.port4
q[156] <= dflipflop:dff[156].d.port4
q[157] <= dflipflop:dff[157].d.port4
q[158] <= dflipflop:dff[158].d.port4
q[159] <= dflipflop:dff[159].d.port4
q[160] <= dflipflop:dff[160].d.port4
q[161] <= dflipflop:dff[161].d.port4
q[162] <= dflipflop:dff[162].d.port4
q[163] <= dflipflop:dff[163].d.port4
q[164] <= dflipflop:dff[164].d.port4
q[165] <= dflipflop:dff[165].d.port4
q[166] <= dflipflop:dff[166].d.port4
q[167] <= dflipflop:dff[167].d.port4
q[168] <= dflipflop:dff[168].d.port4
q[169] <= dflipflop:dff[169].d.port4
q[170] <= dflipflop:dff[170].d.port4
reset => reset.IN171


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[64].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[65].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[66].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[67].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[68].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[69].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[70].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[71].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[72].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[73].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[74].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[75].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[76].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[77].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[78].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[79].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[80].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[81].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[82].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[83].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[84].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[85].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[86].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[87].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[88].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[89].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[90].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[91].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[92].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[93].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[94].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[95].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[96].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[97].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[98].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[99].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[100].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[101].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[102].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[103].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[104].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[105].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[106].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[107].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[108].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[109].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[110].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[111].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[112].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[113].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[114].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[115].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[116].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[117].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[118].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[119].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[120].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[121].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[122].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[123].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[124].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[125].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[126].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[127].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[128].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[129].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[130].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[131].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[132].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[133].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[134].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[135].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[136].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[137].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[138].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[139].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[140].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[141].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[142].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[143].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[144].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[145].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[146].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[147].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[148].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[149].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[150].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[151].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[152].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[153].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[154].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[155].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[156].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[157].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[158].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[159].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[160].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[161].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[162].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[163].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[164].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[165].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[166].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[167].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[168].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[169].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register171:EX_MEM|dflipflop:dff[170].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:EX_MEM_BRANCH
clk => clk.IN3
in_enable => in_enable.IN3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
reset => reset.IN3


|skeleton|processor:my_processor|register3:EX_MEM_BRANCH|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:EX_MEM_BRANCH|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register3:EX_MEM_BRANCH|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RS
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:my_processor|register5:EX_MEM_RS|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RS|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RS|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RS|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RS|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RT
clk => clk.IN5
in_enable => in_enable.IN5
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
reset => reset.IN5


|skeleton|processor:my_processor|register5:EX_MEM_RT|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RT|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RT|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RT|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register5:EX_MEM_RT|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|target_selector:selectnextpctarget
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB
clk => clk.IN99
in_enable => in_enable.IN99
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
in[32] => in[32].IN1
in[33] => in[33].IN1
in[34] => in[34].IN1
in[35] => in[35].IN1
in[36] => in[36].IN1
in[37] => in[37].IN1
in[38] => in[38].IN1
in[39] => in[39].IN1
in[40] => in[40].IN1
in[41] => in[41].IN1
in[42] => in[42].IN1
in[43] => in[43].IN1
in[44] => in[44].IN1
in[45] => in[45].IN1
in[46] => in[46].IN1
in[47] => in[47].IN1
in[48] => in[48].IN1
in[49] => in[49].IN1
in[50] => in[50].IN1
in[51] => in[51].IN1
in[52] => in[52].IN1
in[53] => in[53].IN1
in[54] => in[54].IN1
in[55] => in[55].IN1
in[56] => in[56].IN1
in[57] => in[57].IN1
in[58] => in[58].IN1
in[59] => in[59].IN1
in[60] => in[60].IN1
in[61] => in[61].IN1
in[62] => in[62].IN1
in[63] => in[63].IN1
in[64] => in[64].IN1
in[65] => in[65].IN1
in[66] => in[66].IN1
in[67] => in[67].IN1
in[68] => in[68].IN1
in[69] => in[69].IN1
in[70] => in[70].IN1
in[71] => in[71].IN1
in[72] => in[72].IN1
in[73] => in[73].IN1
in[74] => in[74].IN1
in[75] => in[75].IN1
in[76] => in[76].IN1
in[77] => in[77].IN1
in[78] => in[78].IN1
in[79] => in[79].IN1
in[80] => in[80].IN1
in[81] => in[81].IN1
in[82] => in[82].IN1
in[83] => in[83].IN1
in[84] => in[84].IN1
in[85] => in[85].IN1
in[86] => in[86].IN1
in[87] => in[87].IN1
in[88] => in[88].IN1
in[89] => in[89].IN1
in[90] => in[90].IN1
in[91] => in[91].IN1
in[92] => in[92].IN1
in[93] => in[93].IN1
in[94] => in[94].IN1
in[95] => in[95].IN1
in[96] => in[96].IN1
in[97] => in[97].IN1
in[98] => in[98].IN1
q[0] <= dflipflop:dff[0].d.port4
q[1] <= dflipflop:dff[1].d.port4
q[2] <= dflipflop:dff[2].d.port4
q[3] <= dflipflop:dff[3].d.port4
q[4] <= dflipflop:dff[4].d.port4
q[5] <= dflipflop:dff[5].d.port4
q[6] <= dflipflop:dff[6].d.port4
q[7] <= dflipflop:dff[7].d.port4
q[8] <= dflipflop:dff[8].d.port4
q[9] <= dflipflop:dff[9].d.port4
q[10] <= dflipflop:dff[10].d.port4
q[11] <= dflipflop:dff[11].d.port4
q[12] <= dflipflop:dff[12].d.port4
q[13] <= dflipflop:dff[13].d.port4
q[14] <= dflipflop:dff[14].d.port4
q[15] <= dflipflop:dff[15].d.port4
q[16] <= dflipflop:dff[16].d.port4
q[17] <= dflipflop:dff[17].d.port4
q[18] <= dflipflop:dff[18].d.port4
q[19] <= dflipflop:dff[19].d.port4
q[20] <= dflipflop:dff[20].d.port4
q[21] <= dflipflop:dff[21].d.port4
q[22] <= dflipflop:dff[22].d.port4
q[23] <= dflipflop:dff[23].d.port4
q[24] <= dflipflop:dff[24].d.port4
q[25] <= dflipflop:dff[25].d.port4
q[26] <= dflipflop:dff[26].d.port4
q[27] <= dflipflop:dff[27].d.port4
q[28] <= dflipflop:dff[28].d.port4
q[29] <= dflipflop:dff[29].d.port4
q[30] <= dflipflop:dff[30].d.port4
q[31] <= dflipflop:dff[31].d.port4
q[32] <= dflipflop:dff[32].d.port4
q[33] <= dflipflop:dff[33].d.port4
q[34] <= dflipflop:dff[34].d.port4
q[35] <= dflipflop:dff[35].d.port4
q[36] <= dflipflop:dff[36].d.port4
q[37] <= dflipflop:dff[37].d.port4
q[38] <= dflipflop:dff[38].d.port4
q[39] <= dflipflop:dff[39].d.port4
q[40] <= dflipflop:dff[40].d.port4
q[41] <= dflipflop:dff[41].d.port4
q[42] <= dflipflop:dff[42].d.port4
q[43] <= dflipflop:dff[43].d.port4
q[44] <= dflipflop:dff[44].d.port4
q[45] <= dflipflop:dff[45].d.port4
q[46] <= dflipflop:dff[46].d.port4
q[47] <= dflipflop:dff[47].d.port4
q[48] <= dflipflop:dff[48].d.port4
q[49] <= dflipflop:dff[49].d.port4
q[50] <= dflipflop:dff[50].d.port4
q[51] <= dflipflop:dff[51].d.port4
q[52] <= dflipflop:dff[52].d.port4
q[53] <= dflipflop:dff[53].d.port4
q[54] <= dflipflop:dff[54].d.port4
q[55] <= dflipflop:dff[55].d.port4
q[56] <= dflipflop:dff[56].d.port4
q[57] <= dflipflop:dff[57].d.port4
q[58] <= dflipflop:dff[58].d.port4
q[59] <= dflipflop:dff[59].d.port4
q[60] <= dflipflop:dff[60].d.port4
q[61] <= dflipflop:dff[61].d.port4
q[62] <= dflipflop:dff[62].d.port4
q[63] <= dflipflop:dff[63].d.port4
q[64] <= dflipflop:dff[64].d.port4
q[65] <= dflipflop:dff[65].d.port4
q[66] <= dflipflop:dff[66].d.port4
q[67] <= dflipflop:dff[67].d.port4
q[68] <= dflipflop:dff[68].d.port4
q[69] <= dflipflop:dff[69].d.port4
q[70] <= dflipflop:dff[70].d.port4
q[71] <= dflipflop:dff[71].d.port4
q[72] <= dflipflop:dff[72].d.port4
q[73] <= dflipflop:dff[73].d.port4
q[74] <= dflipflop:dff[74].d.port4
q[75] <= dflipflop:dff[75].d.port4
q[76] <= dflipflop:dff[76].d.port4
q[77] <= dflipflop:dff[77].d.port4
q[78] <= dflipflop:dff[78].d.port4
q[79] <= dflipflop:dff[79].d.port4
q[80] <= dflipflop:dff[80].d.port4
q[81] <= dflipflop:dff[81].d.port4
q[82] <= dflipflop:dff[82].d.port4
q[83] <= dflipflop:dff[83].d.port4
q[84] <= dflipflop:dff[84].d.port4
q[85] <= dflipflop:dff[85].d.port4
q[86] <= dflipflop:dff[86].d.port4
q[87] <= dflipflop:dff[87].d.port4
q[88] <= dflipflop:dff[88].d.port4
q[89] <= dflipflop:dff[89].d.port4
q[90] <= dflipflop:dff[90].d.port4
q[91] <= dflipflop:dff[91].d.port4
q[92] <= dflipflop:dff[92].d.port4
q[93] <= dflipflop:dff[93].d.port4
q[94] <= dflipflop:dff[94].d.port4
q[95] <= dflipflop:dff[95].d.port4
q[96] <= dflipflop:dff[96].d.port4
q[97] <= dflipflop:dff[97].d.port4
q[98] <= dflipflop:dff[98].d.port4
reset => reset.IN99


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[1].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[2].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[3].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[4].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[5].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[6].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[7].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[8].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[9].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[10].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[11].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[12].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[13].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[14].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[15].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[16].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[17].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[18].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[19].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[20].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[21].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[22].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[23].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[24].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[25].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[26].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[27].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[28].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[29].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[30].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[31].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[32].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[33].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[34].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[35].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[36].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[37].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[38].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[39].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[40].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[41].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[42].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[43].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[44].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[45].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[46].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[47].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[48].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[49].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[50].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[51].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[52].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[53].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[54].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[55].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[56].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[57].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[58].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[59].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[60].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[61].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[62].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[63].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[64].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[65].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[66].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[67].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[68].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[69].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[70].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[71].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[72].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[73].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[74].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[75].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[76].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[77].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[78].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[79].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[80].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[81].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[82].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[83].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[84].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[85].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[86].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[87].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[88].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[89].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[90].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[91].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[92].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[93].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[94].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[95].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[96].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[97].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register99:MEM_WB|dflipflop:dff[98].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|register:last_load_instruction
clk => clk.IN1
in_enable => in_enable.IN1
in => in.IN1
q <= dflipflop:dff[0].d.port4
reset => reset.IN1


|skeleton|processor:my_processor|register:last_load_instruction|dflipflop:dff[0].d
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|target_selector:selectAluA
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|target_selector:selectAluB
pc_plus_one_plus_n[0] => top[0].DATAA
pc_plus_one_plus_n[1] => top[1].DATAA
pc_plus_one_plus_n[2] => top[2].DATAA
pc_plus_one_plus_n[3] => top[3].DATAA
pc_plus_one_plus_n[4] => top[4].DATAA
pc_plus_one_plus_n[5] => top[5].DATAA
pc_plus_one_plus_n[6] => top[6].DATAA
pc_plus_one_plus_n[7] => top[7].DATAA
pc_plus_one_plus_n[8] => top[8].DATAA
pc_plus_one_plus_n[9] => top[9].DATAA
pc_plus_one_plus_n[10] => top[10].DATAA
pc_plus_one_plus_n[11] => top[11].DATAA
pc_plus_one_plus_n[12] => top[12].DATAA
pc_plus_one_plus_n[13] => top[13].DATAA
pc_plus_one_plus_n[14] => top[14].DATAA
pc_plus_one_plus_n[15] => top[15].DATAA
pc_plus_one_plus_n[16] => top[16].DATAA
pc_plus_one_plus_n[17] => top[17].DATAA
pc_plus_one_plus_n[18] => top[18].DATAA
pc_plus_one_plus_n[19] => top[19].DATAA
pc_plus_one_plus_n[20] => top[20].DATAA
pc_plus_one_plus_n[21] => top[21].DATAA
pc_plus_one_plus_n[22] => top[22].DATAA
pc_plus_one_plus_n[23] => top[23].DATAA
pc_plus_one_plus_n[24] => top[24].DATAA
pc_plus_one_plus_n[25] => top[25].DATAA
pc_plus_one_plus_n[26] => top[26].DATAA
pc_plus_one_plus_n[27] => top[27].DATAA
pc_plus_one_plus_n[28] => top[28].DATAA
pc_plus_one_plus_n[29] => top[29].DATAA
pc_plus_one_plus_n[30] => top[30].DATAA
pc_plus_one_plus_n[31] => top[31].DATAA
t[0] => top[0].DATAB
t[1] => top[1].DATAB
t[2] => top[2].DATAB
t[3] => top[3].DATAB
t[4] => top[4].DATAB
t[5] => top[5].DATAB
t[6] => top[6].DATAB
t[7] => top[7].DATAB
t[8] => top[8].DATAB
t[9] => top[9].DATAB
t[10] => top[10].DATAB
t[11] => top[11].DATAB
t[12] => top[12].DATAB
t[13] => top[13].DATAB
t[14] => top[14].DATAB
t[15] => top[15].DATAB
t[16] => top[16].DATAB
t[17] => top[17].DATAB
t[18] => top[18].DATAB
t[19] => top[19].DATAB
t[20] => top[20].DATAB
t[21] => top[21].DATAB
t[22] => top[22].DATAB
t[23] => top[23].DATAB
t[24] => top[24].DATAB
t[25] => top[25].DATAB
t[26] => top[26].DATAB
t[27] => top[27].DATAB
t[28] => top[28].DATAB
t[29] => top[29].DATAB
t[30] => top[30].DATAB
t[31] => top[31].DATAB
rdval[0] => bottom[0].DATAA
rdval[1] => bottom[1].DATAA
rdval[2] => bottom[2].DATAA
rdval[3] => bottom[3].DATAA
rdval[4] => bottom[4].DATAA
rdval[5] => bottom[5].DATAA
rdval[6] => bottom[6].DATAA
rdval[7] => bottom[7].DATAA
rdval[8] => bottom[8].DATAA
rdval[9] => bottom[9].DATAA
rdval[10] => bottom[10].DATAA
rdval[11] => bottom[11].DATAA
rdval[12] => bottom[12].DATAA
rdval[13] => bottom[13].DATAA
rdval[14] => bottom[14].DATAA
rdval[15] => bottom[15].DATAA
rdval[16] => bottom[16].DATAA
rdval[17] => bottom[17].DATAA
rdval[18] => bottom[18].DATAA
rdval[19] => bottom[19].DATAA
rdval[20] => bottom[20].DATAA
rdval[21] => bottom[21].DATAA
rdval[22] => bottom[22].DATAA
rdval[23] => bottom[23].DATAA
rdval[24] => bottom[24].DATAA
rdval[25] => bottom[25].DATAA
rdval[26] => bottom[26].DATAA
rdval[27] => bottom[27].DATAA
rdval[28] => bottom[28].DATAA
rdval[29] => bottom[29].DATAA
rdval[30] => bottom[30].DATAA
rdval[31] => bottom[31].DATAA
select[0] => top[31].OUTPUTSELECT
select[0] => top[30].OUTPUTSELECT
select[0] => top[29].OUTPUTSELECT
select[0] => top[28].OUTPUTSELECT
select[0] => top[27].OUTPUTSELECT
select[0] => top[26].OUTPUTSELECT
select[0] => top[25].OUTPUTSELECT
select[0] => top[24].OUTPUTSELECT
select[0] => top[23].OUTPUTSELECT
select[0] => top[22].OUTPUTSELECT
select[0] => top[21].OUTPUTSELECT
select[0] => top[20].OUTPUTSELECT
select[0] => top[19].OUTPUTSELECT
select[0] => top[18].OUTPUTSELECT
select[0] => top[17].OUTPUTSELECT
select[0] => top[16].OUTPUTSELECT
select[0] => top[15].OUTPUTSELECT
select[0] => top[14].OUTPUTSELECT
select[0] => top[13].OUTPUTSELECT
select[0] => top[12].OUTPUTSELECT
select[0] => top[11].OUTPUTSELECT
select[0] => top[10].OUTPUTSELECT
select[0] => top[9].OUTPUTSELECT
select[0] => top[8].OUTPUTSELECT
select[0] => top[7].OUTPUTSELECT
select[0] => top[6].OUTPUTSELECT
select[0] => top[5].OUTPUTSELECT
select[0] => top[4].OUTPUTSELECT
select[0] => top[3].OUTPUTSELECT
select[0] => top[2].OUTPUTSELECT
select[0] => top[1].OUTPUTSELECT
select[0] => top[0].OUTPUTSELECT
select[0] => bottom[31].OUTPUTSELECT
select[0] => bottom[30].OUTPUTSELECT
select[0] => bottom[29].OUTPUTSELECT
select[0] => bottom[28].OUTPUTSELECT
select[0] => bottom[27].OUTPUTSELECT
select[0] => bottom[26].OUTPUTSELECT
select[0] => bottom[25].OUTPUTSELECT
select[0] => bottom[24].OUTPUTSELECT
select[0] => bottom[23].OUTPUTSELECT
select[0] => bottom[22].OUTPUTSELECT
select[0] => bottom[21].OUTPUTSELECT
select[0] => bottom[20].OUTPUTSELECT
select[0] => bottom[19].OUTPUTSELECT
select[0] => bottom[18].OUTPUTSELECT
select[0] => bottom[17].OUTPUTSELECT
select[0] => bottom[16].OUTPUTSELECT
select[0] => bottom[15].OUTPUTSELECT
select[0] => bottom[14].OUTPUTSELECT
select[0] => bottom[13].OUTPUTSELECT
select[0] => bottom[12].OUTPUTSELECT
select[0] => bottom[11].OUTPUTSELECT
select[0] => bottom[10].OUTPUTSELECT
select[0] => bottom[9].OUTPUTSELECT
select[0] => bottom[8].OUTPUTSELECT
select[0] => bottom[7].OUTPUTSELECT
select[0] => bottom[6].OUTPUTSELECT
select[0] => bottom[5].OUTPUTSELECT
select[0] => bottom[4].OUTPUTSELECT
select[0] => bottom[3].OUTPUTSELECT
select[0] => bottom[2].OUTPUTSELECT
select[0] => bottom[1].OUTPUTSELECT
select[0] => bottom[0].OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
select[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


