# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../filter_project.srcs/sources_1/ip/pad_col_ram/sim/pad_col_ram.v" \
"../../../../filter_project.srcs/sources_1/ip/input_output_ram/sim/input_output_ram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
