; or1k instruction bus master
[master or1k_i]
slaves =
 ddr2_ibus
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 ddr2_dbus
 uart0
 gpio0
 spi0
 vga0
 eth0
 ps2_0
 ps2_1
 ps2_2

; debug master
[master dbg]
slaves =
 ddr2_dbus
 uart0
 gpio0
 spi0
 vga0
 eth0
 ps2_0
 ps2_1
 ps2_2
 diila

[master vga0_master]
slaves =
 ddr2_vga0

[master eth0_master]
slaves =
 ddr2_eth0

; DDR2 SDRAM
; Have several ports with buffering features,
; so we split each port into a seperate slave
[slave ddr2_dbus]
offset=0
size=0x8000000 ; 128MB

[slave ddr2_ibus]
offset=0
size=0x8000000 ; 128MB

[slave ddr2_vga0]
offset=0
size=0x8000000 ; 128MB

[slave ddr2_eth0]
offset=0
size=0x8000000 ; 128MB

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave eth0]
offset=0x92000000
size=4096

[slave ac97]
offset=0x93000000
size=4096

[slave ps2_0]
datawidth=8
offset=0x94000000
size=8

[slave ps2_1]
datawidth=8
offset=0x95000000
size=8

[slave ps2_2]
datawidth=8
offset=0x9a000000
size=8

[slave vga0]
offset=0x97000000
size=4096

[slave spi0]
datawidth=8
offset=0xb0000000
size=8

[slave diila]
offset=0x96000000
size=0x500000 ; 5MB

[slave rom0]
offset=0xf0000100
size=64
