SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.14.0.75.2 -- WARNING: Map write only section -- Tue Jan 28 18:13:57 2025

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=ENABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=2.4 TRANSFR=OFF CONFIG_IOVOLTAGE=3.3 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF CONFIG_MODE=SPI_SERIAL INBUF=OFF ;
LOCATE COMP "fpga_scl" SITE "C5" ;
LOCATE COMP "sdr_txclk" SITE "N1" ;
LOCATE COMP "fpga_sda" SITE "D5" ;
LOCATE COMP "fpga_neopixel" SITE "A5" ;
LOCATE COMP "fpga_led" SITE "B5" ;
LOCATE COMP "sdr_txdata" SITE "D1" ;
LOCATE COMP "rf_sel_0" SITE "L16" ;
LOCATE COMP "rf_sel_1" SITE "N16" ;
LOCATE COMP "rf_sel_2" SITE "M16" ;
LOCATE COMP "rf_sel_3" SITE "K16" ;
LOCATE COMP "subg_fem_sel0" SITE "D11" ;
LOCATE COMP "subg_fem_sel1" SITE "F16" ;
LOCATE COMP "wifi_fem_sel0" SITE "B15" ;
LOCATE COMP "wifi_fem_sel1" SITE "B16" ;
LOCATE COMP "wifi_fem_csd" SITE "E13" ;
LOCATE COMP "wifi_fem_cps" SITE "B13" ;
LOCATE COMP "wifi_fem_crx" SITE "D16" ;
LOCATE COMP "wifi_fem_ctx" SITE "D13" ;
LOCATE COMP "subg_fem_csd" SITE "A13" ;
LOCATE COMP "spi1_sck" SITE "E4" ;
LOCATE COMP "spi1_mosi" SITE "C6" ;
LOCATE COMP "spi2_sck" SITE "B3" ;
LOCATE COMP "spi2_mosi" SITE "E7" ;
LOCATE COMP "spi3_sck" SITE "A6" ;
LOCATE COMP "spi3_mosi" SITE "D7" ;
LOCATE COMP "spi4_sck" SITE "A2" ;
LOCATE COMP "spi4_mosi" SITE "D6" ;
LOCATE COMP "fpga_ufl_p7" SITE "G16" ;
LOCATE COMP "fpga_ufl_p8" SITE "B12" ;
LOCATE COMP "dpll_clkout2" SITE "C8" ;
LOCATE COMP "dpll_clkout0" SITE "E8" ;
LOCATE COMP "sdr_rx_wifi" SITE "C1" ;
LOCATE COMP "sdr_rx_subg" SITE "F1" ;
LOCATE COMP "sdr_rxclk" SITE "L1" ;
LOCATE COMP "stm_fpga_spare1" SITE "D4" ;
LOCATE COMP "stm_fpga_spare2" SITE "C4" ;
LOCATE COMP "stm_fpga_spare5" SITE "B7" ;
FREQUENCY NET "dpll_clkout2_c" 8.000000 MHz ;
FREQUENCY NET "sdr_txclk_c" 64.000000 MHz ;
FREQUENCY NET "int_clk_out" 9.700000 MHz ;
FREQUENCY NET "dpll_clkout0_c" 10.000000 MHz ;
FREQUENCY NET "second_pll/CLKOP" 200.000000 MHz ;
FREQUENCY PORT "dpll_clkout2" 8.000000 MHz ;
FREQUENCY PORT "dpll_clkout0" 10.000000 MHz ;
FREQUENCY NET "internal_80MHz" 80.000000 MHz ;
FREQUENCY NET "internal_64MHz" 64.000000 MHz ;
FREQUENCY PORT "sdr_rxclk" 64.000000 MHz ;
SCHEMATIC END ;
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
USERCODE BIN "00000000000000000000000000000000" ; 
BANK 0 VCCIO 3.3 V;
BANK 1 VCCIO 3.3 V;
BANK 2 VCCIO 3.3 V;
BANK 3 VCCIO 3.3 V;
BANK 6 VCCIO 2.5 V;
BANK 7 VCCIO 2.5 V;
BANK 8 VCCIO 3.3 V;
CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 0.000000 ns MIN 0.000000 ns CLKNET "sdr_txclk_c" CLKOUT PORT "sdr_txdata" ;
INPUT_SETUP PORT "sdr_rx_subg" INPUT_DELAY 0.000000 ns HOLD -3.000000 ns CLKPORT "sdr_rxclk" SS ;
CLOCK_TO_OUT PORT "fpga_ufl_p7" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ;
CLOCK_TO_OUT PORT "fpga_ufl_p8" 4.000000 ns MIN 4.000000 ns CLKPORT "sdr_rxclk" ;
COMMERCIAL ;
