<stg><name>conv2d</name>


<trans_list>

<trans id="301" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="7" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="13" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="19" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="23" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="24" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="28" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %line_buffer_0 = alloca [5 x i32], align 4

]]></Node>
<StgValue><ssdm name="line_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5  %line_buffer_1 = alloca [5 x i32], align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %line_buffer_2 = alloca [5 x i32], align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i32]* %input_r, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([25 x i32]* %input_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %kernel, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %output_r, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %x = phi i2 [ 0, %0 ], [ %x_1, %18 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="2">
<![CDATA[
:1  %x_cast = zext i2 %x to i3

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond8 = icmp eq i2 %x, -1

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %x_1 = add i2 %x, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond8, label %20, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %tmp = icmp eq i2 %x, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %.preheader11.0, label %.preheader10.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader10.0:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.0:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.0:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.0:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j2 = phi i3 [ 0, %.preheader10.0 ], [ %j_3, %4 ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond4 = icmp eq i3 %j2, -3

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_3 = add i3 %j2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %.preheader10.1, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_3 = zext i3 %j2 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %line_buffer_1_addr = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
:2  %line_buffer_1_load = load i32* %line_buffer_1_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader10.1:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader10.1:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.1:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
:2  %line_buffer_1_load = load i32* %line_buffer_1_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_0_addr_1 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="line_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %line_buffer_1_load, i32* %line_buffer_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j2_1 = phi i3 [ 0, %.preheader10.1 ], [ %j_3_1, %6 ]

]]></Node>
<StgValue><ssdm name="j2_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond4_1 = icmp eq i3 %j2_1, -3

]]></Node>
<StgValue><ssdm name="exitcond4_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_3_1 = add i3 %j2_1, 1

]]></Node>
<StgValue><ssdm name="j_3_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4_1, label %.preheader10.2, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_7_1 = zext i3 %j2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %line_buffer_2_addr = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_7_1

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="3">
<![CDATA[
:2  %line_buffer_2_load = load i32* %line_buffer_2_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader10.2:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10.2:1  %tmp_2 = add i3 %x_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="3">
<![CDATA[
.preheader10.2:2  %tmp_3_cast = zext i3 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader10.2:3  %tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="5">
<![CDATA[
.preheader10.2:4  %p_shl_cast = zext i5 %tmp_14 to i6

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10.2:5  %tmp_16 = add i6 %tmp_3_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.2:6  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="3">
<![CDATA[
:2  %line_buffer_2_load = load i32* %line_buffer_2_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_1_addr_2 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_7_1

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %line_buffer_2_load, i32* %line_buffer_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader9:0  %j3 = phi i3 [ %j_2, %7 ], [ 0, %.preheader10.2 ]

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:1  %exitcond3 = icmp eq i3 %j3, -3

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:3  %j_2 = add i3 %j3, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %exitcond3, label %.loopexit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="3">
<![CDATA[
:1  %tmp_cast = zext i3 %j3 to i6

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_22 = add i6 %tmp_16, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_25_cast = zext i6 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load_1 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_4 = phi i3 [ 0, %.preheader11.2 ], [ %j_1_2, %13 ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond6_2 = icmp eq i3 %j_4, -3

]]></Node>
<StgValue><ssdm name="exitcond6_2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_1_2 = add i3 %j_4, 1

]]></Node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6_2, label %.preheader11.3, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="3">
<![CDATA[
:1  %tmp_8_2_cast = zext i3 %j_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_8_2_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_21 = add i4 %tmp_8_2_cast, -6

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
:3  %tmp_24_cast = zext i4 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader11.3:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.3:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="2">
<![CDATA[
.loopexit:0  %tmp_9_cast = zext i2 %x to i5

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:1  %tmp_23 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %x, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="4">
<![CDATA[
.loopexit:2  %p_shl1_cast = zext i4 %tmp_23 to i5

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %tmp_24 = sub i5 %p_shl1_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="5">
<![CDATA[
.loopexit:4  %tmp_27_cast = sext i5 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:5  %output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:6  %tmp_25 = add i5 %tmp_24, 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="5">
<![CDATA[
.loopexit:7  %tmp_28_cast = sext i5 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:8  %output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:9  %tmp_26 = add i5 %tmp_24, 2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="5">
<![CDATA[
.loopexit:10  %tmp_29_cast = sext i5 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:11  %output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:12  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:13  br label %.loopexit7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_s = zext i3 %j3 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load_1 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %line_buffer_2_addr_2 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store i32 %input_load_1, i32* %line_buffer_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j = phi i3 [ 0, %.preheader11.0 ], [ %j_1, %9 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond6 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %.preheader11.1, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_8 = zext i3 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
:2  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader11.1:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.1:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.1:2  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
:2  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_0_addr = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="line_buffer_0_addr"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %input_load, i32* %line_buffer_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_s = phi i3 [ 0, %.preheader11.1 ], [ %j_1_1, %11 ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond6_1 = icmp eq i3 %j_s, -3

]]></Node>
<StgValue><ssdm name="exitcond6_1"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %j_1_1 = add i3 %j_s, 1

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6_1, label %.preheader11.2, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="3">
<![CDATA[
:1  %tmp_8_1_cast = zext i3 %j_s to i4

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_10 = add i4 %tmp_8_1_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="4">
<![CDATA[
:3  %tmp_21_cast = zext i4 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load_3 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader11.2:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.2:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.2:2  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_8_1 = zext i3 %j_s to i64

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load_3 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %line_buffer_1_addr_1 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_8_1

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store i32 %input_load_3, i32* %line_buffer_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_8_2 = zext i3 %j_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
:5  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %line_buffer_2_addr_1 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_8_2

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store i32 %input_load_2, i32* %line_buffer_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit7:0  %sum = phi i32 [ 0, %.loopexit ], [ %sum_1, %.loopexit7.loopexit ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit7:1  %i4 = phi i2 [ 0, %.loopexit ], [ %i_3, %.loopexit7.loopexit ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit7:2  %exitcond1 = icmp eq i2 %i4, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit7:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit7:4  %i_3 = add i2 %i4, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit7:5  br i1 %exitcond1, label %14, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader.0:0  %tmp_16_cast = zext i2 %i4 to i5

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.0:1  %tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:2  %p_shl2_cast = zext i4 %tmp_27 to i5

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:3  %tmp_28 = sub i5 %p_shl2_cast, %tmp_16_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:4  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %sum, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:0  %sum_1 = phi i32 [ %sum_2, %15 ], [ %sum, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.0:1  %j5 = phi i2 [ %j_5, %15 ], [ 0, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:2  %exitcond = icmp eq i2 %j5, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:4  %j_5 = add i2 %j5, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:5  br i1 %exitcond, label %.loopexit7.loopexit, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_17 = zext i2 %j5 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="2">
<![CDATA[
:1  %tmp_17_cast = zext i2 %j5 to i5

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_31 = add i5 %tmp_28, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_34_cast = sext i5 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %line_buffer_0_addr_2 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="line_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
:6  %line_buffer_0_load = load i32* %line_buffer_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_0_load"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_1_addr_3 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="3">
<![CDATA[
:8  %line_buffer_1_load_1 = load i32* %line_buffer_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %line_buffer_2_addr_3 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_3"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="3">
<![CDATA[
:10  %line_buffer_2_load_1 = load i32* %line_buffer_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_1"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
:12  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.loopexit7.loopexit:0  br label %.loopexit7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="207" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
:6  %line_buffer_0_load = load i32* %line_buffer_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_0_load"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="3">
<![CDATA[
:8  %line_buffer_1_load_1 = load i32* %line_buffer_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="3">
<![CDATA[
:10  %line_buffer_2_load_1 = load i32* %line_buffer_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_1"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:11  %tmp_18 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load, i32 %line_buffer_1_load_1, i32 %line_buffer_2_load_1, i2 %i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="4">
<![CDATA[
:12  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="212" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_15 = mul nsw i32 %tmp_18, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="213" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_2 = add nsw i32 %sum_1, %tmp_15

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit6:0  %sum_s = phi i32 [ 0, %14 ], [ %sum_1_1, %.loopexit6.loopexit ]

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit6:1  %i4_1 = phi i2 [ 0, %14 ], [ %i_3_1, %.loopexit6.loopexit ]

]]></Node>
<StgValue><ssdm name="i4_1"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit6:2  %exitcond1_1 = icmp eq i2 %i4_1, -1

]]></Node>
<StgValue><ssdm name="exitcond1_1"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit6:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit6:4  %i_3_1 = add i2 %i4_1, 1

]]></Node>
<StgValue><ssdm name="i_3_1"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit6:5  br i1 %exitcond1_1, label %16, label %.preheader.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader.1:0  %tmp_11_1_cast = zext i2 %i4_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.1:1  %tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.1:2  %p_shl3_cast = zext i4 %tmp_29 to i5

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.1:3  %tmp_30 = sub i5 %p_shl3_cast, %tmp_11_1_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.1:4  br label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %sum_s, i32* %output_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.1:0  %sum_1_1 = phi i32 [ %sum_2_1, %17 ], [ %sum_s, %.preheader.preheader.1 ]

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.1:1  %j5_1 = phi i2 [ %tmp_12_1, %17 ], [ 0, %.preheader.preheader.1 ]

]]></Node>
<StgValue><ssdm name="j5_1"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.1:2  %exitcond_1 = icmp eq i2 %j5_1, -1

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.1:3  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.1:4  %tmp_12_1 = add i2 %j5_1, 1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:5  br i1 %exitcond_1, label %.loopexit6.loopexit, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_13_1 = zext i2 %tmp_12_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %line_buffer_0_addr_3 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_13_1

]]></Node>
<StgValue><ssdm name="line_buffer_0_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="3">
<![CDATA[
:2  %line_buffer_0_load_1 = load i32* %line_buffer_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_0_load_1"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_1_addr_4 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_13_1

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
:4  %line_buffer_1_load_2 = load i32* %line_buffer_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_2"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %line_buffer_2_addr_4 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_13_1

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
:6  %line_buffer_2_load_2 = load i32* %line_buffer_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_2"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="2">
<![CDATA[
:8  %tmp_14_1_cast = zext i2 %j5_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_14_1_cast"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp_34 = add i5 %tmp_30, %tmp_14_1_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="5">
<![CDATA[
:10  %tmp_37_cast = sext i5 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="4">
<![CDATA[
:12  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.loopexit6.loopexit:0  br label %.loopexit6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="249" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="3">
<![CDATA[
:2  %line_buffer_0_load_1 = load i32* %line_buffer_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_0_load_1"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
:4  %line_buffer_1_load_2 = load i32* %line_buffer_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_2"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
:6  %line_buffer_2_load_2 = load i32* %line_buffer_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_2"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:7  %tmp_19 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load_1, i32 %line_buffer_1_load_2, i32 %line_buffer_2_load_2, i2 %i4_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="4">
<![CDATA[
:12  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="254" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_15_1 = mul nsw i32 %tmp_19, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="255" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_2_1 = add nsw i32 %sum_1_1, %tmp_15_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>

<operation id="256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="257" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit5:0  %sum_3 = phi i32 [ 0, %16 ], [ %sum_1_2, %.loopexit5.loopexit ]

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit5:1  %i4_2 = phi i2 [ 0, %16 ], [ %i_3_2, %.loopexit5.loopexit ]

]]></Node>
<StgValue><ssdm name="i4_2"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit5:2  %exitcond1_2 = icmp eq i2 %i4_2, -1

]]></Node>
<StgValue><ssdm name="exitcond1_2"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit5:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit5:4  %i_3_2 = add i2 %i4_2, 1

]]></Node>
<StgValue><ssdm name="i_3_2"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit5:5  br i1 %exitcond1_2, label %18, label %.preheader.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader.2:0  %tmp_11_2_cast = zext i2 %i4_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.2:1  %tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.2:2  %p_shl4_cast = zext i4 %tmp_32 to i5

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.2:3  %tmp_33 = sub i5 %p_shl4_cast, %tmp_11_2_cast

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.2:4  br label %.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %sum_3, i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.2:0  %sum_1_2 = phi i32 [ %sum_2_2, %19 ], [ %sum_3, %.preheader.preheader.2 ]

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.2:1  %j5_2 = phi i2 [ %j_4_2, %19 ], [ 0, %.preheader.preheader.2 ]

]]></Node>
<StgValue><ssdm name="j5_2"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="2">
<![CDATA[
.preheader.2:2  %j5_2_cast = zext i2 %j5_2 to i3

]]></Node>
<StgValue><ssdm name="j5_2_cast"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.2:3  %exitcond_2 = icmp eq i2 %j5_2, -1

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.2:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.2:5  %j_4_2 = add i2 %j5_2, 1

]]></Node>
<StgValue><ssdm name="j_4_2"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:6  br i1 %exitcond_2, label %.loopexit5.loopexit, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_12_2 = add i3 %j5_2_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_13_2 = zext i3 %tmp_12_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_buffer_0_addr_4 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_13_2

]]></Node>
<StgValue><ssdm name="line_buffer_0_addr_4"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="3">
<![CDATA[
:3  %line_buffer_0_load_2 = load i32* %line_buffer_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_0_load_2"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %line_buffer_1_addr_5 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_13_2

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr_5"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="3">
<![CDATA[
:5  %line_buffer_1_load_3 = load i32* %line_buffer_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_3"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %line_buffer_2_addr_5 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_13_2

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr_5"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="3">
<![CDATA[
:7  %line_buffer_2_load_3 = load i32* %line_buffer_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_3"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="2">
<![CDATA[
:9  %tmp_14_2_cast = zext i2 %j5_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_14_2_cast"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %tmp_35 = add i5 %tmp_33, %tmp_14_2_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="5">
<![CDATA[
:11  %tmp_38_cast = sext i5 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
:13  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
.loopexit5.loopexit:0  br label %.loopexit5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="293" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="3">
<![CDATA[
:3  %line_buffer_0_load_2 = load i32* %line_buffer_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_0_load_2"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="3">
<![CDATA[
:5  %line_buffer_1_load_3 = load i32* %line_buffer_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_3"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="3">
<![CDATA[
:7  %line_buffer_2_load_3 = load i32* %line_buffer_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_3"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:8  %tmp_20 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load_2, i32 %line_buffer_1_load_3, i32 %line_buffer_2_load_3, i2 %i4_2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
:13  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="298" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_15_2 = mul nsw i32 %tmp_20, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="299" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum_2_2 = add nsw i32 %sum_1_2, %tmp_15_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="351" name="input_r" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="352" name="kernel" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="353" name="output_r" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="355" from="_ssdm_op_SpecBitsMap" to="StgValue_29" fromId="354" toId="29">
</dataflow>
<dataflow id="356" from="input_r" to="StgValue_29" fromId="351" toId="29">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecBitsMap" to="StgValue_30" fromId="354" toId="30">
</dataflow>
<dataflow id="358" from="kernel" to="StgValue_30" fromId="352" toId="30">
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecBitsMap" to="StgValue_31" fromId="354" toId="31">
</dataflow>
<dataflow id="360" from="output_r" to="StgValue_31" fromId="353" toId="31">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecTopModule" to="StgValue_32" fromId="361" toId="32">
</dataflow>
<dataflow id="364" from="conv2d_str" to="StgValue_32" fromId="363" toId="32">
</dataflow>
<dataflow id="366" from="StgValue_365" to="line_buffer_0" fromId="365" toId="33">
</dataflow>
<dataflow id="367" from="StgValue_365" to="line_buffer_1" fromId="365" toId="34">
</dataflow>
<dataflow id="368" from="StgValue_365" to="line_buffer_2" fromId="365" toId="35">
</dataflow>
<dataflow id="370" from="_ssdm_op_SpecMemCore" to="empty" fromId="369" toId="36">
</dataflow>
<dataflow id="371" from="input_r" to="empty" fromId="351" toId="36">
</dataflow>
<dataflow id="373" from="p_str4" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="375" from="RAM_1P_str" to="empty" fromId="374" toId="36">
</dataflow>
<dataflow id="376" from="p_str4" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="378" from="StgValue_377" to="empty" fromId="377" toId="36">
</dataflow>
<dataflow id="379" from="p_str4" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="380" from="p_str4" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="381" from="p_str4" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="382" from="p_str4" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="383" from="p_str4" to="empty" fromId="372" toId="36">
</dataflow>
<dataflow id="385" from="_ssdm_op_SpecInterface" to="StgValue_37" fromId="384" toId="37">
</dataflow>
<dataflow id="386" from="input_r" to="StgValue_37" fromId="351" toId="37">
</dataflow>
<dataflow id="388" from="p_str" to="StgValue_37" fromId="387" toId="37">
</dataflow>
<dataflow id="390" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="391" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="393" from="p_str1" to="StgValue_37" fromId="392" toId="37">
</dataflow>
<dataflow id="394" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="395" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="397" from="p_str2" to="StgValue_37" fromId="396" toId="37">
</dataflow>
<dataflow id="398" from="p_str1" to="StgValue_37" fromId="392" toId="37">
</dataflow>
<dataflow id="399" from="p_str1" to="StgValue_37" fromId="392" toId="37">
</dataflow>
<dataflow id="400" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="401" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="402" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="403" from="StgValue_389" to="StgValue_37" fromId="389" toId="37">
</dataflow>
<dataflow id="404" from="p_str1" to="StgValue_37" fromId="392" toId="37">
</dataflow>
<dataflow id="405" from="p_str1" to="StgValue_37" fromId="392" toId="37">
</dataflow>
<dataflow id="406" from="_ssdm_op_SpecMemCore" to="empty_3" fromId="369" toId="38">
</dataflow>
<dataflow id="407" from="kernel" to="empty_3" fromId="352" toId="38">
</dataflow>
<dataflow id="409" from="p_str8" to="empty_3" fromId="408" toId="38">
</dataflow>
<dataflow id="410" from="RAM_1P_str" to="empty_3" fromId="374" toId="38">
</dataflow>
<dataflow id="411" from="p_str8" to="empty_3" fromId="408" toId="38">
</dataflow>
<dataflow id="412" from="StgValue_377" to="empty_3" fromId="377" toId="38">
</dataflow>
<dataflow id="413" from="p_str8" to="empty_3" fromId="408" toId="38">
</dataflow>
<dataflow id="414" from="p_str8" to="empty_3" fromId="408" toId="38">
</dataflow>
<dataflow id="415" from="p_str8" to="empty_3" fromId="408" toId="38">
</dataflow>
<dataflow id="416" from="p_str8" to="empty_3" fromId="408" toId="38">
</dataflow>
<dataflow id="417" from="p_str8" to="empty_3" fromId="408" toId="38">
</dataflow>
<dataflow id="418" from="_ssdm_op_SpecInterface" to="StgValue_39" fromId="384" toId="39">
</dataflow>
<dataflow id="419" from="kernel" to="StgValue_39" fromId="352" toId="39">
</dataflow>
<dataflow id="420" from="p_str" to="StgValue_39" fromId="387" toId="39">
</dataflow>
<dataflow id="421" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="422" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="423" from="p_str1" to="StgValue_39" fromId="392" toId="39">
</dataflow>
<dataflow id="424" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="425" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="426" from="p_str2" to="StgValue_39" fromId="396" toId="39">
</dataflow>
<dataflow id="427" from="p_str1" to="StgValue_39" fromId="392" toId="39">
</dataflow>
<dataflow id="428" from="p_str1" to="StgValue_39" fromId="392" toId="39">
</dataflow>
<dataflow id="429" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="430" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="431" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="432" from="StgValue_389" to="StgValue_39" fromId="389" toId="39">
</dataflow>
<dataflow id="433" from="p_str1" to="StgValue_39" fromId="392" toId="39">
</dataflow>
<dataflow id="434" from="p_str1" to="StgValue_39" fromId="392" toId="39">
</dataflow>
<dataflow id="435" from="_ssdm_op_SpecMemCore" to="empty_4" fromId="369" toId="40">
</dataflow>
<dataflow id="436" from="output_r" to="empty_4" fromId="353" toId="40">
</dataflow>
<dataflow id="438" from="p_str9" to="empty_4" fromId="437" toId="40">
</dataflow>
<dataflow id="439" from="RAM_1P_str" to="empty_4" fromId="374" toId="40">
</dataflow>
<dataflow id="440" from="p_str9" to="empty_4" fromId="437" toId="40">
</dataflow>
<dataflow id="441" from="StgValue_377" to="empty_4" fromId="377" toId="40">
</dataflow>
<dataflow id="442" from="p_str9" to="empty_4" fromId="437" toId="40">
</dataflow>
<dataflow id="443" from="p_str9" to="empty_4" fromId="437" toId="40">
</dataflow>
<dataflow id="444" from="p_str9" to="empty_4" fromId="437" toId="40">
</dataflow>
<dataflow id="445" from="p_str9" to="empty_4" fromId="437" toId="40">
</dataflow>
<dataflow id="446" from="p_str9" to="empty_4" fromId="437" toId="40">
</dataflow>
<dataflow id="447" from="_ssdm_op_SpecInterface" to="StgValue_41" fromId="384" toId="41">
</dataflow>
<dataflow id="448" from="output_r" to="StgValue_41" fromId="353" toId="41">
</dataflow>
<dataflow id="449" from="p_str" to="StgValue_41" fromId="387" toId="41">
</dataflow>
<dataflow id="450" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="451" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="452" from="p_str1" to="StgValue_41" fromId="392" toId="41">
</dataflow>
<dataflow id="453" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="454" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="455" from="p_str2" to="StgValue_41" fromId="396" toId="41">
</dataflow>
<dataflow id="456" from="p_str1" to="StgValue_41" fromId="392" toId="41">
</dataflow>
<dataflow id="457" from="p_str1" to="StgValue_41" fromId="392" toId="41">
</dataflow>
<dataflow id="458" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="459" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="460" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="461" from="StgValue_389" to="StgValue_41" fromId="389" toId="41">
</dataflow>
<dataflow id="462" from="p_str1" to="StgValue_41" fromId="392" toId="41">
</dataflow>
<dataflow id="463" from="p_str1" to="StgValue_41" fromId="392" toId="41">
</dataflow>
<dataflow id="464" from="_ssdm_op_SpecInterface" to="StgValue_42" fromId="384" toId="42">
</dataflow>
<dataflow id="465" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="466" from="p_str" to="StgValue_42" fromId="387" toId="42">
</dataflow>
<dataflow id="467" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="468" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="469" from="p_str1" to="StgValue_42" fromId="392" toId="42">
</dataflow>
<dataflow id="470" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="471" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="472" from="p_str2" to="StgValue_42" fromId="396" toId="42">
</dataflow>
<dataflow id="473" from="p_str1" to="StgValue_42" fromId="392" toId="42">
</dataflow>
<dataflow id="474" from="p_str1" to="StgValue_42" fromId="392" toId="42">
</dataflow>
<dataflow id="475" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="476" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="477" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="478" from="StgValue_389" to="StgValue_42" fromId="389" toId="42">
</dataflow>
<dataflow id="479" from="p_str1" to="StgValue_42" fromId="392" toId="42">
</dataflow>
<dataflow id="480" from="p_str1" to="StgValue_42" fromId="392" toId="42">
</dataflow>
<dataflow id="482" from="StgValue_481" to="x" fromId="481" toId="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="483" from="StgValue_43" to="x" fromId="43" toId="44">
</dataflow>
<dataflow id="484" from="x_1" to="x" fromId="48" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="485" from="StgValue_271" to="x" fromId="271" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="486" from="x" to="x_cast" fromId="44" toId="45">
</dataflow>
<dataflow id="487" from="x" to="exitcond8" fromId="44" toId="46">
</dataflow>
<dataflow id="489" from="StgValue_488" to="exitcond8" fromId="488" toId="46">
</dataflow>
<dataflow id="491" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="490" toId="47">
</dataflow>
<dataflow id="493" from="StgValue_492" to="empty_5" fromId="492" toId="47">
</dataflow>
<dataflow id="494" from="StgValue_492" to="empty_5" fromId="492" toId="47">
</dataflow>
<dataflow id="495" from="StgValue_492" to="empty_5" fromId="492" toId="47">
</dataflow>
<dataflow id="496" from="x" to="x_1" fromId="44" toId="48">
</dataflow>
<dataflow id="498" from="StgValue_497" to="x_1" fromId="497" toId="48">
</dataflow>
<dataflow id="499" from="exitcond8" to="StgValue_49" fromId="46" toId="49">
</dataflow>
<dataflow id="501" from="_ssdm_op_SpecLoopName" to="StgValue_50" fromId="500" toId="50">
</dataflow>
<dataflow id="503" from="p_str3" to="StgValue_50" fromId="502" toId="50">
</dataflow>
<dataflow id="505" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="504" toId="51">
</dataflow>
<dataflow id="506" from="p_str3" to="tmp_1" fromId="502" toId="51">
</dataflow>
<dataflow id="507" from="x" to="tmp" fromId="44" toId="52">
</dataflow>
<dataflow id="508" from="StgValue_481" to="tmp" fromId="481" toId="52">
</dataflow>
<dataflow id="509" from="tmp" to="StgValue_53" fromId="52" toId="53">
</dataflow>
<dataflow id="510" from="_ssdm_op_SpecRegionBegin" to="tmp_5" fromId="504" toId="54">
</dataflow>
<dataflow id="512" from="p_str6" to="tmp_5" fromId="511" toId="54">
</dataflow>
<dataflow id="513" from="_ssdm_op_SpecRegionBegin" to="tmp_4" fromId="504" toId="56">
</dataflow>
<dataflow id="515" from="p_str5" to="tmp_4" fromId="514" toId="56">
</dataflow>
<dataflow id="517" from="StgValue_516" to="j2" fromId="516" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="518" from="StgValue_55" to="j2" fromId="55" toId="59">
</dataflow>
<dataflow id="519" from="j_3" to="j2" fromId="62" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="520" from="StgValue_73" to="j2" fromId="73" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="521" from="j2" to="exitcond4" fromId="59" toId="60">
</dataflow>
<dataflow id="523" from="StgValue_522" to="exitcond4" fromId="522" toId="60">
</dataflow>
<dataflow id="524" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="490" toId="61">
</dataflow>
<dataflow id="526" from="StgValue_525" to="empty_7" fromId="525" toId="61">
</dataflow>
<dataflow id="527" from="StgValue_525" to="empty_7" fromId="525" toId="61">
</dataflow>
<dataflow id="528" from="StgValue_525" to="empty_7" fromId="525" toId="61">
</dataflow>
<dataflow id="529" from="j2" to="j_3" fromId="59" toId="62">
</dataflow>
<dataflow id="531" from="StgValue_530" to="j_3" fromId="530" toId="62">
</dataflow>
<dataflow id="532" from="exitcond4" to="StgValue_63" fromId="60" toId="63">
</dataflow>
<dataflow id="533" from="j2" to="tmp_3" fromId="59" toId="64">
</dataflow>
<dataflow id="534" from="line_buffer_1" to="line_buffer_1_addr" fromId="34" toId="65">
</dataflow>
<dataflow id="536" from="StgValue_535" to="line_buffer_1_addr" fromId="535" toId="65">
</dataflow>
<dataflow id="537" from="tmp_3" to="line_buffer_1_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="538" from="line_buffer_1_addr" to="line_buffer_1_load" fromId="65" toId="66">
</dataflow>
<dataflow id="540" from="_ssdm_op_SpecRegionEnd" to="empty_6" fromId="539" toId="67">
</dataflow>
<dataflow id="541" from="p_str6" to="empty_6" fromId="511" toId="67">
</dataflow>
<dataflow id="542" from="tmp_5" to="empty_6" fromId="54" toId="67">
</dataflow>
<dataflow id="543" from="_ssdm_op_SpecRegionBegin" to="tmp_7" fromId="504" toId="68">
</dataflow>
<dataflow id="544" from="p_str6" to="tmp_7" fromId="511" toId="68">
</dataflow>
<dataflow id="545" from="line_buffer_1_addr" to="line_buffer_1_load" fromId="65" toId="70">
</dataflow>
<dataflow id="546" from="line_buffer_0" to="line_buffer_0_addr_1" fromId="33" toId="71">
</dataflow>
<dataflow id="547" from="StgValue_535" to="line_buffer_0_addr_1" fromId="535" toId="71">
</dataflow>
<dataflow id="548" from="tmp_3" to="line_buffer_0_addr_1" fromId="64" toId="71">
</dataflow>
<dataflow id="549" from="line_buffer_1_load" to="StgValue_72" fromId="70" toId="72">
</dataflow>
<dataflow id="550" from="line_buffer_0_addr_1" to="StgValue_72" fromId="71" toId="72">
</dataflow>
<dataflow id="551" from="StgValue_516" to="j2_1" fromId="516" toId="74">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="552" from="StgValue_69" to="j2_1" fromId="69" toId="74">
</dataflow>
<dataflow id="553" from="j_3_1" to="j2_1" fromId="77" toId="74">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="554" from="StgValue_92" to="j2_1" fromId="92" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="555" from="j2_1" to="exitcond4_1" fromId="74" toId="75">
</dataflow>
<dataflow id="556" from="StgValue_522" to="exitcond4_1" fromId="522" toId="75">
</dataflow>
<dataflow id="557" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="490" toId="76">
</dataflow>
<dataflow id="558" from="StgValue_525" to="empty_9" fromId="525" toId="76">
</dataflow>
<dataflow id="559" from="StgValue_525" to="empty_9" fromId="525" toId="76">
</dataflow>
<dataflow id="560" from="StgValue_525" to="empty_9" fromId="525" toId="76">
</dataflow>
<dataflow id="561" from="j2_1" to="j_3_1" fromId="74" toId="77">
</dataflow>
<dataflow id="562" from="StgValue_530" to="j_3_1" fromId="530" toId="77">
</dataflow>
<dataflow id="563" from="exitcond4_1" to="StgValue_78" fromId="75" toId="78">
</dataflow>
<dataflow id="564" from="j2_1" to="tmp_7_1" fromId="74" toId="79">
</dataflow>
<dataflow id="565" from="line_buffer_2" to="line_buffer_2_addr" fromId="35" toId="80">
</dataflow>
<dataflow id="566" from="StgValue_535" to="line_buffer_2_addr" fromId="535" toId="80">
</dataflow>
<dataflow id="567" from="tmp_7_1" to="line_buffer_2_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="568" from="line_buffer_2_addr" to="line_buffer_2_load" fromId="80" toId="81">
</dataflow>
<dataflow id="569" from="_ssdm_op_SpecRegionEnd" to="empty_8" fromId="539" toId="82">
</dataflow>
<dataflow id="570" from="p_str6" to="empty_8" fromId="511" toId="82">
</dataflow>
<dataflow id="571" from="tmp_7" to="empty_8" fromId="68" toId="82">
</dataflow>
<dataflow id="572" from="x_cast" to="tmp_2" fromId="45" toId="83">
</dataflow>
<dataflow id="574" from="StgValue_573" to="tmp_2" fromId="573" toId="83">
</dataflow>
<dataflow id="575" from="tmp_2" to="tmp_3_cast" fromId="83" toId="84">
</dataflow>
<dataflow id="577" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_14" fromId="576" toId="85">
</dataflow>
<dataflow id="578" from="tmp_2" to="tmp_14" fromId="83" toId="85">
</dataflow>
<dataflow id="579" from="StgValue_481" to="tmp_14" fromId="481" toId="85">
</dataflow>
<dataflow id="580" from="tmp_14" to="p_shl_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="581" from="tmp_3_cast" to="tmp_16" fromId="84" toId="87">
</dataflow>
<dataflow id="582" from="p_shl_cast" to="tmp_16" fromId="86" toId="87">
</dataflow>
<dataflow id="583" from="line_buffer_2_addr" to="line_buffer_2_load" fromId="80" toId="89">
</dataflow>
<dataflow id="584" from="line_buffer_1" to="line_buffer_1_addr_2" fromId="34" toId="90">
</dataflow>
<dataflow id="585" from="StgValue_535" to="line_buffer_1_addr_2" fromId="535" toId="90">
</dataflow>
<dataflow id="586" from="tmp_7_1" to="line_buffer_1_addr_2" fromId="79" toId="90">
</dataflow>
<dataflow id="587" from="line_buffer_2_load" to="StgValue_91" fromId="89" toId="91">
</dataflow>
<dataflow id="588" from="line_buffer_1_addr_2" to="StgValue_91" fromId="90" toId="91">
</dataflow>
<dataflow id="589" from="j_2" to="j3" fromId="96" toId="93">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="590" from="StgValue_134" to="j3" fromId="134" toId="93">
<BackEdge/>
</dataflow>
<dataflow id="591" from="StgValue_516" to="j3" fromId="516" toId="93">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="592" from="StgValue_88" to="j3" fromId="88" toId="93">
</dataflow>
<dataflow id="593" from="j3" to="exitcond3" fromId="93" toId="94">
</dataflow>
<dataflow id="594" from="StgValue_522" to="exitcond3" fromId="522" toId="94">
</dataflow>
<dataflow id="595" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="490" toId="95">
</dataflow>
<dataflow id="596" from="StgValue_525" to="empty_10" fromId="525" toId="95">
</dataflow>
<dataflow id="597" from="StgValue_525" to="empty_10" fromId="525" toId="95">
</dataflow>
<dataflow id="598" from="StgValue_525" to="empty_10" fromId="525" toId="95">
</dataflow>
<dataflow id="599" from="j3" to="j_2" fromId="93" toId="96">
</dataflow>
<dataflow id="600" from="StgValue_530" to="j_2" fromId="530" toId="96">
</dataflow>
<dataflow id="601" from="exitcond3" to="StgValue_97" fromId="94" toId="97">
</dataflow>
<dataflow id="602" from="j3" to="tmp_cast" fromId="93" toId="98">
</dataflow>
<dataflow id="603" from="tmp_16" to="tmp_22" fromId="87" toId="99">
</dataflow>
<dataflow id="604" from="tmp_cast" to="tmp_22" fromId="98" toId="99">
</dataflow>
<dataflow id="605" from="tmp_22" to="tmp_25_cast" fromId="99" toId="100">
</dataflow>
<dataflow id="606" from="input_r" to="input_addr_3" fromId="351" toId="101">
</dataflow>
<dataflow id="607" from="StgValue_535" to="input_addr_3" fromId="535" toId="101">
</dataflow>
<dataflow id="608" from="tmp_25_cast" to="input_addr_3" fromId="100" toId="101">
</dataflow>
<dataflow id="609" from="input_addr_3" to="input_load_1" fromId="101" toId="102">
</dataflow>
<dataflow id="610" from="StgValue_516" to="j_4" fromId="516" toId="104">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="611" from="StgValue_162" to="j_4" fromId="162" toId="104">
</dataflow>
<dataflow id="612" from="j_1_2" to="j_4" fromId="107" toId="104">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="613" from="StgValue_172" to="j_4" fromId="172" toId="104">
<BackEdge/>
</dataflow>
<dataflow id="614" from="j_4" to="exitcond6_2" fromId="104" toId="105">
</dataflow>
<dataflow id="615" from="StgValue_522" to="exitcond6_2" fromId="522" toId="105">
</dataflow>
<dataflow id="616" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="490" toId="106">
</dataflow>
<dataflow id="617" from="StgValue_525" to="empty_16" fromId="525" toId="106">
</dataflow>
<dataflow id="618" from="StgValue_525" to="empty_16" fromId="525" toId="106">
</dataflow>
<dataflow id="619" from="StgValue_525" to="empty_16" fromId="525" toId="106">
</dataflow>
<dataflow id="620" from="j_4" to="j_1_2" fromId="104" toId="107">
</dataflow>
<dataflow id="621" from="StgValue_530" to="j_1_2" fromId="530" toId="107">
</dataflow>
<dataflow id="622" from="exitcond6_2" to="StgValue_108" fromId="105" toId="108">
</dataflow>
<dataflow id="623" from="j_4" to="tmp_8_2_cast" fromId="104" toId="109">
</dataflow>
<dataflow id="624" from="tmp_8_2_cast" to="tmp_21" fromId="109" toId="110">
</dataflow>
<dataflow id="626" from="StgValue_625" to="tmp_21" fromId="625" toId="110">
</dataflow>
<dataflow id="627" from="tmp_21" to="tmp_24_cast" fromId="110" toId="111">
</dataflow>
<dataflow id="628" from="input_r" to="input_addr_2" fromId="351" toId="112">
</dataflow>
<dataflow id="629" from="StgValue_535" to="input_addr_2" fromId="535" toId="112">
</dataflow>
<dataflow id="630" from="tmp_24_cast" to="input_addr_2" fromId="111" toId="112">
</dataflow>
<dataflow id="631" from="input_addr_2" to="input_load_2" fromId="112" toId="113">
</dataflow>
<dataflow id="632" from="_ssdm_op_SpecRegionEnd" to="empty_15" fromId="539" toId="114">
</dataflow>
<dataflow id="633" from="p_str5" to="empty_15" fromId="514" toId="114">
</dataflow>
<dataflow id="634" from="tmp_9" to="empty_15" fromId="161" toId="114">
</dataflow>
<dataflow id="635" from="x" to="tmp_9_cast" fromId="44" toId="116">
</dataflow>
<dataflow id="637" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_23" fromId="636" toId="117">
</dataflow>
<dataflow id="638" from="x" to="tmp_23" fromId="44" toId="117">
</dataflow>
<dataflow id="639" from="StgValue_481" to="tmp_23" fromId="481" toId="117">
</dataflow>
<dataflow id="640" from="tmp_23" to="p_shl1_cast" fromId="117" toId="118">
</dataflow>
<dataflow id="641" from="p_shl1_cast" to="tmp_24" fromId="118" toId="119">
</dataflow>
<dataflow id="642" from="tmp_9_cast" to="tmp_24" fromId="116" toId="119">
</dataflow>
<dataflow id="643" from="tmp_24" to="tmp_27_cast" fromId="119" toId="120">
</dataflow>
<dataflow id="644" from="output_r" to="output_addr" fromId="353" toId="121">
</dataflow>
<dataflow id="645" from="StgValue_535" to="output_addr" fromId="535" toId="121">
</dataflow>
<dataflow id="646" from="tmp_27_cast" to="output_addr" fromId="120" toId="121">
</dataflow>
<dataflow id="647" from="tmp_24" to="tmp_25" fromId="119" toId="122">
</dataflow>
<dataflow id="649" from="StgValue_648" to="tmp_25" fromId="648" toId="122">
</dataflow>
<dataflow id="650" from="tmp_25" to="tmp_28_cast" fromId="122" toId="123">
</dataflow>
<dataflow id="651" from="output_r" to="output_addr_1" fromId="353" toId="124">
</dataflow>
<dataflow id="652" from="StgValue_535" to="output_addr_1" fromId="535" toId="124">
</dataflow>
<dataflow id="653" from="tmp_28_cast" to="output_addr_1" fromId="123" toId="124">
</dataflow>
<dataflow id="654" from="tmp_24" to="tmp_26" fromId="119" toId="125">
</dataflow>
<dataflow id="656" from="StgValue_655" to="tmp_26" fromId="655" toId="125">
</dataflow>
<dataflow id="657" from="tmp_26" to="tmp_29_cast" fromId="125" toId="126">
</dataflow>
<dataflow id="658" from="output_r" to="output_addr_2" fromId="353" toId="127">
</dataflow>
<dataflow id="659" from="StgValue_535" to="output_addr_2" fromId="535" toId="127">
</dataflow>
<dataflow id="660" from="tmp_29_cast" to="output_addr_2" fromId="126" toId="127">
</dataflow>
<dataflow id="661" from="_ssdm_op_SpecRegionBegin" to="tmp_11" fromId="504" toId="128">
</dataflow>
<dataflow id="663" from="p_str7" to="tmp_11" fromId="662" toId="128">
</dataflow>
<dataflow id="664" from="j3" to="tmp_s" fromId="93" toId="130">
</dataflow>
<dataflow id="665" from="input_addr_3" to="input_load_1" fromId="101" toId="131">
</dataflow>
<dataflow id="666" from="line_buffer_2" to="line_buffer_2_addr_2" fromId="35" toId="132">
</dataflow>
<dataflow id="667" from="StgValue_535" to="line_buffer_2_addr_2" fromId="535" toId="132">
</dataflow>
<dataflow id="668" from="tmp_s" to="line_buffer_2_addr_2" fromId="130" toId="132">
</dataflow>
<dataflow id="669" from="input_load_1" to="StgValue_133" fromId="131" toId="133">
</dataflow>
<dataflow id="670" from="line_buffer_2_addr_2" to="StgValue_133" fromId="132" toId="133">
</dataflow>
<dataflow id="671" from="StgValue_516" to="j" fromId="516" toId="135">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="672" from="StgValue_57" to="j" fromId="57" toId="135">
</dataflow>
<dataflow id="673" from="j_1" to="j" fromId="138" toId="135">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="674" from="StgValue_149" to="j" fromId="149" toId="135">
<BackEdge/>
</dataflow>
<dataflow id="675" from="j" to="exitcond6" fromId="135" toId="136">
</dataflow>
<dataflow id="676" from="StgValue_522" to="exitcond6" fromId="522" toId="136">
</dataflow>
<dataflow id="677" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="490" toId="137">
</dataflow>
<dataflow id="678" from="StgValue_525" to="empty_12" fromId="525" toId="137">
</dataflow>
<dataflow id="679" from="StgValue_525" to="empty_12" fromId="525" toId="137">
</dataflow>
<dataflow id="680" from="StgValue_525" to="empty_12" fromId="525" toId="137">
</dataflow>
<dataflow id="681" from="j" to="j_1" fromId="135" toId="138">
</dataflow>
<dataflow id="682" from="StgValue_530" to="j_1" fromId="530" toId="138">
</dataflow>
<dataflow id="683" from="exitcond6" to="StgValue_139" fromId="136" toId="139">
</dataflow>
<dataflow id="684" from="j" to="tmp_8" fromId="135" toId="140">
</dataflow>
<dataflow id="685" from="input_r" to="input_addr" fromId="351" toId="141">
</dataflow>
<dataflow id="686" from="StgValue_535" to="input_addr" fromId="535" toId="141">
</dataflow>
<dataflow id="687" from="tmp_8" to="input_addr" fromId="140" toId="141">
</dataflow>
<dataflow id="688" from="input_addr" to="input_load" fromId="141" toId="142">
</dataflow>
<dataflow id="689" from="_ssdm_op_SpecRegionEnd" to="empty_11" fromId="539" toId="143">
</dataflow>
<dataflow id="690" from="p_str5" to="empty_11" fromId="514" toId="143">
</dataflow>
<dataflow id="691" from="tmp_4" to="empty_11" fromId="56" toId="143">
</dataflow>
<dataflow id="692" from="_ssdm_op_SpecRegionBegin" to="tmp_6" fromId="504" toId="144">
</dataflow>
<dataflow id="693" from="p_str5" to="tmp_6" fromId="514" toId="144">
</dataflow>
<dataflow id="694" from="input_addr" to="input_load" fromId="141" toId="146">
</dataflow>
<dataflow id="695" from="line_buffer_0" to="line_buffer_0_addr" fromId="33" toId="147">
</dataflow>
<dataflow id="696" from="StgValue_535" to="line_buffer_0_addr" fromId="535" toId="147">
</dataflow>
<dataflow id="697" from="tmp_8" to="line_buffer_0_addr" fromId="140" toId="147">
</dataflow>
<dataflow id="698" from="input_load" to="StgValue_148" fromId="146" toId="148">
</dataflow>
<dataflow id="699" from="line_buffer_0_addr" to="StgValue_148" fromId="147" toId="148">
</dataflow>
<dataflow id="700" from="StgValue_516" to="j_s" fromId="516" toId="150">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="701" from="StgValue_145" to="j_s" fromId="145" toId="150">
</dataflow>
<dataflow id="702" from="j_1_1" to="j_s" fromId="153" toId="150">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="703" from="StgValue_167" to="j_s" fromId="167" toId="150">
<BackEdge/>
</dataflow>
<dataflow id="704" from="j_s" to="exitcond6_1" fromId="150" toId="151">
</dataflow>
<dataflow id="705" from="StgValue_522" to="exitcond6_1" fromId="522" toId="151">
</dataflow>
<dataflow id="706" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="490" toId="152">
</dataflow>
<dataflow id="707" from="StgValue_525" to="empty_14" fromId="525" toId="152">
</dataflow>
<dataflow id="708" from="StgValue_525" to="empty_14" fromId="525" toId="152">
</dataflow>
<dataflow id="709" from="StgValue_525" to="empty_14" fromId="525" toId="152">
</dataflow>
<dataflow id="710" from="j_s" to="j_1_1" fromId="150" toId="153">
</dataflow>
<dataflow id="711" from="StgValue_530" to="j_1_1" fromId="530" toId="153">
</dataflow>
<dataflow id="712" from="exitcond6_1" to="StgValue_154" fromId="151" toId="154">
</dataflow>
<dataflow id="713" from="j_s" to="tmp_8_1_cast" fromId="150" toId="155">
</dataflow>
<dataflow id="714" from="tmp_8_1_cast" to="tmp_10" fromId="155" toId="156">
</dataflow>
<dataflow id="716" from="StgValue_715" to="tmp_10" fromId="715" toId="156">
</dataflow>
<dataflow id="717" from="tmp_10" to="tmp_21_cast" fromId="156" toId="157">
</dataflow>
<dataflow id="718" from="input_r" to="input_addr_1" fromId="351" toId="158">
</dataflow>
<dataflow id="719" from="StgValue_535" to="input_addr_1" fromId="535" toId="158">
</dataflow>
<dataflow id="720" from="tmp_21_cast" to="input_addr_1" fromId="157" toId="158">
</dataflow>
<dataflow id="721" from="input_addr_1" to="input_load_3" fromId="158" toId="159">
</dataflow>
<dataflow id="722" from="_ssdm_op_SpecRegionEnd" to="empty_13" fromId="539" toId="160">
</dataflow>
<dataflow id="723" from="p_str5" to="empty_13" fromId="514" toId="160">
</dataflow>
<dataflow id="724" from="tmp_6" to="empty_13" fromId="144" toId="160">
</dataflow>
<dataflow id="725" from="_ssdm_op_SpecRegionBegin" to="tmp_9" fromId="504" toId="161">
</dataflow>
<dataflow id="726" from="p_str5" to="tmp_9" fromId="514" toId="161">
</dataflow>
<dataflow id="727" from="j_s" to="tmp_8_1" fromId="150" toId="163">
</dataflow>
<dataflow id="728" from="input_addr_1" to="input_load_3" fromId="158" toId="164">
</dataflow>
<dataflow id="729" from="line_buffer_1" to="line_buffer_1_addr_1" fromId="34" toId="165">
</dataflow>
<dataflow id="730" from="StgValue_535" to="line_buffer_1_addr_1" fromId="535" toId="165">
</dataflow>
<dataflow id="731" from="tmp_8_1" to="line_buffer_1_addr_1" fromId="163" toId="165">
</dataflow>
<dataflow id="732" from="input_load_3" to="StgValue_166" fromId="164" toId="166">
</dataflow>
<dataflow id="733" from="line_buffer_1_addr_1" to="StgValue_166" fromId="165" toId="166">
</dataflow>
<dataflow id="734" from="j_4" to="tmp_8_2" fromId="104" toId="168">
</dataflow>
<dataflow id="735" from="input_addr_2" to="input_load_2" fromId="112" toId="169">
</dataflow>
<dataflow id="736" from="line_buffer_2" to="line_buffer_2_addr_1" fromId="35" toId="170">
</dataflow>
<dataflow id="737" from="StgValue_535" to="line_buffer_2_addr_1" fromId="535" toId="170">
</dataflow>
<dataflow id="738" from="tmp_8_2" to="line_buffer_2_addr_1" fromId="168" toId="170">
</dataflow>
<dataflow id="739" from="input_load_2" to="StgValue_171" fromId="169" toId="171">
</dataflow>
<dataflow id="740" from="line_buffer_2_addr_1" to="StgValue_171" fromId="170" toId="171">
</dataflow>
<dataflow id="741" from="StgValue_389" to="sum" fromId="389" toId="173">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="742" from="StgValue_129" to="sum" fromId="129" toId="173">
</dataflow>
<dataflow id="743" from="sum_1" to="sum" fromId="188" toId="173">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="744" from="StgValue_206" to="sum" fromId="206" toId="173">
<BackEdge/>
</dataflow>
<dataflow id="745" from="StgValue_481" to="i4" fromId="481" toId="174">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond6_2" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="746" from="StgValue_129" to="i4" fromId="129" toId="174">
</dataflow>
<dataflow id="747" from="i_3" to="i4" fromId="177" toId="174">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="748" from="StgValue_206" to="i4" fromId="206" toId="174">
<BackEdge/>
</dataflow>
<dataflow id="749" from="i4" to="exitcond1" fromId="174" toId="175">
</dataflow>
<dataflow id="750" from="StgValue_488" to="exitcond1" fromId="488" toId="175">
</dataflow>
<dataflow id="751" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="490" toId="176">
</dataflow>
<dataflow id="752" from="StgValue_492" to="empty_18" fromId="492" toId="176">
</dataflow>
<dataflow id="753" from="StgValue_492" to="empty_18" fromId="492" toId="176">
</dataflow>
<dataflow id="754" from="StgValue_492" to="empty_18" fromId="492" toId="176">
</dataflow>
<dataflow id="755" from="i4" to="i_3" fromId="174" toId="177">
</dataflow>
<dataflow id="756" from="StgValue_497" to="i_3" fromId="497" toId="177">
</dataflow>
<dataflow id="757" from="exitcond1" to="StgValue_178" fromId="175" toId="178">
</dataflow>
<dataflow id="758" from="i4" to="tmp_16_cast" fromId="174" toId="179">
</dataflow>
<dataflow id="759" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_27" fromId="636" toId="180">
</dataflow>
<dataflow id="760" from="i4" to="tmp_27" fromId="174" toId="180">
</dataflow>
<dataflow id="761" from="StgValue_481" to="tmp_27" fromId="481" toId="180">
</dataflow>
<dataflow id="762" from="tmp_27" to="p_shl2_cast" fromId="180" toId="181">
</dataflow>
<dataflow id="763" from="p_shl2_cast" to="tmp_28" fromId="181" toId="182">
</dataflow>
<dataflow id="764" from="tmp_16_cast" to="tmp_28" fromId="179" toId="182">
</dataflow>
<dataflow id="765" from="sum" to="StgValue_184" fromId="173" toId="184">
</dataflow>
<dataflow id="766" from="output_addr" to="StgValue_184" fromId="121" toId="184">
</dataflow>
<dataflow id="767" from="_ssdm_op_SpecRegionEnd" to="empty_17" fromId="539" toId="185">
</dataflow>
<dataflow id="768" from="p_str7" to="empty_17" fromId="662" toId="185">
</dataflow>
<dataflow id="769" from="tmp_11" to="empty_17" fromId="128" toId="185">
</dataflow>
<dataflow id="770" from="_ssdm_op_SpecRegionBegin" to="tmp_12" fromId="504" toId="186">
</dataflow>
<dataflow id="771" from="p_str7" to="tmp_12" fromId="662" toId="186">
</dataflow>
<dataflow id="772" from="sum_2" to="sum_1" fromId="213" toId="188">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="773" from="StgValue_214" to="sum_1" fromId="214" toId="188">
<BackEdge/>
</dataflow>
<dataflow id="774" from="sum" to="sum_1" fromId="173" toId="188">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="775" from="StgValue_183" to="sum_1" fromId="183" toId="188">
</dataflow>
<dataflow id="776" from="j_5" to="j5" fromId="192" toId="189">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="777" from="StgValue_214" to="j5" fromId="214" toId="189">
<BackEdge/>
</dataflow>
<dataflow id="778" from="StgValue_481" to="j5" fromId="481" toId="189">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="779" from="StgValue_183" to="j5" fromId="183" toId="189">
</dataflow>
<dataflow id="780" from="j5" to="exitcond" fromId="189" toId="190">
</dataflow>
<dataflow id="781" from="StgValue_488" to="exitcond" fromId="488" toId="190">
</dataflow>
<dataflow id="782" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="490" toId="191">
</dataflow>
<dataflow id="783" from="StgValue_492" to="empty_19" fromId="492" toId="191">
</dataflow>
<dataflow id="784" from="StgValue_492" to="empty_19" fromId="492" toId="191">
</dataflow>
<dataflow id="785" from="StgValue_492" to="empty_19" fromId="492" toId="191">
</dataflow>
<dataflow id="786" from="j5" to="j_5" fromId="189" toId="192">
</dataflow>
<dataflow id="787" from="StgValue_497" to="j_5" fromId="497" toId="192">
</dataflow>
<dataflow id="788" from="exitcond" to="StgValue_193" fromId="190" toId="193">
</dataflow>
<dataflow id="789" from="j5" to="tmp_17" fromId="189" toId="194">
</dataflow>
<dataflow id="790" from="j5" to="tmp_17_cast" fromId="189" toId="195">
</dataflow>
<dataflow id="791" from="tmp_28" to="tmp_31" fromId="182" toId="196">
</dataflow>
<dataflow id="792" from="tmp_17_cast" to="tmp_31" fromId="195" toId="196">
</dataflow>
<dataflow id="793" from="tmp_31" to="tmp_34_cast" fromId="196" toId="197">
</dataflow>
<dataflow id="794" from="kernel" to="kernel_addr" fromId="352" toId="198">
</dataflow>
<dataflow id="795" from="StgValue_535" to="kernel_addr" fromId="535" toId="198">
</dataflow>
<dataflow id="796" from="tmp_34_cast" to="kernel_addr" fromId="197" toId="198">
</dataflow>
<dataflow id="797" from="line_buffer_0" to="line_buffer_0_addr_2" fromId="33" toId="199">
</dataflow>
<dataflow id="798" from="StgValue_535" to="line_buffer_0_addr_2" fromId="535" toId="199">
</dataflow>
<dataflow id="799" from="tmp_17" to="line_buffer_0_addr_2" fromId="194" toId="199">
</dataflow>
<dataflow id="800" from="line_buffer_0_addr_2" to="line_buffer_0_load" fromId="199" toId="200">
</dataflow>
<dataflow id="801" from="line_buffer_1" to="line_buffer_1_addr_3" fromId="34" toId="201">
</dataflow>
<dataflow id="802" from="StgValue_535" to="line_buffer_1_addr_3" fromId="535" toId="201">
</dataflow>
<dataflow id="803" from="tmp_17" to="line_buffer_1_addr_3" fromId="194" toId="201">
</dataflow>
<dataflow id="804" from="line_buffer_1_addr_3" to="line_buffer_1_load_1" fromId="201" toId="202">
</dataflow>
<dataflow id="805" from="line_buffer_2" to="line_buffer_2_addr_3" fromId="35" toId="203">
</dataflow>
<dataflow id="806" from="StgValue_535" to="line_buffer_2_addr_3" fromId="535" toId="203">
</dataflow>
<dataflow id="807" from="tmp_17" to="line_buffer_2_addr_3" fromId="194" toId="203">
</dataflow>
<dataflow id="808" from="line_buffer_2_addr_3" to="line_buffer_2_load_1" fromId="203" toId="204">
</dataflow>
<dataflow id="809" from="kernel_addr" to="kernel_load" fromId="198" toId="205">
</dataflow>
<dataflow id="810" from="line_buffer_0_addr_2" to="line_buffer_0_load" fromId="199" toId="207">
</dataflow>
<dataflow id="811" from="line_buffer_1_addr_3" to="line_buffer_1_load_1" fromId="201" toId="208">
</dataflow>
<dataflow id="812" from="line_buffer_2_addr_3" to="line_buffer_2_load_1" fromId="203" toId="209">
</dataflow>
<dataflow id="814" from="_ssdm_op_Mux.ap_auto.3i32.i2" to="tmp_18" fromId="813" toId="210">
</dataflow>
<dataflow id="815" from="line_buffer_0_load" to="tmp_18" fromId="207" toId="210">
</dataflow>
<dataflow id="816" from="line_buffer_1_load_1" to="tmp_18" fromId="208" toId="210">
</dataflow>
<dataflow id="817" from="line_buffer_2_load_1" to="tmp_18" fromId="209" toId="210">
</dataflow>
<dataflow id="818" from="i4" to="tmp_18" fromId="174" toId="210">
</dataflow>
<dataflow id="819" from="kernel_addr" to="kernel_load" fromId="198" toId="211">
</dataflow>
<dataflow id="820" from="tmp_18" to="tmp_15" fromId="210" toId="212">
</dataflow>
<dataflow id="821" from="kernel_load" to="tmp_15" fromId="211" toId="212">
</dataflow>
<dataflow id="822" from="sum_1" to="sum_2" fromId="188" toId="213">
</dataflow>
<dataflow id="823" from="tmp_15" to="sum_2" fromId="212" toId="213">
</dataflow>
<dataflow id="824" from="StgValue_389" to="sum_s" fromId="389" toId="215">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="825" from="StgValue_187" to="sum_s" fromId="187" toId="215">
</dataflow>
<dataflow id="826" from="sum_1_1" to="sum_s" fromId="230" toId="215">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="827" from="StgValue_248" to="sum_s" fromId="248" toId="215">
<BackEdge/>
</dataflow>
<dataflow id="828" from="StgValue_481" to="i4_1" fromId="481" toId="216">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="829" from="StgValue_187" to="i4_1" fromId="187" toId="216">
</dataflow>
<dataflow id="830" from="i_3_1" to="i4_1" fromId="219" toId="216">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="831" from="StgValue_248" to="i4_1" fromId="248" toId="216">
<BackEdge/>
</dataflow>
<dataflow id="832" from="i4_1" to="exitcond1_1" fromId="216" toId="217">
</dataflow>
<dataflow id="833" from="StgValue_488" to="exitcond1_1" fromId="488" toId="217">
</dataflow>
<dataflow id="834" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="490" toId="218">
</dataflow>
<dataflow id="835" from="StgValue_492" to="empty_21" fromId="492" toId="218">
</dataflow>
<dataflow id="836" from="StgValue_492" to="empty_21" fromId="492" toId="218">
</dataflow>
<dataflow id="837" from="StgValue_492" to="empty_21" fromId="492" toId="218">
</dataflow>
<dataflow id="838" from="i4_1" to="i_3_1" fromId="216" toId="219">
</dataflow>
<dataflow id="839" from="StgValue_497" to="i_3_1" fromId="497" toId="219">
</dataflow>
<dataflow id="840" from="exitcond1_1" to="StgValue_220" fromId="217" toId="220">
</dataflow>
<dataflow id="841" from="i4_1" to="tmp_11_1_cast" fromId="216" toId="221">
</dataflow>
<dataflow id="842" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_29" fromId="636" toId="222">
</dataflow>
<dataflow id="843" from="i4_1" to="tmp_29" fromId="216" toId="222">
</dataflow>
<dataflow id="844" from="StgValue_481" to="tmp_29" fromId="481" toId="222">
</dataflow>
<dataflow id="845" from="tmp_29" to="p_shl3_cast" fromId="222" toId="223">
</dataflow>
<dataflow id="846" from="p_shl3_cast" to="tmp_30" fromId="223" toId="224">
</dataflow>
<dataflow id="847" from="tmp_11_1_cast" to="tmp_30" fromId="221" toId="224">
</dataflow>
<dataflow id="848" from="sum_s" to="StgValue_226" fromId="215" toId="226">
</dataflow>
<dataflow id="849" from="output_addr_1" to="StgValue_226" fromId="124" toId="226">
</dataflow>
<dataflow id="850" from="_ssdm_op_SpecRegionEnd" to="empty_20" fromId="539" toId="227">
</dataflow>
<dataflow id="851" from="p_str7" to="empty_20" fromId="662" toId="227">
</dataflow>
<dataflow id="852" from="tmp_12" to="empty_20" fromId="186" toId="227">
</dataflow>
<dataflow id="853" from="_ssdm_op_SpecRegionBegin" to="tmp_13" fromId="504" toId="228">
</dataflow>
<dataflow id="854" from="p_str7" to="tmp_13" fromId="662" toId="228">
</dataflow>
<dataflow id="855" from="sum_2_1" to="sum_1_1" fromId="255" toId="230">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="856" from="StgValue_256" to="sum_1_1" fromId="256" toId="230">
<BackEdge/>
</dataflow>
<dataflow id="857" from="sum_s" to="sum_1_1" fromId="215" toId="230">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="858" from="StgValue_225" to="sum_1_1" fromId="225" toId="230">
</dataflow>
<dataflow id="859" from="tmp_12_1" to="j5_1" fromId="234" toId="231">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="860" from="StgValue_256" to="j5_1" fromId="256" toId="231">
<BackEdge/>
</dataflow>
<dataflow id="861" from="StgValue_481" to="j5_1" fromId="481" toId="231">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="862" from="StgValue_225" to="j5_1" fromId="225" toId="231">
</dataflow>
<dataflow id="863" from="j5_1" to="exitcond_1" fromId="231" toId="232">
</dataflow>
<dataflow id="864" from="StgValue_488" to="exitcond_1" fromId="488" toId="232">
</dataflow>
<dataflow id="865" from="_ssdm_op_SpecLoopTripCount" to="empty_22" fromId="490" toId="233">
</dataflow>
<dataflow id="866" from="StgValue_492" to="empty_22" fromId="492" toId="233">
</dataflow>
<dataflow id="867" from="StgValue_492" to="empty_22" fromId="492" toId="233">
</dataflow>
<dataflow id="868" from="StgValue_492" to="empty_22" fromId="492" toId="233">
</dataflow>
<dataflow id="869" from="j5_1" to="tmp_12_1" fromId="231" toId="234">
</dataflow>
<dataflow id="870" from="StgValue_497" to="tmp_12_1" fromId="497" toId="234">
</dataflow>
<dataflow id="871" from="exitcond_1" to="StgValue_235" fromId="232" toId="235">
</dataflow>
<dataflow id="872" from="tmp_12_1" to="tmp_13_1" fromId="234" toId="236">
</dataflow>
<dataflow id="873" from="line_buffer_0" to="line_buffer_0_addr_3" fromId="33" toId="237">
</dataflow>
<dataflow id="874" from="StgValue_535" to="line_buffer_0_addr_3" fromId="535" toId="237">
</dataflow>
<dataflow id="875" from="tmp_13_1" to="line_buffer_0_addr_3" fromId="236" toId="237">
</dataflow>
<dataflow id="876" from="line_buffer_0_addr_3" to="line_buffer_0_load_1" fromId="237" toId="238">
</dataflow>
<dataflow id="877" from="line_buffer_1" to="line_buffer_1_addr_4" fromId="34" toId="239">
</dataflow>
<dataflow id="878" from="StgValue_535" to="line_buffer_1_addr_4" fromId="535" toId="239">
</dataflow>
<dataflow id="879" from="tmp_13_1" to="line_buffer_1_addr_4" fromId="236" toId="239">
</dataflow>
<dataflow id="880" from="line_buffer_1_addr_4" to="line_buffer_1_load_2" fromId="239" toId="240">
</dataflow>
<dataflow id="881" from="line_buffer_2" to="line_buffer_2_addr_4" fromId="35" toId="241">
</dataflow>
<dataflow id="882" from="StgValue_535" to="line_buffer_2_addr_4" fromId="535" toId="241">
</dataflow>
<dataflow id="883" from="tmp_13_1" to="line_buffer_2_addr_4" fromId="236" toId="241">
</dataflow>
<dataflow id="884" from="line_buffer_2_addr_4" to="line_buffer_2_load_2" fromId="241" toId="242">
</dataflow>
<dataflow id="885" from="j5_1" to="tmp_14_1_cast" fromId="231" toId="243">
</dataflow>
<dataflow id="886" from="tmp_30" to="tmp_34" fromId="224" toId="244">
</dataflow>
<dataflow id="887" from="tmp_14_1_cast" to="tmp_34" fromId="243" toId="244">
</dataflow>
<dataflow id="888" from="tmp_34" to="tmp_37_cast" fromId="244" toId="245">
</dataflow>
<dataflow id="889" from="kernel" to="kernel_addr_1" fromId="352" toId="246">
</dataflow>
<dataflow id="890" from="StgValue_535" to="kernel_addr_1" fromId="535" toId="246">
</dataflow>
<dataflow id="891" from="tmp_37_cast" to="kernel_addr_1" fromId="245" toId="246">
</dataflow>
<dataflow id="892" from="kernel_addr_1" to="kernel_load_1" fromId="246" toId="247">
</dataflow>
<dataflow id="893" from="line_buffer_0_addr_3" to="line_buffer_0_load_1" fromId="237" toId="249">
</dataflow>
<dataflow id="894" from="line_buffer_1_addr_4" to="line_buffer_1_load_2" fromId="239" toId="250">
</dataflow>
<dataflow id="895" from="line_buffer_2_addr_4" to="line_buffer_2_load_2" fromId="241" toId="251">
</dataflow>
<dataflow id="896" from="_ssdm_op_Mux.ap_auto.3i32.i2" to="tmp_19" fromId="813" toId="252">
</dataflow>
<dataflow id="897" from="line_buffer_0_load_1" to="tmp_19" fromId="249" toId="252">
</dataflow>
<dataflow id="898" from="line_buffer_1_load_2" to="tmp_19" fromId="250" toId="252">
</dataflow>
<dataflow id="899" from="line_buffer_2_load_2" to="tmp_19" fromId="251" toId="252">
</dataflow>
<dataflow id="900" from="i4_1" to="tmp_19" fromId="216" toId="252">
</dataflow>
<dataflow id="901" from="kernel_addr_1" to="kernel_load_1" fromId="246" toId="253">
</dataflow>
<dataflow id="902" from="tmp_19" to="tmp_15_1" fromId="252" toId="254">
</dataflow>
<dataflow id="903" from="kernel_load_1" to="tmp_15_1" fromId="253" toId="254">
</dataflow>
<dataflow id="904" from="sum_1_1" to="sum_2_1" fromId="230" toId="255">
</dataflow>
<dataflow id="905" from="tmp_15_1" to="sum_2_1" fromId="254" toId="255">
</dataflow>
<dataflow id="906" from="StgValue_389" to="sum_3" fromId="389" toId="257">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="907" from="StgValue_229" to="sum_3" fromId="229" toId="257">
</dataflow>
<dataflow id="908" from="sum_1_2" to="sum_3" fromId="272" toId="257">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="909" from="StgValue_292" to="sum_3" fromId="292" toId="257">
<BackEdge/>
</dataflow>
<dataflow id="910" from="StgValue_481" to="i4_2" fromId="481" toId="258">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="911" from="StgValue_229" to="i4_2" fromId="229" toId="258">
</dataflow>
<dataflow id="912" from="i_3_2" to="i4_2" fromId="261" toId="258">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="913" from="StgValue_292" to="i4_2" fromId="292" toId="258">
<BackEdge/>
</dataflow>
<dataflow id="914" from="i4_2" to="exitcond1_2" fromId="258" toId="259">
</dataflow>
<dataflow id="915" from="StgValue_488" to="exitcond1_2" fromId="488" toId="259">
</dataflow>
<dataflow id="916" from="_ssdm_op_SpecLoopTripCount" to="empty_25" fromId="490" toId="260">
</dataflow>
<dataflow id="917" from="StgValue_492" to="empty_25" fromId="492" toId="260">
</dataflow>
<dataflow id="918" from="StgValue_492" to="empty_25" fromId="492" toId="260">
</dataflow>
<dataflow id="919" from="StgValue_492" to="empty_25" fromId="492" toId="260">
</dataflow>
<dataflow id="920" from="i4_2" to="i_3_2" fromId="258" toId="261">
</dataflow>
<dataflow id="921" from="StgValue_497" to="i_3_2" fromId="497" toId="261">
</dataflow>
<dataflow id="922" from="exitcond1_2" to="StgValue_262" fromId="259" toId="262">
</dataflow>
<dataflow id="923" from="i4_2" to="tmp_11_2_cast" fromId="258" toId="263">
</dataflow>
<dataflow id="924" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_32" fromId="636" toId="264">
</dataflow>
<dataflow id="925" from="i4_2" to="tmp_32" fromId="258" toId="264">
</dataflow>
<dataflow id="926" from="StgValue_481" to="tmp_32" fromId="481" toId="264">
</dataflow>
<dataflow id="927" from="tmp_32" to="p_shl4_cast" fromId="264" toId="265">
</dataflow>
<dataflow id="928" from="p_shl4_cast" to="tmp_33" fromId="265" toId="266">
</dataflow>
<dataflow id="929" from="tmp_11_2_cast" to="tmp_33" fromId="263" toId="266">
</dataflow>
<dataflow id="930" from="sum_3" to="StgValue_268" fromId="257" toId="268">
</dataflow>
<dataflow id="931" from="output_addr_2" to="StgValue_268" fromId="127" toId="268">
</dataflow>
<dataflow id="932" from="_ssdm_op_SpecRegionEnd" to="empty_23" fromId="539" toId="269">
</dataflow>
<dataflow id="933" from="p_str7" to="empty_23" fromId="662" toId="269">
</dataflow>
<dataflow id="934" from="tmp_13" to="empty_23" fromId="228" toId="269">
</dataflow>
<dataflow id="935" from="_ssdm_op_SpecRegionEnd" to="empty_24" fromId="539" toId="270">
</dataflow>
<dataflow id="936" from="p_str3" to="empty_24" fromId="502" toId="270">
</dataflow>
<dataflow id="937" from="tmp_1" to="empty_24" fromId="51" toId="270">
</dataflow>
<dataflow id="938" from="sum_2_2" to="sum_1_2" fromId="299" toId="272">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="939" from="StgValue_300" to="sum_1_2" fromId="300" toId="272">
<BackEdge/>
</dataflow>
<dataflow id="940" from="sum_3" to="sum_1_2" fromId="257" toId="272">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="941" from="StgValue_267" to="sum_1_2" fromId="267" toId="272">
</dataflow>
<dataflow id="942" from="j_4_2" to="j5_2" fromId="277" toId="273">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="943" from="StgValue_300" to="j5_2" fromId="300" toId="273">
<BackEdge/>
</dataflow>
<dataflow id="944" from="StgValue_481" to="j5_2" fromId="481" toId="273">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="945" from="StgValue_267" to="j5_2" fromId="267" toId="273">
</dataflow>
<dataflow id="946" from="j5_2" to="j5_2_cast" fromId="273" toId="274">
</dataflow>
<dataflow id="947" from="j5_2" to="exitcond_2" fromId="273" toId="275">
</dataflow>
<dataflow id="948" from="StgValue_488" to="exitcond_2" fromId="488" toId="275">
</dataflow>
<dataflow id="949" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="490" toId="276">
</dataflow>
<dataflow id="950" from="StgValue_492" to="empty_26" fromId="492" toId="276">
</dataflow>
<dataflow id="951" from="StgValue_492" to="empty_26" fromId="492" toId="276">
</dataflow>
<dataflow id="952" from="StgValue_492" to="empty_26" fromId="492" toId="276">
</dataflow>
<dataflow id="953" from="j5_2" to="j_4_2" fromId="273" toId="277">
</dataflow>
<dataflow id="954" from="StgValue_497" to="j_4_2" fromId="497" toId="277">
</dataflow>
<dataflow id="955" from="exitcond_2" to="StgValue_278" fromId="275" toId="278">
</dataflow>
<dataflow id="956" from="j5_2_cast" to="tmp_12_2" fromId="274" toId="279">
</dataflow>
<dataflow id="957" from="StgValue_573" to="tmp_12_2" fromId="573" toId="279">
</dataflow>
<dataflow id="958" from="tmp_12_2" to="tmp_13_2" fromId="279" toId="280">
</dataflow>
<dataflow id="959" from="line_buffer_0" to="line_buffer_0_addr_4" fromId="33" toId="281">
</dataflow>
<dataflow id="960" from="StgValue_535" to="line_buffer_0_addr_4" fromId="535" toId="281">
</dataflow>
<dataflow id="961" from="tmp_13_2" to="line_buffer_0_addr_4" fromId="280" toId="281">
</dataflow>
<dataflow id="962" from="line_buffer_0_addr_4" to="line_buffer_0_load_2" fromId="281" toId="282">
</dataflow>
<dataflow id="963" from="line_buffer_1" to="line_buffer_1_addr_5" fromId="34" toId="283">
</dataflow>
<dataflow id="964" from="StgValue_535" to="line_buffer_1_addr_5" fromId="535" toId="283">
</dataflow>
<dataflow id="965" from="tmp_13_2" to="line_buffer_1_addr_5" fromId="280" toId="283">
</dataflow>
<dataflow id="966" from="line_buffer_1_addr_5" to="line_buffer_1_load_3" fromId="283" toId="284">
</dataflow>
<dataflow id="967" from="line_buffer_2" to="line_buffer_2_addr_5" fromId="35" toId="285">
</dataflow>
<dataflow id="968" from="StgValue_535" to="line_buffer_2_addr_5" fromId="535" toId="285">
</dataflow>
<dataflow id="969" from="tmp_13_2" to="line_buffer_2_addr_5" fromId="280" toId="285">
</dataflow>
<dataflow id="970" from="line_buffer_2_addr_5" to="line_buffer_2_load_3" fromId="285" toId="286">
</dataflow>
<dataflow id="971" from="j5_2" to="tmp_14_2_cast" fromId="273" toId="287">
</dataflow>
<dataflow id="972" from="tmp_33" to="tmp_35" fromId="266" toId="288">
</dataflow>
<dataflow id="973" from="tmp_14_2_cast" to="tmp_35" fromId="287" toId="288">
</dataflow>
<dataflow id="974" from="tmp_35" to="tmp_38_cast" fromId="288" toId="289">
</dataflow>
<dataflow id="975" from="kernel" to="kernel_addr_2" fromId="352" toId="290">
</dataflow>
<dataflow id="976" from="StgValue_535" to="kernel_addr_2" fromId="535" toId="290">
</dataflow>
<dataflow id="977" from="tmp_38_cast" to="kernel_addr_2" fromId="289" toId="290">
</dataflow>
<dataflow id="978" from="kernel_addr_2" to="kernel_load_2" fromId="290" toId="291">
</dataflow>
<dataflow id="979" from="line_buffer_0_addr_4" to="line_buffer_0_load_2" fromId="281" toId="293">
</dataflow>
<dataflow id="980" from="line_buffer_1_addr_5" to="line_buffer_1_load_3" fromId="283" toId="294">
</dataflow>
<dataflow id="981" from="line_buffer_2_addr_5" to="line_buffer_2_load_3" fromId="285" toId="295">
</dataflow>
<dataflow id="982" from="_ssdm_op_Mux.ap_auto.3i32.i2" to="tmp_20" fromId="813" toId="296">
</dataflow>
<dataflow id="983" from="line_buffer_0_load_2" to="tmp_20" fromId="293" toId="296">
</dataflow>
<dataflow id="984" from="line_buffer_1_load_3" to="tmp_20" fromId="294" toId="296">
</dataflow>
<dataflow id="985" from="line_buffer_2_load_3" to="tmp_20" fromId="295" toId="296">
</dataflow>
<dataflow id="986" from="i4_2" to="tmp_20" fromId="258" toId="296">
</dataflow>
<dataflow id="987" from="kernel_addr_2" to="kernel_load_2" fromId="290" toId="297">
</dataflow>
<dataflow id="988" from="tmp_20" to="tmp_15_2" fromId="296" toId="298">
</dataflow>
<dataflow id="989" from="kernel_load_2" to="tmp_15_2" fromId="297" toId="298">
</dataflow>
<dataflow id="990" from="sum_1_2" to="sum_2_2" fromId="272" toId="299">
</dataflow>
<dataflow id="991" from="tmp_15_2" to="sum_2_2" fromId="298" toId="299">
</dataflow>
<dataflow id="992" from="exitcond8" to="StgValue_2" fromId="46" toId="2">
</dataflow>
<dataflow id="993" from="tmp" to="StgValue_2" fromId="52" toId="2">
</dataflow>
<dataflow id="994" from="exitcond4" to="StgValue_3" fromId="60" toId="3">
</dataflow>
<dataflow id="995" from="exitcond4_1" to="StgValue_5" fromId="75" toId="5">
</dataflow>
<dataflow id="996" from="tmp" to="StgValue_7" fromId="52" toId="7">
</dataflow>
<dataflow id="997" from="exitcond3" to="StgValue_7" fromId="94" toId="7">
</dataflow>
<dataflow id="998" from="exitcond6_2" to="StgValue_7" fromId="105" toId="7">
</dataflow>
<dataflow id="999" from="exitcond6" to="StgValue_9" fromId="136" toId="9">
</dataflow>
<dataflow id="1000" from="exitcond6_1" to="StgValue_11" fromId="151" toId="11">
</dataflow>
<dataflow id="1001" from="exitcond1" to="StgValue_14" fromId="175" toId="14">
</dataflow>
<dataflow id="1002" from="exitcond" to="StgValue_15" fromId="190" toId="15">
</dataflow>
<dataflow id="1003" from="exitcond1_1" to="StgValue_19" fromId="217" toId="19">
</dataflow>
<dataflow id="1004" from="exitcond_1" to="StgValue_20" fromId="232" toId="20">
</dataflow>
<dataflow id="1005" from="exitcond1_2" to="StgValue_24" fromId="259" toId="24">
</dataflow>
<dataflow id="1006" from="exitcond_2" to="StgValue_25" fromId="275" toId="25">
</dataflow>
</dataflows>


</stg>
