library ieee;
use ieee.STD_LOGIC_1164.all;
use ieee.numeric_std.all;

entity counter_16_sincrono is
	generic ( N : integer:=4);
	port 
		(
		Enable, CLK, Clear: in std_logic; 
	 Q: buffer unsigned(N-1 downto 0)
		);
		end counter_16_sincrono;
		
architecture struct of counter_16_sincrono is

	begin
		process (clk, clear)
			begin
				if (clear = '1') then
					Q <= (others => '0');
				elsif(CLK'event and CLK='1') then
					if(Enable = '1') then
                Q <= Q + 1;
            end if;
			end if;
		end process;
		
	end struct;
