#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Aug 10 01:18:30 2024
# Process ID: 2446053
# Current directory: /home/kanai/reserch/pycmpgen/vertical_shiftregister_result
# Command line: vivado -mode batch -source auto_synth.tcl
# Log file: /home/kanai/reserch/pycmpgen/vertical_shiftregister_result/vivado.log
# Journal file: /home/kanai/reserch/pycmpgen/vertical_shiftregister_result/vivado.jou
# Running On: kanai-CFSR3-1, OS: Linux, CPU Frequency: 3530.371 MHz, CPU Physical cores: 10, Host memory: 16416 MB
#-----------------------------------------------------------
source auto_synth.tcl
# set targetFile "../comp2_1vivado_exe.v"
# set dirPath "/home/kanai/reserch/pycmpgen/vertical_shiftregister_result"
# if { [file isdirectory $dirPath] } {
#     # .vファイルすべて取得
#     set vFiles [glob -nocomplain "$dirPath/*.v"]
#     # ファイルの内容を読み込んで表示
#     if { [llength $vFiles] == 0 } {
#         puts "No .v files found in the directory."
#     } else {
#         # open_project /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.xpr
# 
#         foreach file $vFiles {
#             puts "#########################"
#             puts $file
#             puts "#########################"
#             set timingFile [string map {".v" "_timing.txt"} $file]
#             set utilFile [string map {".v" "_util.txt"} $file]
#             # targetファイルに書き込み
#             set fileData [open $file r]
#             set target [open $targetFile w]
#             while {[gets $fileData line] != -1} {
#                 puts $target $line
#             }
#             close $fileData
#             close $target
# 
#             # Vivadoで合成、実装
#             open_project /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.xpr
#             update_compile_order -fileset sources_1
#             reset_run synth_1
#             set_property top shift_register [current_fileset]
#             launch_runs synth_1 -jobs 6
#             wait_on_run synth_1
#             launch_runs impl_1 -jobs 6
#             wait_on_run impl_1
#             open_run impl_1
#             report_timing -max_paths 1 -file $timingFile
#             report_utilization -file $utilFile
#             close_project
#         }
# 
#         exit
#     }
# 
# 
# } else {
#     puts stderr "Error: File does not exist."
#     exit 1
# }
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_64_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
[Sat Aug 10 01:18:36 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:18:36 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2446148
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.605 ; gain = 408.598 ; free physical = 3247 ; free virtual = 9408
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_64_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:245]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:433]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc2135_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4746]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:433]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_38' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4789]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_38' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4789]
WARNING: [Synth 8-689] width (38) of port connection 'dst0' does not match port width (39) of module 'rowadder2_1_38' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:430]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_64_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:245]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.574 ; gain = 498.566 ; free physical = 3132 ; free virtual = 9294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1868.418 ; gain = 513.410 ; free physical = 3132 ; free virtual = 9299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1876.422 ; gain = 521.414 ; free physical = 3131 ; free virtual = 9298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1885.328 ; gain = 530.320 ; free physical = 3119 ; free virtual = 9288
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3020 ; free virtual = 9187
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3016 ; free virtual = 9184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3007 ; free virtual = 9174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3013 ; free virtual = 9180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3013 ; free virtual = 9180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3012 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3012 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3012 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3012 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   303|
|3     |LUT1   |     6|
|4     |LUT2   |   156|
|5     |LUT4   |   494|
|6     |LUT5   |   808|
|7     |LUT6   |   471|
|8     |FDRE   |  2048|
|9     |IBUF   |    33|
|10    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  4358|
|2     |  compressor2_1_64_32 |compressor2_1_64_32 |  2238|
|3     |    compressor_inst   |compressor          |  2152|
|4     |      gpc0            |gpc1163_5           |     6|
|5     |      gpc1            |gpc1163_5_0         |     6|
|6     |      gpc10           |gpc606_5            |     7|
|7     |      gpc100          |gpc615_5            |     8|
|8     |      gpc101          |gpc615_5_1          |     8|
|9     |      gpc102          |gpc615_5_2          |     8|
|10    |      gpc103          |gpc615_5_3          |     8|
|11    |      gpc104          |gpc615_5_4          |     8|
|12    |      gpc105          |gpc615_5_5          |     8|
|13    |      gpc106          |gpc615_5_6          |     8|
|14    |      gpc107          |gpc615_5_7          |     8|
|15    |      gpc108          |gpc615_5_8          |     8|
|16    |      gpc109          |gpc615_5_9          |     8|
|17    |      gpc11           |gpc606_5_10         |     7|
|18    |      gpc110          |gpc615_5_11         |     8|
|19    |      gpc111          |gpc615_5_12         |     8|
|20    |      gpc112          |gpc606_5_13         |     7|
|21    |      gpc113          |gpc2135_5           |     7|
|22    |      gpc114          |gpc606_5_14         |     7|
|23    |      gpc115          |gpc606_5_15         |     7|
|24    |      gpc116          |gpc615_5_16         |     8|
|25    |      gpc117          |gpc615_5_17         |     8|
|26    |      gpc118          |gpc615_5_18         |     8|
|27    |      gpc119          |gpc615_5_19         |     8|
|28    |      gpc12           |gpc606_5_20         |     7|
|29    |      gpc120          |gpc606_5_21         |     7|
|30    |      gpc121          |gpc606_5_22         |     7|
|31    |      gpc122          |gpc615_5_23         |     8|
|32    |      gpc123          |gpc615_5_24         |     8|
|33    |      gpc124          |gpc615_5_25         |     8|
|34    |      gpc125          |gpc615_5_26         |     8|
|35    |      gpc126          |gpc615_5_27         |     8|
|36    |      gpc127          |gpc615_5_28         |     8|
|37    |      gpc128          |gpc615_5_29         |     8|
|38    |      gpc129          |gpc615_5_30         |     8|
|39    |      gpc13           |gpc606_5_31         |     7|
|40    |      gpc130          |gpc606_5_32         |     7|
|41    |      gpc131          |gpc606_5_33         |     7|
|42    |      gpc132          |gpc606_5_34         |     7|
|43    |      gpc133          |gpc606_5_35         |     7|
|44    |      gpc134          |gpc606_5_36         |     7|
|45    |      gpc135          |gpc606_5_37         |     7|
|46    |      gpc136          |gpc606_5_38         |     7|
|47    |      gpc137          |gpc606_5_39         |     7|
|48    |      gpc138          |gpc606_5_40         |     7|
|49    |      gpc139          |gpc615_5_41         |     8|
|50    |      gpc14           |gpc606_5_42         |     7|
|51    |      gpc140          |gpc615_5_43         |     8|
|52    |      gpc141          |gpc606_5_44         |     7|
|53    |      gpc142          |gpc606_5_45         |     7|
|54    |      gpc143          |gpc606_5_46         |     7|
|55    |      gpc144          |gpc606_5_47         |     7|
|56    |      gpc145          |gpc606_5_48         |     7|
|57    |      gpc146          |gpc606_5_49         |     7|
|58    |      gpc147          |gpc606_5_50         |     7|
|59    |      gpc148          |gpc606_5_51         |     7|
|60    |      gpc149          |gpc606_5_52         |     7|
|61    |      gpc15           |gpc606_5_53         |     7|
|62    |      gpc16           |gpc606_5_54         |     7|
|63    |      gpc17           |gpc606_5_55         |     7|
|64    |      gpc18           |gpc606_5_56         |     7|
|65    |      gpc19           |gpc615_5_57         |     8|
|66    |      gpc2            |gpc1163_5_58        |     6|
|67    |      gpc20           |gpc615_5_59         |     8|
|68    |      gpc21           |gpc615_5_60         |     8|
|69    |      gpc22           |gpc615_5_61         |     8|
|70    |      gpc23           |gpc606_5_62         |     7|
|71    |      gpc24           |gpc606_5_63         |     7|
|72    |      gpc25           |gpc606_5_64         |     7|
|73    |      gpc26           |gpc606_5_65         |     7|
|74    |      gpc27           |gpc606_5_66         |     7|
|75    |      gpc28           |gpc606_5_67         |     7|
|76    |      gpc29           |gpc606_5_68         |     7|
|77    |      gpc3            |gpc1163_5_69        |     6|
|78    |      gpc30           |gpc606_5_70         |     7|
|79    |      gpc31           |gpc606_5_71         |     7|
|80    |      gpc32           |gpc615_5_72         |     8|
|81    |      gpc33           |gpc615_5_73         |     8|
|82    |      gpc34           |gpc615_5_74         |     8|
|83    |      gpc35           |gpc615_5_75         |     8|
|84    |      gpc36           |gpc615_5_76         |     8|
|85    |      gpc37           |gpc615_5_77         |     8|
|86    |      gpc38           |gpc606_5_78         |     7|
|87    |      gpc39           |gpc606_5_79         |     7|
|88    |      gpc4            |gpc1163_5_80        |     6|
|89    |      gpc40           |gpc606_5_81         |     7|
|90    |      gpc409          |gpc606_5_82         |     7|
|91    |      gpc41           |gpc606_5_83         |     7|
|92    |      gpc410          |gpc606_5_84         |     7|
|93    |      gpc411          |gpc606_5_85         |     7|
|94    |      gpc412          |gpc606_5_86         |     7|
|95    |      gpc413          |gpc606_5_87         |     7|
|96    |      gpc414          |gpc606_5_88         |     7|
|97    |      gpc415          |gpc606_5_89         |     7|
|98    |      gpc416          |gpc606_5_90         |     7|
|99    |      gpc417          |gpc606_5_91         |     7|
|100   |      gpc418          |gpc606_5_92         |     7|
|101   |      gpc419          |gpc606_5_93         |     7|
|102   |      gpc42           |gpc606_5_94         |     7|
|103   |      gpc420          |gpc615_5_95         |     8|
|104   |      gpc421          |gpc606_5_96         |     7|
|105   |      gpc422          |gpc606_5_97         |     7|
|106   |      gpc423          |gpc606_5_98         |     7|
|107   |      gpc424          |gpc606_5_99         |     7|
|108   |      gpc425          |gpc606_5_100        |     7|
|109   |      gpc426          |gpc606_5_101        |     7|
|110   |      gpc427          |gpc606_5_102        |     7|
|111   |      gpc428          |gpc606_5_103        |     7|
|112   |      gpc429          |gpc615_5_104        |     8|
|113   |      gpc43           |gpc606_5_105        |     7|
|114   |      gpc430          |gpc615_5_106        |     8|
|115   |      gpc431          |gpc606_5_107        |     7|
|116   |      gpc432          |gpc606_5_108        |     7|
|117   |      gpc433          |gpc606_5_109        |     7|
|118   |      gpc434          |gpc606_5_110        |     7|
|119   |      gpc435          |gpc606_5_111        |     7|
|120   |      gpc436          |gpc606_5_112        |     7|
|121   |      gpc437          |gpc606_5_113        |     7|
|122   |      gpc438          |gpc606_5_114        |     7|
|123   |      gpc439          |gpc615_5_115        |     8|
|124   |      gpc44           |gpc606_5_116        |     7|
|125   |      gpc440          |gpc615_5_117        |     8|
|126   |      gpc441          |gpc615_5_118        |     8|
|127   |      gpc442          |gpc606_5_119        |     7|
|128   |      gpc443          |gpc606_5_120        |     7|
|129   |      gpc444          |gpc606_5_121        |     7|
|130   |      gpc445          |gpc606_5_122        |     7|
|131   |      gpc446          |gpc606_5_123        |     7|
|132   |      gpc447          |gpc615_5_124        |     8|
|133   |      gpc448          |gpc615_5_125        |     8|
|134   |      gpc449          |gpc615_5_126        |     8|
|135   |      gpc45           |gpc606_5_127        |     7|
|136   |      gpc450          |gpc615_5_128        |     8|
|137   |      gpc451          |gpc606_5_129        |     7|
|138   |      gpc452          |gpc606_5_130        |     7|
|139   |      gpc453          |gpc606_5_131        |     7|
|140   |      gpc454          |gpc606_5_132        |     7|
|141   |      gpc455          |gpc615_5_133        |     8|
|142   |      gpc456          |gpc615_5_134        |     8|
|143   |      gpc457          |gpc615_5_135        |     8|
|144   |      gpc458          |gpc615_5_136        |     8|
|145   |      gpc459          |gpc606_5_137        |     7|
|146   |      gpc46           |gpc606_5_138        |     7|
|147   |      gpc460          |gpc606_5_139        |     7|
|148   |      gpc461          |gpc606_5_140        |     7|
|149   |      gpc462          |gpc606_5_141        |     7|
|150   |      gpc463          |gpc615_5_142        |     8|
|151   |      gpc464          |gpc615_5_143        |     8|
|152   |      gpc465          |gpc615_5_144        |     8|
|153   |      gpc466          |gpc2135_5_145       |     7|
|154   |      gpc467          |gpc606_5_146        |     7|
|155   |      gpc468          |gpc606_5_147        |     7|
|156   |      gpc469          |gpc606_5_148        |     7|
|157   |      gpc47           |gpc606_5_149        |     7|
|158   |      gpc470          |gpc615_5_150        |     8|
|159   |      gpc471          |gpc615_5_151        |     8|
|160   |      gpc472          |gpc615_5_152        |     8|
|161   |      gpc473          |gpc606_5_153        |     7|
|162   |      gpc48           |gpc606_5_154        |     7|
|163   |      gpc49           |gpc606_5_155        |     7|
|164   |      gpc5            |gpc606_5_156        |     7|
|165   |      gpc50           |gpc606_5_157        |     7|
|166   |      gpc51           |gpc606_5_158        |     7|
|167   |      gpc52           |gpc606_5_159        |     7|
|168   |      gpc53           |gpc615_5_160        |     8|
|169   |      gpc54           |gpc615_5_161        |     8|
|170   |      gpc55           |gpc615_5_162        |     8|
|171   |      gpc56           |gpc615_5_163        |     8|
|172   |      gpc57           |gpc615_5_164        |     8|
|173   |      gpc58           |gpc615_5_165        |     8|
|174   |      gpc59           |gpc615_5_166        |     8|
|175   |      gpc6            |gpc606_5_167        |     7|
|176   |      gpc60           |gpc615_5_168        |     8|
|177   |      gpc61           |gpc615_5_169        |     8|
|178   |      gpc62           |gpc615_5_170        |     8|
|179   |      gpc63           |gpc615_5_171        |     8|
|180   |      gpc64           |gpc615_5_172        |     8|
|181   |      gpc65           |gpc615_5_173        |     8|
|182   |      gpc66           |gpc615_5_174        |     8|
|183   |      gpc67           |gpc615_5_175        |     8|
|184   |      gpc68           |gpc615_5_176        |     8|
|185   |      gpc69           |gpc615_5_177        |     8|
|186   |      gpc7            |gpc606_5_178        |     7|
|187   |      gpc70           |gpc615_5_179        |     8|
|188   |      gpc705          |gpc615_5_180        |     8|
|189   |      gpc706          |gpc615_5_181        |     8|
|190   |      gpc707          |gpc615_5_182        |     8|
|191   |      gpc708          |gpc606_5_183        |     7|
|192   |      gpc709          |gpc606_5_184        |     7|
|193   |      gpc71           |gpc606_5_185        |     7|
|194   |      gpc710          |gpc615_5_186        |     8|
|195   |      gpc711          |gpc135_4            |     5|
|196   |      gpc712          |gpc135_4_187        |     5|
|197   |      gpc713          |gpc135_4_188        |     5|
|198   |      gpc714          |gpc615_5_189        |     8|
|199   |      gpc715          |gpc615_5_190        |     8|
|200   |      gpc716          |gpc615_5_191        |     8|
|201   |      gpc717          |gpc615_5_192        |     8|
|202   |      gpc718          |gpc606_5_193        |     7|
|203   |      gpc719          |gpc1163_5_194       |     6|
|204   |      gpc72           |gpc606_5_195        |     7|
|205   |      gpc720          |gpc207_4            |     8|
|206   |      gpc721          |gpc207_4_196        |     8|
|207   |      gpc722          |gpc615_5_197        |     8|
|208   |      gpc723          |gpc615_5_198        |     8|
|209   |      gpc724          |gpc615_5_199        |     8|
|210   |      gpc725          |gpc615_5_200        |     8|
|211   |      gpc726          |gpc615_5_201        |     8|
|212   |      gpc727          |gpc117_4            |     6|
|213   |      gpc728          |gpc606_5_202        |     7|
|214   |      gpc729          |gpc615_5_203        |     8|
|215   |      gpc73           |gpc606_5_204        |     7|
|216   |      gpc730          |gpc615_5_205        |     8|
|217   |      gpc731          |gpc615_5_206        |     8|
|218   |      gpc732          |gpc615_5_207        |     8|
|219   |      gpc733          |gpc606_5_208        |     7|
|220   |      gpc734          |gpc615_5_209        |     8|
|221   |      gpc735          |gpc615_5_210        |     8|
|222   |      gpc736          |gpc615_5_211        |     8|
|223   |      gpc737          |gpc615_5_212        |     8|
|224   |      gpc738          |gpc615_5_213        |     8|
|225   |      gpc739          |gpc606_5_214        |     7|
|226   |      gpc74           |gpc606_5_215        |     7|
|227   |      gpc740          |gpc606_5_216        |     7|
|228   |      gpc741          |gpc606_5_217        |     7|
|229   |      gpc742          |gpc606_5_218        |     7|
|230   |      gpc743          |gpc606_5_219        |     7|
|231   |      gpc744          |gpc606_5_220        |     7|
|232   |      gpc745          |gpc606_5_221        |     7|
|233   |      gpc746          |gpc606_5_222        |     7|
|234   |      gpc747          |gpc606_5_223        |     7|
|235   |      gpc748          |gpc2135_5_224       |     7|
|236   |      gpc75           |gpc606_5_225        |     7|
|237   |      gpc76           |gpc606_5_226        |     7|
|238   |      gpc77           |gpc615_5_227        |     8|
|239   |      gpc78           |gpc615_5_228        |     8|
|240   |      gpc79           |gpc606_5_229        |     7|
|241   |      gpc8            |gpc606_5_230        |     7|
|242   |      gpc80           |gpc606_5_231        |     7|
|243   |      gpc804          |gpc606_5_232        |     7|
|244   |      gpc805          |gpc606_5_233        |     7|
|245   |      gpc806          |gpc2135_5_234       |     7|
|246   |      gpc807          |gpc606_5_235        |     7|
|247   |      gpc808          |gpc2223_5           |     9|
|248   |      gpc809          |gpc615_5_236        |     8|
|249   |      gpc81           |gpc606_5_237        |     7|
|250   |      gpc810          |gpc1163_5_238       |     6|
|251   |      gpc811          |gpc1163_5_239       |     6|
|252   |      gpc812          |gpc615_5_240        |     8|
|253   |      gpc813          |gpc615_5_241        |     8|
|254   |      gpc814          |gpc606_5_242        |     7|
|255   |      gpc815          |gpc135_4_243        |     5|
|256   |      gpc816          |gpc615_5_244        |     8|
|257   |      gpc817          |gpc623_5            |     8|
|258   |      gpc818          |gpc1325_5           |     9|
|259   |      gpc819          |gpc615_5_245        |     8|
|260   |      gpc82           |gpc606_5_246        |     7|
|261   |      gpc820          |gpc606_5_247        |     7|
|262   |      gpc821          |gpc615_5_248        |     8|
|263   |      gpc822          |gpc623_5_249        |     8|
|264   |      gpc823          |gpc623_5_250        |     8|
|265   |      gpc824          |gpc606_5_251        |     7|
|266   |      gpc83           |gpc1163_5_252       |     6|
|267   |      gpc84           |gpc1163_5_253       |     6|
|268   |      gpc85           |gpc1163_5_254       |     6|
|269   |      gpc859          |gpc1423_5           |     9|
|270   |      gpc86           |gpc606_5_255        |     7|
|271   |      gpc860          |gpc1343_5           |     7|
|272   |      gpc861          |gpc1343_5_256       |     7|
|273   |      gpc862          |gpc623_5_257        |     8|
|274   |      gpc863          |gpc135_4_258        |     5|
|275   |      gpc864          |gpc215_4            |     7|
|276   |      gpc865          |gpc615_5_259        |     8|
|277   |      gpc866          |gpc135_4_260        |     5|
|278   |      gpc867          |gpc1163_5_261       |     6|
|279   |      gpc868          |gpc1343_5_262       |     7|
|280   |      gpc869          |gpc2135_5_263       |     7|
|281   |      gpc87           |gpc606_5_264        |     7|
|282   |      gpc870          |gpc623_5_265        |     8|
|283   |      gpc871          |gpc2135_5_266       |     7|
|284   |      gpc88           |gpc606_5_267        |     7|
|285   |      gpc89           |gpc606_5_268        |     7|
|286   |      gpc9            |gpc606_5_269        |     7|
|287   |      gpc90           |gpc606_5_270        |     7|
|288   |      gpc91           |gpc606_5_271        |     7|
|289   |      gpc92           |gpc615_5_272        |     8|
|290   |      gpc93           |gpc615_5_273        |     8|
|291   |      gpc94           |gpc615_5_274        |     8|
|292   |      gpc95           |gpc615_5_275        |     8|
|293   |      gpc96           |gpc615_5_276        |     8|
|294   |      gpc97           |gpc615_5_277        |     8|
|295   |      gpc98           |gpc615_5_278        |     8|
|296   |      gpc99           |gpc615_5_279        |     8|
|297   |    rowadder2_1inst   |rowadder2_1_38      |    86|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3012 ; free virtual = 9179
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.828 ; gain = 639.820 ; free physical = 3012 ; free virtual = 9179
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.836 ; gain = 639.820 ; free physical = 3012 ; free virtual = 9179
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2006.734 ; gain = 0.000 ; free physical = 3289 ; free virtual = 9456
INFO: [Netlist 29-17] Analyzing 774 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.387 ; gain = 0.000 ; free physical = 3204 ; free virtual = 9376
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 471 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 471 instances

Synth Design complete | Checksum: ba927ae6
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2150.422 ; gain = 807.289 ; free physical = 3203 ; free virtual = 9376
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1296.722; main = 1296.722; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2150.391; main = 2150.391; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2174.398 ; gain = 0.000 ; free physical = 3203 ; free virtual = 9376
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:18:52 2024...
[Sat Aug 10 01:18:56 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1352.707 ; gain = 0.000 ; free physical = 4411 ; free virtual = 10573
[Sat Aug 10 01:18:56 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:18:56 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.246 ; gain = 0.000 ; free physical = 3583 ; free virtual = 9745
INFO: [Netlist 29-17] Analyzing 774 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1765.965 ; gain = 1.000 ; free physical = 3501 ; free virtual = 9664
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.965 ; gain = 0.000 ; free physical = 3501 ; free virtual = 9664
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 471 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 471 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1881.559 ; gain = 115.559 ; free physical = 3473 ; free virtual = 9636

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16857ddd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2385.418 ; gain = 503.859 ; free physical = 3050 ; free virtual = 9213

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16857ddd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.137 ; gain = 0.000 ; free physical = 2750 ; free virtual = 8913

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16857ddd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.137 ; gain = 0.000 ; free physical = 2750 ; free virtual = 8913
Phase 1 Initialization | Checksum: 16857ddd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.137 ; gain = 0.000 ; free physical = 2750 ; free virtual = 8913

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16857ddd2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.137 ; gain = 0.000 ; free physical = 2750 ; free virtual = 8913

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16857ddd2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.137 ; gain = 0.000 ; free physical = 2749 ; free virtual = 8911
Phase 2 Timer Update And Timing Data Collection | Checksum: 16857ddd2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.137 ; gain = 0.000 ; free physical = 2749 ; free virtual = 8911

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12db59dd7

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2748.164 ; gain = 56.027 ; free physical = 2748 ; free virtual = 8911
Retarget | Checksum: 12db59dd7
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 20 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: bb144981

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2748.164 ; gain = 56.027 ; free physical = 2748 ; free virtual = 8911
Constant propagation | Checksum: bb144981
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 8b32d900

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2748.164 ; gain = 56.027 ; free physical = 2748 ; free virtual = 8910
Sweep | Checksum: 8b32d900
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 8b32d900

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2780.180 ; gain = 88.043 ; free physical = 2748 ; free virtual = 8910
BUFG optimization | Checksum: 8b32d900
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 8b32d900

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2780.180 ; gain = 88.043 ; free physical = 2748 ; free virtual = 8910
Shift Register Optimization | Checksum: 8b32d900
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 8b32d900

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2780.180 ; gain = 88.043 ; free physical = 2748 ; free virtual = 8910
Post Processing Netlist | Checksum: 8b32d900
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 105910d57

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2780.180 ; gain = 88.043 ; free physical = 2747 ; free virtual = 8910

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.180 ; gain = 0.000 ; free physical = 2747 ; free virtual = 8910
Phase 9.2 Verifying Netlist Connectivity | Checksum: 105910d57

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2780.180 ; gain = 88.043 ; free physical = 2747 ; free virtual = 8910
Phase 9 Finalization | Checksum: 105910d57

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2780.180 ; gain = 88.043 ; free physical = 2747 ; free virtual = 8910
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              20  |                                              0  |
|  Constant propagation         |               0  |              12  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 105910d57

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2780.180 ; gain = 88.043 ; free physical = 2747 ; free virtual = 8910
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.180 ; gain = 0.000 ; free physical = 2747 ; free virtual = 8910

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 105910d57

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2780.180 ; gain = 0.000 ; free physical = 2747 ; free virtual = 8910

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 105910d57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.180 ; gain = 0.000 ; free physical = 2747 ; free virtual = 8910

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.180 ; gain = 0.000 ; free physical = 2747 ; free virtual = 8910
Ending Netlist Obfuscation Task | Checksum: 105910d57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.180 ; gain = 0.000 ; free physical = 2747 ; free virtual = 8910
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.180 ; gain = 1014.180 ; free physical = 2747 ; free virtual = 8910
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.223 ; gain = 0.000 ; free physical = 2726 ; free virtual = 8890
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2718 ; free virtual = 8886
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 75653078

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2718 ; free virtual = 8886
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2718 ; free virtual = 8886

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1698f9948

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8870

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f28cb9a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8870

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f28cb9a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8870
Phase 1 Placer Initialization | Checksum: 1f28cb9a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8870

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f28cb9a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8870

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f28cb9a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8870

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f28cb9a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8870

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 17fecdda2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8847
Phase 2 Global Placement | Checksum: 17fecdda2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8847

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17fecdda2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8847

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166812f14

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8847

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: db4c5e30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8847

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: db4c5e30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8847

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8842

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843
Phase 3 Detail Placement | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843
Phase 4.3 Placer Reporting | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1055bb000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843
Ending Placer Task | Checksum: 804a5668

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8843
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8839
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2671 ; free virtual = 8834
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8839
Wrote PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2670 ; free virtual = 8837
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2670 ; free virtual = 8837
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2670 ; free virtual = 8837
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2670 ; free virtual = 8838
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2670 ; free virtual = 8837
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2876.227 ; gain = 0.000 ; free physical = 2670 ; free virtual = 8837
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2878.219 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8840
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.926 ; gain = 3.707 ; free physical = 2675 ; free virtual = 8840
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2881.926 ; gain = 3.707 ; free physical = 2660 ; free virtual = 8828
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.926 ; gain = 0.000 ; free physical = 2660 ; free virtual = 8828
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2881.926 ; gain = 0.000 ; free physical = 2660 ; free virtual = 8828
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.926 ; gain = 0.000 ; free physical = 2660 ; free virtual = 8828
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.926 ; gain = 0.000 ; free physical = 2660 ; free virtual = 8828
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2881.926 ; gain = 3.707 ; free physical = 2660 ; free virtual = 8828
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ae525f0 ConstDB: 0 ShapeSum: 75653078 RouteDB: 0
Post Restoration Checksum: NetGraph: 6a5005cb | NumContArr: 307b7613 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2201d7118

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3003.348 ; gain = 60.656 ; free physical = 2513 ; free virtual = 8678

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2201d7118

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.348 ; gain = 93.656 ; free physical = 2484 ; free virtual = 8650

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2201d7118

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.348 ; gain = 93.656 ; free physical = 2484 ; free virtual = 8650
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3580
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3580
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30b7cdc7d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 30b7cdc7d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1c1a0c088

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612
Phase 3 Initial Routing | Checksum: 1c1a0c088

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 31040c349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612
Phase 4 Rip-up And Reroute | Checksum: 31040c349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 31040c349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 31040c349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612
Phase 6 Post Hold Fix | Checksum: 31040c349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.425817 %
  Global Horizontal Routing Utilization  = 0.490196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 31040c349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8612

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 31040c349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8611

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24a69bcc5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8611
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 12ed9d145

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8611
Ending Routing Task | Checksum: 12ed9d145

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.176 ; gain = 131.484 ; free physical = 2446 ; free virtual = 8611

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.176 ; gain = 192.250 ; free physical = 2446 ; free virtual = 8611
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.152 ; gain = 0.000 ; free physical = 2422 ; free virtual = 8595
Wrote PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3160.152 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8593
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.152 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8593
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3160.152 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8593
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.152 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8593
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.152 ; gain = 0.000 ; free physical = 2420 ; free virtual = 8593
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3160.152 ; gain = 0.000 ; free physical = 2420 ; free virtual = 8593
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:19:28 2024...
[Sat Aug 10 01:19:28 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:33 . Memory (MB): peak = 1352.707 ; gain = 0.000 ; free physical = 2439 ; free virtual = 8608
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1691.656 ; gain = 0.000 ; free physical = 2117 ; free virtual = 8291
INFO: [Netlist 29-17] Analyzing 774 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.375 ; gain = 1.000 ; free physical = 2035 ; free virtual = 8209
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.188 ; gain = 0.000 ; free physical = 3994 ; free virtual = 10168
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1790.188 ; gain = 0.000 ; free physical = 3993 ; free virtual = 10167
Read PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1790.188 ; gain = 0.000 ; free physical = 3992 ; free virtual = 10166
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.188 ; gain = 0.000 ; free physical = 3992 ; free virtual = 10166
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1790.188 ; gain = 0.000 ; free physical = 3991 ; free virtual = 10165
Read Physdb Files: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1790.188 ; gain = 0.000 ; free physical = 3991 ; free virtual = 10165
Restored from archive | CPU: 0.140000 secs | Memory: 5.736206 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1790.188 ; gain = 23.812 ; free physical = 3991 ; free virtual = 10165
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.297 ; gain = 0.000 ; free physical = 3626 ; free virtual = 9800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 471 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 471 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_16_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:19:36 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:19:36 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2466915
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.246 ; gain = 407.629 ; free physical = 2406 ; free virtual = 8568
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_16_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:241]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:423]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:423]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_36' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1551]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_36' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1551]
WARNING: [Synth 8-689] width (36) of port connection 'dst0' does not match port width (37) of module 'rowadder2_1_36' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:420]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_16_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:241]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.215 ; gain = 487.598 ; free physical = 2303 ; free virtual = 8465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1858.059 ; gain = 502.441 ; free physical = 2303 ; free virtual = 8465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1866.062 ; gain = 510.445 ; free physical = 2303 ; free virtual = 8465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.969 ; gain = 519.352 ; free physical = 2287 ; free virtual = 8455
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2183 ; free virtual = 8349
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2180 ; free virtual = 8346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2174 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    80|
|3     |LUT1   |     6|
|4     |LUT2   |   120|
|5     |LUT4   |   134|
|6     |LUT5   |   148|
|7     |LUT6   |   114|
|8     |FDRE   |   512|
|9     |IBUF   |    33|
|10    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  1184|
|2     |  compressor2_1_16_32 |compressor2_1_16_32 |   602|
|3     |    compressor_inst   |compressor          |   521|
|4     |      gpc0            |gpc135_4            |     5|
|5     |      gpc1            |gpc606_5            |     7|
|6     |      gpc10           |gpc615_5            |     8|
|7     |      gpc100          |gpc606_5_0          |     7|
|8     |      gpc101          |gpc615_5_1          |     8|
|9     |      gpc102          |gpc606_5_2          |     7|
|10    |      gpc103          |gpc606_5_3          |     7|
|11    |      gpc104          |gpc606_5_4          |     7|
|12    |      gpc105          |gpc117_4            |     6|
|13    |      gpc106          |gpc1163_5           |     6|
|14    |      gpc107          |gpc1163_5_5         |     6|
|15    |      gpc108          |gpc615_5_6          |     8|
|16    |      gpc109          |gpc1163_5_7         |     6|
|17    |      gpc11           |gpc615_5_8          |     8|
|18    |      gpc110          |gpc623_5            |     8|
|19    |      gpc111          |gpc606_5_9          |     7|
|20    |      gpc112          |gpc615_5_10         |     8|
|21    |      gpc113          |gpc615_5_11         |     8|
|22    |      gpc114          |gpc1163_5_12        |     6|
|23    |      gpc115          |gpc1325_5           |     9|
|24    |      gpc12           |gpc606_5_13         |     7|
|25    |      gpc13           |gpc606_5_14         |     7|
|26    |      gpc14           |gpc615_5_15         |     8|
|27    |      gpc15           |gpc615_5_16         |     8|
|28    |      gpc155          |gpc1325_5_17        |     9|
|29    |      gpc156          |gpc2135_5           |     7|
|30    |      gpc157          |gpc615_5_18         |     8|
|31    |      gpc158          |gpc623_5_19         |     8|
|32    |      gpc159          |gpc135_4_20         |     5|
|33    |      gpc16           |gpc1343_5           |     7|
|34    |      gpc160          |gpc207_4            |     8|
|35    |      gpc161          |gpc615_5_21         |     8|
|36    |      gpc162          |gpc1343_5_22        |     7|
|37    |      gpc163          |gpc1163_5_23        |     6|
|38    |      gpc164          |gpc615_5_24         |     8|
|39    |      gpc165          |gpc2135_5_25        |     7|
|40    |      gpc166          |gpc1325_5_26        |     9|
|41    |      gpc17           |gpc623_5_27         |     8|
|42    |      gpc18           |gpc615_5_28         |     8|
|43    |      gpc19           |gpc1343_5_29        |     7|
|44    |      gpc2            |gpc606_5_30         |     7|
|45    |      gpc20           |gpc1343_5_31        |     7|
|46    |      gpc21           |gpc606_5_32         |     7|
|47    |      gpc22           |gpc606_5_33         |     7|
|48    |      gpc23           |gpc615_5_34         |     8|
|49    |      gpc24           |gpc615_5_35         |     8|
|50    |      gpc25           |gpc1343_5_36        |     7|
|51    |      gpc26           |gpc615_5_37         |     8|
|52    |      gpc27           |gpc207_4_38         |     8|
|53    |      gpc28           |gpc2135_5_39        |     7|
|54    |      gpc29           |gpc1163_5_40        |     6|
|55    |      gpc3            |gpc606_5_41         |     7|
|56    |      gpc30           |gpc606_5_42         |     7|
|57    |      gpc31           |gpc615_5_43         |     8|
|58    |      gpc32           |gpc606_5_44         |     7|
|59    |      gpc33           |gpc1415_5           |     9|
|60    |      gpc34           |gpc615_5_45         |     8|
|61    |      gpc35           |gpc606_5_46         |     7|
|62    |      gpc36           |gpc615_5_47         |     8|
|63    |      gpc37           |gpc606_5_48         |     7|
|64    |      gpc38           |gpc615_5_49         |     8|
|65    |      gpc39           |gpc1163_5_50        |     6|
|66    |      gpc4            |gpc615_5_51         |     8|
|67    |      gpc5            |gpc1343_5_52        |     7|
|68    |      gpc6            |gpc1406_5           |     8|
|69    |      gpc7            |gpc606_5_53         |     7|
|70    |      gpc8            |gpc615_5_54         |     8|
|71    |      gpc9            |gpc615_5_55         |     8|
|72    |      gpc97           |gpc606_5_56         |     7|
|73    |      gpc98           |gpc606_5_57         |     7|
|74    |      gpc99           |gpc606_5_58         |     7|
|75    |    rowadder2_1inst   |rowadder2_1_36      |    81|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.375 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.383 ; gain = 636.758 ; free physical = 2173 ; free virtual = 8340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.312 ; gain = 0.000 ; free physical = 2454 ; free virtual = 8620
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.996 ; gain = 0.000 ; free physical = 2369 ; free virtual = 8540
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 114 instances

Synth Design complete | Checksum: e166eb13
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2139.031 ; gain = 789.352 ; free physical = 2369 ; free virtual = 8540
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1282.003; main = 1282.003; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2139.000; main = 2139.000; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2163.008 ; gain = 0.000 ; free physical = 2369 ; free virtual = 8540
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:19:52 2024...
[Sat Aug 10 01:19:55 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3570 ; free virtual = 9732
[Sat Aug 10 01:19:55 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:19:55 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.078 ; gain = 0.000 ; free physical = 2753 ; free virtual = 8915
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1758.828 ; gain = 0.000 ; free physical = 2663 ; free virtual = 8825
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.828 ; gain = 0.000 ; free physical = 2663 ; free virtual = 8825
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 114 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1867.484 ; gain = 108.621 ; free physical = 2632 ; free virtual = 8794

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1516d34af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.250 ; gain = 509.766 ; free physical = 2215 ; free virtual = 8377

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1516d34af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.086 ; gain = 0.000 ; free physical = 1911 ; free virtual = 8073

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1516d34af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.086 ; gain = 0.000 ; free physical = 1911 ; free virtual = 8073
Phase 1 Initialization | Checksum: 1516d34af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.086 ; gain = 0.000 ; free physical = 1911 ; free virtual = 8073

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1516d34af

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.086 ; gain = 0.000 ; free physical = 1911 ; free virtual = 8073

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1516d34af

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.086 ; gain = 0.000 ; free physical = 1910 ; free virtual = 8072
Phase 2 Timer Update And Timing Data Collection | Checksum: 1516d34af

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.086 ; gain = 0.000 ; free physical = 1910 ; free virtual = 8072

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a323f765

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2739.113 ; gain = 56.027 ; free physical = 1909 ; free virtual = 8071
Retarget | Checksum: a323f765
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 26 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e6da2b96

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2739.113 ; gain = 56.027 ; free physical = 1909 ; free virtual = 8071
Constant propagation | Checksum: e6da2b96
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 10 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 87a63ec0

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2739.113 ; gain = 56.027 ; free physical = 1909 ; free virtual = 8071
Sweep | Checksum: 87a63ec0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 87a63ec0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.129 ; gain = 88.043 ; free physical = 1909 ; free virtual = 8071
BUFG optimization | Checksum: 87a63ec0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 87a63ec0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.129 ; gain = 88.043 ; free physical = 1909 ; free virtual = 8071
Shift Register Optimization | Checksum: 87a63ec0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 87a63ec0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.129 ; gain = 88.043 ; free physical = 1909 ; free virtual = 8071
Post Processing Netlist | Checksum: 87a63ec0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b731baa6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.129 ; gain = 88.043 ; free physical = 1909 ; free virtual = 8071

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.129 ; gain = 0.000 ; free physical = 1909 ; free virtual = 8071
Phase 9.2 Verifying Netlist Connectivity | Checksum: b731baa6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.129 ; gain = 88.043 ; free physical = 1909 ; free virtual = 8071
Phase 9 Finalization | Checksum: b731baa6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.129 ; gain = 88.043 ; free physical = 1909 ; free virtual = 8071
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              26  |                                              0  |
|  Constant propagation         |               0  |              10  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b731baa6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.129 ; gain = 88.043 ; free physical = 1909 ; free virtual = 8071
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.129 ; gain = 0.000 ; free physical = 1909 ; free virtual = 8071

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b731baa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.129 ; gain = 0.000 ; free physical = 1909 ; free virtual = 8071

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b731baa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.129 ; gain = 0.000 ; free physical = 1909 ; free virtual = 8071

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.129 ; gain = 0.000 ; free physical = 1909 ; free virtual = 8071
Ending Netlist Obfuscation Task | Checksum: b731baa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.129 ; gain = 0.000 ; free physical = 1909 ; free virtual = 8071
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1904 ; free virtual = 8066
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1902 ; free virtual = 8069
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9a383e8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1902 ; free virtual = 8069
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1902 ; free virtual = 8069

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19862ccdd

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1883 ; free virtual = 8051

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 248fb48e8

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1883 ; free virtual = 8050

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 248fb48e8

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1883 ; free virtual = 8050
Phase 1 Placer Initialization | Checksum: 248fb48e8

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1882 ; free virtual = 8049

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 248fb48e8

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1881 ; free virtual = 8048

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 248fb48e8

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1881 ; free virtual = 8048

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 248fb48e8

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1881 ; free virtual = 8048

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1c0a1d46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8003
Phase 2 Global Placement | Checksum: 1c0a1d46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8003

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0a1d46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8003

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1831a1b3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8002

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18deccad5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8002

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18deccad5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8002

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999
Phase 3 Detail Placement | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999
Phase 4.3 Placer Reporting | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193e2ac7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999
Ending Placer Task | Checksum: 1577c230a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1832 ; free virtual = 7999
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1826 ; free virtual = 7994
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1824 ; free virtual = 7991
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1840 ; free virtual = 8008
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 8006
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 8006
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 8007
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 8007
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 8007
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1838 ; free virtual = 8007
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8003
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1835 ; free virtual = 8003
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1829 ; free virtual = 7998
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1829 ; free virtual = 7998
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1828 ; free virtual = 7997
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1828 ; free virtual = 7997
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1828 ; free virtual = 7997
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2867.176 ; gain = 0.000 ; free physical = 1828 ; free virtual = 7997
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bd43e480 ConstDB: 0 ShapeSum: 9a383e8a RouteDB: 0
Post Restoration Checksum: NetGraph: eca65972 | NumContArr: 67fe428f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d9f6913b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2989.422 ; gain = 64.656 ; free physical = 1672 ; free virtual = 7836

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d9f6913b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3021.422 ; gain = 96.656 ; free physical = 1641 ; free virtual = 7804

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d9f6913b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3021.422 ; gain = 96.656 ; free physical = 1640 ; free virtual = 7804
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 938
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 938
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bcaf7d20

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7766

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2bcaf7d20

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7766

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 3010c7a7c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765
Phase 3 Initial Routing | Checksum: 3010c7a7c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2cb7c12ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765
Phase 4 Rip-up And Reroute | Checksum: 2cb7c12ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2cb7c12ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2cb7c12ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765
Phase 6 Post Hold Fix | Checksum: 2cb7c12ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.135222 %
  Global Horizontal Routing Utilization  = 0.129014 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2cb7c12ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1602 ; free virtual = 7765

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cb7c12ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1601 ; free virtual = 7765

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28713ba09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1601 ; free virtual = 7765
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 121c59171

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1601 ; free virtual = 7765
Ending Routing Task | Checksum: 121c59171

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.906 ; gain = 136.141 ; free physical = 1601 ; free virtual = 7765

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3060.906 ; gain = 193.730 ; free physical = 1601 ; free virtual = 7765
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.828 ; gain = 0.000 ; free physical = 1569 ; free virtual = 7733
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3144.828 ; gain = 0.000 ; free physical = 1569 ; free virtual = 7734
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.828 ; gain = 0.000 ; free physical = 1569 ; free virtual = 7734
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.828 ; gain = 0.000 ; free physical = 1568 ; free virtual = 7734
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.828 ; gain = 0.000 ; free physical = 1568 ; free virtual = 7734
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.828 ; gain = 0.000 ; free physical = 1568 ; free virtual = 7734
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3144.828 ; gain = 0.000 ; free physical = 1568 ; free virtual = 7734
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:20:25 2024...
[Sat Aug 10 01:20:31 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:36 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3541 ; free virtual = 9711
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
Read PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
Restored from archive | CPU: 0.040000 secs | Memory: 1.209229 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3546 ; free virtual = 9716
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 114 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_256_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:20:33 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:20:33 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2480544
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.609 ; gain = 408.598 ; free physical = 2398 ; free virtual = 8570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_256_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:249]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:443]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc1163_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:15322]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:443]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_40' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:15377]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_40' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:15377]
WARNING: [Synth 8-689] width (40) of port connection 'dst0' does not match port width (41) of module 'rowadder2_1_40' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:440]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_256_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:249]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.578 ; gain = 537.566 ; free physical = 2249 ; free virtual = 8423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1904.453 ; gain = 549.441 ; free physical = 2245 ; free virtual = 8419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1912.457 ; gain = 557.445 ; free physical = 2245 ; free virtual = 8419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1923.434 ; gain = 568.422 ; free physical = 2231 ; free virtual = 8407
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2007.965 ; gain = 652.953 ; free physical = 2135 ; free virtual = 8316
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2132 ; free virtual = 8312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2120 ; free virtual = 8300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2119 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2119 ; free virtual = 8299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2126 ; free virtual = 8301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2126 ; free virtual = 8301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2126 ; free virtual = 8301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2126 ; free virtual = 8301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1189|
|3     |LUT1   |    16|
|4     |LUT2   |   226|
|5     |LUT4   |  1824|
|6     |LUT5   |  3570|
|7     |LUT6   |  1925|
|8     |FDRE   |  8192|
|9     |IBUF   |    33|
|10    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 17016|
|2     |  compressor2_1_256_32 |compressor2_1_256_32 |  8750|
|3     |    compressor_inst    |compressor           |  8660|
|4     |      gpc0             |gpc135_4             |     5|
|5     |      gpc1             |gpc135_4_0           |     5|
|6     |      gpc10            |gpc606_5             |     7|
|7     |      gpc100           |gpc606_5_1           |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc107           |gpc606_5_8           |     7|
|15    |      gpc108           |gpc606_5_9           |     7|
|16    |      gpc109           |gpc606_5_10          |     7|
|17    |      gpc11            |gpc606_5_11          |     7|
|18    |      gpc110           |gpc606_5_12          |     7|
|19    |      gpc111           |gpc606_5_13          |     7|
|20    |      gpc112           |gpc606_5_14          |     7|
|21    |      gpc113           |gpc606_5_15          |     7|
|22    |      gpc114           |gpc606_5_16          |     7|
|23    |      gpc115           |gpc606_5_17          |     7|
|24    |      gpc116           |gpc606_5_18          |     7|
|25    |      gpc117           |gpc606_5_19          |     7|
|26    |      gpc118           |gpc606_5_20          |     7|
|27    |      gpc119           |gpc606_5_21          |     7|
|28    |      gpc12            |gpc606_5_22          |     7|
|29    |      gpc120           |gpc606_5_23          |     7|
|30    |      gpc121           |gpc606_5_24          |     7|
|31    |      gpc122           |gpc606_5_25          |     7|
|32    |      gpc123           |gpc606_5_26          |     7|
|33    |      gpc124           |gpc606_5_27          |     7|
|34    |      gpc125           |gpc606_5_28          |     7|
|35    |      gpc126           |gpc606_5_29          |     7|
|36    |      gpc127           |gpc606_5_30          |     7|
|37    |      gpc128           |gpc606_5_31          |     7|
|38    |      gpc129           |gpc606_5_32          |     7|
|39    |      gpc13            |gpc606_5_33          |     7|
|40    |      gpc130           |gpc606_5_34          |     7|
|41    |      gpc131           |gpc606_5_35          |     7|
|42    |      gpc132           |gpc606_5_36          |     7|
|43    |      gpc133           |gpc606_5_37          |     7|
|44    |      gpc134           |gpc606_5_38          |     7|
|45    |      gpc135           |gpc606_5_39          |     7|
|46    |      gpc136           |gpc606_5_40          |     7|
|47    |      gpc137           |gpc606_5_41          |     7|
|48    |      gpc138           |gpc606_5_42          |     7|
|49    |      gpc139           |gpc606_5_43          |     7|
|50    |      gpc14            |gpc606_5_44          |     7|
|51    |      gpc140           |gpc606_5_45          |     7|
|52    |      gpc141           |gpc606_5_46          |     7|
|53    |      gpc142           |gpc606_5_47          |     7|
|54    |      gpc143           |gpc606_5_48          |     7|
|55    |      gpc144           |gpc606_5_49          |     7|
|56    |      gpc145           |gpc606_5_50          |     7|
|57    |      gpc146           |gpc606_5_51          |     7|
|58    |      gpc147           |gpc606_5_52          |     7|
|59    |      gpc148           |gpc606_5_53          |     7|
|60    |      gpc149           |gpc606_5_54          |     7|
|61    |      gpc15            |gpc606_5_55          |     7|
|62    |      gpc150           |gpc606_5_56          |     7|
|63    |      gpc151           |gpc606_5_57          |     7|
|64    |      gpc152           |gpc606_5_58          |     7|
|65    |      gpc153           |gpc606_5_59          |     7|
|66    |      gpc154           |gpc606_5_60          |     7|
|67    |      gpc155           |gpc606_5_61          |     7|
|68    |      gpc156           |gpc606_5_62          |     7|
|69    |      gpc1560          |gpc1163_5            |     6|
|70    |      gpc1561          |gpc1163_5_63         |     6|
|71    |      gpc1562          |gpc1163_5_64         |     6|
|72    |      gpc1563          |gpc1163_5_65         |     6|
|73    |      gpc1564          |gpc1163_5_66         |     6|
|74    |      gpc1565          |gpc1163_5_67         |     6|
|75    |      gpc1566          |gpc1163_5_68         |     6|
|76    |      gpc1567          |gpc1163_5_69         |     6|
|77    |      gpc1568          |gpc1163_5_70         |     6|
|78    |      gpc1569          |gpc1163_5_71         |     6|
|79    |      gpc157           |gpc606_5_72          |     7|
|80    |      gpc1570          |gpc1163_5_73         |     6|
|81    |      gpc1571          |gpc1163_5_74         |     6|
|82    |      gpc1572          |gpc1163_5_75         |     6|
|83    |      gpc1573          |gpc606_5_76          |     7|
|84    |      gpc1574          |gpc615_5             |     8|
|85    |      gpc1575          |gpc615_5_77          |     8|
|86    |      gpc1576          |gpc615_5_78          |     8|
|87    |      gpc1577          |gpc615_5_79          |     8|
|88    |      gpc1578          |gpc615_5_80          |     8|
|89    |      gpc1579          |gpc615_5_81          |     8|
|90    |      gpc158           |gpc606_5_82          |     7|
|91    |      gpc1580          |gpc615_5_83          |     8|
|92    |      gpc1581          |gpc615_5_84          |     8|
|93    |      gpc1582          |gpc615_5_85          |     8|
|94    |      gpc1583          |gpc615_5_86          |     8|
|95    |      gpc1584          |gpc615_5_87          |     8|
|96    |      gpc1585          |gpc615_5_88          |     8|
|97    |      gpc1586          |gpc615_5_89          |     8|
|98    |      gpc1587          |gpc606_5_90          |     7|
|99    |      gpc1588          |gpc615_5_91          |     8|
|100   |      gpc1589          |gpc615_5_92          |     8|
|101   |      gpc159           |gpc615_5_93          |     8|
|102   |      gpc1590          |gpc615_5_94          |     8|
|103   |      gpc1591          |gpc615_5_95          |     8|
|104   |      gpc1592          |gpc615_5_96          |     8|
|105   |      gpc1593          |gpc615_5_97          |     8|
|106   |      gpc1594          |gpc615_5_98          |     8|
|107   |      gpc1595          |gpc615_5_99          |     8|
|108   |      gpc1596          |gpc615_5_100         |     8|
|109   |      gpc1597          |gpc615_5_101         |     8|
|110   |      gpc1598          |gpc615_5_102         |     8|
|111   |      gpc1599          |gpc207_4             |     8|
|112   |      gpc16            |gpc606_5_103         |     7|
|113   |      gpc160           |gpc615_5_104         |     8|
|114   |      gpc1600          |gpc606_5_105         |     7|
|115   |      gpc1601          |gpc615_5_106         |     8|
|116   |      gpc1602          |gpc615_5_107         |     8|
|117   |      gpc1603          |gpc606_5_108         |     7|
|118   |      gpc1604          |gpc606_5_109         |     7|
|119   |      gpc1605          |gpc606_5_110         |     7|
|120   |      gpc1606          |gpc606_5_111         |     7|
|121   |      gpc1607          |gpc606_5_112         |     7|
|122   |      gpc1608          |gpc606_5_113         |     7|
|123   |      gpc1609          |gpc606_5_114         |     7|
|124   |      gpc161           |gpc615_5_115         |     8|
|125   |      gpc1610          |gpc606_5_116         |     7|
|126   |      gpc1611          |gpc606_5_117         |     7|
|127   |      gpc1612          |gpc615_5_118         |     8|
|128   |      gpc1613          |gpc615_5_119         |     8|
|129   |      gpc1614          |gpc615_5_120         |     8|
|130   |      gpc1615          |gpc615_5_121         |     8|
|131   |      gpc1616          |gpc615_5_122         |     8|
|132   |      gpc1617          |gpc615_5_123         |     8|
|133   |      gpc1618          |gpc615_5_124         |     8|
|134   |      gpc1619          |gpc615_5_125         |     8|
|135   |      gpc162           |gpc615_5_126         |     8|
|136   |      gpc1620          |gpc615_5_127         |     8|
|137   |      gpc1621          |gpc615_5_128         |     8|
|138   |      gpc1622          |gpc615_5_129         |     8|
|139   |      gpc1623          |gpc615_5_130         |     8|
|140   |      gpc1624          |gpc615_5_131         |     8|
|141   |      gpc1625          |gpc615_5_132         |     8|
|142   |      gpc1626          |gpc615_5_133         |     8|
|143   |      gpc1627          |gpc615_5_134         |     8|
|144   |      gpc1628          |gpc615_5_135         |     8|
|145   |      gpc1629          |gpc615_5_136         |     8|
|146   |      gpc163           |gpc615_5_137         |     8|
|147   |      gpc1630          |gpc615_5_138         |     8|
|148   |      gpc1631          |gpc615_5_139         |     8|
|149   |      gpc1632          |gpc606_5_140         |     7|
|150   |      gpc1633          |gpc606_5_141         |     7|
|151   |      gpc1634          |gpc606_5_142         |     7|
|152   |      gpc1635          |gpc606_5_143         |     7|
|153   |      gpc1636          |gpc606_5_144         |     7|
|154   |      gpc1637          |gpc606_5_145         |     7|
|155   |      gpc1638          |gpc606_5_146         |     7|
|156   |      gpc1639          |gpc606_5_147         |     7|
|157   |      gpc164           |gpc615_5_148         |     8|
|158   |      gpc1640          |gpc606_5_149         |     7|
|159   |      gpc1641          |gpc606_5_150         |     7|
|160   |      gpc1642          |gpc606_5_151         |     7|
|161   |      gpc1643          |gpc615_5_152         |     8|
|162   |      gpc1644          |gpc606_5_153         |     7|
|163   |      gpc1645          |gpc606_5_154         |     7|
|164   |      gpc1646          |gpc606_5_155         |     7|
|165   |      gpc1647          |gpc606_5_156         |     7|
|166   |      gpc1648          |gpc606_5_157         |     7|
|167   |      gpc1649          |gpc606_5_158         |     7|
|168   |      gpc165           |gpc615_5_159         |     8|
|169   |      gpc1650          |gpc606_5_160         |     7|
|170   |      gpc1651          |gpc606_5_161         |     7|
|171   |      gpc1652          |gpc606_5_162         |     7|
|172   |      gpc1653          |gpc606_5_163         |     7|
|173   |      gpc1654          |gpc606_5_164         |     7|
|174   |      gpc1655          |gpc606_5_165         |     7|
|175   |      gpc1656          |gpc606_5_166         |     7|
|176   |      gpc1657          |gpc606_5_167         |     7|
|177   |      gpc1658          |gpc606_5_168         |     7|
|178   |      gpc1659          |gpc606_5_169         |     7|
|179   |      gpc166           |gpc615_5_170         |     8|
|180   |      gpc1660          |gpc615_5_171         |     8|
|181   |      gpc1661          |gpc615_5_172         |     8|
|182   |      gpc1662          |gpc615_5_173         |     8|
|183   |      gpc1663          |gpc615_5_174         |     8|
|184   |      gpc1664          |gpc615_5_175         |     8|
|185   |      gpc1665          |gpc615_5_176         |     8|
|186   |      gpc1666          |gpc615_5_177         |     8|
|187   |      gpc1667          |gpc615_5_178         |     8|
|188   |      gpc1668          |gpc615_5_179         |     8|
|189   |      gpc1669          |gpc615_5_180         |     8|
|190   |      gpc167           |gpc615_5_181         |     8|
|191   |      gpc1670          |gpc615_5_182         |     8|
|192   |      gpc1671          |gpc606_5_183         |     7|
|193   |      gpc1672          |gpc606_5_184         |     7|
|194   |      gpc1673          |gpc606_5_185         |     7|
|195   |      gpc1674          |gpc606_5_186         |     7|
|196   |      gpc1675          |gpc606_5_187         |     7|
|197   |      gpc1676          |gpc606_5_188         |     7|
|198   |      gpc1677          |gpc606_5_189         |     7|
|199   |      gpc1678          |gpc606_5_190         |     7|
|200   |      gpc1679          |gpc606_5_191         |     7|
|201   |      gpc168           |gpc615_5_192         |     8|
|202   |      gpc1680          |gpc606_5_193         |     7|
|203   |      gpc1681          |gpc606_5_194         |     7|
|204   |      gpc1682          |gpc606_5_195         |     7|
|205   |      gpc1683          |gpc606_5_196         |     7|
|206   |      gpc1684          |gpc606_5_197         |     7|
|207   |      gpc1685          |gpc606_5_198         |     7|
|208   |      gpc1686          |gpc615_5_199         |     8|
|209   |      gpc1687          |gpc615_5_200         |     8|
|210   |      gpc1688          |gpc615_5_201         |     8|
|211   |      gpc1689          |gpc615_5_202         |     8|
|212   |      gpc169           |gpc615_5_203         |     8|
|213   |      gpc1690          |gpc615_5_204         |     8|
|214   |      gpc1691          |gpc615_5_205         |     8|
|215   |      gpc1692          |gpc615_5_206         |     8|
|216   |      gpc1693          |gpc615_5_207         |     8|
|217   |      gpc1694          |gpc615_5_208         |     8|
|218   |      gpc1695          |gpc615_5_209         |     8|
|219   |      gpc1696          |gpc615_5_210         |     8|
|220   |      gpc1697          |gpc615_5_211         |     8|
|221   |      gpc1698          |gpc606_5_212         |     7|
|222   |      gpc1699          |gpc606_5_213         |     7|
|223   |      gpc17            |gpc606_5_214         |     7|
|224   |      gpc170           |gpc615_5_215         |     8|
|225   |      gpc1700          |gpc606_5_216         |     7|
|226   |      gpc1701          |gpc606_5_217         |     7|
|227   |      gpc1702          |gpc606_5_218         |     7|
|228   |      gpc1703          |gpc606_5_219         |     7|
|229   |      gpc1704          |gpc606_5_220         |     7|
|230   |      gpc1705          |gpc606_5_221         |     7|
|231   |      gpc1706          |gpc606_5_222         |     7|
|232   |      gpc1707          |gpc606_5_223         |     7|
|233   |      gpc1708          |gpc606_5_224         |     7|
|234   |      gpc1709          |gpc606_5_225         |     7|
|235   |      gpc171           |gpc615_5_226         |     8|
|236   |      gpc1710          |gpc606_5_227         |     7|
|237   |      gpc1711          |gpc606_5_228         |     7|
|238   |      gpc1712          |gpc606_5_229         |     7|
|239   |      gpc1713          |gpc606_5_230         |     7|
|240   |      gpc1714          |gpc606_5_231         |     7|
|241   |      gpc1715          |gpc606_5_232         |     7|
|242   |      gpc1716          |gpc606_5_233         |     7|
|243   |      gpc1717          |gpc606_5_234         |     7|
|244   |      gpc1718          |gpc615_5_235         |     8|
|245   |      gpc1719          |gpc615_5_236         |     8|
|246   |      gpc172           |gpc615_5_237         |     8|
|247   |      gpc1720          |gpc615_5_238         |     8|
|248   |      gpc1721          |gpc615_5_239         |     8|
|249   |      gpc1722          |gpc615_5_240         |     8|
|250   |      gpc1723          |gpc615_5_241         |     8|
|251   |      gpc1724          |gpc615_5_242         |     8|
|252   |      gpc1725          |gpc615_5_243         |     8|
|253   |      gpc1726          |gpc615_5_244         |     8|
|254   |      gpc1727          |gpc615_5_245         |     8|
|255   |      gpc1728          |gpc615_5_246         |     8|
|256   |      gpc1729          |gpc615_5_247         |     8|
|257   |      gpc173           |gpc615_5_248         |     8|
|258   |      gpc1730          |gpc615_5_249         |     8|
|259   |      gpc1731          |gpc606_5_250         |     7|
|260   |      gpc1732          |gpc606_5_251         |     7|
|261   |      gpc1733          |gpc606_5_252         |     7|
|262   |      gpc1734          |gpc606_5_253         |     7|
|263   |      gpc1735          |gpc606_5_254         |     7|
|264   |      gpc1736          |gpc606_5_255         |     7|
|265   |      gpc1737          |gpc606_5_256         |     7|
|266   |      gpc1738          |gpc606_5_257         |     7|
|267   |      gpc1739          |gpc606_5_258         |     7|
|268   |      gpc174           |gpc615_5_259         |     8|
|269   |      gpc1740          |gpc606_5_260         |     7|
|270   |      gpc1741          |gpc606_5_261         |     7|
|271   |      gpc1742          |gpc606_5_262         |     7|
|272   |      gpc1743          |gpc606_5_263         |     7|
|273   |      gpc1744          |gpc606_5_264         |     7|
|274   |      gpc1745          |gpc606_5_265         |     7|
|275   |      gpc1746          |gpc606_5_266         |     7|
|276   |      gpc1747          |gpc615_5_267         |     8|
|277   |      gpc1748          |gpc606_5_268         |     7|
|278   |      gpc1749          |gpc606_5_269         |     7|
|279   |      gpc175           |gpc615_5_270         |     8|
|280   |      gpc1750          |gpc606_5_271         |     7|
|281   |      gpc1751          |gpc606_5_272         |     7|
|282   |      gpc1752          |gpc606_5_273         |     7|
|283   |      gpc1753          |gpc606_5_274         |     7|
|284   |      gpc1754          |gpc606_5_275         |     7|
|285   |      gpc1755          |gpc606_5_276         |     7|
|286   |      gpc1756          |gpc606_5_277         |     7|
|287   |      gpc1757          |gpc615_5_278         |     8|
|288   |      gpc1758          |gpc615_5_279         |     8|
|289   |      gpc1759          |gpc615_5_280         |     8|
|290   |      gpc176           |gpc615_5_281         |     8|
|291   |      gpc1760          |gpc615_5_282         |     8|
|292   |      gpc1761          |gpc615_5_283         |     8|
|293   |      gpc1762          |gpc615_5_284         |     8|
|294   |      gpc1763          |gpc615_5_285         |     8|
|295   |      gpc1764          |gpc615_5_286         |     8|
|296   |      gpc1765          |gpc615_5_287         |     8|
|297   |      gpc1766          |gpc615_5_288         |     8|
|298   |      gpc1767          |gpc615_5_289         |     8|
|299   |      gpc1768          |gpc615_5_290         |     8|
|300   |      gpc1769          |gpc615_5_291         |     8|
|301   |      gpc177           |gpc615_5_292         |     8|
|302   |      gpc1770          |gpc615_5_293         |     8|
|303   |      gpc1771          |gpc615_5_294         |     8|
|304   |      gpc1772          |gpc615_5_295         |     8|
|305   |      gpc1773          |gpc615_5_296         |     8|
|306   |      gpc1774          |gpc615_5_297         |     8|
|307   |      gpc1775          |gpc615_5_298         |     8|
|308   |      gpc1776          |gpc615_5_299         |     8|
|309   |      gpc1777          |gpc615_5_300         |     8|
|310   |      gpc1778          |gpc615_5_301         |     8|
|311   |      gpc1779          |gpc615_5_302         |     8|
|312   |      gpc178           |gpc606_5_303         |     7|
|313   |      gpc1780          |gpc615_5_304         |     8|
|314   |      gpc1781          |gpc615_5_305         |     8|
|315   |      gpc1782          |gpc615_5_306         |     8|
|316   |      gpc1783          |gpc615_5_307         |     8|
|317   |      gpc1784          |gpc615_5_308         |     8|
|318   |      gpc1785          |gpc615_5_309         |     8|
|319   |      gpc1786          |gpc615_5_310         |     8|
|320   |      gpc1787          |gpc615_5_311         |     8|
|321   |      gpc1788          |gpc615_5_312         |     8|
|322   |      gpc1789          |gpc615_5_313         |     8|
|323   |      gpc179           |gpc606_5_314         |     7|
|324   |      gpc1790          |gpc606_5_315         |     7|
|325   |      gpc1791          |gpc606_5_316         |     7|
|326   |      gpc1792          |gpc606_5_317         |     7|
|327   |      gpc1793          |gpc606_5_318         |     7|
|328   |      gpc1794          |gpc606_5_319         |     7|
|329   |      gpc1795          |gpc606_5_320         |     7|
|330   |      gpc1796          |gpc615_5_321         |     8|
|331   |      gpc1797          |gpc615_5_322         |     8|
|332   |      gpc1798          |gpc615_5_323         |     8|
|333   |      gpc1799          |gpc615_5_324         |     8|
|334   |      gpc18            |gpc606_5_325         |     7|
|335   |      gpc180           |gpc606_5_326         |     7|
|336   |      gpc1800          |gpc615_5_327         |     8|
|337   |      gpc1801          |gpc615_5_328         |     8|
|338   |      gpc1802          |gpc615_5_329         |     8|
|339   |      gpc1803          |gpc615_5_330         |     8|
|340   |      gpc1804          |gpc615_5_331         |     8|
|341   |      gpc1805          |gpc615_5_332         |     8|
|342   |      gpc1806          |gpc615_5_333         |     8|
|343   |      gpc1807          |gpc615_5_334         |     8|
|344   |      gpc1808          |gpc615_5_335         |     8|
|345   |      gpc1809          |gpc606_5_336         |     7|
|346   |      gpc181           |gpc606_5_337         |     7|
|347   |      gpc1810          |gpc606_5_338         |     7|
|348   |      gpc1811          |gpc606_5_339         |     7|
|349   |      gpc1812          |gpc606_5_340         |     7|
|350   |      gpc1813          |gpc606_5_341         |     7|
|351   |      gpc1814          |gpc606_5_342         |     7|
|352   |      gpc1815          |gpc606_5_343         |     7|
|353   |      gpc1816          |gpc606_5_344         |     7|
|354   |      gpc1817          |gpc606_5_345         |     7|
|355   |      gpc1818          |gpc606_5_346         |     7|
|356   |      gpc1819          |gpc606_5_347         |     7|
|357   |      gpc182           |gpc606_5_348         |     7|
|358   |      gpc1820          |gpc606_5_349         |     7|
|359   |      gpc1821          |gpc606_5_350         |     7|
|360   |      gpc1822          |gpc606_5_351         |     7|
|361   |      gpc1823          |gpc606_5_352         |     7|
|362   |      gpc1824          |gpc606_5_353         |     7|
|363   |      gpc1825          |gpc606_5_354         |     7|
|364   |      gpc1826          |gpc606_5_355         |     7|
|365   |      gpc1827          |gpc606_5_356         |     7|
|366   |      gpc1828          |gpc606_5_357         |     7|
|367   |      gpc1829          |gpc606_5_358         |     7|
|368   |      gpc183           |gpc606_5_359         |     7|
|369   |      gpc1830          |gpc615_5_360         |     8|
|370   |      gpc1831          |gpc615_5_361         |     8|
|371   |      gpc1832          |gpc615_5_362         |     8|
|372   |      gpc1833          |gpc615_5_363         |     8|
|373   |      gpc1834          |gpc615_5_364         |     8|
|374   |      gpc1835          |gpc615_5_365         |     8|
|375   |      gpc1836          |gpc615_5_366         |     8|
|376   |      gpc1837          |gpc615_5_367         |     8|
|377   |      gpc1838          |gpc615_5_368         |     8|
|378   |      gpc1839          |gpc615_5_369         |     8|
|379   |      gpc184           |gpc606_5_370         |     7|
|380   |      gpc1840          |gpc615_5_371         |     8|
|381   |      gpc1841          |gpc606_5_372         |     7|
|382   |      gpc1842          |gpc606_5_373         |     7|
|383   |      gpc1843          |gpc606_5_374         |     7|
|384   |      gpc1844          |gpc606_5_375         |     7|
|385   |      gpc1845          |gpc615_5_376         |     8|
|386   |      gpc1846          |gpc615_5_377         |     8|
|387   |      gpc185           |gpc606_5_378         |     7|
|388   |      gpc186           |gpc606_5_379         |     7|
|389   |      gpc187           |gpc606_5_380         |     7|
|390   |      gpc188           |gpc606_5_381         |     7|
|391   |      gpc189           |gpc606_5_382         |     7|
|392   |      gpc19            |gpc606_5_383         |     7|
|393   |      gpc190           |gpc606_5_384         |     7|
|394   |      gpc191           |gpc606_5_385         |     7|
|395   |      gpc192           |gpc606_5_386         |     7|
|396   |      gpc193           |gpc606_5_387         |     7|
|397   |      gpc194           |gpc606_5_388         |     7|
|398   |      gpc195           |gpc606_5_389         |     7|
|399   |      gpc196           |gpc606_5_390         |     7|
|400   |      gpc197           |gpc606_5_391         |     7|
|401   |      gpc198           |gpc606_5_392         |     7|
|402   |      gpc199           |gpc606_5_393         |     7|
|403   |      gpc2             |gpc135_4_394         |     5|
|404   |      gpc20            |gpc606_5_395         |     7|
|405   |      gpc200           |gpc606_5_396         |     7|
|406   |      gpc201           |gpc606_5_397         |     7|
|407   |      gpc202           |gpc606_5_398         |     7|
|408   |      gpc203           |gpc606_5_399         |     7|
|409   |      gpc204           |gpc606_5_400         |     7|
|410   |      gpc205           |gpc606_5_401         |     7|
|411   |      gpc206           |gpc606_5_402         |     7|
|412   |      gpc207           |gpc606_5_403         |     7|
|413   |      gpc208           |gpc606_5_404         |     7|
|414   |      gpc209           |gpc606_5_405         |     7|
|415   |      gpc21            |gpc606_5_406         |     7|
|416   |      gpc210           |gpc606_5_407         |     7|
|417   |      gpc211           |gpc606_5_408         |     7|
|418   |      gpc212           |gpc606_5_409         |     7|
|419   |      gpc213           |gpc606_5_410         |     7|
|420   |      gpc214           |gpc606_5_411         |     7|
|421   |      gpc215           |gpc606_5_412         |     7|
|422   |      gpc216           |gpc606_5_413         |     7|
|423   |      gpc217           |gpc606_5_414         |     7|
|424   |      gpc218           |gpc606_5_415         |     7|
|425   |      gpc219           |gpc606_5_416         |     7|
|426   |      gpc22            |gpc606_5_417         |     7|
|427   |      gpc220           |gpc606_5_418         |     7|
|428   |      gpc221           |gpc606_5_419         |     7|
|429   |      gpc222           |gpc606_5_420         |     7|
|430   |      gpc223           |gpc606_5_421         |     7|
|431   |      gpc224           |gpc606_5_422         |     7|
|432   |      gpc225           |gpc606_5_423         |     7|
|433   |      gpc226           |gpc606_5_424         |     7|
|434   |      gpc227           |gpc606_5_425         |     7|
|435   |      gpc228           |gpc615_5_426         |     8|
|436   |      gpc229           |gpc615_5_427         |     8|
|437   |      gpc23            |gpc606_5_428         |     7|
|438   |      gpc230           |gpc615_5_429         |     8|
|439   |      gpc231           |gpc615_5_430         |     8|
|440   |      gpc232           |gpc615_5_431         |     8|
|441   |      gpc233           |gpc615_5_432         |     8|
|442   |      gpc234           |gpc615_5_433         |     8|
|443   |      gpc235           |gpc615_5_434         |     8|
|444   |      gpc236           |gpc615_5_435         |     8|
|445   |      gpc237           |gpc615_5_436         |     8|
|446   |      gpc238           |gpc615_5_437         |     8|
|447   |      gpc239           |gpc615_5_438         |     8|
|448   |      gpc24            |gpc606_5_439         |     7|
|449   |      gpc240           |gpc615_5_440         |     8|
|450   |      gpc2401          |gpc117_4             |     6|
|451   |      gpc2402          |gpc117_4_441         |     6|
|452   |      gpc2403          |gpc1163_5_442        |     6|
|453   |      gpc2404          |gpc615_5_443         |     8|
|454   |      gpc2405          |gpc606_5_444         |     7|
|455   |      gpc2406          |gpc615_5_445         |     8|
|456   |      gpc2407          |gpc615_5_446         |     8|
|457   |      gpc2408          |gpc615_5_447         |     8|
|458   |      gpc2409          |gpc606_5_448         |     7|
|459   |      gpc241           |gpc615_5_449         |     8|
|460   |      gpc2410          |gpc606_5_450         |     7|
|461   |      gpc2411          |gpc606_5_451         |     7|
|462   |      gpc2412          |gpc615_5_452         |     8|
|463   |      gpc2413          |gpc615_5_453         |     8|
|464   |      gpc2414          |gpc615_5_454         |     8|
|465   |      gpc2415          |gpc615_5_455         |     8|
|466   |      gpc2416          |gpc615_5_456         |     8|
|467   |      gpc2417          |gpc606_5_457         |     7|
|468   |      gpc2418          |gpc606_5_458         |     7|
|469   |      gpc2419          |gpc606_5_459         |     7|
|470   |      gpc242           |gpc615_5_460         |     8|
|471   |      gpc2420          |gpc615_5_461         |     8|
|472   |      gpc2421          |gpc615_5_462         |     8|
|473   |      gpc2422          |gpc615_5_463         |     8|
|474   |      gpc2423          |gpc615_5_464         |     8|
|475   |      gpc2424          |gpc615_5_465         |     8|
|476   |      gpc2425          |gpc615_5_466         |     8|
|477   |      gpc2426          |gpc623_5             |     8|
|478   |      gpc2427          |gpc606_5_467         |     7|
|479   |      gpc2428          |gpc606_5_468         |     7|
|480   |      gpc2429          |gpc606_5_469         |     7|
|481   |      gpc243           |gpc615_5_470         |     8|
|482   |      gpc2430          |gpc606_5_471         |     7|
|483   |      gpc2431          |gpc606_5_472         |     7|
|484   |      gpc2432          |gpc606_5_473         |     7|
|485   |      gpc2433          |gpc606_5_474         |     7|
|486   |      gpc2434          |gpc615_5_475         |     8|
|487   |      gpc2435          |gpc606_5_476         |     7|
|488   |      gpc2436          |gpc606_5_477         |     7|
|489   |      gpc2437          |gpc606_5_478         |     7|
|490   |      gpc2438          |gpc615_5_479         |     8|
|491   |      gpc2439          |gpc615_5_480         |     8|
|492   |      gpc244           |gpc615_5_481         |     8|
|493   |      gpc2440          |gpc615_5_482         |     8|
|494   |      gpc2441          |gpc615_5_483         |     8|
|495   |      gpc2442          |gpc615_5_484         |     8|
|496   |      gpc2443          |gpc615_5_485         |     8|
|497   |      gpc2444          |gpc615_5_486         |     8|
|498   |      gpc2445          |gpc615_5_487         |     8|
|499   |      gpc2446          |gpc606_5_488         |     7|
|500   |      gpc2447          |gpc606_5_489         |     7|
|501   |      gpc2448          |gpc606_5_490         |     7|
|502   |      gpc2449          |gpc606_5_491         |     7|
|503   |      gpc245           |gpc615_5_492         |     8|
|504   |      gpc2450          |gpc606_5_493         |     7|
|505   |      gpc2451          |gpc606_5_494         |     7|
|506   |      gpc2452          |gpc606_5_495         |     7|
|507   |      gpc2453          |gpc606_5_496         |     7|
|508   |      gpc2454          |gpc606_5_497         |     7|
|509   |      gpc2455          |gpc606_5_498         |     7|
|510   |      gpc2456          |gpc606_5_499         |     7|
|511   |      gpc2457          |gpc615_5_500         |     8|
|512   |      gpc2458          |gpc615_5_501         |     8|
|513   |      gpc2459          |gpc615_5_502         |     8|
|514   |      gpc246           |gpc615_5_503         |     8|
|515   |      gpc2460          |gpc615_5_504         |     8|
|516   |      gpc2461          |gpc615_5_505         |     8|
|517   |      gpc2462          |gpc615_5_506         |     8|
|518   |      gpc2463          |gpc615_5_507         |     8|
|519   |      gpc2464          |gpc615_5_508         |     8|
|520   |      gpc2465          |gpc615_5_509         |     8|
|521   |      gpc2466          |gpc615_5_510         |     8|
|522   |      gpc2467          |gpc615_5_511         |     8|
|523   |      gpc2468          |gpc615_5_512         |     8|
|524   |      gpc2469          |gpc606_5_513         |     7|
|525   |      gpc247           |gpc615_5_514         |     8|
|526   |      gpc2470          |gpc615_5_515         |     8|
|527   |      gpc2471          |gpc615_5_516         |     8|
|528   |      gpc2472          |gpc615_5_517         |     8|
|529   |      gpc2473          |gpc615_5_518         |     8|
|530   |      gpc2474          |gpc615_5_519         |     8|
|531   |      gpc2475          |gpc615_5_520         |     8|
|532   |      gpc2476          |gpc615_5_521         |     8|
|533   |      gpc2477          |gpc615_5_522         |     8|
|534   |      gpc2478          |gpc615_5_523         |     8|
|535   |      gpc2479          |gpc615_5_524         |     8|
|536   |      gpc248           |gpc615_5_525         |     8|
|537   |      gpc2480          |gpc615_5_526         |     8|
|538   |      gpc2481          |gpc615_5_527         |     8|
|539   |      gpc2482          |gpc615_5_528         |     8|
|540   |      gpc2483          |gpc615_5_529         |     8|
|541   |      gpc2484          |gpc615_5_530         |     8|
|542   |      gpc2485          |gpc615_5_531         |     8|
|543   |      gpc2486          |gpc615_5_532         |     8|
|544   |      gpc2487          |gpc615_5_533         |     8|
|545   |      gpc2488          |gpc615_5_534         |     8|
|546   |      gpc2489          |gpc615_5_535         |     8|
|547   |      gpc249           |gpc615_5_536         |     8|
|548   |      gpc2490          |gpc606_5_537         |     7|
|549   |      gpc2491          |gpc606_5_538         |     7|
|550   |      gpc2492          |gpc606_5_539         |     7|
|551   |      gpc2493          |gpc1343_5            |     7|
|552   |      gpc2494          |gpc1343_5_540        |     7|
|553   |      gpc2495          |gpc1343_5_541        |     7|
|554   |      gpc2496          |gpc615_5_542         |     8|
|555   |      gpc2497          |gpc615_5_543         |     8|
|556   |      gpc2498          |gpc615_5_544         |     8|
|557   |      gpc2499          |gpc615_5_545         |     8|
|558   |      gpc25            |gpc606_5_546         |     7|
|559   |      gpc250           |gpc615_5_547         |     8|
|560   |      gpc2500          |gpc615_5_548         |     8|
|561   |      gpc2501          |gpc615_5_549         |     8|
|562   |      gpc2502          |gpc615_5_550         |     8|
|563   |      gpc2503          |gpc615_5_551         |     8|
|564   |      gpc2504          |gpc615_5_552         |     8|
|565   |      gpc2505          |gpc615_5_553         |     8|
|566   |      gpc2506          |gpc606_5_554         |     7|
|567   |      gpc2507          |gpc606_5_555         |     7|
|568   |      gpc2508          |gpc606_5_556         |     7|
|569   |      gpc2509          |gpc606_5_557         |     7|
|570   |      gpc251           |gpc615_5_558         |     8|
|571   |      gpc2510          |gpc606_5_559         |     7|
|572   |      gpc2511          |gpc606_5_560         |     7|
|573   |      gpc2512          |gpc606_5_561         |     7|
|574   |      gpc2513          |gpc606_5_562         |     7|
|575   |      gpc2514          |gpc606_5_563         |     7|
|576   |      gpc2515          |gpc606_5_564         |     7|
|577   |      gpc2516          |gpc606_5_565         |     7|
|578   |      gpc2517          |gpc606_5_566         |     7|
|579   |      gpc2518          |gpc606_5_567         |     7|
|580   |      gpc2519          |gpc606_5_568         |     7|
|581   |      gpc252           |gpc615_5_569         |     8|
|582   |      gpc2520          |gpc606_5_570         |     7|
|583   |      gpc2521          |gpc606_5_571         |     7|
|584   |      gpc2522          |gpc606_5_572         |     7|
|585   |      gpc2523          |gpc615_5_573         |     8|
|586   |      gpc2524          |gpc615_5_574         |     8|
|587   |      gpc2525          |gpc615_5_575         |     8|
|588   |      gpc2526          |gpc615_5_576         |     8|
|589   |      gpc2527          |gpc606_5_577         |     7|
|590   |      gpc2528          |gpc615_5_578         |     8|
|591   |      gpc2529          |gpc615_5_579         |     8|
|592   |      gpc253           |gpc615_5_580         |     8|
|593   |      gpc2530          |gpc615_5_581         |     8|
|594   |      gpc2531          |gpc615_5_582         |     8|
|595   |      gpc2532          |gpc606_5_583         |     7|
|596   |      gpc2533          |gpc606_5_584         |     7|
|597   |      gpc2534          |gpc606_5_585         |     7|
|598   |      gpc2535          |gpc606_5_586         |     7|
|599   |      gpc2536          |gpc606_5_587         |     7|
|600   |      gpc2537          |gpc606_5_588         |     7|
|601   |      gpc2538          |gpc615_5_589         |     8|
|602   |      gpc2539          |gpc615_5_590         |     8|
|603   |      gpc254           |gpc615_5_591         |     8|
|604   |      gpc2540          |gpc615_5_592         |     8|
|605   |      gpc2541          |gpc615_5_593         |     8|
|606   |      gpc2542          |gpc615_5_594         |     8|
|607   |      gpc2543          |gpc615_5_595         |     8|
|608   |      gpc2544          |gpc615_5_596         |     8|
|609   |      gpc2545          |gpc606_5_597         |     7|
|610   |      gpc2546          |gpc606_5_598         |     7|
|611   |      gpc2547          |gpc606_5_599         |     7|
|612   |      gpc255           |gpc615_5_600         |     8|
|613   |      gpc256           |gpc117_4_601         |     6|
|614   |      gpc257           |gpc606_5_602         |     7|
|615   |      gpc258           |gpc606_5_603         |     7|
|616   |      gpc259           |gpc615_5_604         |     8|
|617   |      gpc26            |gpc606_5_605         |     7|
|618   |      gpc260           |gpc615_5_606         |     8|
|619   |      gpc261           |gpc615_5_607         |     8|
|620   |      gpc262           |gpc615_5_608         |     8|
|621   |      gpc263           |gpc615_5_609         |     8|
|622   |      gpc264           |gpc615_5_610         |     8|
|623   |      gpc265           |gpc615_5_611         |     8|
|624   |      gpc266           |gpc615_5_612         |     8|
|625   |      gpc267           |gpc615_5_613         |     8|
|626   |      gpc268           |gpc606_5_614         |     7|
|627   |      gpc269           |gpc606_5_615         |     7|
|628   |      gpc27            |gpc606_5_616         |     7|
|629   |      gpc270           |gpc606_5_617         |     7|
|630   |      gpc271           |gpc606_5_618         |     7|
|631   |      gpc272           |gpc615_5_619         |     8|
|632   |      gpc273           |gpc615_5_620         |     8|
|633   |      gpc274           |gpc615_5_621         |     8|
|634   |      gpc275           |gpc615_5_622         |     8|
|635   |      gpc276           |gpc615_5_623         |     8|
|636   |      gpc277           |gpc615_5_624         |     8|
|637   |      gpc278           |gpc615_5_625         |     8|
|638   |      gpc2788          |gpc606_5_626         |     7|
|639   |      gpc2789          |gpc606_5_627         |     7|
|640   |      gpc279           |gpc615_5_628         |     8|
|641   |      gpc2790          |gpc606_5_629         |     7|
|642   |      gpc2791          |gpc606_5_630         |     7|
|643   |      gpc2792          |gpc606_5_631         |     7|
|644   |      gpc2793          |gpc606_5_632         |     7|
|645   |      gpc2794          |gpc606_5_633         |     7|
|646   |      gpc2795          |gpc207_4_634         |     8|
|647   |      gpc2796          |gpc207_4_635         |     8|
|648   |      gpc2797          |gpc606_5_636         |     7|
|649   |      gpc2798          |gpc606_5_637         |     7|
|650   |      gpc2799          |gpc606_5_638         |     7|
|651   |      gpc28            |gpc606_5_639         |     7|
|652   |      gpc280           |gpc615_5_640         |     8|
|653   |      gpc2800          |gpc615_5_641         |     8|
|654   |      gpc2801          |gpc615_5_642         |     8|
|655   |      gpc2802          |gpc135_4_643         |     5|
|656   |      gpc2803          |gpc135_4_644         |     5|
|657   |      gpc2804          |gpc135_4_645         |     5|
|658   |      gpc2805          |gpc606_5_646         |     7|
|659   |      gpc2806          |gpc606_5_647         |     7|
|660   |      gpc2807          |gpc615_5_648         |     8|
|661   |      gpc2808          |gpc615_5_649         |     8|
|662   |      gpc2809          |gpc615_5_650         |     8|
|663   |      gpc281           |gpc615_5_651         |     8|
|664   |      gpc2810          |gpc615_5_652         |     8|
|665   |      gpc2811          |gpc615_5_653         |     8|
|666   |      gpc2812          |gpc615_5_654         |     8|
|667   |      gpc2813          |gpc615_5_655         |     8|
|668   |      gpc2814          |gpc606_5_656         |     7|
|669   |      gpc2815          |gpc606_5_657         |     7|
|670   |      gpc2816          |gpc606_5_658         |     7|
|671   |      gpc2817          |gpc615_5_659         |     8|
|672   |      gpc2818          |gpc615_5_660         |     8|
|673   |      gpc2819          |gpc615_5_661         |     8|
|674   |      gpc282           |gpc615_5_662         |     8|
|675   |      gpc2820          |gpc615_5_663         |     8|
|676   |      gpc2821          |gpc615_5_664         |     8|
|677   |      gpc2822          |gpc1163_5_665        |     6|
|678   |      gpc2823          |gpc1163_5_666        |     6|
|679   |      gpc2824          |gpc1163_5_667        |     6|
|680   |      gpc2825          |gpc615_5_668         |     8|
|681   |      gpc2826          |gpc615_5_669         |     8|
|682   |      gpc2827          |gpc615_5_670         |     8|
|683   |      gpc2828          |gpc615_5_671         |     8|
|684   |      gpc2829          |gpc615_5_672         |     8|
|685   |      gpc283           |gpc615_5_673         |     8|
|686   |      gpc2830          |gpc615_5_674         |     8|
|687   |      gpc2831          |gpc606_5_675         |     7|
|688   |      gpc2832          |gpc606_5_676         |     7|
|689   |      gpc2833          |gpc606_5_677         |     7|
|690   |      gpc2834          |gpc615_5_678         |     8|
|691   |      gpc2835          |gpc615_5_679         |     8|
|692   |      gpc2836          |gpc615_5_680         |     8|
|693   |      gpc2837          |gpc615_5_681         |     8|
|694   |      gpc2838          |gpc615_5_682         |     8|
|695   |      gpc2839          |gpc606_5_683         |     7|
|696   |      gpc284           |gpc615_5_684         |     8|
|697   |      gpc2840          |gpc606_5_685         |     7|
|698   |      gpc2841          |gpc606_5_686         |     7|
|699   |      gpc2842          |gpc606_5_687         |     7|
|700   |      gpc2843          |gpc606_5_688         |     7|
|701   |      gpc2844          |gpc606_5_689         |     7|
|702   |      gpc2845          |gpc606_5_690         |     7|
|703   |      gpc2846          |gpc615_5_691         |     8|
|704   |      gpc2847          |gpc615_5_692         |     8|
|705   |      gpc2848          |gpc606_5_693         |     7|
|706   |      gpc2849          |gpc606_5_694         |     7|
|707   |      gpc285           |gpc615_5_695         |     8|
|708   |      gpc2850          |gpc606_5_696         |     7|
|709   |      gpc2851          |gpc606_5_697         |     7|
|710   |      gpc2852          |gpc606_5_698         |     7|
|711   |      gpc2853          |gpc606_5_699         |     7|
|712   |      gpc2854          |gpc615_5_700         |     8|
|713   |      gpc2855          |gpc615_5_701         |     8|
|714   |      gpc2856          |gpc606_5_702         |     7|
|715   |      gpc2857          |gpc606_5_703         |     7|
|716   |      gpc2858          |gpc606_5_704         |     7|
|717   |      gpc286           |gpc615_5_705         |     8|
|718   |      gpc287           |gpc615_5_706         |     8|
|719   |      gpc288           |gpc615_5_707         |     8|
|720   |      gpc289           |gpc615_5_708         |     8|
|721   |      gpc29            |gpc606_5_709         |     7|
|722   |      gpc290           |gpc615_5_710         |     8|
|723   |      gpc291           |gpc615_5_711         |     8|
|724   |      gpc292           |gpc615_5_712         |     8|
|725   |      gpc293           |gpc615_5_713         |     8|
|726   |      gpc294           |gpc615_5_714         |     8|
|727   |      gpc295           |gpc615_5_715         |     8|
|728   |      gpc296           |gpc615_5_716         |     8|
|729   |      gpc297           |gpc615_5_717         |     8|
|730   |      gpc298           |gpc615_5_718         |     8|
|731   |      gpc299           |gpc615_5_719         |     8|
|732   |      gpc3             |gpc1406_5            |     8|
|733   |      gpc30            |gpc606_5_720         |     7|
|734   |      gpc300           |gpc615_5_721         |     8|
|735   |      gpc3002          |gpc606_5_722         |     7|
|736   |      gpc3003          |gpc606_5_723         |     7|
|737   |      gpc3004          |gpc606_5_724         |     7|
|738   |      gpc3005          |gpc606_5_725         |     7|
|739   |      gpc3006          |gpc606_5_726         |     7|
|740   |      gpc3007          |gpc606_5_727         |     7|
|741   |      gpc3008          |gpc606_5_728         |     7|
|742   |      gpc3009          |gpc606_5_729         |     7|
|743   |      gpc301           |gpc615_5_730         |     8|
|744   |      gpc3010          |gpc615_5_731         |     8|
|745   |      gpc3011          |gpc606_5_732         |     7|
|746   |      gpc3012          |gpc606_5_733         |     7|
|747   |      gpc3013          |gpc606_5_734         |     7|
|748   |      gpc3014          |gpc606_5_735         |     7|
|749   |      gpc3015          |gpc615_5_736         |     8|
|750   |      gpc3016          |gpc207_4_737         |     8|
|751   |      gpc3017          |gpc606_5_738         |     7|
|752   |      gpc3018          |gpc606_5_739         |     7|
|753   |      gpc3019          |gpc615_5_740         |     8|
|754   |      gpc302           |gpc606_5_741         |     7|
|755   |      gpc3020          |gpc615_5_742         |     8|
|756   |      gpc3021          |gpc623_5_743         |     8|
|757   |      gpc3022          |gpc623_5_744         |     8|
|758   |      gpc3023          |gpc623_5_745         |     8|
|759   |      gpc3024          |gpc615_5_746         |     8|
|760   |      gpc3025          |gpc615_5_747         |     8|
|761   |      gpc3026          |gpc615_5_748         |     8|
|762   |      gpc3027          |gpc606_5_749         |     7|
|763   |      gpc3028          |gpc615_5_750         |     8|
|764   |      gpc3029          |gpc615_5_751         |     8|
|765   |      gpc303           |gpc606_5_752         |     7|
|766   |      gpc3030          |gpc615_5_753         |     8|
|767   |      gpc3031          |gpc615_5_754         |     8|
|768   |      gpc3032          |gpc615_5_755         |     8|
|769   |      gpc3033          |gpc606_5_756         |     7|
|770   |      gpc3034          |gpc1163_5_757        |     6|
|771   |      gpc3035          |gpc1163_5_758        |     6|
|772   |      gpc3036          |gpc606_5_759         |     7|
|773   |      gpc3037          |gpc606_5_760         |     7|
|774   |      gpc304           |gpc606_5_761         |     7|
|775   |      gpc305           |gpc606_5_762         |     7|
|776   |      gpc306           |gpc606_5_763         |     7|
|777   |      gpc307           |gpc606_5_764         |     7|
|778   |      gpc308           |gpc606_5_765         |     7|
|779   |      gpc309           |gpc606_5_766         |     7|
|780   |      gpc31            |gpc606_5_767         |     7|
|781   |      gpc310           |gpc606_5_768         |     7|
|782   |      gpc3109          |gpc1343_5_769        |     7|
|783   |      gpc311           |gpc606_5_770         |     7|
|784   |      gpc3110          |gpc606_5_771         |     7|
|785   |      gpc3111          |gpc606_5_772         |     7|
|786   |      gpc3112          |gpc1163_5_773        |     6|
|787   |      gpc3113          |gpc1163_5_774        |     6|
|788   |      gpc3114          |gpc615_5_775         |     8|
|789   |      gpc3115          |gpc1343_5_776        |     7|
|790   |      gpc3116          |gpc1343_5_777        |     7|
|791   |      gpc3117          |gpc606_5_778         |     7|
|792   |      gpc3118          |gpc615_5_779         |     8|
|793   |      gpc3119          |gpc606_5_780         |     7|
|794   |      gpc312           |gpc606_5_781         |     7|
|795   |      gpc3120          |gpc615_5_782         |     8|
|796   |      gpc3121          |gpc1163_5_783        |     6|
|797   |      gpc3122          |gpc117_4_784         |     6|
|798   |      gpc3123          |gpc606_5_785         |     7|
|799   |      gpc3124          |gpc606_5_786         |     7|
|800   |      gpc3125          |gpc615_5_787         |     8|
|801   |      gpc3126          |gpc606_5_788         |     7|
|802   |      gpc3127          |gpc615_5_789         |     8|
|803   |      gpc313           |gpc606_5_790         |     7|
|804   |      gpc314           |gpc606_5_791         |     7|
|805   |      gpc315           |gpc606_5_792         |     7|
|806   |      gpc316           |gpc606_5_793         |     7|
|807   |      gpc3163          |gpc223_4             |     7|
|808   |      gpc3164          |gpc23_3              |     5|
|809   |      gpc3165          |gpc1343_5_794        |     7|
|810   |      gpc3166          |gpc623_5_795         |     8|
|811   |      gpc3167          |gpc1343_5_796        |     7|
|812   |      gpc3168          |gpc3_2               |     3|
|813   |      gpc3169          |gpc1415_5            |     9|
|814   |      gpc317           |gpc606_5_797         |     7|
|815   |      gpc3170          |gpc623_5_798         |     8|
|816   |      gpc3171          |gpc1343_5_799        |     7|
|817   |      gpc3172          |gpc223_4_800         |     7|
|818   |      gpc3173          |gpc623_5_801         |     8|
|819   |      gpc3174          |gpc1163_5_802        |     6|
|820   |      gpc3175          |gpc1343_5_803        |     7|
|821   |      gpc3176          |gpc1163_5_804        |     6|
|822   |      gpc318           |gpc606_5_805         |     7|
|823   |      gpc319           |gpc606_5_806         |     7|
|824   |      gpc32            |gpc606_5_807         |     7|
|825   |      gpc320           |gpc606_5_808         |     7|
|826   |      gpc321           |gpc606_5_809         |     7|
|827   |      gpc322           |gpc606_5_810         |     7|
|828   |      gpc323           |gpc606_5_811         |     7|
|829   |      gpc324           |gpc606_5_812         |     7|
|830   |      gpc325           |gpc615_5_813         |     8|
|831   |      gpc326           |gpc615_5_814         |     8|
|832   |      gpc327           |gpc615_5_815         |     8|
|833   |      gpc328           |gpc615_5_816         |     8|
|834   |      gpc329           |gpc615_5_817         |     8|
|835   |      gpc33            |gpc606_5_818         |     7|
|836   |      gpc330           |gpc615_5_819         |     8|
|837   |      gpc331           |gpc615_5_820         |     8|
|838   |      gpc332           |gpc615_5_821         |     8|
|839   |      gpc333           |gpc615_5_822         |     8|
|840   |      gpc334           |gpc615_5_823         |     8|
|841   |      gpc335           |gpc606_5_824         |     7|
|842   |      gpc336           |gpc606_5_825         |     7|
|843   |      gpc337           |gpc606_5_826         |     7|
|844   |      gpc338           |gpc606_5_827         |     7|
|845   |      gpc339           |gpc606_5_828         |     7|
|846   |      gpc34            |gpc606_5_829         |     7|
|847   |      gpc340           |gpc606_5_830         |     7|
|848   |      gpc341           |gpc606_5_831         |     7|
|849   |      gpc342           |gpc606_5_832         |     7|
|850   |      gpc343           |gpc606_5_833         |     7|
|851   |      gpc344           |gpc606_5_834         |     7|
|852   |      gpc345           |gpc606_5_835         |     7|
|853   |      gpc346           |gpc606_5_836         |     7|
|854   |      gpc347           |gpc606_5_837         |     7|
|855   |      gpc348           |gpc606_5_838         |     7|
|856   |      gpc349           |gpc606_5_839         |     7|
|857   |      gpc35            |gpc606_5_840         |     7|
|858   |      gpc350           |gpc606_5_841         |     7|
|859   |      gpc351           |gpc606_5_842         |     7|
|860   |      gpc352           |gpc606_5_843         |     7|
|861   |      gpc353           |gpc606_5_844         |     7|
|862   |      gpc354           |gpc606_5_845         |     7|
|863   |      gpc355           |gpc615_5_846         |     8|
|864   |      gpc356           |gpc615_5_847         |     8|
|865   |      gpc357           |gpc615_5_848         |     8|
|866   |      gpc358           |gpc615_5_849         |     8|
|867   |      gpc359           |gpc615_5_850         |     8|
|868   |      gpc36            |gpc606_5_851         |     7|
|869   |      gpc360           |gpc615_5_852         |     8|
|870   |      gpc361           |gpc615_5_853         |     8|
|871   |      gpc362           |gpc615_5_854         |     8|
|872   |      gpc363           |gpc615_5_855         |     8|
|873   |      gpc364           |gpc615_5_856         |     8|
|874   |      gpc365           |gpc615_5_857         |     8|
|875   |      gpc366           |gpc615_5_858         |     8|
|876   |      gpc367           |gpc615_5_859         |     8|
|877   |      gpc368           |gpc615_5_860         |     8|
|878   |      gpc369           |gpc615_5_861         |     8|
|879   |      gpc37            |gpc606_5_862         |     7|
|880   |      gpc370           |gpc615_5_863         |     8|
|881   |      gpc371           |gpc615_5_864         |     8|
|882   |      gpc372           |gpc615_5_865         |     8|
|883   |      gpc373           |gpc615_5_866         |     8|
|884   |      gpc374           |gpc615_5_867         |     8|
|885   |      gpc375           |gpc615_5_868         |     8|
|886   |      gpc376           |gpc615_5_869         |     8|
|887   |      gpc377           |gpc615_5_870         |     8|
|888   |      gpc378           |gpc615_5_871         |     8|
|889   |      gpc379           |gpc615_5_872         |     8|
|890   |      gpc38            |gpc606_5_873         |     7|
|891   |      gpc380           |gpc615_5_874         |     8|
|892   |      gpc381           |gpc615_5_875         |     8|
|893   |      gpc382           |gpc615_5_876         |     8|
|894   |      gpc383           |gpc615_5_877         |     8|
|895   |      gpc384           |gpc615_5_878         |     8|
|896   |      gpc385           |gpc615_5_879         |     8|
|897   |      gpc386           |gpc615_5_880         |     8|
|898   |      gpc387           |gpc615_5_881         |     8|
|899   |      gpc388           |gpc615_5_882         |     8|
|900   |      gpc389           |gpc615_5_883         |     8|
|901   |      gpc39            |gpc606_5_884         |     7|
|902   |      gpc390           |gpc615_5_885         |     8|
|903   |      gpc391           |gpc606_5_886         |     7|
|904   |      gpc392           |gpc606_5_887         |     7|
|905   |      gpc393           |gpc606_5_888         |     7|
|906   |      gpc394           |gpc606_5_889         |     7|
|907   |      gpc395           |gpc606_5_890         |     7|
|908   |      gpc396           |gpc606_5_891         |     7|
|909   |      gpc397           |gpc606_5_892         |     7|
|910   |      gpc398           |gpc606_5_893         |     7|
|911   |      gpc399           |gpc606_5_894         |     7|
|912   |      gpc4             |gpc1163_5_895        |     6|
|913   |      gpc40            |gpc606_5_896         |     7|
|914   |      gpc400           |gpc606_5_897         |     7|
|915   |      gpc401           |gpc606_5_898         |     7|
|916   |      gpc402           |gpc606_5_899         |     7|
|917   |      gpc403           |gpc615_5_900         |     8|
|918   |      gpc404           |gpc615_5_901         |     8|
|919   |      gpc405           |gpc615_5_902         |     8|
|920   |      gpc406           |gpc615_5_903         |     8|
|921   |      gpc407           |gpc615_5_904         |     8|
|922   |      gpc408           |gpc615_5_905         |     8|
|923   |      gpc409           |gpc615_5_906         |     8|
|924   |      gpc41            |gpc606_5_907         |     7|
|925   |      gpc410           |gpc615_5_908         |     8|
|926   |      gpc411           |gpc615_5_909         |     8|
|927   |      gpc412           |gpc615_5_910         |     8|
|928   |      gpc413           |gpc615_5_911         |     8|
|929   |      gpc414           |gpc615_5_912         |     8|
|930   |      gpc415           |gpc615_5_913         |     8|
|931   |      gpc416           |gpc615_5_914         |     8|
|932   |      gpc417           |gpc615_5_915         |     8|
|933   |      gpc418           |gpc615_5_916         |     8|
|934   |      gpc419           |gpc615_5_917         |     8|
|935   |      gpc42            |gpc606_5_918         |     7|
|936   |      gpc420           |gpc615_5_919         |     8|
|937   |      gpc421           |gpc615_5_920         |     8|
|938   |      gpc422           |gpc615_5_921         |     8|
|939   |      gpc423           |gpc615_5_922         |     8|
|940   |      gpc424           |gpc615_5_923         |     8|
|941   |      gpc425           |gpc615_5_924         |     8|
|942   |      gpc426           |gpc615_5_925         |     8|
|943   |      gpc427           |gpc615_5_926         |     8|
|944   |      gpc428           |gpc615_5_927         |     8|
|945   |      gpc429           |gpc615_5_928         |     8|
|946   |      gpc43            |gpc606_5_929         |     7|
|947   |      gpc430           |gpc615_5_930         |     8|
|948   |      gpc431           |gpc615_5_931         |     8|
|949   |      gpc432           |gpc615_5_932         |     8|
|950   |      gpc433           |gpc615_5_933         |     8|
|951   |      gpc434           |gpc615_5_934         |     8|
|952   |      gpc435           |gpc615_5_935         |     8|
|953   |      gpc436           |gpc615_5_936         |     8|
|954   |      gpc437           |gpc615_5_937         |     8|
|955   |      gpc438           |gpc615_5_938         |     8|
|956   |      gpc439           |gpc615_5_939         |     8|
|957   |      gpc44            |gpc606_5_940         |     7|
|958   |      gpc440           |gpc606_5_941         |     7|
|959   |      gpc441           |gpc606_5_942         |     7|
|960   |      gpc442           |gpc606_5_943         |     7|
|961   |      gpc443           |gpc606_5_944         |     7|
|962   |      gpc444           |gpc606_5_945         |     7|
|963   |      gpc445           |gpc606_5_946         |     7|
|964   |      gpc446           |gpc606_5_947         |     7|
|965   |      gpc447           |gpc606_5_948         |     7|
|966   |      gpc448           |gpc606_5_949         |     7|
|967   |      gpc449           |gpc606_5_950         |     7|
|968   |      gpc45            |gpc606_5_951         |     7|
|969   |      gpc450           |gpc606_5_952         |     7|
|970   |      gpc451           |gpc606_5_953         |     7|
|971   |      gpc452           |gpc606_5_954         |     7|
|972   |      gpc453           |gpc606_5_955         |     7|
|973   |      gpc454           |gpc606_5_956         |     7|
|974   |      gpc455           |gpc606_5_957         |     7|
|975   |      gpc456           |gpc606_5_958         |     7|
|976   |      gpc457           |gpc606_5_959         |     7|
|977   |      gpc458           |gpc606_5_960         |     7|
|978   |      gpc459           |gpc606_5_961         |     7|
|979   |      gpc46            |gpc606_5_962         |     7|
|980   |      gpc460           |gpc606_5_963         |     7|
|981   |      gpc461           |gpc606_5_964         |     7|
|982   |      gpc462           |gpc606_5_965         |     7|
|983   |      gpc463           |gpc606_5_966         |     7|
|984   |      gpc464           |gpc606_5_967         |     7|
|985   |      gpc465           |gpc606_5_968         |     7|
|986   |      gpc466           |gpc606_5_969         |     7|
|987   |      gpc467           |gpc606_5_970         |     7|
|988   |      gpc468           |gpc606_5_971         |     7|
|989   |      gpc469           |gpc606_5_972         |     7|
|990   |      gpc47            |gpc606_5_973         |     7|
|991   |      gpc470           |gpc606_5_974         |     7|
|992   |      gpc471           |gpc606_5_975         |     7|
|993   |      gpc472           |gpc606_5_976         |     7|
|994   |      gpc473           |gpc606_5_977         |     7|
|995   |      gpc474           |gpc606_5_978         |     7|
|996   |      gpc475           |gpc606_5_979         |     7|
|997   |      gpc476           |gpc606_5_980         |     7|
|998   |      gpc477           |gpc606_5_981         |     7|
|999   |      gpc478           |gpc606_5_982         |     7|
|1000  |      gpc479           |gpc606_5_983         |     7|
|1001  |      gpc48            |gpc606_5_984         |     7|
|1002  |      gpc480           |gpc606_5_985         |     7|
|1003  |      gpc481           |gpc606_5_986         |     7|
|1004  |      gpc482           |gpc606_5_987         |     7|
|1005  |      gpc483           |gpc606_5_988         |     7|
|1006  |      gpc484           |gpc606_5_989         |     7|
|1007  |      gpc485           |gpc606_5_990         |     7|
|1008  |      gpc486           |gpc606_5_991         |     7|
|1009  |      gpc487           |gpc606_5_992         |     7|
|1010  |      gpc488           |gpc606_5_993         |     7|
|1011  |      gpc489           |gpc606_5_994         |     7|
|1012  |      gpc49            |gpc606_5_995         |     7|
|1013  |      gpc490           |gpc606_5_996         |     7|
|1014  |      gpc491           |gpc606_5_997         |     7|
|1015  |      gpc492           |gpc606_5_998         |     7|
|1016  |      gpc493           |gpc606_5_999         |     7|
|1017  |      gpc494           |gpc606_5_1000        |     7|
|1018  |      gpc495           |gpc606_5_1001        |     7|
|1019  |      gpc496           |gpc606_5_1002        |     7|
|1020  |      gpc497           |gpc606_5_1003        |     7|
|1021  |      gpc498           |gpc606_5_1004        |     7|
|1022  |      gpc499           |gpc606_5_1005        |     7|
|1023  |      gpc5             |gpc1163_5_1006       |     6|
|1024  |      gpc50            |gpc606_5_1007        |     7|
|1025  |      gpc500           |gpc606_5_1008        |     7|
|1026  |      gpc501           |gpc606_5_1009        |     7|
|1027  |      gpc502           |gpc606_5_1010        |     7|
|1028  |      gpc503           |gpc606_5_1011        |     7|
|1029  |      gpc504           |gpc606_5_1012        |     7|
|1030  |      gpc505           |gpc606_5_1013        |     7|
|1031  |      gpc506           |gpc606_5_1014        |     7|
|1032  |      gpc507           |gpc606_5_1015        |     7|
|1033  |      gpc508           |gpc606_5_1016        |     7|
|1034  |      gpc509           |gpc606_5_1017        |     7|
|1035  |      gpc51            |gpc606_5_1018        |     7|
|1036  |      gpc510           |gpc606_5_1019        |     7|
|1037  |      gpc511           |gpc606_5_1020        |     7|
|1038  |      gpc512           |gpc606_5_1021        |     7|
|1039  |      gpc513           |gpc606_5_1022        |     7|
|1040  |      gpc514           |gpc606_5_1023        |     7|
|1041  |      gpc515           |gpc606_5_1024        |     7|
|1042  |      gpc516           |gpc606_5_1025        |     7|
|1043  |      gpc517           |gpc606_5_1026        |     7|
|1044  |      gpc518           |gpc606_5_1027        |     7|
|1045  |      gpc519           |gpc606_5_1028        |     7|
|1046  |      gpc52            |gpc606_5_1029        |     7|
|1047  |      gpc520           |gpc606_5_1030        |     7|
|1048  |      gpc521           |gpc606_5_1031        |     7|
|1049  |      gpc522           |gpc606_5_1032        |     7|
|1050  |      gpc523           |gpc606_5_1033        |     7|
|1051  |      gpc524           |gpc606_5_1034        |     7|
|1052  |      gpc525           |gpc606_5_1035        |     7|
|1053  |      gpc526           |gpc606_5_1036        |     7|
|1054  |      gpc527           |gpc606_5_1037        |     7|
|1055  |      gpc528           |gpc606_5_1038        |     7|
|1056  |      gpc529           |gpc606_5_1039        |     7|
|1057  |      gpc53            |gpc606_5_1040        |     7|
|1058  |      gpc530           |gpc606_5_1041        |     7|
|1059  |      gpc531           |gpc606_5_1042        |     7|
|1060  |      gpc532           |gpc606_5_1043        |     7|
|1061  |      gpc533           |gpc606_5_1044        |     7|
|1062  |      gpc534           |gpc606_5_1045        |     7|
|1063  |      gpc535           |gpc606_5_1046        |     7|
|1064  |      gpc536           |gpc606_5_1047        |     7|
|1065  |      gpc537           |gpc606_5_1048        |     7|
|1066  |      gpc538           |gpc606_5_1049        |     7|
|1067  |      gpc539           |gpc606_5_1050        |     7|
|1068  |      gpc54            |gpc606_5_1051        |     7|
|1069  |      gpc540           |gpc606_5_1052        |     7|
|1070  |      gpc541           |gpc606_5_1053        |     7|
|1071  |      gpc542           |gpc606_5_1054        |     7|
|1072  |      gpc543           |gpc606_5_1055        |     7|
|1073  |      gpc544           |gpc606_5_1056        |     7|
|1074  |      gpc545           |gpc606_5_1057        |     7|
|1075  |      gpc546           |gpc606_5_1058        |     7|
|1076  |      gpc547           |gpc606_5_1059        |     7|
|1077  |      gpc548           |gpc606_5_1060        |     7|
|1078  |      gpc549           |gpc606_5_1061        |     7|
|1079  |      gpc55            |gpc606_5_1062        |     7|
|1080  |      gpc550           |gpc606_5_1063        |     7|
|1081  |      gpc551           |gpc606_5_1064        |     7|
|1082  |      gpc552           |gpc606_5_1065        |     7|
|1083  |      gpc553           |gpc606_5_1066        |     7|
|1084  |      gpc554           |gpc606_5_1067        |     7|
|1085  |      gpc555           |gpc606_5_1068        |     7|
|1086  |      gpc556           |gpc606_5_1069        |     7|
|1087  |      gpc557           |gpc606_5_1070        |     7|
|1088  |      gpc558           |gpc606_5_1071        |     7|
|1089  |      gpc559           |gpc606_5_1072        |     7|
|1090  |      gpc56            |gpc606_5_1073        |     7|
|1091  |      gpc560           |gpc606_5_1074        |     7|
|1092  |      gpc561           |gpc606_5_1075        |     7|
|1093  |      gpc562           |gpc606_5_1076        |     7|
|1094  |      gpc563           |gpc606_5_1077        |     7|
|1095  |      gpc564           |gpc606_5_1078        |     7|
|1096  |      gpc565           |gpc606_5_1079        |     7|
|1097  |      gpc566           |gpc606_5_1080        |     7|
|1098  |      gpc567           |gpc606_5_1081        |     7|
|1099  |      gpc568           |gpc606_5_1082        |     7|
|1100  |      gpc569           |gpc606_5_1083        |     7|
|1101  |      gpc57            |gpc606_5_1084        |     7|
|1102  |      gpc570           |gpc606_5_1085        |     7|
|1103  |      gpc571           |gpc606_5_1086        |     7|
|1104  |      gpc572           |gpc606_5_1087        |     7|
|1105  |      gpc573           |gpc606_5_1088        |     7|
|1106  |      gpc574           |gpc606_5_1089        |     7|
|1107  |      gpc575           |gpc606_5_1090        |     7|
|1108  |      gpc576           |gpc606_5_1091        |     7|
|1109  |      gpc577           |gpc606_5_1092        |     7|
|1110  |      gpc578           |gpc606_5_1093        |     7|
|1111  |      gpc579           |gpc606_5_1094        |     7|
|1112  |      gpc58            |gpc606_5_1095        |     7|
|1113  |      gpc580           |gpc606_5_1096        |     7|
|1114  |      gpc581           |gpc606_5_1097        |     7|
|1115  |      gpc582           |gpc606_5_1098        |     7|
|1116  |      gpc583           |gpc606_5_1099        |     7|
|1117  |      gpc584           |gpc606_5_1100        |     7|
|1118  |      gpc585           |gpc606_5_1101        |     7|
|1119  |      gpc586           |gpc606_5_1102        |     7|
|1120  |      gpc587           |gpc606_5_1103        |     7|
|1121  |      gpc588           |gpc606_5_1104        |     7|
|1122  |      gpc589           |gpc606_5_1105        |     7|
|1123  |      gpc59            |gpc606_5_1106        |     7|
|1124  |      gpc590           |gpc606_5_1107        |     7|
|1125  |      gpc591           |gpc606_5_1108        |     7|
|1126  |      gpc592           |gpc606_5_1109        |     7|
|1127  |      gpc593           |gpc606_5_1110        |     7|
|1128  |      gpc594           |gpc606_5_1111        |     7|
|1129  |      gpc595           |gpc606_5_1112        |     7|
|1130  |      gpc596           |gpc606_5_1113        |     7|
|1131  |      gpc597           |gpc606_5_1114        |     7|
|1132  |      gpc598           |gpc606_5_1115        |     7|
|1133  |      gpc599           |gpc606_5_1116        |     7|
|1134  |      gpc6             |gpc606_5_1117        |     7|
|1135  |      gpc60            |gpc606_5_1118        |     7|
|1136  |      gpc600           |gpc606_5_1119        |     7|
|1137  |      gpc601           |gpc606_5_1120        |     7|
|1138  |      gpc602           |gpc606_5_1121        |     7|
|1139  |      gpc603           |gpc606_5_1122        |     7|
|1140  |      gpc604           |gpc606_5_1123        |     7|
|1141  |      gpc61            |gpc606_5_1124        |     7|
|1142  |      gpc62            |gpc606_5_1125        |     7|
|1143  |      gpc63            |gpc606_5_1126        |     7|
|1144  |      gpc64            |gpc606_5_1127        |     7|
|1145  |      gpc65            |gpc606_5_1128        |     7|
|1146  |      gpc66            |gpc606_5_1129        |     7|
|1147  |      gpc67            |gpc606_5_1130        |     7|
|1148  |      gpc68            |gpc606_5_1131        |     7|
|1149  |      gpc69            |gpc606_5_1132        |     7|
|1150  |      gpc7             |gpc606_5_1133        |     7|
|1151  |      gpc70            |gpc606_5_1134        |     7|
|1152  |      gpc71            |gpc606_5_1135        |     7|
|1153  |      gpc72            |gpc606_5_1136        |     7|
|1154  |      gpc73            |gpc606_5_1137        |     7|
|1155  |      gpc74            |gpc606_5_1138        |     7|
|1156  |      gpc75            |gpc606_5_1139        |     7|
|1157  |      gpc76            |gpc606_5_1140        |     7|
|1158  |      gpc77            |gpc606_5_1141        |     7|
|1159  |      gpc78            |gpc606_5_1142        |     7|
|1160  |      gpc79            |gpc606_5_1143        |     7|
|1161  |      gpc8             |gpc606_5_1144        |     7|
|1162  |      gpc80            |gpc606_5_1145        |     7|
|1163  |      gpc81            |gpc623_5_1146        |     8|
|1164  |      gpc82            |gpc615_5_1147        |     8|
|1165  |      gpc83            |gpc615_5_1148        |     8|
|1166  |      gpc84            |gpc615_5_1149        |     8|
|1167  |      gpc85            |gpc615_5_1150        |     8|
|1168  |      gpc86            |gpc615_5_1151        |     8|
|1169  |      gpc87            |gpc615_5_1152        |     8|
|1170  |      gpc88            |gpc623_5_1153        |     8|
|1171  |      gpc89            |gpc1163_5_1154       |     6|
|1172  |      gpc9             |gpc606_5_1155        |     7|
|1173  |      gpc90            |gpc1163_5_1156       |     6|
|1174  |      gpc91            |gpc1163_5_1157       |     6|
|1175  |      gpc92            |gpc1163_5_1158       |     6|
|1176  |      gpc93            |gpc1163_5_1159       |     6|
|1177  |      gpc94            |gpc1163_5_1160       |     6|
|1178  |      gpc95            |gpc606_5_1161        |     7|
|1179  |      gpc96            |gpc606_5_1162        |     7|
|1180  |      gpc97            |gpc606_5_1163        |     7|
|1181  |      gpc98            |gpc606_5_1164        |     7|
|1182  |      gpc99            |gpc606_5_1165        |     7|
|1183  |    rowadder2_1inst    |rowadder2_1_40       |    90|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2126 ; free virtual = 8301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.840 ; gain = 667.828 ; free physical = 2126 ; free virtual = 8301
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.848 ; gain = 667.828 ; free physical = 2126 ; free virtual = 8301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2038.684 ; gain = 0.000 ; free physical = 2411 ; free virtual = 8586
INFO: [Netlist 29-17] Analyzing 3114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.211 ; gain = 0.000 ; free physical = 2316 ; free virtual = 8497
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1925 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1925 instances

Synth Design complete | Checksum: b69757b4
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2200.246 ; gain = 857.109 ; free physical = 2315 ; free virtual = 8496
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1561.177; main = 1345.694; forked = 339.293
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3018.141; main = 2200.215; forked = 995.297
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2224.223 ; gain = 0.000 ; free physical = 2314 ; free virtual = 8497
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:20:54 2024...
[Sat Aug 10 01:20:58 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3569 ; free virtual = 9742
[Sat Aug 10 01:20:58 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:20:58 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1702.254 ; gain = 0.000 ; free physical = 2718 ; free virtual = 8891
INFO: [Netlist 29-17] Analyzing 3114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1800.816 ; gain = 4.000 ; free physical = 2619 ; free virtual = 8792
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.816 ; gain = 0.000 ; free physical = 2619 ; free virtual = 8792
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1925 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1925 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.3 . Memory (MB): peak = 1911.441 ; gain = 110.590 ; free physical = 2598 ; free virtual = 8771

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1848f5799

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2416.270 ; gain = 504.828 ; free physical = 2183 ; free virtual = 8351

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1848f5799

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.074 ; gain = 0.000 ; free physical = 1866 ; free virtual = 8039

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1848f5799

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.074 ; gain = 0.000 ; free physical = 1866 ; free virtual = 8039
Phase 1 Initialization | Checksum: 1848f5799

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.074 ; gain = 0.000 ; free physical = 1866 ; free virtual = 8039

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1848f5799

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2724.074 ; gain = 0.000 ; free physical = 1866 ; free virtual = 8039

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1848f5799

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2724.074 ; gain = 0.000 ; free physical = 1863 ; free virtual = 8037
Phase 2 Timer Update And Timing Data Collection | Checksum: 1848f5799

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2724.074 ; gain = 0.000 ; free physical = 1863 ; free virtual = 8037

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 165d1d476

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2780.102 ; gain = 56.027 ; free physical = 1862 ; free virtual = 8036
Retarget | Checksum: 165d1d476
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 37 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 8010fcff

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2780.102 ; gain = 56.027 ; free physical = 1862 ; free virtual = 8036
Constant propagation | Checksum: 8010fcff
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 18 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 17efc2c45

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2780.102 ; gain = 56.027 ; free physical = 1861 ; free virtual = 8035
Sweep | Checksum: 17efc2c45
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17efc2c45

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2812.117 ; gain = 88.043 ; free physical = 1860 ; free virtual = 8034
BUFG optimization | Checksum: 17efc2c45
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17efc2c45

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2812.117 ; gain = 88.043 ; free physical = 1860 ; free virtual = 8034
Shift Register Optimization | Checksum: 17efc2c45
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17efc2c45

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2812.117 ; gain = 88.043 ; free physical = 1860 ; free virtual = 8034
Post Processing Netlist | Checksum: 17efc2c45
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 10ebc8ae4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2812.117 ; gain = 88.043 ; free physical = 1860 ; free virtual = 8034

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.117 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8034
Phase 9.2 Verifying Netlist Connectivity | Checksum: 10ebc8ae4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2812.117 ; gain = 88.043 ; free physical = 1860 ; free virtual = 8034
Phase 9 Finalization | Checksum: 10ebc8ae4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2812.117 ; gain = 88.043 ; free physical = 1860 ; free virtual = 8034
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |              37  |                                              0  |
|  Constant propagation         |               0  |              18  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10ebc8ae4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2812.117 ; gain = 88.043 ; free physical = 1860 ; free virtual = 8034
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.117 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8034

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10ebc8ae4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.117 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8034

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10ebc8ae4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.117 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8034

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.117 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8034
Ending Netlist Obfuscation Task | Checksum: 10ebc8ae4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.117 ; gain = 0.000 ; free physical = 1860 ; free virtual = 8034
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.117 ; gain = 1011.266 ; free physical = 1860 ; free virtual = 8034
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1837 ; free virtual = 8002
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1828 ; free virtual = 7994
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1878547f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1828 ; free virtual = 7994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1828 ; free virtual = 7994

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f3cabefa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1790 ; free virtual = 7959

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 133ae0de1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1784 ; free virtual = 7954

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 133ae0de1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1783 ; free virtual = 7953
Phase 1 Placer Initialization | Checksum: 133ae0de1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1781 ; free virtual = 7950

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133ae0de1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1776 ; free virtual = 7945

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 133ae0de1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1775 ; free virtual = 7944

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 133ae0de1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2908.164 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7943

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 11c60b3ab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.160 ; gain = 1.996 ; free physical = 1747 ; free virtual = 7920
Phase 2 Global Placement | Checksum: 11c60b3ab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.160 ; gain = 1.996 ; free physical = 1747 ; free virtual = 7920

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c60b3ab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.160 ; gain = 1.996 ; free physical = 1747 ; free virtual = 7920

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b0f146df

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.160 ; gain = 1.996 ; free physical = 1746 ; free virtual = 7919

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ddb77b5b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.160 ; gain = 1.996 ; free physical = 1746 ; free virtual = 7919

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ddb77b5b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.160 ; gain = 1.996 ; free physical = 1746 ; free virtual = 7919

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1740 ; free virtual = 7912

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912
Phase 3 Detail Placement | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912
Phase 4.3 Placer Reporting | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1739 ; free virtual = 7912

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cfa5e34d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912
Ending Placer Task | Checksum: 66bf692e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.188 ; gain = 9.023 ; free physical = 1739 ; free virtual = 7912
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1732 ; free virtual = 7904
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1728 ; free virtual = 7900
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1731 ; free virtual = 7906
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1719 ; free virtual = 7906
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1719 ; free virtual = 7906
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7906
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7906
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1717 ; free virtual = 7906
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2917.188 ; gain = 0.000 ; free physical = 1717 ; free virtual = 7906
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2929.172 ; gain = 0.000 ; free physical = 1727 ; free virtual = 7903
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2936.848 ; gain = 7.676 ; free physical = 1721 ; free virtual = 7899
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2936.848 ; gain = 7.676 ; free physical = 1696 ; free virtual = 7886
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.848 ; gain = 0.000 ; free physical = 1696 ; free virtual = 7886
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.848 ; gain = 0.000 ; free physical = 1695 ; free virtual = 7886
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.848 ; gain = 0.000 ; free physical = 1694 ; free virtual = 7886
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.848 ; gain = 0.000 ; free physical = 1694 ; free virtual = 7886
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2936.848 ; gain = 7.676 ; free physical = 1694 ; free virtual = 7886
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4e4714af ConstDB: 0 ShapeSum: 1878547f RouteDB: 0
Post Restoration Checksum: NetGraph: 16afb7d9 | NumContArr: 90f1ba00 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22cf36713

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.270 ; gain = 60.656 ; free physical = 1530 ; free virtual = 7712

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22cf36713

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.270 ; gain = 92.656 ; free physical = 1498 ; free virtual = 7680

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22cf36713

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.270 ; gain = 92.656 ; free physical = 1498 ; free virtual = 7680
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14146
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14146
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 211e72f0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1452 ; free virtual = 7634

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 211e72f0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1452 ; free virtual = 7634

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1ae31db4d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1452 ; free virtual = 7634
Phase 3 Initial Routing | Checksum: 1ae31db4d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1452 ; free virtual = 7634

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 24fabe20a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1450 ; free virtual = 7632
Phase 4 Rip-up And Reroute | Checksum: 24fabe20a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1450 ; free virtual = 7632

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 24fabe20a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1450 ; free virtual = 7632

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 24fabe20a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1450 ; free virtual = 7632
Phase 6 Post Hold Fix | Checksum: 24fabe20a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1450 ; free virtual = 7632

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.70475 %
  Global Horizontal Routing Utilization  = 2.29696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 24fabe20a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1450 ; free virtual = 7632

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24fabe20a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1449 ; free virtual = 7631

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 203ea05c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1449 ; free virtual = 7631
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 106f3706e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1449 ; free virtual = 7631
Ending Routing Task | Checksum: 106f3706e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.754 ; gain = 139.141 ; free physical = 1449 ; free virtual = 7631

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.754 ; gain = 200.906 ; free physical = 1449 ; free virtual = 7631
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3242.414 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7594
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3242.414 ; gain = 0.000 ; free physical = 1393 ; free virtual = 7594
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.414 ; gain = 0.000 ; free physical = 1393 ; free virtual = 7594
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3242.414 ; gain = 0.000 ; free physical = 1391 ; free virtual = 7594
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3242.414 ; gain = 0.000 ; free physical = 1389 ; free virtual = 7594
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.414 ; gain = 0.000 ; free physical = 1389 ; free virtual = 7594
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3242.414 ; gain = 0.000 ; free physical = 1389 ; free virtual = 7594
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:21:40 2024...
[Sat Aug 10 01:21:46 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:49 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3482 ; free virtual = 9679
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3461 ; free virtual = 9664
INFO: [Netlist 29-17] Analyzing 3113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3432 ; free virtual = 9638
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3431 ; free virtual = 9636
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3429 ; free virtual = 9633
Read PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3418 ; free virtual = 9622
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3418 ; free virtual = 9622
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3413 ; free virtual = 9618
Read Physdb Files: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3413 ; free virtual = 9618
Restored from archive | CPU: 0.400000 secs | Memory: 18.126144 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3413 ; free virtual = 9618
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.074 ; gain = 0.000 ; free physical = 3413 ; free virtual = 9618
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1924 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1924 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_32_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:21:51 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:21:51 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2510173
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.559 ; gain = 408.598 ; free physical = 2200 ; free virtual = 8392
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_32_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:243]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:428]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:428]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_37' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_37' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:2477]
WARNING: [Synth 8-689] width (37) of port connection 'dst0' does not match port width (38) of module 'rowadder2_1_37' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:425]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_32_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:243]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.527 ; gain = 490.566 ; free physical = 2094 ; free virtual = 8287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.340 ; gain = 508.379 ; free physical = 2091 ; free virtual = 8284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.344 ; gain = 516.383 ; free physical = 2090 ; free virtual = 8283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1879.352 ; gain = 524.391 ; free physical = 2082 ; free virtual = 8276
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1976 ; free virtual = 8173
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1973 ; free virtual = 8170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1967 ; free virtual = 8165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   156|
|3     |LUT1   |    12|
|4     |LUT2   |   116|
|5     |LUT4   |   280|
|6     |LUT5   |   356|
|7     |LUT6   |   229|
|8     |FDRE   |  1024|
|9     |IBUF   |    33|
|10    |OBUF   |    37|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  2244|
|2     |  compressor2_1_32_32 |compressor2_1_32_32 |  1149|
|3     |    compressor_inst   |compressor          |  1065|
|4     |      gpc0            |gpc1406_5           |     8|
|5     |      gpc1            |gpc1163_5           |     6|
|6     |      gpc10           |gpc615_5            |     8|
|7     |      gpc11           |gpc615_5_0          |     8|
|8     |      gpc12           |gpc615_5_1          |     8|
|9     |      gpc13           |gpc606_5            |     7|
|10    |      gpc14           |gpc606_5_2          |     7|
|11    |      gpc15           |gpc606_5_3          |     7|
|12    |      gpc16           |gpc135_4            |     5|
|13    |      gpc17           |gpc135_4_4          |     5|
|14    |      gpc18           |gpc135_4_5          |     5|
|15    |      gpc182          |gpc606_5_6          |     7|
|16    |      gpc183          |gpc606_5_7          |     7|
|17    |      gpc184          |gpc606_5_8          |     7|
|18    |      gpc185          |gpc606_5_9          |     7|
|19    |      gpc186          |gpc1163_5_10        |     6|
|20    |      gpc187          |gpc606_5_11         |     7|
|21    |      gpc188          |gpc606_5_12         |     7|
|22    |      gpc189          |gpc606_5_13         |     7|
|23    |      gpc19           |gpc615_5_14         |     8|
|24    |      gpc190          |gpc7_3              |     6|
|25    |      gpc191          |gpc7_3_15           |     6|
|26    |      gpc192          |gpc606_5_16         |     7|
|27    |      gpc193          |gpc606_5_17         |     7|
|28    |      gpc194          |gpc606_5_18         |     7|
|29    |      gpc195          |gpc606_5_19         |     7|
|30    |      gpc196          |gpc615_5_20         |     8|
|31    |      gpc197          |gpc2135_5           |     7|
|32    |      gpc198          |gpc606_5_21         |     7|
|33    |      gpc199          |gpc606_5_22         |     7|
|34    |      gpc2            |gpc1163_5_23        |     6|
|35    |      gpc20           |gpc1343_5           |     7|
|36    |      gpc200          |gpc615_5_24         |     8|
|37    |      gpc201          |gpc615_5_25         |     8|
|38    |      gpc202          |gpc615_5_26         |     8|
|39    |      gpc203          |gpc615_5_27         |     8|
|40    |      gpc204          |gpc615_5_28         |     8|
|41    |      gpc205          |gpc615_5_29         |     8|
|42    |      gpc206          |gpc606_5_30         |     7|
|43    |      gpc207          |gpc2135_5_31        |     7|
|44    |      gpc208          |gpc615_5_32         |     8|
|45    |      gpc209          |gpc615_5_33         |     8|
|46    |      gpc21           |gpc615_5_34         |     8|
|47    |      gpc210          |gpc606_5_35         |     7|
|48    |      gpc211          |gpc606_5_36         |     7|
|49    |      gpc212          |gpc606_5_37         |     7|
|50    |      gpc213          |gpc606_5_38         |     7|
|51    |      gpc214          |gpc606_5_39         |     7|
|52    |      gpc215          |gpc615_5_40         |     8|
|53    |      gpc216          |gpc615_5_41         |     8|
|54    |      gpc217          |gpc606_5_42         |     7|
|55    |      gpc218          |gpc606_5_43         |     7|
|56    |      gpc219          |gpc615_5_44         |     8|
|57    |      gpc22           |gpc606_5_45         |     7|
|58    |      gpc23           |gpc606_5_46         |     7|
|59    |      gpc24           |gpc606_5_47         |     7|
|60    |      gpc25           |gpc606_5_48         |     7|
|61    |      gpc26           |gpc606_5_49         |     7|
|62    |      gpc27           |gpc606_5_50         |     7|
|63    |      gpc275          |gpc207_4            |     8|
|64    |      gpc276          |gpc615_5_51         |     8|
|65    |      gpc277          |gpc606_5_52         |     7|
|66    |      gpc278          |gpc23_3             |     5|
|67    |      gpc279          |gpc2135_5_53        |     7|
|68    |      gpc28           |gpc606_5_54         |     7|
|69    |      gpc280          |gpc1415_5           |     9|
|70    |      gpc281          |gpc1163_5_55        |     6|
|71    |      gpc282          |gpc615_5_56         |     8|
|72    |      gpc283          |gpc1163_5_57        |     6|
|73    |      gpc284          |gpc615_5_58         |     8|
|74    |      gpc285          |gpc615_5_59         |     8|
|75    |      gpc286          |gpc606_5_60         |     7|
|76    |      gpc287          |gpc615_5_61         |     8|
|77    |      gpc288          |gpc615_5_62         |     8|
|78    |      gpc289          |gpc7_3_63           |     6|
|79    |      gpc29           |gpc606_5_64         |     7|
|80    |      gpc290          |gpc615_5_65         |     8|
|81    |      gpc291          |gpc117_4            |     6|
|82    |      gpc292          |gpc2135_5_66        |     7|
|83    |      gpc3            |gpc1163_5_67        |     6|
|84    |      gpc30           |gpc615_5_68         |     8|
|85    |      gpc31           |gpc615_5_69         |     8|
|86    |      gpc32           |gpc606_5_70         |     7|
|87    |      gpc33           |gpc606_5_71         |     7|
|88    |      gpc34           |gpc606_5_72         |     7|
|89    |      gpc346          |gpc1163_5_73        |     6|
|90    |      gpc347          |gpc615_5_74         |     8|
|91    |      gpc348          |gpc135_4_75         |     5|
|92    |      gpc349          |gpc207_4_76         |     8|
|93    |      gpc35           |gpc606_5_77         |     7|
|94    |      gpc350          |gpc606_5_78         |     7|
|95    |      gpc351          |gpc1163_5_79        |     6|
|96    |      gpc352          |gpc1163_5_80        |     6|
|97    |      gpc353          |gpc1423_5           |     9|
|98    |      gpc354          |gpc135_4_81         |     5|
|99    |      gpc355          |gpc615_5_82         |     8|
|100   |      gpc356          |gpc2116_5           |     6|
|101   |      gpc357          |gpc1325_5           |     9|
|102   |      gpc36           |gpc606_5_83         |     7|
|103   |      gpc37           |gpc606_5_84         |     7|
|104   |      gpc38           |gpc615_5_85         |     8|
|105   |      gpc39           |gpc615_5_86         |     8|
|106   |      gpc4            |gpc606_5_87         |     7|
|107   |      gpc40           |gpc615_5_88         |     8|
|108   |      gpc41           |gpc615_5_89         |     8|
|109   |      gpc42           |gpc606_5_90         |     7|
|110   |      gpc43           |gpc606_5_91         |     7|
|111   |      gpc44           |gpc615_5_92         |     8|
|112   |      gpc45           |gpc615_5_93         |     8|
|113   |      gpc46           |gpc615_5_94         |     8|
|114   |      gpc47           |gpc615_5_95         |     8|
|115   |      gpc48           |gpc606_5_96         |     7|
|116   |      gpc49           |gpc615_5_97         |     8|
|117   |      gpc5            |gpc606_5_98         |     7|
|118   |      gpc50           |gpc615_5_99         |     8|
|119   |      gpc51           |gpc615_5_100        |     8|
|120   |      gpc52           |gpc615_5_101        |     8|
|121   |      gpc53           |gpc615_5_102        |     8|
|122   |      gpc54           |gpc615_5_103        |     8|
|123   |      gpc55           |gpc606_5_104        |     7|
|124   |      gpc56           |gpc606_5_105        |     7|
|125   |      gpc57           |gpc615_5_106        |     8|
|126   |      gpc58           |gpc615_5_107        |     8|
|127   |      gpc59           |gpc606_5_108        |     7|
|128   |      gpc6            |gpc606_5_109        |     7|
|129   |      gpc60           |gpc615_5_110        |     8|
|130   |      gpc61           |gpc615_5_111        |     8|
|131   |      gpc62           |gpc615_5_112        |     8|
|132   |      gpc63           |gpc615_5_113        |     8|
|133   |      gpc64           |gpc606_5_114        |     7|
|134   |      gpc65           |gpc615_5_115        |     8|
|135   |      gpc66           |gpc615_5_116        |     8|
|136   |      gpc67           |gpc615_5_117        |     8|
|137   |      gpc68           |gpc615_5_118        |     8|
|138   |      gpc69           |gpc615_5_119        |     8|
|139   |      gpc7            |gpc615_5_120        |     8|
|140   |      gpc70           |gpc615_5_121        |     8|
|141   |      gpc71           |gpc615_5_122        |     8|
|142   |      gpc72           |gpc615_5_123        |     8|
|143   |      gpc73           |gpc606_5_124        |     7|
|144   |      gpc74           |gpc606_5_125        |     7|
|145   |      gpc75           |gpc606_5_126        |     7|
|146   |      gpc76           |gpc606_5_127        |     7|
|147   |      gpc77           |gpc615_5_128        |     8|
|148   |      gpc8            |gpc615_5_129        |     8|
|149   |      gpc9            |gpc615_5_130        |     8|
|150   |    rowadder2_1inst   |rowadder2_1_37      |    84|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.758 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.766 ; gain = 639.797 ; free physical = 1965 ; free virtual = 8163
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2000.695 ; gain = 0.000 ; free physical = 2250 ; free virtual = 8448
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2143.348 ; gain = 0.000 ; free physical = 2167 ; free virtual = 8364
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 229 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 229 instances

Synth Design complete | Checksum: 699671bf
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2143.383 ; gain = 800.297 ; free physical = 2166 ; free virtual = 8363
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1289.793; main = 1289.793; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2143.352; main = 2143.352; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.359 ; gain = 0.000 ; free physical = 2166 ; free virtual = 8363
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:22:07 2024...
[Sat Aug 10 01:22:10 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3358 ; free virtual = 9550
[Sat Aug 10 01:22:10 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:22:10 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.273 ; gain = 0.000 ; free physical = 2574 ; free virtual = 8767
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.023 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8684
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.023 ; gain = 0.000 ; free physical = 2492 ; free virtual = 8685
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 229 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 229 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1875.617 ; gain = 113.559 ; free physical = 2470 ; free virtual = 8663

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b92a4c55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2379.477 ; gain = 503.859 ; free physical = 2051 ; free virtual = 8245

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: b92a4c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.281 ; gain = 0.000 ; free physical = 1746 ; free virtual = 7940

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: b92a4c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.281 ; gain = 0.000 ; free physical = 1746 ; free virtual = 7940
Phase 1 Initialization | Checksum: b92a4c55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.281 ; gain = 0.000 ; free physical = 1746 ; free virtual = 7940

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: b92a4c55

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.281 ; gain = 0.000 ; free physical = 1746 ; free virtual = 7940

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: b92a4c55

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.281 ; gain = 0.000 ; free physical = 1746 ; free virtual = 7940
Phase 2 Timer Update And Timing Data Collection | Checksum: b92a4c55

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.281 ; gain = 0.000 ; free physical = 1746 ; free virtual = 7940

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15a32776a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2742.309 ; gain = 56.027 ; free physical = 1745 ; free virtual = 7939
Retarget | Checksum: 15a32776a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1142bfbfc

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2742.309 ; gain = 56.027 ; free physical = 1745 ; free virtual = 7939
Constant propagation | Checksum: 1142bfbfc
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 11 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: fdb26133

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2742.309 ; gain = 56.027 ; free physical = 1745 ; free virtual = 7939
Sweep | Checksum: fdb26133
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: fdb26133

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2774.324 ; gain = 88.043 ; free physical = 1745 ; free virtual = 7939
BUFG optimization | Checksum: fdb26133
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: fdb26133

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2774.324 ; gain = 88.043 ; free physical = 1745 ; free virtual = 7939
Shift Register Optimization | Checksum: fdb26133
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: fdb26133

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2774.324 ; gain = 88.043 ; free physical = 1745 ; free virtual = 7939
Post Processing Netlist | Checksum: fdb26133
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: a6fdc8c3

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2774.324 ; gain = 88.043 ; free physical = 1745 ; free virtual = 7939

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.324 ; gain = 0.000 ; free physical = 1745 ; free virtual = 7939
Phase 9.2 Verifying Netlist Connectivity | Checksum: a6fdc8c3

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2774.324 ; gain = 88.043 ; free physical = 1745 ; free virtual = 7939
Phase 9 Finalization | Checksum: a6fdc8c3

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2774.324 ; gain = 88.043 ; free physical = 1745 ; free virtual = 7939
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              11  |                                              0  |
|  Constant propagation         |               0  |              11  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a6fdc8c3

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2774.324 ; gain = 88.043 ; free physical = 1745 ; free virtual = 7939
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.324 ; gain = 0.000 ; free physical = 1745 ; free virtual = 7939

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a6fdc8c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.324 ; gain = 0.000 ; free physical = 1744 ; free virtual = 7939

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a6fdc8c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.324 ; gain = 0.000 ; free physical = 1744 ; free virtual = 7939

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.324 ; gain = 0.000 ; free physical = 1744 ; free virtual = 7939
Ending Netlist Obfuscation Task | Checksum: a6fdc8c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.324 ; gain = 0.000 ; free physical = 1744 ; free virtual = 7939
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1733 ; free virtual = 7928
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1734 ; free virtual = 7929
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4fafd503

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1734 ; free virtual = 7929
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1734 ; free virtual = 7929

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 82ce40eb

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7913

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1736d5204

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7913

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1736d5204

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7913
Phase 1 Placer Initialization | Checksum: 1736d5204

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7913

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1736d5204

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7913

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1736d5204

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7913

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1736d5204

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7913

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: d8ca8d95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7869
Phase 2 Global Placement | Checksum: d8ca8d95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7869

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d8ca8d95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1675 ; free virtual = 7870

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1603273e3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7869

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cea09e4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7869

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cea09e4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7869

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865
Phase 3 Detail Placement | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865
Phase 4.3 Placer Reporting | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ea6f1935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865
Ending Placer Task | Checksum: 82eeea6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7865
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1673 ; free virtual = 7868
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1670 ; free virtual = 7865
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1670 ; free virtual = 7865
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1668 ; free virtual = 7864
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1668 ; free virtual = 7864
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1666 ; free virtual = 7863
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1666 ; free virtual = 7863
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1666 ; free virtual = 7863
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2870.371 ; gain = 0.000 ; free physical = 1666 ; free virtual = 7863
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1668 ; free virtual = 7863
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1667 ; free virtual = 7863
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1659 ; free virtual = 7857
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1659 ; free virtual = 7857
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1659 ; free virtual = 7857
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1659 ; free virtual = 7857
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1659 ; free virtual = 7857
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 1659 ; free virtual = 7857
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 333f1569 ConstDB: 0 ShapeSum: 4fafd503 RouteDB: 0
Post Restoration Checksum: NetGraph: c7798b8f | NumContArr: efbb1383 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 33c86944c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2991.523 ; gain = 56.656 ; free physical = 1518 ; free virtual = 7714

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 33c86944c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3024.523 ; gain = 89.656 ; free physical = 1486 ; free virtual = 7683

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 33c86944c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3024.523 ; gain = 89.656 ; free physical = 1486 ; free virtual = 7683
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1816
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1816
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 227e79ac5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 227e79ac5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2b097c399

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646
Phase 3 Initial Routing | Checksum: 2b097c399

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 33593de18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646
Phase 4 Rip-up And Reroute | Checksum: 33593de18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 33593de18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 33593de18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646
Phase 6 Post Hold Fix | Checksum: 33593de18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7646

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.223745 %
  Global Horizontal Routing Utilization  = 0.243677 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 33593de18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7645

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 33593de18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1449 ; free virtual = 7645

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2df092d19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1448 ; free virtual = 7645
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 22c6e1f06

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1448 ; free virtual = 7645
Ending Routing Task | Checksum: 22c6e1f06

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 126.484 ; free physical = 1448 ; free virtual = 7645

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.352 ; gain = 186.020 ; free physical = 1448 ; free virtual = 7645
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.363 ; gain = 0.000 ; free physical = 1438 ; free virtual = 7636
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3153.363 ; gain = 0.000 ; free physical = 1437 ; free virtual = 7635
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.363 ; gain = 0.000 ; free physical = 1437 ; free virtual = 7635
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3153.363 ; gain = 0.000 ; free physical = 1436 ; free virtual = 7635
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.363 ; gain = 0.000 ; free physical = 1436 ; free virtual = 7635
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.363 ; gain = 0.000 ; free physical = 1436 ; free virtual = 7635
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3153.363 ; gain = 0.000 ; free physical = 1436 ; free virtual = 7635
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:22:41 2024...
[Sat Aug 10 01:22:47 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:37 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3413 ; free virtual = 9607
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3413 ; free virtual = 9606
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
Read PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
Read Physdb Files: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
Restored from archive | CPU: 0.060000 secs | Memory: 2.338760 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9602
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 229 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 229 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_162_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:22:49 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:22:49 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2527417
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1762.805 ; gain = 409.598 ; free physical = 2243 ; free virtual = 8433
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_162_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:109]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:201]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:201]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_19' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:3706]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_19' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:3706]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_162_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:109]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.742 ; gain = 498.535 ; free physical = 2130 ; free virtual = 8321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.555 ; gain = 516.348 ; free physical = 2130 ; free virtual = 8321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.559 ; gain = 524.352 ; free physical = 2129 ; free virtual = 8320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.465 ; gain = 533.258 ; free physical = 2117 ; free virtual = 8309
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 2010 ; free virtual = 8210
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 2004 ; free virtual = 8205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1998 ; free virtual = 8198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   283|
|3     |LUT2   |    80|
|4     |LUT4   |   280|
|5     |LUT5   |   912|
|6     |LUT6   |   494|
|7     |FDRE   |  1944|
|8     |IBUF   |    13|
|9     |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |  4027|
|2     |  compressor2_1_162_12 |compressor2_1_162_12 |  2049|
|3     |    compressor_inst    |compressor           |  2006|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc606_5             |     7|
|7     |      gpc100           |gpc606_5_1           |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc107           |gpc606_5_8           |     7|
|15    |      gpc108           |gpc606_5_9           |     7|
|16    |      gpc109           |gpc606_5_10          |     7|
|17    |      gpc11            |gpc606_5_11          |     7|
|18    |      gpc110           |gpc606_5_12          |     7|
|19    |      gpc111           |gpc606_5_13          |     7|
|20    |      gpc112           |gpc606_5_14          |     7|
|21    |      gpc113           |gpc606_5_15          |     7|
|22    |      gpc114           |gpc606_5_16          |     7|
|23    |      gpc115           |gpc606_5_17          |     7|
|24    |      gpc116           |gpc606_5_18          |     7|
|25    |      gpc117           |gpc606_5_19          |     7|
|26    |      gpc118           |gpc606_5_20          |     7|
|27    |      gpc119           |gpc606_5_21          |     7|
|28    |      gpc12            |gpc606_5_22          |     7|
|29    |      gpc120           |gpc606_5_23          |     7|
|30    |      gpc121           |gpc606_5_24          |     7|
|31    |      gpc122           |gpc606_5_25          |     7|
|32    |      gpc123           |gpc606_5_26          |     7|
|33    |      gpc124           |gpc606_5_27          |     7|
|34    |      gpc125           |gpc606_5_28          |     7|
|35    |      gpc126           |gpc606_5_29          |     7|
|36    |      gpc127           |gpc606_5_30          |     7|
|37    |      gpc128           |gpc606_5_31          |     7|
|38    |      gpc129           |gpc606_5_32          |     7|
|39    |      gpc13            |gpc606_5_33          |     7|
|40    |      gpc130           |gpc606_5_34          |     7|
|41    |      gpc131           |gpc606_5_35          |     7|
|42    |      gpc132           |gpc606_5_36          |     7|
|43    |      gpc133           |gpc606_5_37          |     7|
|44    |      gpc134           |gpc606_5_38          |     7|
|45    |      gpc135           |gpc606_5_39          |     7|
|46    |      gpc136           |gpc606_5_40          |     7|
|47    |      gpc137           |gpc606_5_41          |     7|
|48    |      gpc138           |gpc606_5_42          |     7|
|49    |      gpc139           |gpc606_5_43          |     7|
|50    |      gpc14            |gpc606_5_44          |     7|
|51    |      gpc140           |gpc606_5_45          |     7|
|52    |      gpc141           |gpc606_5_46          |     7|
|53    |      gpc142           |gpc606_5_47          |     7|
|54    |      gpc143           |gpc606_5_48          |     7|
|55    |      gpc144           |gpc606_5_49          |     7|
|56    |      gpc145           |gpc606_5_50          |     7|
|57    |      gpc146           |gpc606_5_51          |     7|
|58    |      gpc15            |gpc606_5_52          |     7|
|59    |      gpc16            |gpc606_5_53          |     7|
|60    |      gpc17            |gpc606_5_54          |     7|
|61    |      gpc18            |gpc606_5_55          |     7|
|62    |      gpc19            |gpc606_5_56          |     7|
|63    |      gpc2             |gpc2135_5_57         |     7|
|64    |      gpc20            |gpc606_5_58          |     7|
|65    |      gpc21            |gpc606_5_59          |     7|
|66    |      gpc22            |gpc606_5_60          |     7|
|67    |      gpc23            |gpc615_5             |     8|
|68    |      gpc24            |gpc615_5_61          |     8|
|69    |      gpc25            |gpc615_5_62          |     8|
|70    |      gpc26            |gpc615_5_63          |     8|
|71    |      gpc27            |gpc615_5_64          |     8|
|72    |      gpc28            |gpc606_5_65          |     7|
|73    |      gpc29            |gpc606_5_66          |     7|
|74    |      gpc3             |gpc2135_5_67         |     7|
|75    |      gpc30            |gpc606_5_68          |     7|
|76    |      gpc31            |gpc606_5_69          |     7|
|77    |      gpc32            |gpc606_5_70          |     7|
|78    |      gpc33            |gpc606_5_71          |     7|
|79    |      gpc331           |gpc1163_5            |     6|
|80    |      gpc332           |gpc1163_5_72         |     6|
|81    |      gpc333           |gpc1163_5_73         |     6|
|82    |      gpc334           |gpc1163_5_74         |     6|
|83    |      gpc335           |gpc1163_5_75         |     6|
|84    |      gpc336           |gpc1163_5_76         |     6|
|85    |      gpc337           |gpc606_5_77          |     7|
|86    |      gpc338           |gpc606_5_78          |     7|
|87    |      gpc339           |gpc606_5_79          |     7|
|88    |      gpc34            |gpc606_5_80          |     7|
|89    |      gpc340           |gpc606_5_81          |     7|
|90    |      gpc341           |gpc606_5_82          |     7|
|91    |      gpc342           |gpc606_5_83          |     7|
|92    |      gpc343           |gpc606_5_84          |     7|
|93    |      gpc344           |gpc615_5_85          |     8|
|94    |      gpc345           |gpc615_5_86          |     8|
|95    |      gpc346           |gpc615_5_87          |     8|
|96    |      gpc347           |gpc615_5_88          |     8|
|97    |      gpc348           |gpc615_5_89          |     8|
|98    |      gpc349           |gpc615_5_90          |     8|
|99    |      gpc35            |gpc606_5_91          |     7|
|100   |      gpc350           |gpc615_5_92          |     8|
|101   |      gpc351           |gpc615_5_93          |     8|
|102   |      gpc352           |gpc615_5_94          |     8|
|103   |      gpc353           |gpc606_5_95          |     7|
|104   |      gpc354           |gpc606_5_96          |     7|
|105   |      gpc355           |gpc606_5_97          |     7|
|106   |      gpc356           |gpc606_5_98          |     7|
|107   |      gpc357           |gpc606_5_99          |     7|
|108   |      gpc358           |gpc606_5_100         |     7|
|109   |      gpc359           |gpc606_5_101         |     7|
|110   |      gpc36            |gpc606_5_102         |     7|
|111   |      gpc360           |gpc606_5_103         |     7|
|112   |      gpc361           |gpc606_5_104         |     7|
|113   |      gpc362           |gpc606_5_105         |     7|
|114   |      gpc363           |gpc606_5_106         |     7|
|115   |      gpc364           |gpc606_5_107         |     7|
|116   |      gpc365           |gpc606_5_108         |     7|
|117   |      gpc366           |gpc606_5_109         |     7|
|118   |      gpc367           |gpc615_5_110         |     8|
|119   |      gpc368           |gpc615_5_111         |     8|
|120   |      gpc369           |gpc615_5_112         |     8|
|121   |      gpc37            |gpc606_5_113         |     7|
|122   |      gpc370           |gpc615_5_114         |     8|
|123   |      gpc371           |gpc615_5_115         |     8|
|124   |      gpc372           |gpc615_5_116         |     8|
|125   |      gpc373           |gpc615_5_117         |     8|
|126   |      gpc374           |gpc615_5_118         |     8|
|127   |      gpc375           |gpc615_5_119         |     8|
|128   |      gpc376           |gpc615_5_120         |     8|
|129   |      gpc377           |gpc615_5_121         |     8|
|130   |      gpc378           |gpc606_5_122         |     7|
|131   |      gpc379           |gpc606_5_123         |     7|
|132   |      gpc38            |gpc606_5_124         |     7|
|133   |      gpc380           |gpc606_5_125         |     7|
|134   |      gpc381           |gpc606_5_126         |     7|
|135   |      gpc382           |gpc606_5_127         |     7|
|136   |      gpc383           |gpc606_5_128         |     7|
|137   |      gpc384           |gpc606_5_129         |     7|
|138   |      gpc385           |gpc606_5_130         |     7|
|139   |      gpc386           |gpc606_5_131         |     7|
|140   |      gpc387           |gpc606_5_132         |     7|
|141   |      gpc388           |gpc606_5_133         |     7|
|142   |      gpc389           |gpc606_5_134         |     7|
|143   |      gpc39            |gpc606_5_135         |     7|
|144   |      gpc390           |gpc615_5_136         |     8|
|145   |      gpc391           |gpc615_5_137         |     8|
|146   |      gpc392           |gpc615_5_138         |     8|
|147   |      gpc393           |gpc615_5_139         |     8|
|148   |      gpc394           |gpc1163_5_140        |     6|
|149   |      gpc395           |gpc615_5_141         |     8|
|150   |      gpc396           |gpc615_5_142         |     8|
|151   |      gpc4             |gpc606_5_143         |     7|
|152   |      gpc40            |gpc606_5_144         |     7|
|153   |      gpc41            |gpc606_5_145         |     7|
|154   |      gpc42            |gpc606_5_146         |     7|
|155   |      gpc43            |gpc606_5_147         |     7|
|156   |      gpc44            |gpc606_5_148         |     7|
|157   |      gpc45            |gpc606_5_149         |     7|
|158   |      gpc46            |gpc606_5_150         |     7|
|159   |      gpc47            |gpc606_5_151         |     7|
|160   |      gpc48            |gpc606_5_152         |     7|
|161   |      gpc49            |gpc606_5_153         |     7|
|162   |      gpc5             |gpc606_5_154         |     7|
|163   |      gpc50            |gpc606_5_155         |     7|
|164   |      gpc51            |gpc606_5_156         |     7|
|165   |      gpc52            |gpc615_5_157         |     8|
|166   |      gpc53            |gpc606_5_158         |     7|
|167   |      gpc532           |gpc1163_5_159        |     6|
|168   |      gpc533           |gpc606_5_160         |     7|
|169   |      gpc534           |gpc1406_5            |     8|
|170   |      gpc535           |gpc615_5_161         |     8|
|171   |      gpc536           |gpc615_5_162         |     8|
|172   |      gpc537           |gpc615_5_163         |     8|
|173   |      gpc538           |gpc615_5_164         |     8|
|174   |      gpc539           |gpc615_5_165         |     8|
|175   |      gpc54            |gpc606_5_166         |     7|
|176   |      gpc540           |gpc606_5_167         |     7|
|177   |      gpc541           |gpc606_5_168         |     7|
|178   |      gpc542           |gpc606_5_169         |     7|
|179   |      gpc543           |gpc615_5_170         |     8|
|180   |      gpc544           |gpc615_5_171         |     8|
|181   |      gpc545           |gpc606_5_172         |     7|
|182   |      gpc546           |gpc606_5_173         |     7|
|183   |      gpc547           |gpc615_5_174         |     8|
|184   |      gpc548           |gpc615_5_175         |     8|
|185   |      gpc549           |gpc1343_5            |     7|
|186   |      gpc55            |gpc606_5_176         |     7|
|187   |      gpc550           |gpc1343_5_177        |     7|
|188   |      gpc551           |gpc615_5_178         |     8|
|189   |      gpc552           |gpc615_5_179         |     8|
|190   |      gpc553           |gpc615_5_180         |     8|
|191   |      gpc554           |gpc615_5_181         |     8|
|192   |      gpc555           |gpc606_5_182         |     7|
|193   |      gpc556           |gpc606_5_183         |     7|
|194   |      gpc557           |gpc606_5_184         |     7|
|195   |      gpc558           |gpc615_5_185         |     8|
|196   |      gpc559           |gpc615_5_186         |     8|
|197   |      gpc56            |gpc606_5_187         |     7|
|198   |      gpc560           |gpc615_5_188         |     8|
|199   |      gpc561           |gpc615_5_189         |     8|
|200   |      gpc562           |gpc615_5_190         |     8|
|201   |      gpc563           |gpc615_5_191         |     8|
|202   |      gpc564           |gpc606_5_192         |     7|
|203   |      gpc57            |gpc606_5_193         |     7|
|204   |      gpc58            |gpc606_5_194         |     7|
|205   |      gpc59            |gpc606_5_195         |     7|
|206   |      gpc6             |gpc606_5_196         |     7|
|207   |      gpc60            |gpc606_5_197         |     7|
|208   |      gpc61            |gpc606_5_198         |     7|
|209   |      gpc62            |gpc606_5_199         |     7|
|210   |      gpc63            |gpc606_5_200         |     7|
|211   |      gpc638           |gpc606_5_201         |     7|
|212   |      gpc639           |gpc606_5_202         |     7|
|213   |      gpc64            |gpc606_5_203         |     7|
|214   |      gpc640           |gpc606_5_204         |     7|
|215   |      gpc641           |gpc606_5_205         |     7|
|216   |      gpc642           |gpc606_5_206         |     7|
|217   |      gpc643           |gpc606_5_207         |     7|
|218   |      gpc644           |gpc606_5_208         |     7|
|219   |      gpc645           |gpc606_5_209         |     7|
|220   |      gpc646           |gpc606_5_210         |     7|
|221   |      gpc647           |gpc2135_5_211        |     7|
|222   |      gpc648           |gpc2135_5_212        |     7|
|223   |      gpc649           |gpc606_5_213         |     7|
|224   |      gpc65            |gpc606_5_214         |     7|
|225   |      gpc650           |gpc606_5_215         |     7|
|226   |      gpc651           |gpc1325_5            |     9|
|227   |      gpc652           |gpc606_5_216         |     7|
|228   |      gpc653           |gpc615_5_217         |     8|
|229   |      gpc654           |gpc606_5_218         |     7|
|230   |      gpc66            |gpc606_5_219         |     7|
|231   |      gpc67            |gpc606_5_220         |     7|
|232   |      gpc68            |gpc606_5_221         |     7|
|233   |      gpc69            |gpc606_5_222         |     7|
|234   |      gpc693           |gpc606_5_223         |     7|
|235   |      gpc694           |gpc1325_5_224        |     9|
|236   |      gpc695           |gpc606_5_225         |     7|
|237   |      gpc696           |gpc615_5_226         |     8|
|238   |      gpc697           |gpc615_5_227         |     8|
|239   |      gpc698           |gpc606_5_228         |     7|
|240   |      gpc699           |gpc1406_5_229        |     8|
|241   |      gpc7             |gpc606_5_230         |     7|
|242   |      gpc70            |gpc606_5_231         |     7|
|243   |      gpc700           |gpc2135_5_232        |     7|
|244   |      gpc701           |gpc1406_5_233        |     8|
|245   |      gpc71            |gpc606_5_234         |     7|
|246   |      gpc72            |gpc606_5_235         |     7|
|247   |      gpc722           |gpc215_4             |     7|
|248   |      gpc723           |gpc615_5_236         |     8|
|249   |      gpc724           |gpc623_5             |     8|
|250   |      gpc725           |gpc2135_5_237        |     7|
|251   |      gpc726           |gpc615_5_238         |     8|
|252   |      gpc727           |gpc1325_5_239        |     9|
|253   |      gpc73            |gpc606_5_240         |     7|
|254   |      gpc74            |gpc606_5_241         |     7|
|255   |      gpc75            |gpc606_5_242         |     7|
|256   |      gpc76            |gpc606_5_243         |     7|
|257   |      gpc77            |gpc606_5_244         |     7|
|258   |      gpc78            |gpc606_5_245         |     7|
|259   |      gpc79            |gpc606_5_246         |     7|
|260   |      gpc8             |gpc606_5_247         |     7|
|261   |      gpc80            |gpc606_5_248         |     7|
|262   |      gpc81            |gpc606_5_249         |     7|
|263   |      gpc82            |gpc606_5_250         |     7|
|264   |      gpc83            |gpc606_5_251         |     7|
|265   |      gpc84            |gpc606_5_252         |     7|
|266   |      gpc85            |gpc606_5_253         |     7|
|267   |      gpc86            |gpc606_5_254         |     7|
|268   |      gpc87            |gpc606_5_255         |     7|
|269   |      gpc88            |gpc606_5_256         |     7|
|270   |      gpc89            |gpc606_5_257         |     7|
|271   |      gpc9             |gpc606_5_258         |     7|
|272   |      gpc90            |gpc606_5_259         |     7|
|273   |      gpc91            |gpc606_5_260         |     7|
|274   |      gpc92            |gpc615_5_261         |     8|
|275   |      gpc93            |gpc615_5_262         |     8|
|276   |      gpc94            |gpc606_5_263         |     7|
|277   |      gpc95            |gpc606_5_264         |     7|
|278   |      gpc96            |gpc606_5_265         |     7|
|279   |      gpc97            |gpc606_5_266         |     7|
|280   |      gpc98            |gpc606_5_267         |     7|
|281   |      gpc99            |gpc606_5_268         |     7|
|282   |    rowadder2_1inst    |rowadder2_1_19       |    43|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.934 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.941 ; gain = 642.727 ; free physical = 1997 ; free virtual = 8197
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2003.871 ; gain = 0.000 ; free physical = 2279 ; free virtual = 8479
INFO: [Netlist 29-17] Analyzing 777 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.523 ; gain = 0.000 ; free physical = 2193 ; free virtual = 8393
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 494 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 494 instances

Synth Design complete | Checksum: 34632494
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2148.559 ; gain = 802.289 ; free physical = 2192 ; free virtual = 8393
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1294.641; main = 1294.641; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2148.527; main = 2148.527; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.535 ; gain = 0.000 ; free physical = 2192 ; free virtual = 8393
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:23:06 2024...
[Sat Aug 10 01:23:09 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3407 ; free virtual = 9598
[Sat Aug 10 01:23:09 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:23:09 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1691.719 ; gain = 0.000 ; free physical = 2640 ; free virtual = 8824
INFO: [Netlist 29-17] Analyzing 777 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.469 ; gain = 1.000 ; free physical = 2550 ; free virtual = 8733
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.469 ; gain = 0.000 ; free physical = 2550 ; free virtual = 8733
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 494 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 494 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1883.062 ; gain = 116.559 ; free physical = 2521 ; free virtual = 8705

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12cae5301

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2386.852 ; gain = 503.789 ; free physical = 2110 ; free virtual = 8293

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 12cae5301

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.656 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7990

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12cae5301

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.656 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7990
Phase 1 Initialization | Checksum: 12cae5301

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.656 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7990

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12cae5301

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.656 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7990

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12cae5301

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.656 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7990
Phase 2 Timer Update And Timing Data Collection | Checksum: 12cae5301

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.656 ; gain = 0.000 ; free physical = 1807 ; free virtual = 7990

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11c941a64

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2746.684 ; gain = 56.027 ; free physical = 1806 ; free virtual = 7989
Retarget | Checksum: 11c941a64
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 10 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f4c95609

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2746.684 ; gain = 56.027 ; free physical = 1806 ; free virtual = 7989
Constant propagation | Checksum: f4c95609
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 503a7eae

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2746.684 ; gain = 56.027 ; free physical = 1805 ; free virtual = 7989
Sweep | Checksum: 503a7eae
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 503a7eae

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2778.699 ; gain = 88.043 ; free physical = 1805 ; free virtual = 7989
BUFG optimization | Checksum: 503a7eae
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 503a7eae

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2778.699 ; gain = 88.043 ; free physical = 1805 ; free virtual = 7989
Shift Register Optimization | Checksum: 503a7eae
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 503a7eae

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2778.699 ; gain = 88.043 ; free physical = 1805 ; free virtual = 7989
Post Processing Netlist | Checksum: 503a7eae
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: d2b201b1

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2778.699 ; gain = 88.043 ; free physical = 1805 ; free virtual = 7989

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 1805 ; free virtual = 7989
Phase 9.2 Verifying Netlist Connectivity | Checksum: d2b201b1

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2778.699 ; gain = 88.043 ; free physical = 1805 ; free virtual = 7989
Phase 9 Finalization | Checksum: d2b201b1

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2778.699 ; gain = 88.043 ; free physical = 1805 ; free virtual = 7989
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              10  |                                              0  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d2b201b1

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2778.699 ; gain = 88.043 ; free physical = 1805 ; free virtual = 7989
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 1805 ; free virtual = 7989

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d2b201b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 1805 ; free virtual = 7988

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d2b201b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 1805 ; free virtual = 7988

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 1805 ; free virtual = 7988
Ending Netlist Obfuscation Task | Checksum: d2b201b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.699 ; gain = 0.000 ; free physical = 1805 ; free virtual = 7988
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2866.742 ; gain = 0.000 ; free physical = 1784 ; free virtual = 7968
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1774 ; free virtual = 7963
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 807ba014

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1774 ; free virtual = 7963
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1774 ; free virtual = 7963

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e911de62

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1758 ; free virtual = 7947

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eede03d9

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1756 ; free virtual = 7946

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eede03d9

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1756 ; free virtual = 7946
Phase 1 Placer Initialization | Checksum: eede03d9

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1756 ; free virtual = 7945

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eede03d9

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1755 ; free virtual = 7945

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: eede03d9

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1755 ; free virtual = 7945

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: eede03d9

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1755 ; free virtual = 7945

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1b77de7a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1712 ; free virtual = 7901
Phase 2 Global Placement | Checksum: 1b77de7a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1712 ; free virtual = 7902

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b77de7a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1712 ; free virtual = 7902

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1496869f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1712 ; free virtual = 7902

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16dac4c96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1712 ; free virtual = 7902

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16dac4c96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1712 ; free virtual = 7902

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7892

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7892

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7892
Phase 3 Detail Placement | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7892

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7892

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7892

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7892
Phase 4.3 Placer Reporting | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1707 ; free virtual = 7891

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1707 ; free virtual = 7891

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1707 ; free virtual = 7891
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e7015919

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1707 ; free virtual = 7891
Ending Placer Task | Checksum: 16b8bf766

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1707 ; free virtual = 7891
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1709 ; free virtual = 7894
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1705 ; free virtual = 7890
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1710 ; free virtual = 7895
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1700 ; free virtual = 7888
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1700 ; free virtual = 7888
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1700 ; free virtual = 7887
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1699 ; free virtual = 7887
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1699 ; free virtual = 7888
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2874.746 ; gain = 0.000 ; free physical = 1699 ; free virtual = 7888
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2876.738 ; gain = 0.000 ; free physical = 1697 ; free virtual = 7883
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.445 ; gain = 2.707 ; free physical = 1702 ; free virtual = 7888
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2879.445 ; gain = 2.707 ; free physical = 1689 ; free virtual = 7877
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.445 ; gain = 0.000 ; free physical = 1689 ; free virtual = 7877
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.445 ; gain = 0.000 ; free physical = 1688 ; free virtual = 7876
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.445 ; gain = 0.000 ; free physical = 1688 ; free virtual = 7876
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.445 ; gain = 0.000 ; free physical = 1687 ; free virtual = 7876
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2879.445 ; gain = 2.707 ; free physical = 1687 ; free virtual = 7876
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eb105752 ConstDB: 0 ShapeSum: 807ba014 RouteDB: 0
Post Restoration Checksum: NetGraph: 63849033 | NumContArr: 97a0d6d6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 280775c43

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3002.867 ; gain = 62.656 ; free physical = 1549 ; free virtual = 7735

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 280775c43

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3034.867 ; gain = 94.656 ; free physical = 1516 ; free virtual = 7703

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 280775c43

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3034.867 ; gain = 94.656 ; free physical = 1516 ; free virtual = 7703
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3369
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3369
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30296033e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1479 ; free virtual = 7665

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 30296033e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1479 ; free virtual = 7665

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2b0e039bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665
Phase 3 Initial Routing | Checksum: 2b0e039bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 3465bd4d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665
Phase 4 Rip-up And Reroute | Checksum: 3465bd4d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 3465bd4d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 3465bd4d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665
Phase 6 Post Hold Fix | Checksum: 3465bd4d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.360317 %
  Global Horizontal Routing Utilization  = 0.517619 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 3465bd4d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1478 ; free virtual = 7665

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3465bd4d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1477 ; free virtual = 7663

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29eb9c3ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1476 ; free virtual = 7663
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 17138c82c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1476 ; free virtual = 7662
Ending Routing Task | Checksum: 17138c82c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3072.695 ; gain = 132.484 ; free physical = 1476 ; free virtual = 7662

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3072.695 ; gain = 193.250 ; free physical = 1476 ; free virtual = 7662
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 1461 ; free virtual = 7650
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 1465 ; free virtual = 7657
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 1465 ; free virtual = 7657
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 1464 ; free virtual = 7656
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 1464 ; free virtual = 7657
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 1463 ; free virtual = 7657
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3159.672 ; gain = 0.000 ; free physical = 1463 ; free virtual = 7657
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:23:41 2024...
[Sat Aug 10 01:23:47 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:38 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3449 ; free virtual = 9639
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3443 ; free virtual = 9637
INFO: [Netlist 29-17] Analyzing 777 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
Read PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
Read Physdb Files: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
Restored from archive | CPU: 0.100000 secs | Memory: 4.428268 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3439 ; free virtual = 9634
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 494 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 494 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_486_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:23:50 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:23:50 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2546210
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.250 ; gain = 407.629 ; free physical = 2295 ; free virtual = 8480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_486_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:251]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:448]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:448]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_41' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:23006]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_41' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:23006]
WARNING: [Synth 8-689] width (41) of port connection 'dst0' does not match port width (42) of module 'rowadder2_1_41' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:445]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_486_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:251]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1932.188 ; gain = 576.566 ; free physical = 2098 ; free virtual = 8290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1932.188 ; gain = 576.566 ; free physical = 2098 ; free virtual = 8290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1940.191 ; gain = 584.570 ; free physical = 2098 ; free virtual = 8290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.168 ; gain = 595.547 ; free physical = 2098 ; free virtual = 8288
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              486 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2046.848 ; gain = 691.227 ; free physical = 1986 ; free virtual = 8186
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2064.660 ; gain = 709.039 ; free physical = 1983 ; free virtual = 8183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1962 ; free virtual = 8167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1961 ; free virtual = 8161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1961 ; free virtual = 8161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1960 ; free virtual = 8160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1960 ; free virtual = 8160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1960 ; free virtual = 8160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1960 ; free virtual = 8160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  2265|
|3     |LUT1   |   126|
|4     |LUT2   |   336|
|5     |LUT4   |  3584|
|6     |LUT5   |  6628|
|7     |LUT6   |  3705|
|8     |FDRE   | 15552|
|9     |IBUF   |    33|
|10    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 32271|
|2     |  compressor2_1_486_32 |compressor2_1_486_32 | 16644|
|3     |    compressor_inst    |compressor           | 16551|
|4     |      gpc0             |gpc1343_5            |     7|
|5     |      gpc1             |gpc117_4             |     6|
|6     |      gpc10            |gpc117_4_0           |     6|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc1000          |gpc615_5             |     8|
|9     |      gpc1001          |gpc615_5_1           |     8|
|10    |      gpc1002          |gpc615_5_2           |     8|
|11    |      gpc1003          |gpc615_5_3           |     8|
|12    |      gpc1004          |gpc615_5_4           |     8|
|13    |      gpc1005          |gpc615_5_5           |     8|
|14    |      gpc1006          |gpc615_5_6           |     8|
|15    |      gpc1007          |gpc615_5_7           |     8|
|16    |      gpc1008          |gpc615_5_8           |     8|
|17    |      gpc1009          |gpc615_5_9           |     8|
|18    |      gpc101           |gpc606_5_10          |     7|
|19    |      gpc1010          |gpc615_5_11          |     8|
|20    |      gpc1011          |gpc615_5_12          |     8|
|21    |      gpc1012          |gpc615_5_13          |     8|
|22    |      gpc1013          |gpc615_5_14          |     8|
|23    |      gpc1014          |gpc615_5_15          |     8|
|24    |      gpc1015          |gpc615_5_16          |     8|
|25    |      gpc1016          |gpc615_5_17          |     8|
|26    |      gpc1017          |gpc615_5_18          |     8|
|27    |      gpc1018          |gpc615_5_19          |     8|
|28    |      gpc1019          |gpc615_5_20          |     8|
|29    |      gpc102           |gpc606_5_21          |     7|
|30    |      gpc1020          |gpc615_5_22          |     8|
|31    |      gpc1021          |gpc615_5_23          |     8|
|32    |      gpc1022          |gpc615_5_24          |     8|
|33    |      gpc1023          |gpc615_5_25          |     8|
|34    |      gpc1024          |gpc615_5_26          |     8|
|35    |      gpc1025          |gpc615_5_27          |     8|
|36    |      gpc1026          |gpc615_5_28          |     8|
|37    |      gpc1027          |gpc615_5_29          |     8|
|38    |      gpc1028          |gpc615_5_30          |     8|
|39    |      gpc1029          |gpc615_5_31          |     8|
|40    |      gpc103           |gpc606_5_32          |     7|
|41    |      gpc1030          |gpc615_5_33          |     8|
|42    |      gpc1031          |gpc615_5_34          |     8|
|43    |      gpc1032          |gpc615_5_35          |     8|
|44    |      gpc1033          |gpc615_5_36          |     8|
|45    |      gpc1034          |gpc615_5_37          |     8|
|46    |      gpc1035          |gpc615_5_38          |     8|
|47    |      gpc1036          |gpc615_5_39          |     8|
|48    |      gpc1037          |gpc615_5_40          |     8|
|49    |      gpc1038          |gpc615_5_41          |     8|
|50    |      gpc1039          |gpc615_5_42          |     8|
|51    |      gpc104           |gpc606_5_43          |     7|
|52    |      gpc1040          |gpc615_5_44          |     8|
|53    |      gpc1041          |gpc615_5_45          |     8|
|54    |      gpc1042          |gpc615_5_46          |     8|
|55    |      gpc1043          |gpc615_5_47          |     8|
|56    |      gpc1044          |gpc615_5_48          |     8|
|57    |      gpc1045          |gpc615_5_49          |     8|
|58    |      gpc1046          |gpc615_5_50          |     8|
|59    |      gpc1047          |gpc615_5_51          |     8|
|60    |      gpc1048          |gpc615_5_52          |     8|
|61    |      gpc1049          |gpc615_5_53          |     8|
|62    |      gpc105           |gpc606_5_54          |     7|
|63    |      gpc1050          |gpc606_5_55          |     7|
|64    |      gpc1051          |gpc606_5_56          |     7|
|65    |      gpc1052          |gpc615_5_57          |     8|
|66    |      gpc1053          |gpc615_5_58          |     8|
|67    |      gpc1054          |gpc615_5_59          |     8|
|68    |      gpc1055          |gpc606_5_60          |     7|
|69    |      gpc1056          |gpc606_5_61          |     7|
|70    |      gpc1057          |gpc606_5_62          |     7|
|71    |      gpc1058          |gpc606_5_63          |     7|
|72    |      gpc1059          |gpc606_5_64          |     7|
|73    |      gpc106           |gpc606_5_65          |     7|
|74    |      gpc1060          |gpc606_5_66          |     7|
|75    |      gpc1061          |gpc606_5_67          |     7|
|76    |      gpc1062          |gpc606_5_68          |     7|
|77    |      gpc1063          |gpc606_5_69          |     7|
|78    |      gpc1064          |gpc606_5_70          |     7|
|79    |      gpc1065          |gpc606_5_71          |     7|
|80    |      gpc1066          |gpc606_5_72          |     7|
|81    |      gpc1067          |gpc606_5_73          |     7|
|82    |      gpc1068          |gpc606_5_74          |     7|
|83    |      gpc1069          |gpc606_5_75          |     7|
|84    |      gpc107           |gpc606_5_76          |     7|
|85    |      gpc1070          |gpc606_5_77          |     7|
|86    |      gpc1071          |gpc606_5_78          |     7|
|87    |      gpc1072          |gpc606_5_79          |     7|
|88    |      gpc1073          |gpc606_5_80          |     7|
|89    |      gpc1074          |gpc606_5_81          |     7|
|90    |      gpc1075          |gpc606_5_82          |     7|
|91    |      gpc1076          |gpc606_5_83          |     7|
|92    |      gpc1077          |gpc606_5_84          |     7|
|93    |      gpc1078          |gpc606_5_85          |     7|
|94    |      gpc1079          |gpc606_5_86          |     7|
|95    |      gpc108           |gpc606_5_87          |     7|
|96    |      gpc1080          |gpc606_5_88          |     7|
|97    |      gpc1081          |gpc606_5_89          |     7|
|98    |      gpc1082          |gpc606_5_90          |     7|
|99    |      gpc1083          |gpc606_5_91          |     7|
|100   |      gpc1084          |gpc606_5_92          |     7|
|101   |      gpc1085          |gpc606_5_93          |     7|
|102   |      gpc1086          |gpc606_5_94          |     7|
|103   |      gpc1087          |gpc606_5_95          |     7|
|104   |      gpc1088          |gpc606_5_96          |     7|
|105   |      gpc1089          |gpc606_5_97          |     7|
|106   |      gpc109           |gpc606_5_98          |     7|
|107   |      gpc1090          |gpc606_5_99          |     7|
|108   |      gpc1091          |gpc606_5_100         |     7|
|109   |      gpc1092          |gpc606_5_101         |     7|
|110   |      gpc1093          |gpc606_5_102         |     7|
|111   |      gpc1094          |gpc606_5_103         |     7|
|112   |      gpc1095          |gpc606_5_104         |     7|
|113   |      gpc1096          |gpc606_5_105         |     7|
|114   |      gpc1097          |gpc606_5_106         |     7|
|115   |      gpc1098          |gpc606_5_107         |     7|
|116   |      gpc1099          |gpc606_5_108         |     7|
|117   |      gpc11            |gpc117_4_109         |     6|
|118   |      gpc110           |gpc606_5_110         |     7|
|119   |      gpc1100          |gpc606_5_111         |     7|
|120   |      gpc1101          |gpc606_5_112         |     7|
|121   |      gpc1102          |gpc606_5_113         |     7|
|122   |      gpc1103          |gpc606_5_114         |     7|
|123   |      gpc1104          |gpc606_5_115         |     7|
|124   |      gpc1105          |gpc606_5_116         |     7|
|125   |      gpc1106          |gpc606_5_117         |     7|
|126   |      gpc1107          |gpc606_5_118         |     7|
|127   |      gpc1108          |gpc606_5_119         |     7|
|128   |      gpc1109          |gpc606_5_120         |     7|
|129   |      gpc111           |gpc606_5_121         |     7|
|130   |      gpc1110          |gpc606_5_122         |     7|
|131   |      gpc1111          |gpc606_5_123         |     7|
|132   |      gpc1112          |gpc606_5_124         |     7|
|133   |      gpc1113          |gpc606_5_125         |     7|
|134   |      gpc1114          |gpc606_5_126         |     7|
|135   |      gpc1115          |gpc606_5_127         |     7|
|136   |      gpc1116          |gpc606_5_128         |     7|
|137   |      gpc1117          |gpc606_5_129         |     7|
|138   |      gpc1118          |gpc606_5_130         |     7|
|139   |      gpc1119          |gpc606_5_131         |     7|
|140   |      gpc112           |gpc606_5_132         |     7|
|141   |      gpc1120          |gpc606_5_133         |     7|
|142   |      gpc1121          |gpc606_5_134         |     7|
|143   |      gpc1122          |gpc606_5_135         |     7|
|144   |      gpc1123          |gpc606_5_136         |     7|
|145   |      gpc1124          |gpc606_5_137         |     7|
|146   |      gpc1125          |gpc606_5_138         |     7|
|147   |      gpc1126          |gpc606_5_139         |     7|
|148   |      gpc1127          |gpc606_5_140         |     7|
|149   |      gpc1128          |gpc606_5_141         |     7|
|150   |      gpc1129          |gpc606_5_142         |     7|
|151   |      gpc113           |gpc606_5_143         |     7|
|152   |      gpc1130          |gpc606_5_144         |     7|
|153   |      gpc1131          |gpc606_5_145         |     7|
|154   |      gpc1132          |gpc606_5_146         |     7|
|155   |      gpc1133          |gpc606_5_147         |     7|
|156   |      gpc1134          |gpc606_5_148         |     7|
|157   |      gpc1135          |gpc606_5_149         |     7|
|158   |      gpc1136          |gpc606_5_150         |     7|
|159   |      gpc1137          |gpc606_5_151         |     7|
|160   |      gpc1138          |gpc606_5_152         |     7|
|161   |      gpc1139          |gpc606_5_153         |     7|
|162   |      gpc114           |gpc606_5_154         |     7|
|163   |      gpc1140          |gpc606_5_155         |     7|
|164   |      gpc1141          |gpc606_5_156         |     7|
|165   |      gpc1142          |gpc606_5_157         |     7|
|166   |      gpc1143          |gpc606_5_158         |     7|
|167   |      gpc1144          |gpc606_5_159         |     7|
|168   |      gpc1145          |gpc606_5_160         |     7|
|169   |      gpc1146          |gpc606_5_161         |     7|
|170   |      gpc1147          |gpc606_5_162         |     7|
|171   |      gpc1148          |gpc606_5_163         |     7|
|172   |      gpc1149          |gpc606_5_164         |     7|
|173   |      gpc115           |gpc606_5_165         |     7|
|174   |      gpc1150          |gpc606_5_166         |     7|
|175   |      gpc1151          |gpc606_5_167         |     7|
|176   |      gpc1152          |gpc606_5_168         |     7|
|177   |      gpc1153          |gpc606_5_169         |     7|
|178   |      gpc1154          |gpc606_5_170         |     7|
|179   |      gpc1155          |gpc606_5_171         |     7|
|180   |      gpc1156          |gpc615_5_172         |     8|
|181   |      gpc1157          |gpc615_5_173         |     8|
|182   |      gpc1158          |gpc615_5_174         |     8|
|183   |      gpc1159          |gpc615_5_175         |     8|
|184   |      gpc116           |gpc606_5_176         |     7|
|185   |      gpc1160          |gpc615_5_177         |     8|
|186   |      gpc1161          |gpc615_5_178         |     8|
|187   |      gpc1162          |gpc615_5_179         |     8|
|188   |      gpc1163          |gpc615_5_180         |     8|
|189   |      gpc1164          |gpc615_5_181         |     8|
|190   |      gpc1165          |gpc615_5_182         |     8|
|191   |      gpc1166          |gpc615_5_183         |     8|
|192   |      gpc1167          |gpc615_5_184         |     8|
|193   |      gpc1168          |gpc615_5_185         |     8|
|194   |      gpc1169          |gpc615_5_186         |     8|
|195   |      gpc117           |gpc606_5_187         |     7|
|196   |      gpc1170          |gpc615_5_188         |     8|
|197   |      gpc1171          |gpc615_5_189         |     8|
|198   |      gpc1172          |gpc615_5_190         |     8|
|199   |      gpc1173          |gpc615_5_191         |     8|
|200   |      gpc1174          |gpc615_5_192         |     8|
|201   |      gpc1175          |gpc615_5_193         |     8|
|202   |      gpc1176          |gpc615_5_194         |     8|
|203   |      gpc1177          |gpc615_5_195         |     8|
|204   |      gpc1178          |gpc615_5_196         |     8|
|205   |      gpc1179          |gpc615_5_197         |     8|
|206   |      gpc118           |gpc606_5_198         |     7|
|207   |      gpc1180          |gpc615_5_199         |     8|
|208   |      gpc1181          |gpc615_5_200         |     8|
|209   |      gpc1182          |gpc615_5_201         |     8|
|210   |      gpc1183          |gpc615_5_202         |     8|
|211   |      gpc1184          |gpc615_5_203         |     8|
|212   |      gpc1185          |gpc615_5_204         |     8|
|213   |      gpc1186          |gpc615_5_205         |     8|
|214   |      gpc1187          |gpc615_5_206         |     8|
|215   |      gpc1188          |gpc615_5_207         |     8|
|216   |      gpc1189          |gpc615_5_208         |     8|
|217   |      gpc119           |gpc606_5_209         |     7|
|218   |      gpc1190          |gpc615_5_210         |     8|
|219   |      gpc1191          |gpc615_5_211         |     8|
|220   |      gpc1192          |gpc615_5_212         |     8|
|221   |      gpc1193          |gpc615_5_213         |     8|
|222   |      gpc1194          |gpc615_5_214         |     8|
|223   |      gpc1195          |gpc615_5_215         |     8|
|224   |      gpc1196          |gpc615_5_216         |     8|
|225   |      gpc1197          |gpc615_5_217         |     8|
|226   |      gpc1198          |gpc615_5_218         |     8|
|227   |      gpc1199          |gpc615_5_219         |     8|
|228   |      gpc12            |gpc117_4_220         |     6|
|229   |      gpc120           |gpc606_5_221         |     7|
|230   |      gpc1200          |gpc615_5_222         |     8|
|231   |      gpc1201          |gpc615_5_223         |     8|
|232   |      gpc1202          |gpc615_5_224         |     8|
|233   |      gpc1203          |gpc615_5_225         |     8|
|234   |      gpc1204          |gpc615_5_226         |     8|
|235   |      gpc1205          |gpc615_5_227         |     8|
|236   |      gpc1206          |gpc615_5_228         |     8|
|237   |      gpc1207          |gpc615_5_229         |     8|
|238   |      gpc1208          |gpc615_5_230         |     8|
|239   |      gpc1209          |gpc615_5_231         |     8|
|240   |      gpc121           |gpc606_5_232         |     7|
|241   |      gpc1210          |gpc615_5_233         |     8|
|242   |      gpc1211          |gpc615_5_234         |     8|
|243   |      gpc1212          |gpc615_5_235         |     8|
|244   |      gpc1213          |gpc615_5_236         |     8|
|245   |      gpc1214          |gpc615_5_237         |     8|
|246   |      gpc1215          |gpc615_5_238         |     8|
|247   |      gpc122           |gpc606_5_239         |     7|
|248   |      gpc123           |gpc606_5_240         |     7|
|249   |      gpc124           |gpc606_5_241         |     7|
|250   |      gpc125           |gpc606_5_242         |     7|
|251   |      gpc126           |gpc606_5_243         |     7|
|252   |      gpc127           |gpc606_5_244         |     7|
|253   |      gpc128           |gpc606_5_245         |     7|
|254   |      gpc129           |gpc606_5_246         |     7|
|255   |      gpc13            |gpc117_4_247         |     6|
|256   |      gpc130           |gpc606_5_248         |     7|
|257   |      gpc131           |gpc606_5_249         |     7|
|258   |      gpc132           |gpc606_5_250         |     7|
|259   |      gpc133           |gpc606_5_251         |     7|
|260   |      gpc134           |gpc606_5_252         |     7|
|261   |      gpc135           |gpc606_5_253         |     7|
|262   |      gpc136           |gpc606_5_254         |     7|
|263   |      gpc137           |gpc606_5_255         |     7|
|264   |      gpc138           |gpc606_5_256         |     7|
|265   |      gpc139           |gpc606_5_257         |     7|
|266   |      gpc14            |gpc117_4_258         |     6|
|267   |      gpc140           |gpc606_5_259         |     7|
|268   |      gpc141           |gpc606_5_260         |     7|
|269   |      gpc142           |gpc606_5_261         |     7|
|270   |      gpc143           |gpc606_5_262         |     7|
|271   |      gpc144           |gpc606_5_263         |     7|
|272   |      gpc145           |gpc606_5_264         |     7|
|273   |      gpc146           |gpc606_5_265         |     7|
|274   |      gpc147           |gpc606_5_266         |     7|
|275   |      gpc148           |gpc606_5_267         |     7|
|276   |      gpc149           |gpc606_5_268         |     7|
|277   |      gpc15            |gpc117_4_269         |     6|
|278   |      gpc150           |gpc606_5_270         |     7|
|279   |      gpc151           |gpc606_5_271         |     7|
|280   |      gpc152           |gpc615_5_272         |     8|
|281   |      gpc153           |gpc615_5_273         |     8|
|282   |      gpc154           |gpc615_5_274         |     8|
|283   |      gpc155           |gpc615_5_275         |     8|
|284   |      gpc156           |gpc615_5_276         |     8|
|285   |      gpc157           |gpc615_5_277         |     8|
|286   |      gpc158           |gpc615_5_278         |     8|
|287   |      gpc159           |gpc615_5_279         |     8|
|288   |      gpc16            |gpc117_4_280         |     6|
|289   |      gpc160           |gpc615_5_281         |     8|
|290   |      gpc161           |gpc615_5_282         |     8|
|291   |      gpc162           |gpc615_5_283         |     8|
|292   |      gpc163           |gpc615_5_284         |     8|
|293   |      gpc164           |gpc615_5_285         |     8|
|294   |      gpc165           |gpc615_5_286         |     8|
|295   |      gpc166           |gpc615_5_287         |     8|
|296   |      gpc167           |gpc615_5_288         |     8|
|297   |      gpc168           |gpc615_5_289         |     8|
|298   |      gpc169           |gpc615_5_290         |     8|
|299   |      gpc17            |gpc1163_5            |     6|
|300   |      gpc170           |gpc615_5_291         |     8|
|301   |      gpc171           |gpc615_5_292         |     8|
|302   |      gpc172           |gpc615_5_293         |     8|
|303   |      gpc173           |gpc615_5_294         |     8|
|304   |      gpc174           |gpc615_5_295         |     8|
|305   |      gpc175           |gpc615_5_296         |     8|
|306   |      gpc176           |gpc615_5_297         |     8|
|307   |      gpc177           |gpc615_5_298         |     8|
|308   |      gpc178           |gpc615_5_299         |     8|
|309   |      gpc179           |gpc615_5_300         |     8|
|310   |      gpc18            |gpc1163_5_301        |     6|
|311   |      gpc180           |gpc615_5_302         |     8|
|312   |      gpc181           |gpc615_5_303         |     8|
|313   |      gpc182           |gpc615_5_304         |     8|
|314   |      gpc183           |gpc615_5_305         |     8|
|315   |      gpc184           |gpc615_5_306         |     8|
|316   |      gpc185           |gpc615_5_307         |     8|
|317   |      gpc186           |gpc606_5_308         |     7|
|318   |      gpc187           |gpc606_5_309         |     7|
|319   |      gpc188           |gpc606_5_310         |     7|
|320   |      gpc189           |gpc606_5_311         |     7|
|321   |      gpc19            |gpc1163_5_312        |     6|
|322   |      gpc190           |gpc606_5_313         |     7|
|323   |      gpc191           |gpc606_5_314         |     7|
|324   |      gpc192           |gpc606_5_315         |     7|
|325   |      gpc193           |gpc606_5_316         |     7|
|326   |      gpc194           |gpc606_5_317         |     7|
|327   |      gpc195           |gpc606_5_318         |     7|
|328   |      gpc196           |gpc606_5_319         |     7|
|329   |      gpc197           |gpc606_5_320         |     7|
|330   |      gpc198           |gpc606_5_321         |     7|
|331   |      gpc199           |gpc606_5_322         |     7|
|332   |      gpc2             |gpc117_4_323         |     6|
|333   |      gpc20            |gpc1163_5_324        |     6|
|334   |      gpc200           |gpc606_5_325         |     7|
|335   |      gpc201           |gpc606_5_326         |     7|
|336   |      gpc202           |gpc606_5_327         |     7|
|337   |      gpc203           |gpc606_5_328         |     7|
|338   |      gpc204           |gpc606_5_329         |     7|
|339   |      gpc205           |gpc606_5_330         |     7|
|340   |      gpc206           |gpc606_5_331         |     7|
|341   |      gpc207           |gpc606_5_332         |     7|
|342   |      gpc208           |gpc606_5_333         |     7|
|343   |      gpc209           |gpc606_5_334         |     7|
|344   |      gpc21            |gpc1163_5_335        |     6|
|345   |      gpc210           |gpc606_5_336         |     7|
|346   |      gpc211           |gpc606_5_337         |     7|
|347   |      gpc212           |gpc606_5_338         |     7|
|348   |      gpc213           |gpc606_5_339         |     7|
|349   |      gpc214           |gpc606_5_340         |     7|
|350   |      gpc215           |gpc606_5_341         |     7|
|351   |      gpc216           |gpc606_5_342         |     7|
|352   |      gpc217           |gpc606_5_343         |     7|
|353   |      gpc218           |gpc606_5_344         |     7|
|354   |      gpc219           |gpc606_5_345         |     7|
|355   |      gpc22            |gpc1163_5_346        |     6|
|356   |      gpc220           |gpc606_5_347         |     7|
|357   |      gpc221           |gpc606_5_348         |     7|
|358   |      gpc222           |gpc606_5_349         |     7|
|359   |      gpc223           |gpc606_5_350         |     7|
|360   |      gpc224           |gpc606_5_351         |     7|
|361   |      gpc225           |gpc606_5_352         |     7|
|362   |      gpc226           |gpc606_5_353         |     7|
|363   |      gpc2264          |gpc1163_5_354        |     6|
|364   |      gpc2265          |gpc606_5_355         |     7|
|365   |      gpc2266          |gpc606_5_356         |     7|
|366   |      gpc2267          |gpc606_5_357         |     7|
|367   |      gpc2268          |gpc606_5_358         |     7|
|368   |      gpc2269          |gpc606_5_359         |     7|
|369   |      gpc227           |gpc606_5_360         |     7|
|370   |      gpc2270          |gpc606_5_361         |     7|
|371   |      gpc2271          |gpc606_5_362         |     7|
|372   |      gpc2272          |gpc606_5_363         |     7|
|373   |      gpc2273          |gpc606_5_364         |     7|
|374   |      gpc2274          |gpc606_5_365         |     7|
|375   |      gpc2275          |gpc606_5_366         |     7|
|376   |      gpc2276          |gpc606_5_367         |     7|
|377   |      gpc2277          |gpc606_5_368         |     7|
|378   |      gpc2278          |gpc606_5_369         |     7|
|379   |      gpc2279          |gpc606_5_370         |     7|
|380   |      gpc228           |gpc606_5_371         |     7|
|381   |      gpc2280          |gpc606_5_372         |     7|
|382   |      gpc2281          |gpc606_5_373         |     7|
|383   |      gpc2282          |gpc606_5_374         |     7|
|384   |      gpc2283          |gpc606_5_375         |     7|
|385   |      gpc2284          |gpc615_5_376         |     8|
|386   |      gpc2285          |gpc615_5_377         |     8|
|387   |      gpc2286          |gpc606_5_378         |     7|
|388   |      gpc2287          |gpc606_5_379         |     7|
|389   |      gpc2288          |gpc606_5_380         |     7|
|390   |      gpc2289          |gpc606_5_381         |     7|
|391   |      gpc229           |gpc606_5_382         |     7|
|392   |      gpc2290          |gpc606_5_383         |     7|
|393   |      gpc2291          |gpc606_5_384         |     7|
|394   |      gpc2292          |gpc606_5_385         |     7|
|395   |      gpc2293          |gpc606_5_386         |     7|
|396   |      gpc2294          |gpc606_5_387         |     7|
|397   |      gpc2295          |gpc606_5_388         |     7|
|398   |      gpc2296          |gpc606_5_389         |     7|
|399   |      gpc2297          |gpc606_5_390         |     7|
|400   |      gpc2298          |gpc606_5_391         |     7|
|401   |      gpc2299          |gpc606_5_392         |     7|
|402   |      gpc23            |gpc1163_5_393        |     6|
|403   |      gpc230           |gpc606_5_394         |     7|
|404   |      gpc2300          |gpc606_5_395         |     7|
|405   |      gpc2301          |gpc606_5_396         |     7|
|406   |      gpc2302          |gpc606_5_397         |     7|
|407   |      gpc2303          |gpc606_5_398         |     7|
|408   |      gpc2304          |gpc606_5_399         |     7|
|409   |      gpc2305          |gpc606_5_400         |     7|
|410   |      gpc2306          |gpc606_5_401         |     7|
|411   |      gpc2307          |gpc606_5_402         |     7|
|412   |      gpc2308          |gpc615_5_403         |     8|
|413   |      gpc2309          |gpc615_5_404         |     8|
|414   |      gpc231           |gpc606_5_405         |     7|
|415   |      gpc2310          |gpc615_5_406         |     8|
|416   |      gpc2311          |gpc615_5_407         |     8|
|417   |      gpc2312          |gpc606_5_408         |     7|
|418   |      gpc2313          |gpc606_5_409         |     7|
|419   |      gpc2314          |gpc606_5_410         |     7|
|420   |      gpc2315          |gpc606_5_411         |     7|
|421   |      gpc2316          |gpc606_5_412         |     7|
|422   |      gpc2317          |gpc615_5_413         |     8|
|423   |      gpc2318          |gpc615_5_414         |     8|
|424   |      gpc2319          |gpc615_5_415         |     8|
|425   |      gpc232           |gpc606_5_416         |     7|
|426   |      gpc2320          |gpc615_5_417         |     8|
|427   |      gpc2321          |gpc615_5_418         |     8|
|428   |      gpc2322          |gpc615_5_419         |     8|
|429   |      gpc2323          |gpc615_5_420         |     8|
|430   |      gpc2324          |gpc615_5_421         |     8|
|431   |      gpc2325          |gpc615_5_422         |     8|
|432   |      gpc2326          |gpc615_5_423         |     8|
|433   |      gpc2327          |gpc615_5_424         |     8|
|434   |      gpc2328          |gpc615_5_425         |     8|
|435   |      gpc2329          |gpc615_5_426         |     8|
|436   |      gpc233           |gpc606_5_427         |     7|
|437   |      gpc2330          |gpc615_5_428         |     8|
|438   |      gpc2331          |gpc615_5_429         |     8|
|439   |      gpc2332          |gpc615_5_430         |     8|
|440   |      gpc2333          |gpc1163_5_431        |     6|
|441   |      gpc2334          |gpc615_5_432         |     8|
|442   |      gpc2335          |gpc615_5_433         |     8|
|443   |      gpc2336          |gpc615_5_434         |     8|
|444   |      gpc2337          |gpc615_5_435         |     8|
|445   |      gpc2338          |gpc615_5_436         |     8|
|446   |      gpc2339          |gpc615_5_437         |     8|
|447   |      gpc234           |gpc606_5_438         |     7|
|448   |      gpc2340          |gpc615_5_439         |     8|
|449   |      gpc2341          |gpc615_5_440         |     8|
|450   |      gpc2342          |gpc615_5_441         |     8|
|451   |      gpc2343          |gpc615_5_442         |     8|
|452   |      gpc2344          |gpc615_5_443         |     8|
|453   |      gpc2345          |gpc615_5_444         |     8|
|454   |      gpc2346          |gpc615_5_445         |     8|
|455   |      gpc2347          |gpc615_5_446         |     8|
|456   |      gpc2348          |gpc615_5_447         |     8|
|457   |      gpc2349          |gpc615_5_448         |     8|
|458   |      gpc235           |gpc606_5_449         |     7|
|459   |      gpc2350          |gpc615_5_450         |     8|
|460   |      gpc2351          |gpc615_5_451         |     8|
|461   |      gpc2352          |gpc615_5_452         |     8|
|462   |      gpc2353          |gpc615_5_453         |     8|
|463   |      gpc2354          |gpc615_5_454         |     8|
|464   |      gpc2355          |gpc606_5_455         |     7|
|465   |      gpc2356          |gpc606_5_456         |     7|
|466   |      gpc2357          |gpc606_5_457         |     7|
|467   |      gpc2358          |gpc606_5_458         |     7|
|468   |      gpc2359          |gpc606_5_459         |     7|
|469   |      gpc236           |gpc606_5_460         |     7|
|470   |      gpc2360          |gpc606_5_461         |     7|
|471   |      gpc2361          |gpc606_5_462         |     7|
|472   |      gpc2362          |gpc606_5_463         |     7|
|473   |      gpc2363          |gpc606_5_464         |     7|
|474   |      gpc2364          |gpc606_5_465         |     7|
|475   |      gpc2365          |gpc615_5_466         |     8|
|476   |      gpc2366          |gpc615_5_467         |     8|
|477   |      gpc2367          |gpc615_5_468         |     8|
|478   |      gpc2368          |gpc615_5_469         |     8|
|479   |      gpc2369          |gpc615_5_470         |     8|
|480   |      gpc237           |gpc606_5_471         |     7|
|481   |      gpc2370          |gpc615_5_472         |     8|
|482   |      gpc2371          |gpc615_5_473         |     8|
|483   |      gpc2372          |gpc615_5_474         |     8|
|484   |      gpc2373          |gpc615_5_475         |     8|
|485   |      gpc2374          |gpc615_5_476         |     8|
|486   |      gpc2375          |gpc615_5_477         |     8|
|487   |      gpc2376          |gpc615_5_478         |     8|
|488   |      gpc2377          |gpc615_5_479         |     8|
|489   |      gpc2378          |gpc615_5_480         |     8|
|490   |      gpc2379          |gpc615_5_481         |     8|
|491   |      gpc238           |gpc606_5_482         |     7|
|492   |      gpc2380          |gpc615_5_483         |     8|
|493   |      gpc2381          |gpc615_5_484         |     8|
|494   |      gpc2382          |gpc615_5_485         |     8|
|495   |      gpc2383          |gpc615_5_486         |     8|
|496   |      gpc2384          |gpc615_5_487         |     8|
|497   |      gpc2385          |gpc615_5_488         |     8|
|498   |      gpc2386          |gpc615_5_489         |     8|
|499   |      gpc2387          |gpc615_5_490         |     8|
|500   |      gpc2388          |gpc615_5_491         |     8|
|501   |      gpc2389          |gpc615_5_492         |     8|
|502   |      gpc239           |gpc606_5_493         |     7|
|503   |      gpc2390          |gpc615_5_494         |     8|
|504   |      gpc2391          |gpc615_5_495         |     8|
|505   |      gpc2392          |gpc615_5_496         |     8|
|506   |      gpc2393          |gpc615_5_497         |     8|
|507   |      gpc2394          |gpc615_5_498         |     8|
|508   |      gpc2395          |gpc615_5_499         |     8|
|509   |      gpc2396          |gpc615_5_500         |     8|
|510   |      gpc2397          |gpc615_5_501         |     8|
|511   |      gpc2398          |gpc615_5_502         |     8|
|512   |      gpc2399          |gpc615_5_503         |     8|
|513   |      gpc24            |gpc1163_5_504        |     6|
|514   |      gpc240           |gpc606_5_505         |     7|
|515   |      gpc2400          |gpc615_5_506         |     8|
|516   |      gpc2401          |gpc615_5_507         |     8|
|517   |      gpc2402          |gpc615_5_508         |     8|
|518   |      gpc2403          |gpc615_5_509         |     8|
|519   |      gpc2404          |gpc615_5_510         |     8|
|520   |      gpc2405          |gpc615_5_511         |     8|
|521   |      gpc2406          |gpc615_5_512         |     8|
|522   |      gpc2407          |gpc615_5_513         |     8|
|523   |      gpc2408          |gpc615_5_514         |     8|
|524   |      gpc2409          |gpc615_5_515         |     8|
|525   |      gpc241           |gpc606_5_516         |     7|
|526   |      gpc2410          |gpc615_5_517         |     8|
|527   |      gpc2411          |gpc615_5_518         |     8|
|528   |      gpc2412          |gpc615_5_519         |     8|
|529   |      gpc2413          |gpc615_5_520         |     8|
|530   |      gpc2414          |gpc615_5_521         |     8|
|531   |      gpc2415          |gpc623_5             |     8|
|532   |      gpc2416          |gpc1415_5            |     9|
|533   |      gpc2417          |gpc606_5_522         |     7|
|534   |      gpc2418          |gpc606_5_523         |     7|
|535   |      gpc2419          |gpc606_5_524         |     7|
|536   |      gpc242           |gpc606_5_525         |     7|
|537   |      gpc2420          |gpc606_5_526         |     7|
|538   |      gpc2421          |gpc615_5_527         |     8|
|539   |      gpc2422          |gpc615_5_528         |     8|
|540   |      gpc2423          |gpc615_5_529         |     8|
|541   |      gpc2424          |gpc615_5_530         |     8|
|542   |      gpc2425          |gpc615_5_531         |     8|
|543   |      gpc2426          |gpc615_5_532         |     8|
|544   |      gpc2427          |gpc117_4_533         |     6|
|545   |      gpc2428          |gpc117_4_534         |     6|
|546   |      gpc2429          |gpc117_4_535         |     6|
|547   |      gpc243           |gpc606_5_536         |     7|
|548   |      gpc2430          |gpc117_4_537         |     6|
|549   |      gpc2431          |gpc117_4_538         |     6|
|550   |      gpc2432          |gpc117_4_539         |     6|
|551   |      gpc2433          |gpc117_4_540         |     6|
|552   |      gpc2434          |gpc117_4_541         |     6|
|553   |      gpc2435          |gpc117_4_542         |     6|
|554   |      gpc2436          |gpc117_4_543         |     6|
|555   |      gpc2437          |gpc117_4_544         |     6|
|556   |      gpc2438          |gpc117_4_545         |     6|
|557   |      gpc2439          |gpc117_4_546         |     6|
|558   |      gpc244           |gpc606_5_547         |     7|
|559   |      gpc2440          |gpc117_4_548         |     6|
|560   |      gpc2441          |gpc117_4_549         |     6|
|561   |      gpc2442          |gpc117_4_550         |     6|
|562   |      gpc2443          |gpc117_4_551         |     6|
|563   |      gpc2444          |gpc117_4_552         |     6|
|564   |      gpc2445          |gpc117_4_553         |     6|
|565   |      gpc2446          |gpc117_4_554         |     6|
|566   |      gpc2447          |gpc606_5_555         |     7|
|567   |      gpc2448          |gpc606_5_556         |     7|
|568   |      gpc2449          |gpc606_5_557         |     7|
|569   |      gpc245           |gpc606_5_558         |     7|
|570   |      gpc2450          |gpc606_5_559         |     7|
|571   |      gpc2451          |gpc606_5_560         |     7|
|572   |      gpc2452          |gpc615_5_561         |     8|
|573   |      gpc2453          |gpc615_5_562         |     8|
|574   |      gpc2454          |gpc615_5_563         |     8|
|575   |      gpc2455          |gpc615_5_564         |     8|
|576   |      gpc2456          |gpc615_5_565         |     8|
|577   |      gpc2457          |gpc615_5_566         |     8|
|578   |      gpc2458          |gpc615_5_567         |     8|
|579   |      gpc2459          |gpc615_5_568         |     8|
|580   |      gpc246           |gpc606_5_569         |     7|
|581   |      gpc2460          |gpc615_5_570         |     8|
|582   |      gpc2461          |gpc615_5_571         |     8|
|583   |      gpc2462          |gpc615_5_572         |     8|
|584   |      gpc2463          |gpc615_5_573         |     8|
|585   |      gpc2464          |gpc615_5_574         |     8|
|586   |      gpc2465          |gpc615_5_575         |     8|
|587   |      gpc2466          |gpc615_5_576         |     8|
|588   |      gpc2467          |gpc615_5_577         |     8|
|589   |      gpc2468          |gpc615_5_578         |     8|
|590   |      gpc2469          |gpc615_5_579         |     8|
|591   |      gpc247           |gpc606_5_580         |     7|
|592   |      gpc2470          |gpc615_5_581         |     8|
|593   |      gpc2471          |gpc615_5_582         |     8|
|594   |      gpc2472          |gpc615_5_583         |     8|
|595   |      gpc2473          |gpc615_5_584         |     8|
|596   |      gpc2474          |gpc615_5_585         |     8|
|597   |      gpc2475          |gpc615_5_586         |     8|
|598   |      gpc2476          |gpc615_5_587         |     8|
|599   |      gpc2477          |gpc615_5_588         |     8|
|600   |      gpc2478          |gpc615_5_589         |     8|
|601   |      gpc2479          |gpc615_5_590         |     8|
|602   |      gpc248           |gpc606_5_591         |     7|
|603   |      gpc2480          |gpc615_5_592         |     8|
|604   |      gpc2481          |gpc606_5_593         |     7|
|605   |      gpc2482          |gpc606_5_594         |     7|
|606   |      gpc2483          |gpc606_5_595         |     7|
|607   |      gpc2484          |gpc606_5_596         |     7|
|608   |      gpc2485          |gpc606_5_597         |     7|
|609   |      gpc2486          |gpc606_5_598         |     7|
|610   |      gpc2487          |gpc606_5_599         |     7|
|611   |      gpc2488          |gpc606_5_600         |     7|
|612   |      gpc2489          |gpc606_5_601         |     7|
|613   |      gpc249           |gpc606_5_602         |     7|
|614   |      gpc2490          |gpc606_5_603         |     7|
|615   |      gpc2491          |gpc606_5_604         |     7|
|616   |      gpc2492          |gpc606_5_605         |     7|
|617   |      gpc2493          |gpc606_5_606         |     7|
|618   |      gpc2494          |gpc606_5_607         |     7|
|619   |      gpc2495          |gpc606_5_608         |     7|
|620   |      gpc2496          |gpc606_5_609         |     7|
|621   |      gpc2497          |gpc606_5_610         |     7|
|622   |      gpc2498          |gpc606_5_611         |     7|
|623   |      gpc2499          |gpc606_5_612         |     7|
|624   |      gpc25            |gpc1163_5_613        |     6|
|625   |      gpc250           |gpc606_5_614         |     7|
|626   |      gpc2500          |gpc606_5_615         |     7|
|627   |      gpc2501          |gpc606_5_616         |     7|
|628   |      gpc2502          |gpc606_5_617         |     7|
|629   |      gpc2503          |gpc606_5_618         |     7|
|630   |      gpc2504          |gpc606_5_619         |     7|
|631   |      gpc2505          |gpc606_5_620         |     7|
|632   |      gpc2506          |gpc606_5_621         |     7|
|633   |      gpc2507          |gpc606_5_622         |     7|
|634   |      gpc2508          |gpc606_5_623         |     7|
|635   |      gpc2509          |gpc606_5_624         |     7|
|636   |      gpc251           |gpc606_5_625         |     7|
|637   |      gpc2510          |gpc606_5_626         |     7|
|638   |      gpc2511          |gpc606_5_627         |     7|
|639   |      gpc2512          |gpc606_5_628         |     7|
|640   |      gpc2513          |gpc606_5_629         |     7|
|641   |      gpc2514          |gpc606_5_630         |     7|
|642   |      gpc2515          |gpc615_5_631         |     8|
|643   |      gpc2516          |gpc615_5_632         |     8|
|644   |      gpc2517          |gpc615_5_633         |     8|
|645   |      gpc2518          |gpc615_5_634         |     8|
|646   |      gpc2519          |gpc615_5_635         |     8|
|647   |      gpc252           |gpc606_5_636         |     7|
|648   |      gpc2520          |gpc615_5_637         |     8|
|649   |      gpc2521          |gpc615_5_638         |     8|
|650   |      gpc2522          |gpc615_5_639         |     8|
|651   |      gpc2523          |gpc615_5_640         |     8|
|652   |      gpc2524          |gpc615_5_641         |     8|
|653   |      gpc2525          |gpc615_5_642         |     8|
|654   |      gpc2526          |gpc615_5_643         |     8|
|655   |      gpc2527          |gpc615_5_644         |     8|
|656   |      gpc2528          |gpc615_5_645         |     8|
|657   |      gpc2529          |gpc615_5_646         |     8|
|658   |      gpc253           |gpc606_5_647         |     7|
|659   |      gpc2530          |gpc615_5_648         |     8|
|660   |      gpc2531          |gpc615_5_649         |     8|
|661   |      gpc2532          |gpc615_5_650         |     8|
|662   |      gpc2533          |gpc615_5_651         |     8|
|663   |      gpc2534          |gpc615_5_652         |     8|
|664   |      gpc2535          |gpc615_5_653         |     8|
|665   |      gpc2536          |gpc615_5_654         |     8|
|666   |      gpc2537          |gpc615_5_655         |     8|
|667   |      gpc2538          |gpc615_5_656         |     8|
|668   |      gpc2539          |gpc615_5_657         |     8|
|669   |      gpc254           |gpc606_5_658         |     7|
|670   |      gpc2540          |gpc615_5_659         |     8|
|671   |      gpc2541          |gpc615_5_660         |     8|
|672   |      gpc2542          |gpc615_5_661         |     8|
|673   |      gpc2543          |gpc615_5_662         |     8|
|674   |      gpc2544          |gpc606_5_663         |     7|
|675   |      gpc2545          |gpc606_5_664         |     7|
|676   |      gpc2546          |gpc606_5_665         |     7|
|677   |      gpc2547          |gpc606_5_666         |     7|
|678   |      gpc2548          |gpc606_5_667         |     7|
|679   |      gpc2549          |gpc606_5_668         |     7|
|680   |      gpc255           |gpc606_5_669         |     7|
|681   |      gpc2550          |gpc606_5_670         |     7|
|682   |      gpc2551          |gpc606_5_671         |     7|
|683   |      gpc2552          |gpc606_5_672         |     7|
|684   |      gpc2553          |gpc606_5_673         |     7|
|685   |      gpc2554          |gpc606_5_674         |     7|
|686   |      gpc2555          |gpc606_5_675         |     7|
|687   |      gpc2556          |gpc606_5_676         |     7|
|688   |      gpc2557          |gpc606_5_677         |     7|
|689   |      gpc2558          |gpc606_5_678         |     7|
|690   |      gpc2559          |gpc606_5_679         |     7|
|691   |      gpc256           |gpc606_5_680         |     7|
|692   |      gpc2560          |gpc606_5_681         |     7|
|693   |      gpc2561          |gpc606_5_682         |     7|
|694   |      gpc2562          |gpc606_5_683         |     7|
|695   |      gpc2563          |gpc606_5_684         |     7|
|696   |      gpc2564          |gpc606_5_685         |     7|
|697   |      gpc2565          |gpc606_5_686         |     7|
|698   |      gpc2566          |gpc606_5_687         |     7|
|699   |      gpc2567          |gpc606_5_688         |     7|
|700   |      gpc2568          |gpc606_5_689         |     7|
|701   |      gpc2569          |gpc606_5_690         |     7|
|702   |      gpc257           |gpc606_5_691         |     7|
|703   |      gpc2570          |gpc606_5_692         |     7|
|704   |      gpc2571          |gpc606_5_693         |     7|
|705   |      gpc2572          |gpc606_5_694         |     7|
|706   |      gpc2573          |gpc606_5_695         |     7|
|707   |      gpc2574          |gpc606_5_696         |     7|
|708   |      gpc2575          |gpc606_5_697         |     7|
|709   |      gpc2576          |gpc606_5_698         |     7|
|710   |      gpc2577          |gpc606_5_699         |     7|
|711   |      gpc2578          |gpc606_5_700         |     7|
|712   |      gpc2579          |gpc606_5_701         |     7|
|713   |      gpc258           |gpc606_5_702         |     7|
|714   |      gpc2580          |gpc606_5_703         |     7|
|715   |      gpc2581          |gpc606_5_704         |     7|
|716   |      gpc2582          |gpc606_5_705         |     7|
|717   |      gpc2583          |gpc606_5_706         |     7|
|718   |      gpc2584          |gpc606_5_707         |     7|
|719   |      gpc2585          |gpc606_5_708         |     7|
|720   |      gpc2586          |gpc606_5_709         |     7|
|721   |      gpc2587          |gpc606_5_710         |     7|
|722   |      gpc2588          |gpc606_5_711         |     7|
|723   |      gpc2589          |gpc606_5_712         |     7|
|724   |      gpc259           |gpc606_5_713         |     7|
|725   |      gpc2590          |gpc606_5_714         |     7|
|726   |      gpc2591          |gpc606_5_715         |     7|
|727   |      gpc2592          |gpc606_5_716         |     7|
|728   |      gpc2593          |gpc606_5_717         |     7|
|729   |      gpc2594          |gpc606_5_718         |     7|
|730   |      gpc2595          |gpc606_5_719         |     7|
|731   |      gpc2596          |gpc606_5_720         |     7|
|732   |      gpc2597          |gpc606_5_721         |     7|
|733   |      gpc2598          |gpc606_5_722         |     7|
|734   |      gpc2599          |gpc615_5_723         |     8|
|735   |      gpc26            |gpc1163_5_724        |     6|
|736   |      gpc260           |gpc606_5_725         |     7|
|737   |      gpc2600          |gpc615_5_726         |     8|
|738   |      gpc2601          |gpc615_5_727         |     8|
|739   |      gpc2602          |gpc615_5_728         |     8|
|740   |      gpc2603          |gpc615_5_729         |     8|
|741   |      gpc2604          |gpc615_5_730         |     8|
|742   |      gpc2605          |gpc615_5_731         |     8|
|743   |      gpc2606          |gpc615_5_732         |     8|
|744   |      gpc2607          |gpc615_5_733         |     8|
|745   |      gpc2608          |gpc615_5_734         |     8|
|746   |      gpc2609          |gpc615_5_735         |     8|
|747   |      gpc261           |gpc606_5_736         |     7|
|748   |      gpc2610          |gpc615_5_737         |     8|
|749   |      gpc2611          |gpc615_5_738         |     8|
|750   |      gpc2612          |gpc615_5_739         |     8|
|751   |      gpc2613          |gpc615_5_740         |     8|
|752   |      gpc2614          |gpc615_5_741         |     8|
|753   |      gpc2615          |gpc615_5_742         |     8|
|754   |      gpc2616          |gpc615_5_743         |     8|
|755   |      gpc2617          |gpc615_5_744         |     8|
|756   |      gpc2618          |gpc615_5_745         |     8|
|757   |      gpc2619          |gpc615_5_746         |     8|
|758   |      gpc262           |gpc606_5_747         |     7|
|759   |      gpc2620          |gpc615_5_748         |     8|
|760   |      gpc2621          |gpc615_5_749         |     8|
|761   |      gpc2622          |gpc615_5_750         |     8|
|762   |      gpc2623          |gpc615_5_751         |     8|
|763   |      gpc2624          |gpc615_5_752         |     8|
|764   |      gpc2625          |gpc615_5_753         |     8|
|765   |      gpc2626          |gpc615_5_754         |     8|
|766   |      gpc2627          |gpc615_5_755         |     8|
|767   |      gpc2628          |gpc615_5_756         |     8|
|768   |      gpc2629          |gpc615_5_757         |     8|
|769   |      gpc263           |gpc606_5_758         |     7|
|770   |      gpc2630          |gpc615_5_759         |     8|
|771   |      gpc2631          |gpc623_5_760         |     8|
|772   |      gpc2632          |gpc606_5_761         |     7|
|773   |      gpc2633          |gpc606_5_762         |     7|
|774   |      gpc2634          |gpc606_5_763         |     7|
|775   |      gpc2635          |gpc606_5_764         |     7|
|776   |      gpc2636          |gpc606_5_765         |     7|
|777   |      gpc2637          |gpc606_5_766         |     7|
|778   |      gpc2638          |gpc606_5_767         |     7|
|779   |      gpc2639          |gpc606_5_768         |     7|
|780   |      gpc264           |gpc606_5_769         |     7|
|781   |      gpc2640          |gpc606_5_770         |     7|
|782   |      gpc2641          |gpc606_5_771         |     7|
|783   |      gpc2642          |gpc606_5_772         |     7|
|784   |      gpc2643          |gpc606_5_773         |     7|
|785   |      gpc2644          |gpc606_5_774         |     7|
|786   |      gpc2645          |gpc606_5_775         |     7|
|787   |      gpc2646          |gpc606_5_776         |     7|
|788   |      gpc2647          |gpc606_5_777         |     7|
|789   |      gpc2648          |gpc606_5_778         |     7|
|790   |      gpc2649          |gpc606_5_779         |     7|
|791   |      gpc265           |gpc606_5_780         |     7|
|792   |      gpc2650          |gpc606_5_781         |     7|
|793   |      gpc2651          |gpc606_5_782         |     7|
|794   |      gpc2652          |gpc606_5_783         |     7|
|795   |      gpc2653          |gpc606_5_784         |     7|
|796   |      gpc2654          |gpc606_5_785         |     7|
|797   |      gpc2655          |gpc615_5_786         |     8|
|798   |      gpc2656          |gpc615_5_787         |     8|
|799   |      gpc2657          |gpc615_5_788         |     8|
|800   |      gpc2658          |gpc615_5_789         |     8|
|801   |      gpc2659          |gpc615_5_790         |     8|
|802   |      gpc266           |gpc606_5_791         |     7|
|803   |      gpc2660          |gpc615_5_792         |     8|
|804   |      gpc2661          |gpc615_5_793         |     8|
|805   |      gpc2662          |gpc615_5_794         |     8|
|806   |      gpc2663          |gpc615_5_795         |     8|
|807   |      gpc2664          |gpc615_5_796         |     8|
|808   |      gpc2665          |gpc615_5_797         |     8|
|809   |      gpc2666          |gpc615_5_798         |     8|
|810   |      gpc2667          |gpc615_5_799         |     8|
|811   |      gpc2668          |gpc615_5_800         |     8|
|812   |      gpc2669          |gpc615_5_801         |     8|
|813   |      gpc267           |gpc606_5_802         |     7|
|814   |      gpc2670          |gpc615_5_803         |     8|
|815   |      gpc2671          |gpc615_5_804         |     8|
|816   |      gpc2672          |gpc615_5_805         |     8|
|817   |      gpc2673          |gpc615_5_806         |     8|
|818   |      gpc2674          |gpc615_5_807         |     8|
|819   |      gpc2675          |gpc615_5_808         |     8|
|820   |      gpc2676          |gpc615_5_809         |     8|
|821   |      gpc2677          |gpc615_5_810         |     8|
|822   |      gpc2678          |gpc615_5_811         |     8|
|823   |      gpc2679          |gpc615_5_812         |     8|
|824   |      gpc268           |gpc606_5_813         |     7|
|825   |      gpc2680          |gpc615_5_814         |     8|
|826   |      gpc2681          |gpc615_5_815         |     8|
|827   |      gpc2682          |gpc615_5_816         |     8|
|828   |      gpc2683          |gpc615_5_817         |     8|
|829   |      gpc2684          |gpc615_5_818         |     8|
|830   |      gpc2685          |gpc615_5_819         |     8|
|831   |      gpc2686          |gpc615_5_820         |     8|
|832   |      gpc2687          |gpc615_5_821         |     8|
|833   |      gpc2688          |gpc615_5_822         |     8|
|834   |      gpc2689          |gpc615_5_823         |     8|
|835   |      gpc269           |gpc606_5_824         |     7|
|836   |      gpc2690          |gpc615_5_825         |     8|
|837   |      gpc2691          |gpc615_5_826         |     8|
|838   |      gpc2692          |gpc615_5_827         |     8|
|839   |      gpc2693          |gpc615_5_828         |     8|
|840   |      gpc2694          |gpc615_5_829         |     8|
|841   |      gpc2695          |gpc615_5_830         |     8|
|842   |      gpc2696          |gpc615_5_831         |     8|
|843   |      gpc2697          |gpc615_5_832         |     8|
|844   |      gpc2698          |gpc615_5_833         |     8|
|845   |      gpc2699          |gpc615_5_834         |     8|
|846   |      gpc27            |gpc1163_5_835        |     6|
|847   |      gpc270           |gpc606_5_836         |     7|
|848   |      gpc2700          |gpc615_5_837         |     8|
|849   |      gpc2701          |gpc615_5_838         |     8|
|850   |      gpc2702          |gpc615_5_839         |     8|
|851   |      gpc2703          |gpc615_5_840         |     8|
|852   |      gpc2704          |gpc615_5_841         |     8|
|853   |      gpc2705          |gpc615_5_842         |     8|
|854   |      gpc2706          |gpc615_5_843         |     8|
|855   |      gpc2707          |gpc615_5_844         |     8|
|856   |      gpc2708          |gpc615_5_845         |     8|
|857   |      gpc2709          |gpc615_5_846         |     8|
|858   |      gpc271           |gpc606_5_847         |     7|
|859   |      gpc2710          |gpc615_5_848         |     8|
|860   |      gpc2711          |gpc615_5_849         |     8|
|861   |      gpc2712          |gpc615_5_850         |     8|
|862   |      gpc2713          |gpc615_5_851         |     8|
|863   |      gpc2714          |gpc606_5_852         |     7|
|864   |      gpc2715          |gpc606_5_853         |     7|
|865   |      gpc2716          |gpc606_5_854         |     7|
|866   |      gpc2717          |gpc615_5_855         |     8|
|867   |      gpc2718          |gpc615_5_856         |     8|
|868   |      gpc2719          |gpc615_5_857         |     8|
|869   |      gpc272           |gpc606_5_858         |     7|
|870   |      gpc2720          |gpc615_5_859         |     8|
|871   |      gpc2721          |gpc615_5_860         |     8|
|872   |      gpc2722          |gpc615_5_861         |     8|
|873   |      gpc2723          |gpc615_5_862         |     8|
|874   |      gpc2724          |gpc615_5_863         |     8|
|875   |      gpc2725          |gpc615_5_864         |     8|
|876   |      gpc2726          |gpc615_5_865         |     8|
|877   |      gpc2727          |gpc615_5_866         |     8|
|878   |      gpc2728          |gpc615_5_867         |     8|
|879   |      gpc2729          |gpc615_5_868         |     8|
|880   |      gpc273           |gpc606_5_869         |     7|
|881   |      gpc2730          |gpc615_5_870         |     8|
|882   |      gpc2731          |gpc615_5_871         |     8|
|883   |      gpc2732          |gpc615_5_872         |     8|
|884   |      gpc2733          |gpc615_5_873         |     8|
|885   |      gpc2734          |gpc615_5_874         |     8|
|886   |      gpc2735          |gpc615_5_875         |     8|
|887   |      gpc2736          |gpc615_5_876         |     8|
|888   |      gpc2737          |gpc615_5_877         |     8|
|889   |      gpc2738          |gpc615_5_878         |     8|
|890   |      gpc2739          |gpc615_5_879         |     8|
|891   |      gpc274           |gpc606_5_880         |     7|
|892   |      gpc2740          |gpc615_5_881         |     8|
|893   |      gpc2741          |gpc615_5_882         |     8|
|894   |      gpc2742          |gpc615_5_883         |     8|
|895   |      gpc2743          |gpc615_5_884         |     8|
|896   |      gpc2744          |gpc615_5_885         |     8|
|897   |      gpc2745          |gpc615_5_886         |     8|
|898   |      gpc2746          |gpc615_5_887         |     8|
|899   |      gpc2747          |gpc615_5_888         |     8|
|900   |      gpc2748          |gpc615_5_889         |     8|
|901   |      gpc2749          |gpc615_5_890         |     8|
|902   |      gpc275           |gpc606_5_891         |     7|
|903   |      gpc2750          |gpc615_5_892         |     8|
|904   |      gpc2751          |gpc615_5_893         |     8|
|905   |      gpc2752          |gpc615_5_894         |     8|
|906   |      gpc2753          |gpc615_5_895         |     8|
|907   |      gpc2754          |gpc615_5_896         |     8|
|908   |      gpc2755          |gpc615_5_897         |     8|
|909   |      gpc2756          |gpc615_5_898         |     8|
|910   |      gpc2757          |gpc615_5_899         |     8|
|911   |      gpc2758          |gpc615_5_900         |     8|
|912   |      gpc2759          |gpc615_5_901         |     8|
|913   |      gpc276           |gpc606_5_902         |     7|
|914   |      gpc2760          |gpc615_5_903         |     8|
|915   |      gpc2761          |gpc615_5_904         |     8|
|916   |      gpc2762          |gpc615_5_905         |     8|
|917   |      gpc2763          |gpc615_5_906         |     8|
|918   |      gpc2764          |gpc615_5_907         |     8|
|919   |      gpc2765          |gpc615_5_908         |     8|
|920   |      gpc2766          |gpc615_5_909         |     8|
|921   |      gpc2767          |gpc615_5_910         |     8|
|922   |      gpc2768          |gpc615_5_911         |     8|
|923   |      gpc2769          |gpc615_5_912         |     8|
|924   |      gpc277           |gpc606_5_913         |     7|
|925   |      gpc2770          |gpc615_5_914         |     8|
|926   |      gpc2771          |gpc615_5_915         |     8|
|927   |      gpc2772          |gpc615_5_916         |     8|
|928   |      gpc2773          |gpc615_5_917         |     8|
|929   |      gpc2774          |gpc615_5_918         |     8|
|930   |      gpc2775          |gpc606_5_919         |     7|
|931   |      gpc2776          |gpc606_5_920         |     7|
|932   |      gpc2777          |gpc606_5_921         |     7|
|933   |      gpc2778          |gpc606_5_922         |     7|
|934   |      gpc2779          |gpc606_5_923         |     7|
|935   |      gpc278           |gpc606_5_924         |     7|
|936   |      gpc2780          |gpc606_5_925         |     7|
|937   |      gpc2781          |gpc606_5_926         |     7|
|938   |      gpc2782          |gpc606_5_927         |     7|
|939   |      gpc2783          |gpc606_5_928         |     7|
|940   |      gpc2784          |gpc606_5_929         |     7|
|941   |      gpc2785          |gpc606_5_930         |     7|
|942   |      gpc2786          |gpc606_5_931         |     7|
|943   |      gpc2787          |gpc606_5_932         |     7|
|944   |      gpc2788          |gpc606_5_933         |     7|
|945   |      gpc2789          |gpc606_5_934         |     7|
|946   |      gpc279           |gpc606_5_935         |     7|
|947   |      gpc2790          |gpc606_5_936         |     7|
|948   |      gpc2791          |gpc606_5_937         |     7|
|949   |      gpc2792          |gpc606_5_938         |     7|
|950   |      gpc2793          |gpc606_5_939         |     7|
|951   |      gpc2794          |gpc606_5_940         |     7|
|952   |      gpc2795          |gpc606_5_941         |     7|
|953   |      gpc2796          |gpc606_5_942         |     7|
|954   |      gpc2797          |gpc606_5_943         |     7|
|955   |      gpc2798          |gpc606_5_944         |     7|
|956   |      gpc2799          |gpc606_5_945         |     7|
|957   |      gpc28            |gpc1163_5_946        |     6|
|958   |      gpc280           |gpc606_5_947         |     7|
|959   |      gpc2800          |gpc606_5_948         |     7|
|960   |      gpc2801          |gpc606_5_949         |     7|
|961   |      gpc2802          |gpc606_5_950         |     7|
|962   |      gpc2803          |gpc606_5_951         |     7|
|963   |      gpc2804          |gpc606_5_952         |     7|
|964   |      gpc2805          |gpc606_5_953         |     7|
|965   |      gpc2806          |gpc606_5_954         |     7|
|966   |      gpc2807          |gpc606_5_955         |     7|
|967   |      gpc2808          |gpc606_5_956         |     7|
|968   |      gpc2809          |gpc606_5_957         |     7|
|969   |      gpc281           |gpc606_5_958         |     7|
|970   |      gpc2810          |gpc606_5_959         |     7|
|971   |      gpc2811          |gpc606_5_960         |     7|
|972   |      gpc2812          |gpc606_5_961         |     7|
|973   |      gpc2813          |gpc606_5_962         |     7|
|974   |      gpc2814          |gpc606_5_963         |     7|
|975   |      gpc2815          |gpc606_5_964         |     7|
|976   |      gpc2816          |gpc606_5_965         |     7|
|977   |      gpc2817          |gpc606_5_966         |     7|
|978   |      gpc2818          |gpc606_5_967         |     7|
|979   |      gpc2819          |gpc606_5_968         |     7|
|980   |      gpc282           |gpc606_5_969         |     7|
|981   |      gpc2820          |gpc606_5_970         |     7|
|982   |      gpc283           |gpc606_5_971         |     7|
|983   |      gpc284           |gpc606_5_972         |     7|
|984   |      gpc285           |gpc606_5_973         |     7|
|985   |      gpc286           |gpc606_5_974         |     7|
|986   |      gpc287           |gpc606_5_975         |     7|
|987   |      gpc288           |gpc606_5_976         |     7|
|988   |      gpc289           |gpc606_5_977         |     7|
|989   |      gpc29            |gpc1163_5_978        |     6|
|990   |      gpc290           |gpc606_5_979         |     7|
|991   |      gpc291           |gpc615_5_980         |     8|
|992   |      gpc292           |gpc615_5_981         |     8|
|993   |      gpc293           |gpc615_5_982         |     8|
|994   |      gpc294           |gpc615_5_983         |     8|
|995   |      gpc295           |gpc615_5_984         |     8|
|996   |      gpc296           |gpc615_5_985         |     8|
|997   |      gpc297           |gpc615_5_986         |     8|
|998   |      gpc298           |gpc615_5_987         |     8|
|999   |      gpc299           |gpc615_5_988         |     8|
|1000  |      gpc3             |gpc117_4_989         |     6|
|1001  |      gpc30            |gpc1163_5_990        |     6|
|1002  |      gpc300           |gpc615_5_991         |     8|
|1003  |      gpc301           |gpc615_5_992         |     8|
|1004  |      gpc302           |gpc615_5_993         |     8|
|1005  |      gpc303           |gpc615_5_994         |     8|
|1006  |      gpc304           |gpc615_5_995         |     8|
|1007  |      gpc305           |gpc615_5_996         |     8|
|1008  |      gpc306           |gpc615_5_997         |     8|
|1009  |      gpc307           |gpc615_5_998         |     8|
|1010  |      gpc308           |gpc615_5_999         |     8|
|1011  |      gpc309           |gpc615_5_1000        |     8|
|1012  |      gpc31            |gpc1163_5_1001       |     6|
|1013  |      gpc310           |gpc615_5_1002        |     8|
|1014  |      gpc311           |gpc615_5_1003        |     8|
|1015  |      gpc312           |gpc615_5_1004        |     8|
|1016  |      gpc313           |gpc615_5_1005        |     8|
|1017  |      gpc314           |gpc615_5_1006        |     8|
|1018  |      gpc315           |gpc615_5_1007        |     8|
|1019  |      gpc316           |gpc615_5_1008        |     8|
|1020  |      gpc317           |gpc615_5_1009        |     8|
|1021  |      gpc318           |gpc615_5_1010        |     8|
|1022  |      gpc319           |gpc615_5_1011        |     8|
|1023  |      gpc32            |gpc1163_5_1012       |     6|
|1024  |      gpc320           |gpc615_5_1013        |     8|
|1025  |      gpc321           |gpc615_5_1014        |     8|
|1026  |      gpc322           |gpc615_5_1015        |     8|
|1027  |      gpc323           |gpc615_5_1016        |     8|
|1028  |      gpc324           |gpc615_5_1017        |     8|
|1029  |      gpc325           |gpc615_5_1018        |     8|
|1030  |      gpc326           |gpc615_5_1019        |     8|
|1031  |      gpc327           |gpc615_5_1020        |     8|
|1032  |      gpc328           |gpc615_5_1021        |     8|
|1033  |      gpc329           |gpc615_5_1022        |     8|
|1034  |      gpc33            |gpc1163_5_1023       |     6|
|1035  |      gpc330           |gpc615_5_1024        |     8|
|1036  |      gpc331           |gpc606_5_1025        |     7|
|1037  |      gpc3316          |gpc1163_5_1026       |     6|
|1038  |      gpc3317          |gpc1163_5_1027       |     6|
|1039  |      gpc3318          |gpc1163_5_1028       |     6|
|1040  |      gpc3319          |gpc1163_5_1029       |     6|
|1041  |      gpc332           |gpc606_5_1030        |     7|
|1042  |      gpc3320          |gpc1163_5_1031       |     6|
|1043  |      gpc3321          |gpc1163_5_1032       |     6|
|1044  |      gpc3322          |gpc1163_5_1033       |     6|
|1045  |      gpc3323          |gpc606_5_1034        |     7|
|1046  |      gpc3324          |gpc606_5_1035        |     7|
|1047  |      gpc3325          |gpc606_5_1036        |     7|
|1048  |      gpc3326          |gpc606_5_1037        |     7|
|1049  |      gpc3327          |gpc606_5_1038        |     7|
|1050  |      gpc3328          |gpc606_5_1039        |     7|
|1051  |      gpc3329          |gpc606_5_1040        |     7|
|1052  |      gpc333           |gpc606_5_1041        |     7|
|1053  |      gpc3330          |gpc606_5_1042        |     7|
|1054  |      gpc3331          |gpc606_5_1043        |     7|
|1055  |      gpc3332          |gpc606_5_1044        |     7|
|1056  |      gpc3333          |gpc606_5_1045        |     7|
|1057  |      gpc3334          |gpc606_5_1046        |     7|
|1058  |      gpc3335          |gpc606_5_1047        |     7|
|1059  |      gpc3336          |gpc606_5_1048        |     7|
|1060  |      gpc3337          |gpc606_5_1049        |     7|
|1061  |      gpc3338          |gpc606_5_1050        |     7|
|1062  |      gpc3339          |gpc606_5_1051        |     7|
|1063  |      gpc334           |gpc606_5_1052        |     7|
|1064  |      gpc3340          |gpc615_5_1053        |     8|
|1065  |      gpc3341          |gpc615_5_1054        |     8|
|1066  |      gpc3342          |gpc615_5_1055        |     8|
|1067  |      gpc3343          |gpc606_5_1056        |     7|
|1068  |      gpc3344          |gpc606_5_1057        |     7|
|1069  |      gpc3345          |gpc606_5_1058        |     7|
|1070  |      gpc3346          |gpc615_5_1059        |     8|
|1071  |      gpc3347          |gpc615_5_1060        |     8|
|1072  |      gpc3348          |gpc615_5_1061        |     8|
|1073  |      gpc3349          |gpc615_5_1062        |     8|
|1074  |      gpc335           |gpc606_5_1063        |     7|
|1075  |      gpc3350          |gpc615_5_1064        |     8|
|1076  |      gpc3351          |gpc606_5_1065        |     7|
|1077  |      gpc3352          |gpc606_5_1066        |     7|
|1078  |      gpc3353          |gpc606_5_1067        |     7|
|1079  |      gpc3354          |gpc606_5_1068        |     7|
|1080  |      gpc3355          |gpc606_5_1069        |     7|
|1081  |      gpc3356          |gpc606_5_1070        |     7|
|1082  |      gpc3357          |gpc606_5_1071        |     7|
|1083  |      gpc3358          |gpc606_5_1072        |     7|
|1084  |      gpc3359          |gpc615_5_1073        |     8|
|1085  |      gpc336           |gpc606_5_1074        |     7|
|1086  |      gpc3360          |gpc615_5_1075        |     8|
|1087  |      gpc3361          |gpc615_5_1076        |     8|
|1088  |      gpc3362          |gpc615_5_1077        |     8|
|1089  |      gpc3363          |gpc615_5_1078        |     8|
|1090  |      gpc3364          |gpc615_5_1079        |     8|
|1091  |      gpc3365          |gpc615_5_1080        |     8|
|1092  |      gpc3366          |gpc615_5_1081        |     8|
|1093  |      gpc3367          |gpc615_5_1082        |     8|
|1094  |      gpc3368          |gpc615_5_1083        |     8|
|1095  |      gpc3369          |gpc1343_5_1084       |     7|
|1096  |      gpc337           |gpc606_5_1085        |     7|
|1097  |      gpc3370          |gpc1343_5_1086       |     7|
|1098  |      gpc3371          |gpc1343_5_1087       |     7|
|1099  |      gpc3372          |gpc606_5_1088        |     7|
|1100  |      gpc3373          |gpc606_5_1089        |     7|
|1101  |      gpc3374          |gpc606_5_1090        |     7|
|1102  |      gpc3375          |gpc606_5_1091        |     7|
|1103  |      gpc3376          |gpc606_5_1092        |     7|
|1104  |      gpc3377          |gpc606_5_1093        |     7|
|1105  |      gpc3378          |gpc606_5_1094        |     7|
|1106  |      gpc3379          |gpc606_5_1095        |     7|
|1107  |      gpc338           |gpc606_5_1096        |     7|
|1108  |      gpc3380          |gpc606_5_1097        |     7|
|1109  |      gpc3381          |gpc606_5_1098        |     7|
|1110  |      gpc3382          |gpc615_5_1099        |     8|
|1111  |      gpc3383          |gpc615_5_1100        |     8|
|1112  |      gpc3384          |gpc615_5_1101        |     8|
|1113  |      gpc3385          |gpc615_5_1102        |     8|
|1114  |      gpc3386          |gpc615_5_1103        |     8|
|1115  |      gpc3387          |gpc606_5_1104        |     7|
|1116  |      gpc3388          |gpc606_5_1105        |     7|
|1117  |      gpc3389          |gpc606_5_1106        |     7|
|1118  |      gpc339           |gpc606_5_1107        |     7|
|1119  |      gpc3390          |gpc606_5_1108        |     7|
|1120  |      gpc3391          |gpc606_5_1109        |     7|
|1121  |      gpc3392          |gpc606_5_1110        |     7|
|1122  |      gpc3393          |gpc606_5_1111        |     7|
|1123  |      gpc3394          |gpc606_5_1112        |     7|
|1124  |      gpc3395          |gpc606_5_1113        |     7|
|1125  |      gpc3396          |gpc606_5_1114        |     7|
|1126  |      gpc3397          |gpc606_5_1115        |     7|
|1127  |      gpc3398          |gpc606_5_1116        |     7|
|1128  |      gpc3399          |gpc606_5_1117        |     7|
|1129  |      gpc34            |gpc1163_5_1118       |     6|
|1130  |      gpc340           |gpc606_5_1119        |     7|
|1131  |      gpc3400          |gpc606_5_1120        |     7|
|1132  |      gpc3401          |gpc606_5_1121        |     7|
|1133  |      gpc3402          |gpc606_5_1122        |     7|
|1134  |      gpc3403          |gpc606_5_1123        |     7|
|1135  |      gpc3404          |gpc606_5_1124        |     7|
|1136  |      gpc3405          |gpc606_5_1125        |     7|
|1137  |      gpc3406          |gpc606_5_1126        |     7|
|1138  |      gpc3407          |gpc606_5_1127        |     7|
|1139  |      gpc3408          |gpc606_5_1128        |     7|
|1140  |      gpc3409          |gpc606_5_1129        |     7|
|1141  |      gpc341           |gpc606_5_1130        |     7|
|1142  |      gpc3410          |gpc606_5_1131        |     7|
|1143  |      gpc3411          |gpc606_5_1132        |     7|
|1144  |      gpc3412          |gpc606_5_1133        |     7|
|1145  |      gpc3413          |gpc606_5_1134        |     7|
|1146  |      gpc3414          |gpc615_5_1135        |     8|
|1147  |      gpc3415          |gpc615_5_1136        |     8|
|1148  |      gpc3416          |gpc615_5_1137        |     8|
|1149  |      gpc3417          |gpc615_5_1138        |     8|
|1150  |      gpc3418          |gpc615_5_1139        |     8|
|1151  |      gpc3419          |gpc615_5_1140        |     8|
|1152  |      gpc342           |gpc606_5_1141        |     7|
|1153  |      gpc3420          |gpc615_5_1142        |     8|
|1154  |      gpc3421          |gpc615_5_1143        |     8|
|1155  |      gpc3422          |gpc615_5_1144        |     8|
|1156  |      gpc3423          |gpc615_5_1145        |     8|
|1157  |      gpc3424          |gpc615_5_1146        |     8|
|1158  |      gpc3425          |gpc615_5_1147        |     8|
|1159  |      gpc3426          |gpc615_5_1148        |     8|
|1160  |      gpc3427          |gpc2135_5            |     7|
|1161  |      gpc3428          |gpc606_5_1149        |     7|
|1162  |      gpc3429          |gpc606_5_1150        |     7|
|1163  |      gpc343           |gpc606_5_1151        |     7|
|1164  |      gpc3430          |gpc606_5_1152        |     7|
|1165  |      gpc3431          |gpc606_5_1153        |     7|
|1166  |      gpc3432          |gpc606_5_1154        |     7|
|1167  |      gpc3433          |gpc606_5_1155        |     7|
|1168  |      gpc3434          |gpc606_5_1156        |     7|
|1169  |      gpc3435          |gpc606_5_1157        |     7|
|1170  |      gpc3436          |gpc606_5_1158        |     7|
|1171  |      gpc3437          |gpc606_5_1159        |     7|
|1172  |      gpc3438          |gpc606_5_1160        |     7|
|1173  |      gpc3439          |gpc606_5_1161        |     7|
|1174  |      gpc344           |gpc606_5_1162        |     7|
|1175  |      gpc3440          |gpc606_5_1163        |     7|
|1176  |      gpc3441          |gpc606_5_1164        |     7|
|1177  |      gpc3442          |gpc606_5_1165        |     7|
|1178  |      gpc3443          |gpc606_5_1166        |     7|
|1179  |      gpc3444          |gpc606_5_1167        |     7|
|1180  |      gpc3445          |gpc606_5_1168        |     7|
|1181  |      gpc3446          |gpc606_5_1169        |     7|
|1182  |      gpc3447          |gpc1343_5_1170       |     7|
|1183  |      gpc3448          |gpc1343_5_1171       |     7|
|1184  |      gpc3449          |gpc1343_5_1172       |     7|
|1185  |      gpc345           |gpc606_5_1173        |     7|
|1186  |      gpc3450          |gpc1343_5_1174       |     7|
|1187  |      gpc3451          |gpc615_5_1175        |     8|
|1188  |      gpc3452          |gpc615_5_1176        |     8|
|1189  |      gpc3453          |gpc615_5_1177        |     8|
|1190  |      gpc3454          |gpc615_5_1178        |     8|
|1191  |      gpc3455          |gpc615_5_1179        |     8|
|1192  |      gpc3456          |gpc615_5_1180        |     8|
|1193  |      gpc3457          |gpc615_5_1181        |     8|
|1194  |      gpc3458          |gpc615_5_1182        |     8|
|1195  |      gpc3459          |gpc615_5_1183        |     8|
|1196  |      gpc346           |gpc606_5_1184        |     7|
|1197  |      gpc3460          |gpc615_5_1185        |     8|
|1198  |      gpc3461          |gpc615_5_1186        |     8|
|1199  |      gpc3462          |gpc615_5_1187        |     8|
|1200  |      gpc3463          |gpc615_5_1188        |     8|
|1201  |      gpc3464          |gpc615_5_1189        |     8|
|1202  |      gpc3465          |gpc606_5_1190        |     7|
|1203  |      gpc3466          |gpc606_5_1191        |     7|
|1204  |      gpc3467          |gpc606_5_1192        |     7|
|1205  |      gpc3468          |gpc606_5_1193        |     7|
|1206  |      gpc3469          |gpc606_5_1194        |     7|
|1207  |      gpc347           |gpc606_5_1195        |     7|
|1208  |      gpc3470          |gpc1163_5_1196       |     6|
|1209  |      gpc3471          |gpc1163_5_1197       |     6|
|1210  |      gpc3472          |gpc1163_5_1198       |     6|
|1211  |      gpc3473          |gpc1163_5_1199       |     6|
|1212  |      gpc3474          |gpc1163_5_1200       |     6|
|1213  |      gpc3475          |gpc1163_5_1201       |     6|
|1214  |      gpc3476          |gpc606_5_1202        |     7|
|1215  |      gpc3477          |gpc606_5_1203        |     7|
|1216  |      gpc3478          |gpc606_5_1204        |     7|
|1217  |      gpc3479          |gpc606_5_1205        |     7|
|1218  |      gpc348           |gpc606_5_1206        |     7|
|1219  |      gpc3480          |gpc606_5_1207        |     7|
|1220  |      gpc3481          |gpc615_5_1208        |     8|
|1221  |      gpc3482          |gpc615_5_1209        |     8|
|1222  |      gpc3483          |gpc615_5_1210        |     8|
|1223  |      gpc3484          |gpc615_5_1211        |     8|
|1224  |      gpc3485          |gpc615_5_1212        |     8|
|1225  |      gpc3486          |gpc615_5_1213        |     8|
|1226  |      gpc3487          |gpc615_5_1214        |     8|
|1227  |      gpc3488          |gpc615_5_1215        |     8|
|1228  |      gpc3489          |gpc615_5_1216        |     8|
|1229  |      gpc349           |gpc606_5_1217        |     7|
|1230  |      gpc3490          |gpc615_5_1218        |     8|
|1231  |      gpc3491          |gpc615_5_1219        |     8|
|1232  |      gpc3492          |gpc606_5_1220        |     7|
|1233  |      gpc3493          |gpc606_5_1221        |     7|
|1234  |      gpc3494          |gpc606_5_1222        |     7|
|1235  |      gpc3495          |gpc606_5_1223        |     7|
|1236  |      gpc3496          |gpc606_5_1224        |     7|
|1237  |      gpc3497          |gpc606_5_1225        |     7|
|1238  |      gpc3498          |gpc606_5_1226        |     7|
|1239  |      gpc3499          |gpc606_5_1227        |     7|
|1240  |      gpc35            |gpc1163_5_1228       |     6|
|1241  |      gpc350           |gpc606_5_1229        |     7|
|1242  |      gpc3500          |gpc606_5_1230        |     7|
|1243  |      gpc3501          |gpc606_5_1231        |     7|
|1244  |      gpc3502          |gpc606_5_1232        |     7|
|1245  |      gpc3503          |gpc606_5_1233        |     7|
|1246  |      gpc3504          |gpc606_5_1234        |     7|
|1247  |      gpc3505          |gpc606_5_1235        |     7|
|1248  |      gpc3506          |gpc606_5_1236        |     7|
|1249  |      gpc3507          |gpc606_5_1237        |     7|
|1250  |      gpc3508          |gpc606_5_1238        |     7|
|1251  |      gpc3509          |gpc606_5_1239        |     7|
|1252  |      gpc351           |gpc606_5_1240        |     7|
|1253  |      gpc3510          |gpc615_5_1241        |     8|
|1254  |      gpc3511          |gpc615_5_1242        |     8|
|1255  |      gpc3512          |gpc615_5_1243        |     8|
|1256  |      gpc3513          |gpc606_5_1244        |     7|
|1257  |      gpc3514          |gpc606_5_1245        |     7|
|1258  |      gpc3515          |gpc606_5_1246        |     7|
|1259  |      gpc3516          |gpc615_5_1247        |     8|
|1260  |      gpc3517          |gpc615_5_1248        |     8|
|1261  |      gpc3518          |gpc615_5_1249        |     8|
|1262  |      gpc3519          |gpc615_5_1250        |     8|
|1263  |      gpc352           |gpc606_5_1251        |     7|
|1264  |      gpc3520          |gpc615_5_1252        |     8|
|1265  |      gpc3521          |gpc606_5_1253        |     7|
|1266  |      gpc3522          |gpc606_5_1254        |     7|
|1267  |      gpc3523          |gpc606_5_1255        |     7|
|1268  |      gpc3524          |gpc606_5_1256        |     7|
|1269  |      gpc3525          |gpc606_5_1257        |     7|
|1270  |      gpc3526          |gpc606_5_1258        |     7|
|1271  |      gpc3527          |gpc615_5_1259        |     8|
|1272  |      gpc3528          |gpc615_5_1260        |     8|
|1273  |      gpc3529          |gpc1163_5_1261       |     6|
|1274  |      gpc353           |gpc606_5_1262        |     7|
|1275  |      gpc3530          |gpc1163_5_1263       |     6|
|1276  |      gpc3531          |gpc1163_5_1264       |     6|
|1277  |      gpc3532          |gpc1163_5_1265       |     6|
|1278  |      gpc3533          |gpc1163_5_1266       |     6|
|1279  |      gpc3534          |gpc606_5_1267        |     7|
|1280  |      gpc3535          |gpc606_5_1268        |     7|
|1281  |      gpc3536          |gpc606_5_1269        |     7|
|1282  |      gpc3537          |gpc606_5_1270        |     7|
|1283  |      gpc3538          |gpc606_5_1271        |     7|
|1284  |      gpc3539          |gpc606_5_1272        |     7|
|1285  |      gpc354           |gpc606_5_1273        |     7|
|1286  |      gpc3540          |gpc606_5_1274        |     7|
|1287  |      gpc3541          |gpc606_5_1275        |     7|
|1288  |      gpc3542          |gpc606_5_1276        |     7|
|1289  |      gpc3543          |gpc606_5_1277        |     7|
|1290  |      gpc3544          |gpc606_5_1278        |     7|
|1291  |      gpc3545          |gpc606_5_1279        |     7|
|1292  |      gpc3546          |gpc606_5_1280        |     7|
|1293  |      gpc3547          |gpc606_5_1281        |     7|
|1294  |      gpc3548          |gpc606_5_1282        |     7|
|1295  |      gpc3549          |gpc606_5_1283        |     7|
|1296  |      gpc355           |gpc606_5_1284        |     7|
|1297  |      gpc3550          |gpc606_5_1285        |     7|
|1298  |      gpc3551          |gpc606_5_1286        |     7|
|1299  |      gpc3552          |gpc606_5_1287        |     7|
|1300  |      gpc3553          |gpc606_5_1288        |     7|
|1301  |      gpc3554          |gpc606_5_1289        |     7|
|1302  |      gpc3555          |gpc606_5_1290        |     7|
|1303  |      gpc3556          |gpc606_5_1291        |     7|
|1304  |      gpc3557          |gpc606_5_1292        |     7|
|1305  |      gpc3558          |gpc606_5_1293        |     7|
|1306  |      gpc356           |gpc606_5_1294        |     7|
|1307  |      gpc357           |gpc606_5_1295        |     7|
|1308  |      gpc358           |gpc606_5_1296        |     7|
|1309  |      gpc359           |gpc606_5_1297        |     7|
|1310  |      gpc36            |gpc1163_5_1298       |     6|
|1311  |      gpc360           |gpc606_5_1299        |     7|
|1312  |      gpc361           |gpc606_5_1300        |     7|
|1313  |      gpc362           |gpc606_5_1301        |     7|
|1314  |      gpc363           |gpc606_5_1302        |     7|
|1315  |      gpc364           |gpc606_5_1303        |     7|
|1316  |      gpc365           |gpc606_5_1304        |     7|
|1317  |      gpc366           |gpc606_5_1305        |     7|
|1318  |      gpc367           |gpc606_5_1306        |     7|
|1319  |      gpc368           |gpc606_5_1307        |     7|
|1320  |      gpc369           |gpc606_5_1308        |     7|
|1321  |      gpc37            |gpc1163_5_1309       |     6|
|1322  |      gpc370           |gpc606_5_1310        |     7|
|1323  |      gpc371           |gpc606_5_1311        |     7|
|1324  |      gpc372           |gpc606_5_1312        |     7|
|1325  |      gpc373           |gpc606_5_1313        |     7|
|1326  |      gpc374           |gpc606_5_1314        |     7|
|1327  |      gpc375           |gpc606_5_1315        |     7|
|1328  |      gpc376           |gpc606_5_1316        |     7|
|1329  |      gpc377           |gpc606_5_1317        |     7|
|1330  |      gpc378           |gpc606_5_1318        |     7|
|1331  |      gpc379           |gpc606_5_1319        |     7|
|1332  |      gpc38            |gpc1163_5_1320       |     6|
|1333  |      gpc380           |gpc606_5_1321        |     7|
|1334  |      gpc381           |gpc606_5_1322        |     7|
|1335  |      gpc382           |gpc606_5_1323        |     7|
|1336  |      gpc383           |gpc606_5_1324        |     7|
|1337  |      gpc384           |gpc606_5_1325        |     7|
|1338  |      gpc385           |gpc606_5_1326        |     7|
|1339  |      gpc386           |gpc606_5_1327        |     7|
|1340  |      gpc387           |gpc606_5_1328        |     7|
|1341  |      gpc388           |gpc606_5_1329        |     7|
|1342  |      gpc389           |gpc606_5_1330        |     7|
|1343  |      gpc39            |gpc1163_5_1331       |     6|
|1344  |      gpc390           |gpc606_5_1332        |     7|
|1345  |      gpc391           |gpc606_5_1333        |     7|
|1346  |      gpc392           |gpc117_4_1334        |     6|
|1347  |      gpc393           |gpc117_4_1335        |     6|
|1348  |      gpc3933          |gpc606_5_1336        |     7|
|1349  |      gpc3934          |gpc606_5_1337        |     7|
|1350  |      gpc3935          |gpc606_5_1338        |     7|
|1351  |      gpc3936          |gpc606_5_1339        |     7|
|1352  |      gpc3937          |gpc606_5_1340        |     7|
|1353  |      gpc3938          |gpc606_5_1341        |     7|
|1354  |      gpc3939          |gpc606_5_1342        |     7|
|1355  |      gpc394           |gpc117_4_1343        |     6|
|1356  |      gpc3940          |gpc615_5_1344        |     8|
|1357  |      gpc3941          |gpc615_5_1345        |     8|
|1358  |      gpc3942          |gpc615_5_1346        |     8|
|1359  |      gpc3943          |gpc606_5_1347        |     7|
|1360  |      gpc3944          |gpc606_5_1348        |     7|
|1361  |      gpc3945          |gpc1163_5_1349       |     6|
|1362  |      gpc3946          |gpc1163_5_1350       |     6|
|1363  |      gpc3947          |gpc606_5_1351        |     7|
|1364  |      gpc3948          |gpc606_5_1352        |     7|
|1365  |      gpc3949          |gpc606_5_1353        |     7|
|1366  |      gpc395           |gpc117_4_1354        |     6|
|1367  |      gpc3950          |gpc615_5_1355        |     8|
|1368  |      gpc3951          |gpc615_5_1356        |     8|
|1369  |      gpc3952          |gpc615_5_1357        |     8|
|1370  |      gpc3953          |gpc615_5_1358        |     8|
|1371  |      gpc3954          |gpc615_5_1359        |     8|
|1372  |      gpc3955          |gpc615_5_1360        |     8|
|1373  |      gpc3956          |gpc615_5_1361        |     8|
|1374  |      gpc3957          |gpc615_5_1362        |     8|
|1375  |      gpc3958          |gpc615_5_1363        |     8|
|1376  |      gpc3959          |gpc615_5_1364        |     8|
|1377  |      gpc396           |gpc606_5_1365        |     7|
|1378  |      gpc3960          |gpc615_5_1366        |     8|
|1379  |      gpc3961          |gpc606_5_1367        |     7|
|1380  |      gpc3962          |gpc623_5_1368        |     8|
|1381  |      gpc3963          |gpc623_5_1369        |     8|
|1382  |      gpc3964          |gpc623_5_1370        |     8|
|1383  |      gpc3965          |gpc623_5_1371        |     8|
|1384  |      gpc3966          |gpc623_5_1372        |     8|
|1385  |      gpc3967          |gpc623_5_1373        |     8|
|1386  |      gpc3968          |gpc1163_5_1374       |     6|
|1387  |      gpc3969          |gpc606_5_1375        |     7|
|1388  |      gpc397           |gpc606_5_1376        |     7|
|1389  |      gpc3970          |gpc606_5_1377        |     7|
|1390  |      gpc3971          |gpc606_5_1378        |     7|
|1391  |      gpc3972          |gpc606_5_1379        |     7|
|1392  |      gpc3973          |gpc606_5_1380        |     7|
|1393  |      gpc3974          |gpc606_5_1381        |     7|
|1394  |      gpc3975          |gpc2135_5_1382       |     7|
|1395  |      gpc3976          |gpc2135_5_1383       |     7|
|1396  |      gpc3977          |gpc2135_5_1384       |     7|
|1397  |      gpc3978          |gpc2135_5_1385       |     7|
|1398  |      gpc3979          |gpc2135_5_1386       |     7|
|1399  |      gpc398           |gpc606_5_1387        |     7|
|1400  |      gpc3980          |gpc606_5_1388        |     7|
|1401  |      gpc3981          |gpc2135_5_1389       |     7|
|1402  |      gpc3982          |gpc2135_5_1390       |     7|
|1403  |      gpc3983          |gpc2135_5_1391       |     7|
|1404  |      gpc3984          |gpc2135_5_1392       |     7|
|1405  |      gpc3985          |gpc2135_5_1393       |     7|
|1406  |      gpc3986          |gpc2135_5_1394       |     7|
|1407  |      gpc3987          |gpc2135_5_1395       |     7|
|1408  |      gpc3988          |gpc2135_5_1396       |     7|
|1409  |      gpc3989          |gpc2135_5_1397       |     7|
|1410  |      gpc399           |gpc606_5_1398        |     7|
|1411  |      gpc3990          |gpc2135_5_1399       |     7|
|1412  |      gpc3991          |gpc615_5_1400        |     8|
|1413  |      gpc3992          |gpc606_5_1401        |     7|
|1414  |      gpc3993          |gpc606_5_1402        |     7|
|1415  |      gpc3994          |gpc606_5_1403        |     7|
|1416  |      gpc3995          |gpc1163_5_1404       |     6|
|1417  |      gpc3996          |gpc1163_5_1405       |     6|
|1418  |      gpc3997          |gpc606_5_1406        |     7|
|1419  |      gpc3998          |gpc606_5_1407        |     7|
|1420  |      gpc3999          |gpc606_5_1408        |     7|
|1421  |      gpc4             |gpc117_4_1409        |     6|
|1422  |      gpc40            |gpc1163_5_1410       |     6|
|1423  |      gpc400           |gpc606_5_1411        |     7|
|1424  |      gpc4000          |gpc615_5_1412        |     8|
|1425  |      gpc4001          |gpc615_5_1413        |     8|
|1426  |      gpc4002          |gpc615_5_1414        |     8|
|1427  |      gpc4003          |gpc615_5_1415        |     8|
|1428  |      gpc4004          |gpc1325_5            |     9|
|1429  |      gpc4005          |gpc1406_5            |     8|
|1430  |      gpc4006          |gpc606_5_1416        |     7|
|1431  |      gpc4007          |gpc606_5_1417        |     7|
|1432  |      gpc4008          |gpc606_5_1418        |     7|
|1433  |      gpc4009          |gpc606_5_1419        |     7|
|1434  |      gpc401           |gpc606_5_1420        |     7|
|1435  |      gpc4010          |gpc606_5_1421        |     7|
|1436  |      gpc4011          |gpc606_5_1422        |     7|
|1437  |      gpc4012          |gpc606_5_1423        |     7|
|1438  |      gpc4013          |gpc606_5_1424        |     7|
|1439  |      gpc4014          |gpc606_5_1425        |     7|
|1440  |      gpc4015          |gpc606_5_1426        |     7|
|1441  |      gpc4016          |gpc606_5_1427        |     7|
|1442  |      gpc4017          |gpc615_5_1428        |     8|
|1443  |      gpc4018          |gpc615_5_1429        |     8|
|1444  |      gpc4019          |gpc615_5_1430        |     8|
|1445  |      gpc402           |gpc606_5_1431        |     7|
|1446  |      gpc4020          |gpc606_5_1432        |     7|
|1447  |      gpc4021          |gpc606_5_1433        |     7|
|1448  |      gpc4022          |gpc606_5_1434        |     7|
|1449  |      gpc4023          |gpc615_5_1435        |     8|
|1450  |      gpc4024          |gpc615_5_1436        |     8|
|1451  |      gpc4025          |gpc615_5_1437        |     8|
|1452  |      gpc4026          |gpc615_5_1438        |     8|
|1453  |      gpc4027          |gpc606_5_1439        |     7|
|1454  |      gpc4028          |gpc606_5_1440        |     7|
|1455  |      gpc4029          |gpc606_5_1441        |     7|
|1456  |      gpc403           |gpc606_5_1442        |     7|
|1457  |      gpc4030          |gpc606_5_1443        |     7|
|1458  |      gpc4031          |gpc615_5_1444        |     8|
|1459  |      gpc4032          |gpc606_5_1445        |     7|
|1460  |      gpc4033          |gpc606_5_1446        |     7|
|1461  |      gpc4034          |gpc606_5_1447        |     7|
|1462  |      gpc4035          |gpc606_5_1448        |     7|
|1463  |      gpc4036          |gpc606_5_1449        |     7|
|1464  |      gpc4037          |gpc606_5_1450        |     7|
|1465  |      gpc4038          |gpc615_5_1451        |     8|
|1466  |      gpc4039          |gpc606_5_1452        |     7|
|1467  |      gpc404           |gpc606_5_1453        |     7|
|1468  |      gpc4040          |gpc615_5_1454        |     8|
|1469  |      gpc4041          |gpc615_5_1455        |     8|
|1470  |      gpc4042          |gpc606_5_1456        |     7|
|1471  |      gpc4043          |gpc606_5_1457        |     7|
|1472  |      gpc4044          |gpc615_5_1458        |     8|
|1473  |      gpc4045          |gpc615_5_1459        |     8|
|1474  |      gpc4046          |gpc615_5_1460        |     8|
|1475  |      gpc4047          |gpc1325_5_1461       |     9|
|1476  |      gpc4048          |gpc606_5_1462        |     7|
|1477  |      gpc4049          |gpc606_5_1463        |     7|
|1478  |      gpc405           |gpc606_5_1464        |     7|
|1479  |      gpc4050          |gpc606_5_1465        |     7|
|1480  |      gpc4051          |gpc2135_5_1466       |     7|
|1481  |      gpc406           |gpc606_5_1467        |     7|
|1482  |      gpc407           |gpc606_5_1468        |     7|
|1483  |      gpc408           |gpc606_5_1469        |     7|
|1484  |      gpc409           |gpc606_5_1470        |     7|
|1485  |      gpc41            |gpc1163_5_1471       |     6|
|1486  |      gpc410           |gpc606_5_1472        |     7|
|1487  |      gpc411           |gpc606_5_1473        |     7|
|1488  |      gpc412           |gpc606_5_1474        |     7|
|1489  |      gpc413           |gpc606_5_1475        |     7|
|1490  |      gpc414           |gpc606_5_1476        |     7|
|1491  |      gpc415           |gpc606_5_1477        |     7|
|1492  |      gpc416           |gpc606_5_1478        |     7|
|1493  |      gpc417           |gpc606_5_1479        |     7|
|1494  |      gpc418           |gpc606_5_1480        |     7|
|1495  |      gpc419           |gpc606_5_1481        |     7|
|1496  |      gpc42            |gpc1163_5_1482       |     6|
|1497  |      gpc420           |gpc606_5_1483        |     7|
|1498  |      gpc421           |gpc606_5_1484        |     7|
|1499  |      gpc422           |gpc606_5_1485        |     7|
|1500  |      gpc423           |gpc606_5_1486        |     7|
|1501  |      gpc424           |gpc606_5_1487        |     7|
|1502  |      gpc4244          |gpc615_5_1488        |     8|
|1503  |      gpc4245          |gpc1343_5_1489       |     7|
|1504  |      gpc4246          |gpc606_5_1490        |     7|
|1505  |      gpc4247          |gpc1415_5_1491       |     9|
|1506  |      gpc4248          |gpc606_5_1492        |     7|
|1507  |      gpc4249          |gpc606_5_1493        |     7|
|1508  |      gpc425           |gpc606_5_1494        |     7|
|1509  |      gpc4250          |gpc606_5_1495        |     7|
|1510  |      gpc4251          |gpc615_5_1496        |     8|
|1511  |      gpc4252          |gpc1343_5_1497       |     7|
|1512  |      gpc4253          |gpc615_5_1498        |     8|
|1513  |      gpc4254          |gpc606_5_1499        |     7|
|1514  |      gpc4255          |gpc615_5_1500        |     8|
|1515  |      gpc4256          |gpc615_5_1501        |     8|
|1516  |      gpc4257          |gpc207_4             |     8|
|1517  |      gpc4258          |gpc615_5_1502        |     8|
|1518  |      gpc4259          |gpc1163_5_1503       |     6|
|1519  |      gpc426           |gpc606_5_1504        |     7|
|1520  |      gpc4260          |gpc606_5_1505        |     7|
|1521  |      gpc4261          |gpc606_5_1506        |     7|
|1522  |      gpc4262          |gpc606_5_1507        |     7|
|1523  |      gpc4263          |gpc615_5_1508        |     8|
|1524  |      gpc4264          |gpc207_4_1509        |     8|
|1525  |      gpc4265          |gpc615_5_1510        |     8|
|1526  |      gpc4266          |gpc615_5_1511        |     8|
|1527  |      gpc4267          |gpc615_5_1512        |     8|
|1528  |      gpc4268          |gpc615_5_1513        |     8|
|1529  |      gpc4269          |gpc207_4_1514        |     8|
|1530  |      gpc427           |gpc606_5_1515        |     7|
|1531  |      gpc4270          |gpc606_5_1516        |     7|
|1532  |      gpc4271          |gpc615_5_1517        |     8|
|1533  |      gpc4272          |gpc615_5_1518        |     8|
|1534  |      gpc4273          |gpc615_5_1519        |     8|
|1535  |      gpc4274          |gpc2135_5_1520       |     7|
|1536  |      gpc4275          |gpc615_5_1521        |     8|
|1537  |      gpc4276          |gpc615_5_1522        |     8|
|1538  |      gpc4277          |gpc615_5_1523        |     8|
|1539  |      gpc4278          |gpc615_5_1524        |     8|
|1540  |      gpc4279          |gpc615_5_1525        |     8|
|1541  |      gpc428           |gpc606_5_1526        |     7|
|1542  |      gpc4280          |gpc615_5_1527        |     8|
|1543  |      gpc4281          |gpc615_5_1528        |     8|
|1544  |      gpc4282          |gpc615_5_1529        |     8|
|1545  |      gpc4283          |gpc615_5_1530        |     8|
|1546  |      gpc4284          |gpc615_5_1531        |     8|
|1547  |      gpc4285          |gpc606_5_1532        |     7|
|1548  |      gpc4286          |gpc615_5_1533        |     8|
|1549  |      gpc4287          |gpc615_5_1534        |     8|
|1550  |      gpc4288          |gpc615_5_1535        |     8|
|1551  |      gpc4289          |gpc207_4_1536        |     8|
|1552  |      gpc429           |gpc606_5_1537        |     7|
|1553  |      gpc4290          |gpc207_4_1538        |     8|
|1554  |      gpc4291          |gpc207_4_1539        |     8|
|1555  |      gpc4292          |gpc615_5_1540        |     8|
|1556  |      gpc4293          |gpc615_5_1541        |     8|
|1557  |      gpc4294          |gpc117_4_1542        |     6|
|1558  |      gpc4295          |gpc117_4_1543        |     6|
|1559  |      gpc4296          |gpc615_5_1544        |     8|
|1560  |      gpc4297          |gpc615_5_1545        |     8|
|1561  |      gpc4298          |gpc2135_5_1546       |     7|
|1562  |      gpc4299          |gpc2135_5_1547       |     7|
|1563  |      gpc43            |gpc606_5_1548        |     7|
|1564  |      gpc430           |gpc606_5_1549        |     7|
|1565  |      gpc4300          |gpc2135_5_1550       |     7|
|1566  |      gpc4301          |gpc606_5_1551        |     7|
|1567  |      gpc431           |gpc606_5_1552        |     7|
|1568  |      gpc432           |gpc606_5_1553        |     7|
|1569  |      gpc433           |gpc606_5_1554        |     7|
|1570  |      gpc434           |gpc606_5_1555        |     7|
|1571  |      gpc435           |gpc606_5_1556        |     7|
|1572  |      gpc436           |gpc606_5_1557        |     7|
|1573  |      gpc437           |gpc606_5_1558        |     7|
|1574  |      gpc438           |gpc606_5_1559        |     7|
|1575  |      gpc439           |gpc606_5_1560        |     7|
|1576  |      gpc44            |gpc606_5_1561        |     7|
|1577  |      gpc440           |gpc606_5_1562        |     7|
|1578  |      gpc441           |gpc606_5_1563        |     7|
|1579  |      gpc442           |gpc606_5_1564        |     7|
|1580  |      gpc443           |gpc606_5_1565        |     7|
|1581  |      gpc4434          |gpc1163_5_1566       |     6|
|1582  |      gpc4435          |gpc135_4             |     5|
|1583  |      gpc4436          |gpc1343_5_1567       |     7|
|1584  |      gpc4437          |gpc1343_5_1568       |     7|
|1585  |      gpc4438          |gpc615_5_1569        |     8|
|1586  |      gpc4439          |gpc1163_5_1570       |     6|
|1587  |      gpc444           |gpc606_5_1571        |     7|
|1588  |      gpc4440          |gpc606_5_1572        |     7|
|1589  |      gpc4441          |gpc117_4_1573        |     6|
|1590  |      gpc4442          |gpc117_4_1574        |     6|
|1591  |      gpc4443          |gpc117_4_1575        |     6|
|1592  |      gpc4444          |gpc207_4_1576        |     8|
|1593  |      gpc4445          |gpc1406_5_1577       |     8|
|1594  |      gpc4446          |gpc1406_5_1578       |     8|
|1595  |      gpc4447          |gpc615_5_1579        |     8|
|1596  |      gpc4448          |gpc117_4_1580        |     6|
|1597  |      gpc4449          |gpc7_3               |     6|
|1598  |      gpc445           |gpc606_5_1581        |     7|
|1599  |      gpc4450          |gpc1163_5_1582       |     6|
|1600  |      gpc4451          |gpc1163_5_1583       |     6|
|1601  |      gpc4452          |gpc606_5_1584        |     7|
|1602  |      gpc4453          |gpc615_5_1585        |     8|
|1603  |      gpc4454          |gpc606_5_1586        |     7|
|1604  |      gpc4455          |gpc1406_5_1587       |     8|
|1605  |      gpc4456          |gpc615_5_1588        |     8|
|1606  |      gpc4457          |gpc615_5_1589        |     8|
|1607  |      gpc4458          |gpc135_4_1590        |     5|
|1608  |      gpc4459          |gpc615_5_1591        |     8|
|1609  |      gpc446           |gpc606_5_1592        |     7|
|1610  |      gpc4460          |gpc606_5_1593        |     7|
|1611  |      gpc4461          |gpc1406_5_1594       |     8|
|1612  |      gpc4462          |gpc615_5_1595        |     8|
|1613  |      gpc4463          |gpc606_5_1596        |     7|
|1614  |      gpc4464          |gpc606_5_1597        |     7|
|1615  |      gpc447           |gpc615_5_1598        |     8|
|1616  |      gpc448           |gpc615_5_1599        |     8|
|1617  |      gpc449           |gpc615_5_1600        |     8|
|1618  |      gpc45            |gpc606_5_1601        |     7|
|1619  |      gpc450           |gpc615_5_1602        |     8|
|1620  |      gpc451           |gpc615_5_1603        |     8|
|1621  |      gpc452           |gpc615_5_1604        |     8|
|1622  |      gpc453           |gpc615_5_1605        |     8|
|1623  |      gpc454           |gpc615_5_1606        |     8|
|1624  |      gpc4546          |gpc223_4             |     7|
|1625  |      gpc4547          |gpc135_4_1607        |     5|
|1626  |      gpc4548          |gpc615_5_1608        |     8|
|1627  |      gpc4549          |gpc2135_5_1609       |     7|
|1628  |      gpc455           |gpc615_5_1610        |     8|
|1629  |      gpc4550          |gpc615_5_1611        |     8|
|1630  |      gpc4551          |gpc7_3_1612          |     6|
|1631  |      gpc4552          |gpc615_5_1613        |     8|
|1632  |      gpc4553          |gpc615_5_1614        |     8|
|1633  |      gpc4554          |gpc7_3_1615          |     6|
|1634  |      gpc4555          |gpc7_3_1616          |     6|
|1635  |      gpc4556          |gpc7_3_1617          |     6|
|1636  |      gpc4557          |gpc1325_5_1618       |     9|
|1637  |      gpc4558          |gpc7_3_1619          |     6|
|1638  |      gpc4559          |gpc606_5_1620        |     7|
|1639  |      gpc456           |gpc615_5_1621        |     8|
|1640  |      gpc4560          |gpc606_5_1622        |     7|
|1641  |      gpc457           |gpc615_5_1623        |     8|
|1642  |      gpc458           |gpc615_5_1624        |     8|
|1643  |      gpc459           |gpc615_5_1625        |     8|
|1644  |      gpc46            |gpc606_5_1626        |     7|
|1645  |      gpc460           |gpc615_5_1627        |     8|
|1646  |      gpc461           |gpc615_5_1628        |     8|
|1647  |      gpc462           |gpc615_5_1629        |     8|
|1648  |      gpc463           |gpc615_5_1630        |     8|
|1649  |      gpc464           |gpc615_5_1631        |     8|
|1650  |      gpc4647          |gpc1163_5_1632       |     6|
|1651  |      gpc4648          |gpc1423_5            |     9|
|1652  |      gpc4649          |gpc623_5_1633        |     8|
|1653  |      gpc465           |gpc615_5_1634        |     8|
|1654  |      gpc4650          |gpc1325_5_1635       |     9|
|1655  |      gpc4651          |gpc117_4_1636        |     6|
|1656  |      gpc4652          |gpc1415_5_1637       |     9|
|1657  |      gpc4653          |gpc3_2               |     3|
|1658  |      gpc4654          |gpc7_3_1638          |     6|
|1659  |      gpc4655          |gpc117_4_1639        |     6|
|1660  |      gpc4656          |gpc2135_5_1640       |     7|
|1661  |      gpc4657          |gpc2116_5            |     6|
|1662  |      gpc4658          |gpc2135_5_1641       |     7|
|1663  |      gpc4659          |gpc2116_5_1642       |     6|
|1664  |      gpc466           |gpc615_5_1643        |     8|
|1665  |      gpc4660          |gpc207_4_1644        |     8|
|1666  |      gpc4661          |gpc135_4_1645        |     5|
|1667  |      gpc467           |gpc615_5_1646        |     8|
|1668  |      gpc468           |gpc615_5_1647        |     8|
|1669  |      gpc469           |gpc615_5_1648        |     8|
|1670  |      gpc47            |gpc606_5_1649        |     7|
|1671  |      gpc470           |gpc615_5_1650        |     8|
|1672  |      gpc471           |gpc615_5_1651        |     8|
|1673  |      gpc472           |gpc615_5_1652        |     8|
|1674  |      gpc473           |gpc615_5_1653        |     8|
|1675  |      gpc474           |gpc615_5_1654        |     8|
|1676  |      gpc475           |gpc615_5_1655        |     8|
|1677  |      gpc476           |gpc615_5_1656        |     8|
|1678  |      gpc477           |gpc615_5_1657        |     8|
|1679  |      gpc478           |gpc615_5_1658        |     8|
|1680  |      gpc479           |gpc615_5_1659        |     8|
|1681  |      gpc48            |gpc606_5_1660        |     7|
|1682  |      gpc480           |gpc615_5_1661        |     8|
|1683  |      gpc481           |gpc615_5_1662        |     8|
|1684  |      gpc482           |gpc615_5_1663        |     8|
|1685  |      gpc483           |gpc615_5_1664        |     8|
|1686  |      gpc484           |gpc615_5_1665        |     8|
|1687  |      gpc485           |gpc615_5_1666        |     8|
|1688  |      gpc486           |gpc615_5_1667        |     8|
|1689  |      gpc487           |gpc615_5_1668        |     8|
|1690  |      gpc488           |gpc615_5_1669        |     8|
|1691  |      gpc489           |gpc615_5_1670        |     8|
|1692  |      gpc49            |gpc606_5_1671        |     7|
|1693  |      gpc490           |gpc615_5_1672        |     8|
|1694  |      gpc491           |gpc615_5_1673        |     8|
|1695  |      gpc492           |gpc606_5_1674        |     7|
|1696  |      gpc493           |gpc606_5_1675        |     7|
|1697  |      gpc494           |gpc606_5_1676        |     7|
|1698  |      gpc495           |gpc606_5_1677        |     7|
|1699  |      gpc496           |gpc606_5_1678        |     7|
|1700  |      gpc497           |gpc606_5_1679        |     7|
|1701  |      gpc498           |gpc606_5_1680        |     7|
|1702  |      gpc499           |gpc606_5_1681        |     7|
|1703  |      gpc5             |gpc117_4_1682        |     6|
|1704  |      gpc50            |gpc606_5_1683        |     7|
|1705  |      gpc500           |gpc606_5_1684        |     7|
|1706  |      gpc501           |gpc606_5_1685        |     7|
|1707  |      gpc502           |gpc606_5_1686        |     7|
|1708  |      gpc503           |gpc606_5_1687        |     7|
|1709  |      gpc504           |gpc606_5_1688        |     7|
|1710  |      gpc505           |gpc606_5_1689        |     7|
|1711  |      gpc506           |gpc606_5_1690        |     7|
|1712  |      gpc507           |gpc606_5_1691        |     7|
|1713  |      gpc508           |gpc606_5_1692        |     7|
|1714  |      gpc509           |gpc606_5_1693        |     7|
|1715  |      gpc51            |gpc606_5_1694        |     7|
|1716  |      gpc510           |gpc606_5_1695        |     7|
|1717  |      gpc511           |gpc606_5_1696        |     7|
|1718  |      gpc512           |gpc606_5_1697        |     7|
|1719  |      gpc513           |gpc606_5_1698        |     7|
|1720  |      gpc514           |gpc606_5_1699        |     7|
|1721  |      gpc515           |gpc606_5_1700        |     7|
|1722  |      gpc516           |gpc606_5_1701        |     7|
|1723  |      gpc517           |gpc606_5_1702        |     7|
|1724  |      gpc518           |gpc606_5_1703        |     7|
|1725  |      gpc519           |gpc606_5_1704        |     7|
|1726  |      gpc52            |gpc606_5_1705        |     7|
|1727  |      gpc520           |gpc606_5_1706        |     7|
|1728  |      gpc521           |gpc606_5_1707        |     7|
|1729  |      gpc522           |gpc606_5_1708        |     7|
|1730  |      gpc523           |gpc606_5_1709        |     7|
|1731  |      gpc524           |gpc606_5_1710        |     7|
|1732  |      gpc525           |gpc606_5_1711        |     7|
|1733  |      gpc526           |gpc606_5_1712        |     7|
|1734  |      gpc527           |gpc606_5_1713        |     7|
|1735  |      gpc528           |gpc606_5_1714        |     7|
|1736  |      gpc529           |gpc606_5_1715        |     7|
|1737  |      gpc53            |gpc606_5_1716        |     7|
|1738  |      gpc530           |gpc606_5_1717        |     7|
|1739  |      gpc531           |gpc606_5_1718        |     7|
|1740  |      gpc532           |gpc606_5_1719        |     7|
|1741  |      gpc533           |gpc606_5_1720        |     7|
|1742  |      gpc534           |gpc606_5_1721        |     7|
|1743  |      gpc535           |gpc606_5_1722        |     7|
|1744  |      gpc536           |gpc606_5_1723        |     7|
|1745  |      gpc537           |gpc606_5_1724        |     7|
|1746  |      gpc538           |gpc606_5_1725        |     7|
|1747  |      gpc539           |gpc606_5_1726        |     7|
|1748  |      gpc54            |gpc606_5_1727        |     7|
|1749  |      gpc540           |gpc606_5_1728        |     7|
|1750  |      gpc541           |gpc606_5_1729        |     7|
|1751  |      gpc542           |gpc606_5_1730        |     7|
|1752  |      gpc543           |gpc606_5_1731        |     7|
|1753  |      gpc544           |gpc606_5_1732        |     7|
|1754  |      gpc545           |gpc606_5_1733        |     7|
|1755  |      gpc546           |gpc606_5_1734        |     7|
|1756  |      gpc547           |gpc606_5_1735        |     7|
|1757  |      gpc548           |gpc606_5_1736        |     7|
|1758  |      gpc549           |gpc606_5_1737        |     7|
|1759  |      gpc55            |gpc606_5_1738        |     7|
|1760  |      gpc550           |gpc606_5_1739        |     7|
|1761  |      gpc551           |gpc606_5_1740        |     7|
|1762  |      gpc552           |gpc606_5_1741        |     7|
|1763  |      gpc553           |gpc606_5_1742        |     7|
|1764  |      gpc554           |gpc606_5_1743        |     7|
|1765  |      gpc555           |gpc606_5_1744        |     7|
|1766  |      gpc556           |gpc606_5_1745        |     7|
|1767  |      gpc557           |gpc606_5_1746        |     7|
|1768  |      gpc558           |gpc606_5_1747        |     7|
|1769  |      gpc559           |gpc606_5_1748        |     7|
|1770  |      gpc56            |gpc606_5_1749        |     7|
|1771  |      gpc560           |gpc606_5_1750        |     7|
|1772  |      gpc561           |gpc606_5_1751        |     7|
|1773  |      gpc562           |gpc606_5_1752        |     7|
|1774  |      gpc563           |gpc606_5_1753        |     7|
|1775  |      gpc564           |gpc606_5_1754        |     7|
|1776  |      gpc565           |gpc606_5_1755        |     7|
|1777  |      gpc566           |gpc606_5_1756        |     7|
|1778  |      gpc567           |gpc606_5_1757        |     7|
|1779  |      gpc568           |gpc606_5_1758        |     7|
|1780  |      gpc569           |gpc606_5_1759        |     7|
|1781  |      gpc57            |gpc606_5_1760        |     7|
|1782  |      gpc570           |gpc606_5_1761        |     7|
|1783  |      gpc571           |gpc606_5_1762        |     7|
|1784  |      gpc572           |gpc606_5_1763        |     7|
|1785  |      gpc573           |gpc606_5_1764        |     7|
|1786  |      gpc574           |gpc606_5_1765        |     7|
|1787  |      gpc575           |gpc606_5_1766        |     7|
|1788  |      gpc576           |gpc606_5_1767        |     7|
|1789  |      gpc577           |gpc606_5_1768        |     7|
|1790  |      gpc578           |gpc606_5_1769        |     7|
|1791  |      gpc579           |gpc606_5_1770        |     7|
|1792  |      gpc58            |gpc606_5_1771        |     7|
|1793  |      gpc580           |gpc606_5_1772        |     7|
|1794  |      gpc581           |gpc606_5_1773        |     7|
|1795  |      gpc582           |gpc606_5_1774        |     7|
|1796  |      gpc583           |gpc606_5_1775        |     7|
|1797  |      gpc584           |gpc606_5_1776        |     7|
|1798  |      gpc585           |gpc606_5_1777        |     7|
|1799  |      gpc586           |gpc606_5_1778        |     7|
|1800  |      gpc587           |gpc615_5_1779        |     8|
|1801  |      gpc588           |gpc615_5_1780        |     8|
|1802  |      gpc589           |gpc615_5_1781        |     8|
|1803  |      gpc59            |gpc606_5_1782        |     7|
|1804  |      gpc590           |gpc615_5_1783        |     8|
|1805  |      gpc591           |gpc606_5_1784        |     7|
|1806  |      gpc592           |gpc606_5_1785        |     7|
|1807  |      gpc593           |gpc606_5_1786        |     7|
|1808  |      gpc594           |gpc606_5_1787        |     7|
|1809  |      gpc595           |gpc606_5_1788        |     7|
|1810  |      gpc596           |gpc606_5_1789        |     7|
|1811  |      gpc597           |gpc606_5_1790        |     7|
|1812  |      gpc598           |gpc615_5_1791        |     8|
|1813  |      gpc599           |gpc615_5_1792        |     8|
|1814  |      gpc6             |gpc117_4_1793        |     6|
|1815  |      gpc60            |gpc606_5_1794        |     7|
|1816  |      gpc600           |gpc615_5_1795        |     8|
|1817  |      gpc601           |gpc615_5_1796        |     8|
|1818  |      gpc602           |gpc615_5_1797        |     8|
|1819  |      gpc603           |gpc615_5_1798        |     8|
|1820  |      gpc604           |gpc615_5_1799        |     8|
|1821  |      gpc605           |gpc615_5_1800        |     8|
|1822  |      gpc606           |gpc615_5_1801        |     8|
|1823  |      gpc607           |gpc615_5_1802        |     8|
|1824  |      gpc608           |gpc615_5_1803        |     8|
|1825  |      gpc609           |gpc615_5_1804        |     8|
|1826  |      gpc61            |gpc606_5_1805        |     7|
|1827  |      gpc610           |gpc615_5_1806        |     8|
|1828  |      gpc611           |gpc615_5_1807        |     8|
|1829  |      gpc612           |gpc615_5_1808        |     8|
|1830  |      gpc613           |gpc615_5_1809        |     8|
|1831  |      gpc614           |gpc615_5_1810        |     8|
|1832  |      gpc615           |gpc615_5_1811        |     8|
|1833  |      gpc616           |gpc615_5_1812        |     8|
|1834  |      gpc617           |gpc615_5_1813        |     8|
|1835  |      gpc618           |gpc615_5_1814        |     8|
|1836  |      gpc619           |gpc615_5_1815        |     8|
|1837  |      gpc62            |gpc606_5_1816        |     7|
|1838  |      gpc620           |gpc615_5_1817        |     8|
|1839  |      gpc621           |gpc615_5_1818        |     8|
|1840  |      gpc622           |gpc615_5_1819        |     8|
|1841  |      gpc623           |gpc615_5_1820        |     8|
|1842  |      gpc624           |gpc615_5_1821        |     8|
|1843  |      gpc625           |gpc615_5_1822        |     8|
|1844  |      gpc626           |gpc615_5_1823        |     8|
|1845  |      gpc627           |gpc615_5_1824        |     8|
|1846  |      gpc628           |gpc615_5_1825        |     8|
|1847  |      gpc629           |gpc615_5_1826        |     8|
|1848  |      gpc63            |gpc606_5_1827        |     7|
|1849  |      gpc630           |gpc615_5_1828        |     8|
|1850  |      gpc631           |gpc615_5_1829        |     8|
|1851  |      gpc632           |gpc615_5_1830        |     8|
|1852  |      gpc633           |gpc615_5_1831        |     8|
|1853  |      gpc634           |gpc606_5_1832        |     7|
|1854  |      gpc635           |gpc606_5_1833        |     7|
|1855  |      gpc636           |gpc606_5_1834        |     7|
|1856  |      gpc637           |gpc606_5_1835        |     7|
|1857  |      gpc638           |gpc606_5_1836        |     7|
|1858  |      gpc639           |gpc606_5_1837        |     7|
|1859  |      gpc64            |gpc606_5_1838        |     7|
|1860  |      gpc640           |gpc606_5_1839        |     7|
|1861  |      gpc641           |gpc606_5_1840        |     7|
|1862  |      gpc642           |gpc606_5_1841        |     7|
|1863  |      gpc643           |gpc606_5_1842        |     7|
|1864  |      gpc644           |gpc606_5_1843        |     7|
|1865  |      gpc645           |gpc606_5_1844        |     7|
|1866  |      gpc646           |gpc606_5_1845        |     7|
|1867  |      gpc647           |gpc606_5_1846        |     7|
|1868  |      gpc648           |gpc606_5_1847        |     7|
|1869  |      gpc649           |gpc606_5_1848        |     7|
|1870  |      gpc65            |gpc606_5_1849        |     7|
|1871  |      gpc650           |gpc606_5_1850        |     7|
|1872  |      gpc651           |gpc606_5_1851        |     7|
|1873  |      gpc652           |gpc606_5_1852        |     7|
|1874  |      gpc653           |gpc606_5_1853        |     7|
|1875  |      gpc654           |gpc606_5_1854        |     7|
|1876  |      gpc655           |gpc606_5_1855        |     7|
|1877  |      gpc656           |gpc606_5_1856        |     7|
|1878  |      gpc657           |gpc606_5_1857        |     7|
|1879  |      gpc658           |gpc606_5_1858        |     7|
|1880  |      gpc659           |gpc606_5_1859        |     7|
|1881  |      gpc66            |gpc606_5_1860        |     7|
|1882  |      gpc660           |gpc606_5_1861        |     7|
|1883  |      gpc661           |gpc606_5_1862        |     7|
|1884  |      gpc662           |gpc606_5_1863        |     7|
|1885  |      gpc663           |gpc606_5_1864        |     7|
|1886  |      gpc664           |gpc606_5_1865        |     7|
|1887  |      gpc665           |gpc606_5_1866        |     7|
|1888  |      gpc666           |gpc606_5_1867        |     7|
|1889  |      gpc667           |gpc606_5_1868        |     7|
|1890  |      gpc668           |gpc606_5_1869        |     7|
|1891  |      gpc669           |gpc606_5_1870        |     7|
|1892  |      gpc67            |gpc606_5_1871        |     7|
|1893  |      gpc670           |gpc606_5_1872        |     7|
|1894  |      gpc671           |gpc606_5_1873        |     7|
|1895  |      gpc672           |gpc606_5_1874        |     7|
|1896  |      gpc673           |gpc606_5_1875        |     7|
|1897  |      gpc674           |gpc606_5_1876        |     7|
|1898  |      gpc675           |gpc606_5_1877        |     7|
|1899  |      gpc676           |gpc606_5_1878        |     7|
|1900  |      gpc677           |gpc606_5_1879        |     7|
|1901  |      gpc678           |gpc606_5_1880        |     7|
|1902  |      gpc679           |gpc606_5_1881        |     7|
|1903  |      gpc68            |gpc606_5_1882        |     7|
|1904  |      gpc680           |gpc606_5_1883        |     7|
|1905  |      gpc681           |gpc606_5_1884        |     7|
|1906  |      gpc682           |gpc606_5_1885        |     7|
|1907  |      gpc683           |gpc606_5_1886        |     7|
|1908  |      gpc684           |gpc606_5_1887        |     7|
|1909  |      gpc685           |gpc606_5_1888        |     7|
|1910  |      gpc686           |gpc606_5_1889        |     7|
|1911  |      gpc687           |gpc606_5_1890        |     7|
|1912  |      gpc688           |gpc606_5_1891        |     7|
|1913  |      gpc689           |gpc606_5_1892        |     7|
|1914  |      gpc69            |gpc606_5_1893        |     7|
|1915  |      gpc690           |gpc606_5_1894        |     7|
|1916  |      gpc691           |gpc606_5_1895        |     7|
|1917  |      gpc692           |gpc606_5_1896        |     7|
|1918  |      gpc693           |gpc606_5_1897        |     7|
|1919  |      gpc694           |gpc606_5_1898        |     7|
|1920  |      gpc695           |gpc606_5_1899        |     7|
|1921  |      gpc696           |gpc606_5_1900        |     7|
|1922  |      gpc697           |gpc606_5_1901        |     7|
|1923  |      gpc698           |gpc606_5_1902        |     7|
|1924  |      gpc699           |gpc606_5_1903        |     7|
|1925  |      gpc7             |gpc117_4_1904        |     6|
|1926  |      gpc70            |gpc606_5_1905        |     7|
|1927  |      gpc700           |gpc606_5_1906        |     7|
|1928  |      gpc701           |gpc606_5_1907        |     7|
|1929  |      gpc702           |gpc606_5_1908        |     7|
|1930  |      gpc703           |gpc606_5_1909        |     7|
|1931  |      gpc704           |gpc606_5_1910        |     7|
|1932  |      gpc705           |gpc606_5_1911        |     7|
|1933  |      gpc706           |gpc606_5_1912        |     7|
|1934  |      gpc707           |gpc606_5_1913        |     7|
|1935  |      gpc708           |gpc606_5_1914        |     7|
|1936  |      gpc709           |gpc606_5_1915        |     7|
|1937  |      gpc71            |gpc606_5_1916        |     7|
|1938  |      gpc710           |gpc606_5_1917        |     7|
|1939  |      gpc711           |gpc606_5_1918        |     7|
|1940  |      gpc712           |gpc606_5_1919        |     7|
|1941  |      gpc713           |gpc606_5_1920        |     7|
|1942  |      gpc714           |gpc606_5_1921        |     7|
|1943  |      gpc715           |gpc606_5_1922        |     7|
|1944  |      gpc716           |gpc606_5_1923        |     7|
|1945  |      gpc717           |gpc606_5_1924        |     7|
|1946  |      gpc718           |gpc606_5_1925        |     7|
|1947  |      gpc719           |gpc606_5_1926        |     7|
|1948  |      gpc72            |gpc606_5_1927        |     7|
|1949  |      gpc720           |gpc606_5_1928        |     7|
|1950  |      gpc721           |gpc606_5_1929        |     7|
|1951  |      gpc722           |gpc606_5_1930        |     7|
|1952  |      gpc723           |gpc606_5_1931        |     7|
|1953  |      gpc724           |gpc606_5_1932        |     7|
|1954  |      gpc725           |gpc606_5_1933        |     7|
|1955  |      gpc726           |gpc615_5_1934        |     8|
|1956  |      gpc727           |gpc615_5_1935        |     8|
|1957  |      gpc728           |gpc615_5_1936        |     8|
|1958  |      gpc729           |gpc615_5_1937        |     8|
|1959  |      gpc73            |gpc606_5_1938        |     7|
|1960  |      gpc730           |gpc615_5_1939        |     8|
|1961  |      gpc731           |gpc615_5_1940        |     8|
|1962  |      gpc732           |gpc615_5_1941        |     8|
|1963  |      gpc733           |gpc615_5_1942        |     8|
|1964  |      gpc734           |gpc615_5_1943        |     8|
|1965  |      gpc735           |gpc615_5_1944        |     8|
|1966  |      gpc736           |gpc615_5_1945        |     8|
|1967  |      gpc737           |gpc615_5_1946        |     8|
|1968  |      gpc738           |gpc615_5_1947        |     8|
|1969  |      gpc739           |gpc615_5_1948        |     8|
|1970  |      gpc74            |gpc606_5_1949        |     7|
|1971  |      gpc740           |gpc615_5_1950        |     8|
|1972  |      gpc741           |gpc615_5_1951        |     8|
|1973  |      gpc742           |gpc615_5_1952        |     8|
|1974  |      gpc743           |gpc615_5_1953        |     8|
|1975  |      gpc744           |gpc615_5_1954        |     8|
|1976  |      gpc745           |gpc615_5_1955        |     8|
|1977  |      gpc746           |gpc615_5_1956        |     8|
|1978  |      gpc747           |gpc615_5_1957        |     8|
|1979  |      gpc748           |gpc615_5_1958        |     8|
|1980  |      gpc749           |gpc615_5_1959        |     8|
|1981  |      gpc75            |gpc606_5_1960        |     7|
|1982  |      gpc750           |gpc615_5_1961        |     8|
|1983  |      gpc751           |gpc615_5_1962        |     8|
|1984  |      gpc752           |gpc615_5_1963        |     8|
|1985  |      gpc753           |gpc606_5_1964        |     7|
|1986  |      gpc754           |gpc606_5_1965        |     7|
|1987  |      gpc755           |gpc606_5_1966        |     7|
|1988  |      gpc756           |gpc606_5_1967        |     7|
|1989  |      gpc757           |gpc606_5_1968        |     7|
|1990  |      gpc758           |gpc615_5_1969        |     8|
|1991  |      gpc759           |gpc615_5_1970        |     8|
|1992  |      gpc76            |gpc606_5_1971        |     7|
|1993  |      gpc760           |gpc615_5_1972        |     8|
|1994  |      gpc761           |gpc615_5_1973        |     8|
|1995  |      gpc762           |gpc615_5_1974        |     8|
|1996  |      gpc763           |gpc615_5_1975        |     8|
|1997  |      gpc764           |gpc615_5_1976        |     8|
|1998  |      gpc765           |gpc615_5_1977        |     8|
|1999  |      gpc766           |gpc615_5_1978        |     8|
|2000  |      gpc767           |gpc615_5_1979        |     8|
|2001  |      gpc768           |gpc606_5_1980        |     7|
|2002  |      gpc769           |gpc606_5_1981        |     7|
|2003  |      gpc77            |gpc606_5_1982        |     7|
|2004  |      gpc770           |gpc606_5_1983        |     7|
|2005  |      gpc771           |gpc606_5_1984        |     7|
|2006  |      gpc772           |gpc606_5_1985        |     7|
|2007  |      gpc773           |gpc606_5_1986        |     7|
|2008  |      gpc774           |gpc606_5_1987        |     7|
|2009  |      gpc775           |gpc606_5_1988        |     7|
|2010  |      gpc776           |gpc606_5_1989        |     7|
|2011  |      gpc777           |gpc606_5_1990        |     7|
|2012  |      gpc778           |gpc606_5_1991        |     7|
|2013  |      gpc779           |gpc606_5_1992        |     7|
|2014  |      gpc78            |gpc606_5_1993        |     7|
|2015  |      gpc780           |gpc606_5_1994        |     7|
|2016  |      gpc781           |gpc606_5_1995        |     7|
|2017  |      gpc782           |gpc606_5_1996        |     7|
|2018  |      gpc783           |gpc606_5_1997        |     7|
|2019  |      gpc784           |gpc606_5_1998        |     7|
|2020  |      gpc785           |gpc606_5_1999        |     7|
|2021  |      gpc786           |gpc606_5_2000        |     7|
|2022  |      gpc787           |gpc606_5_2001        |     7|
|2023  |      gpc788           |gpc606_5_2002        |     7|
|2024  |      gpc789           |gpc606_5_2003        |     7|
|2025  |      gpc79            |gpc606_5_2004        |     7|
|2026  |      gpc790           |gpc606_5_2005        |     7|
|2027  |      gpc791           |gpc606_5_2006        |     7|
|2028  |      gpc792           |gpc606_5_2007        |     7|
|2029  |      gpc793           |gpc606_5_2008        |     7|
|2030  |      gpc794           |gpc606_5_2009        |     7|
|2031  |      gpc795           |gpc606_5_2010        |     7|
|2032  |      gpc796           |gpc606_5_2011        |     7|
|2033  |      gpc797           |gpc606_5_2012        |     7|
|2034  |      gpc798           |gpc606_5_2013        |     7|
|2035  |      gpc799           |gpc606_5_2014        |     7|
|2036  |      gpc8             |gpc117_4_2015        |     6|
|2037  |      gpc80            |gpc606_5_2016        |     7|
|2038  |      gpc800           |gpc606_5_2017        |     7|
|2039  |      gpc801           |gpc606_5_2018        |     7|
|2040  |      gpc802           |gpc606_5_2019        |     7|
|2041  |      gpc803           |gpc606_5_2020        |     7|
|2042  |      gpc804           |gpc606_5_2021        |     7|
|2043  |      gpc805           |gpc606_5_2022        |     7|
|2044  |      gpc806           |gpc606_5_2023        |     7|
|2045  |      gpc807           |gpc606_5_2024        |     7|
|2046  |      gpc808           |gpc606_5_2025        |     7|
|2047  |      gpc809           |gpc606_5_2026        |     7|
|2048  |      gpc81            |gpc606_5_2027        |     7|
|2049  |      gpc810           |gpc606_5_2028        |     7|
|2050  |      gpc811           |gpc606_5_2029        |     7|
|2051  |      gpc812           |gpc606_5_2030        |     7|
|2052  |      gpc813           |gpc606_5_2031        |     7|
|2053  |      gpc814           |gpc606_5_2032        |     7|
|2054  |      gpc815           |gpc606_5_2033        |     7|
|2055  |      gpc816           |gpc606_5_2034        |     7|
|2056  |      gpc817           |gpc606_5_2035        |     7|
|2057  |      gpc818           |gpc606_5_2036        |     7|
|2058  |      gpc819           |gpc606_5_2037        |     7|
|2059  |      gpc82            |gpc606_5_2038        |     7|
|2060  |      gpc820           |gpc606_5_2039        |     7|
|2061  |      gpc821           |gpc606_5_2040        |     7|
|2062  |      gpc822           |gpc606_5_2041        |     7|
|2063  |      gpc823           |gpc606_5_2042        |     7|
|2064  |      gpc824           |gpc606_5_2043        |     7|
|2065  |      gpc825           |gpc606_5_2044        |     7|
|2066  |      gpc826           |gpc606_5_2045        |     7|
|2067  |      gpc827           |gpc606_5_2046        |     7|
|2068  |      gpc828           |gpc606_5_2047        |     7|
|2069  |      gpc829           |gpc606_5_2048        |     7|
|2070  |      gpc83            |gpc606_5_2049        |     7|
|2071  |      gpc830           |gpc606_5_2050        |     7|
|2072  |      gpc831           |gpc606_5_2051        |     7|
|2073  |      gpc832           |gpc606_5_2052        |     7|
|2074  |      gpc833           |gpc606_5_2053        |     7|
|2075  |      gpc834           |gpc606_5_2054        |     7|
|2076  |      gpc835           |gpc606_5_2055        |     7|
|2077  |      gpc836           |gpc606_5_2056        |     7|
|2078  |      gpc837           |gpc606_5_2057        |     7|
|2079  |      gpc838           |gpc606_5_2058        |     7|
|2080  |      gpc839           |gpc606_5_2059        |     7|
|2081  |      gpc84            |gpc1325_5_2060       |     9|
|2082  |      gpc840           |gpc606_5_2061        |     7|
|2083  |      gpc841           |gpc606_5_2062        |     7|
|2084  |      gpc842           |gpc606_5_2063        |     7|
|2085  |      gpc843           |gpc606_5_2064        |     7|
|2086  |      gpc844           |gpc606_5_2065        |     7|
|2087  |      gpc845           |gpc606_5_2066        |     7|
|2088  |      gpc846           |gpc606_5_2067        |     7|
|2089  |      gpc847           |gpc606_5_2068        |     7|
|2090  |      gpc848           |gpc606_5_2069        |     7|
|2091  |      gpc849           |gpc606_5_2070        |     7|
|2092  |      gpc85            |gpc606_5_2071        |     7|
|2093  |      gpc850           |gpc606_5_2072        |     7|
|2094  |      gpc851           |gpc606_5_2073        |     7|
|2095  |      gpc852           |gpc606_5_2074        |     7|
|2096  |      gpc853           |gpc606_5_2075        |     7|
|2097  |      gpc854           |gpc606_5_2076        |     7|
|2098  |      gpc855           |gpc606_5_2077        |     7|
|2099  |      gpc856           |gpc606_5_2078        |     7|
|2100  |      gpc857           |gpc606_5_2079        |     7|
|2101  |      gpc858           |gpc606_5_2080        |     7|
|2102  |      gpc859           |gpc606_5_2081        |     7|
|2103  |      gpc86            |gpc606_5_2082        |     7|
|2104  |      gpc860           |gpc606_5_2083        |     7|
|2105  |      gpc861           |gpc606_5_2084        |     7|
|2106  |      gpc862           |gpc606_5_2085        |     7|
|2107  |      gpc863           |gpc606_5_2086        |     7|
|2108  |      gpc864           |gpc606_5_2087        |     7|
|2109  |      gpc865           |gpc606_5_2088        |     7|
|2110  |      gpc866           |gpc606_5_2089        |     7|
|2111  |      gpc867           |gpc606_5_2090        |     7|
|2112  |      gpc868           |gpc606_5_2091        |     7|
|2113  |      gpc869           |gpc606_5_2092        |     7|
|2114  |      gpc87            |gpc606_5_2093        |     7|
|2115  |      gpc870           |gpc606_5_2094        |     7|
|2116  |      gpc871           |gpc606_5_2095        |     7|
|2117  |      gpc872           |gpc606_5_2096        |     7|
|2118  |      gpc873           |gpc606_5_2097        |     7|
|2119  |      gpc874           |gpc606_5_2098        |     7|
|2120  |      gpc875           |gpc606_5_2099        |     7|
|2121  |      gpc876           |gpc606_5_2100        |     7|
|2122  |      gpc877           |gpc606_5_2101        |     7|
|2123  |      gpc878           |gpc606_5_2102        |     7|
|2124  |      gpc879           |gpc606_5_2103        |     7|
|2125  |      gpc88            |gpc606_5_2104        |     7|
|2126  |      gpc880           |gpc606_5_2105        |     7|
|2127  |      gpc881           |gpc615_5_2106        |     8|
|2128  |      gpc882           |gpc615_5_2107        |     8|
|2129  |      gpc883           |gpc615_5_2108        |     8|
|2130  |      gpc884           |gpc615_5_2109        |     8|
|2131  |      gpc885           |gpc615_5_2110        |     8|
|2132  |      gpc886           |gpc615_5_2111        |     8|
|2133  |      gpc887           |gpc615_5_2112        |     8|
|2134  |      gpc888           |gpc615_5_2113        |     8|
|2135  |      gpc889           |gpc615_5_2114        |     8|
|2136  |      gpc89            |gpc606_5_2115        |     7|
|2137  |      gpc890           |gpc615_5_2116        |     8|
|2138  |      gpc891           |gpc615_5_2117        |     8|
|2139  |      gpc892           |gpc615_5_2118        |     8|
|2140  |      gpc893           |gpc615_5_2119        |     8|
|2141  |      gpc894           |gpc615_5_2120        |     8|
|2142  |      gpc895           |gpc615_5_2121        |     8|
|2143  |      gpc896           |gpc615_5_2122        |     8|
|2144  |      gpc897           |gpc615_5_2123        |     8|
|2145  |      gpc898           |gpc615_5_2124        |     8|
|2146  |      gpc899           |gpc615_5_2125        |     8|
|2147  |      gpc9             |gpc117_4_2126        |     6|
|2148  |      gpc90            |gpc606_5_2127        |     7|
|2149  |      gpc900           |gpc615_5_2128        |     8|
|2150  |      gpc901           |gpc615_5_2129        |     8|
|2151  |      gpc902           |gpc615_5_2130        |     8|
|2152  |      gpc903           |gpc615_5_2131        |     8|
|2153  |      gpc904           |gpc615_5_2132        |     8|
|2154  |      gpc905           |gpc615_5_2133        |     8|
|2155  |      gpc906           |gpc615_5_2134        |     8|
|2156  |      gpc907           |gpc615_5_2135        |     8|
|2157  |      gpc908           |gpc615_5_2136        |     8|
|2158  |      gpc909           |gpc615_5_2137        |     8|
|2159  |      gpc91            |gpc606_5_2138        |     7|
|2160  |      gpc910           |gpc615_5_2139        |     8|
|2161  |      gpc911           |gpc615_5_2140        |     8|
|2162  |      gpc912           |gpc615_5_2141        |     8|
|2163  |      gpc913           |gpc615_5_2142        |     8|
|2164  |      gpc914           |gpc615_5_2143        |     8|
|2165  |      gpc915           |gpc615_5_2144        |     8|
|2166  |      gpc916           |gpc615_5_2145        |     8|
|2167  |      gpc917           |gpc615_5_2146        |     8|
|2168  |      gpc918           |gpc615_5_2147        |     8|
|2169  |      gpc919           |gpc606_5_2148        |     7|
|2170  |      gpc92            |gpc606_5_2149        |     7|
|2171  |      gpc920           |gpc606_5_2150        |     7|
|2172  |      gpc921           |gpc606_5_2151        |     7|
|2173  |      gpc922           |gpc615_5_2152        |     8|
|2174  |      gpc923           |gpc615_5_2153        |     8|
|2175  |      gpc924           |gpc615_5_2154        |     8|
|2176  |      gpc925           |gpc615_5_2155        |     8|
|2177  |      gpc926           |gpc615_5_2156        |     8|
|2178  |      gpc927           |gpc615_5_2157        |     8|
|2179  |      gpc928           |gpc615_5_2158        |     8|
|2180  |      gpc929           |gpc615_5_2159        |     8|
|2181  |      gpc93            |gpc606_5_2160        |     7|
|2182  |      gpc930           |gpc615_5_2161        |     8|
|2183  |      gpc931           |gpc615_5_2162        |     8|
|2184  |      gpc932           |gpc615_5_2163        |     8|
|2185  |      gpc933           |gpc615_5_2164        |     8|
|2186  |      gpc934           |gpc615_5_2165        |     8|
|2187  |      gpc935           |gpc615_5_2166        |     8|
|2188  |      gpc936           |gpc615_5_2167        |     8|
|2189  |      gpc937           |gpc615_5_2168        |     8|
|2190  |      gpc938           |gpc615_5_2169        |     8|
|2191  |      gpc939           |gpc615_5_2170        |     8|
|2192  |      gpc94            |gpc606_5_2171        |     7|
|2193  |      gpc940           |gpc615_5_2172        |     8|
|2194  |      gpc941           |gpc615_5_2173        |     8|
|2195  |      gpc942           |gpc615_5_2174        |     8|
|2196  |      gpc943           |gpc615_5_2175        |     8|
|2197  |      gpc944           |gpc615_5_2176        |     8|
|2198  |      gpc945           |gpc615_5_2177        |     8|
|2199  |      gpc946           |gpc615_5_2178        |     8|
|2200  |      gpc947           |gpc615_5_2179        |     8|
|2201  |      gpc948           |gpc615_5_2180        |     8|
|2202  |      gpc949           |gpc615_5_2181        |     8|
|2203  |      gpc95            |gpc606_5_2182        |     7|
|2204  |      gpc950           |gpc615_5_2183        |     8|
|2205  |      gpc951           |gpc615_5_2184        |     8|
|2206  |      gpc952           |gpc615_5_2185        |     8|
|2207  |      gpc953           |gpc615_5_2186        |     8|
|2208  |      gpc954           |gpc615_5_2187        |     8|
|2209  |      gpc955           |gpc615_5_2188        |     8|
|2210  |      gpc956           |gpc615_5_2189        |     8|
|2211  |      gpc957           |gpc615_5_2190        |     8|
|2212  |      gpc958           |gpc615_5_2191        |     8|
|2213  |      gpc959           |gpc615_5_2192        |     8|
|2214  |      gpc96            |gpc606_5_2193        |     7|
|2215  |      gpc960           |gpc615_5_2194        |     8|
|2216  |      gpc961           |gpc615_5_2195        |     8|
|2217  |      gpc962           |gpc615_5_2196        |     8|
|2218  |      gpc963           |gpc615_5_2197        |     8|
|2219  |      gpc964           |gpc615_5_2198        |     8|
|2220  |      gpc965           |gpc615_5_2199        |     8|
|2221  |      gpc966           |gpc615_5_2200        |     8|
|2222  |      gpc967           |gpc615_5_2201        |     8|
|2223  |      gpc968           |gpc615_5_2202        |     8|
|2224  |      gpc969           |gpc615_5_2203        |     8|
|2225  |      gpc97            |gpc606_5_2204        |     7|
|2226  |      gpc970           |gpc615_5_2205        |     8|
|2227  |      gpc971           |gpc615_5_2206        |     8|
|2228  |      gpc972           |gpc615_5_2207        |     8|
|2229  |      gpc973           |gpc615_5_2208        |     8|
|2230  |      gpc974           |gpc615_5_2209        |     8|
|2231  |      gpc975           |gpc615_5_2210        |     8|
|2232  |      gpc976           |gpc615_5_2211        |     8|
|2233  |      gpc977           |gpc615_5_2212        |     8|
|2234  |      gpc978           |gpc615_5_2213        |     8|
|2235  |      gpc979           |gpc615_5_2214        |     8|
|2236  |      gpc98            |gpc606_5_2215        |     7|
|2237  |      gpc980           |gpc606_5_2216        |     7|
|2238  |      gpc981           |gpc606_5_2217        |     7|
|2239  |      gpc982           |gpc606_5_2218        |     7|
|2240  |      gpc983           |gpc606_5_2219        |     7|
|2241  |      gpc984           |gpc606_5_2220        |     7|
|2242  |      gpc985           |gpc606_5_2221        |     7|
|2243  |      gpc986           |gpc606_5_2222        |     7|
|2244  |      gpc987           |gpc606_5_2223        |     7|
|2245  |      gpc988           |gpc606_5_2224        |     7|
|2246  |      gpc989           |gpc606_5_2225        |     7|
|2247  |      gpc99            |gpc606_5_2226        |     7|
|2248  |      gpc990           |gpc606_5_2227        |     7|
|2249  |      gpc991           |gpc606_5_2228        |     7|
|2250  |      gpc992           |gpc606_5_2229        |     7|
|2251  |      gpc993           |gpc606_5_2230        |     7|
|2252  |      gpc994           |gpc606_5_2231        |     7|
|2253  |      gpc995           |gpc606_5_2232        |     7|
|2254  |      gpc996           |gpc606_5_2233        |     7|
|2255  |      gpc997           |gpc606_5_2234        |     7|
|2256  |      gpc998           |gpc615_5_2235        |     8|
|2257  |      gpc999           |gpc615_5_2236        |     8|
|2258  |    rowadder2_1inst    |rowadder2_1_41       |    93|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1960 ; free virtual = 8160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2073.527 ; gain = 717.906 ; free physical = 1960 ; free virtual = 8160
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2073.535 ; gain = 717.906 ; free physical = 1960 ; free virtual = 8160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2073.535 ; gain = 0.000 ; free physical = 2246 ; free virtual = 8446
INFO: [Netlist 29-17] Analyzing 5970 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.148 ; gain = 0.000 ; free physical = 2122 ; free virtual = 8328
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3705 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3705 instances

Synth Design complete | Checksum: e5a8d991
INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.184 ; gain = 920.500 ; free physical = 2122 ; free virtual = 8327
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1609.501; main = 1409.449; forked = 338.129
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3066.312; main = 2270.152; forked = 992.781
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2294.160 ; gain = 0.000 ; free physical = 2119 ; free virtual = 8329
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:24:18 2024...
[Sat Aug 10 01:24:21 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3444 ; free virtual = 9639
[Sat Aug 10 01:24:21 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:24:21 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1724.738 ; gain = 0.000 ; free physical = 2581 ; free virtual = 8771
INFO: [Netlist 29-17] Analyzing 5970 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1840.488 ; gain = 7.250 ; free physical = 2465 ; free virtual = 8655
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.488 ; gain = 0.000 ; free physical = 2465 ; free virtual = 8660
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3705 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3705 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1962.020 ; gain = 121.496 ; free physical = 2434 ; free virtual = 8624

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aa750e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2456.879 ; gain = 494.859 ; free physical = 2009 ; free virtual = 8199

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1aa750e57

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.715 ; gain = 0.000 ; free physical = 1702 ; free virtual = 7896

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1aa750e57

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2763.715 ; gain = 0.000 ; free physical = 1702 ; free virtual = 7896
Phase 1 Initialization | Checksum: 1aa750e57

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2763.715 ; gain = 0.000 ; free physical = 1702 ; free virtual = 7896

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1aa750e57

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2763.715 ; gain = 0.000 ; free physical = 1701 ; free virtual = 7896

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1aa750e57

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2763.715 ; gain = 0.000 ; free physical = 1699 ; free virtual = 7894
Phase 2 Timer Update And Timing Data Collection | Checksum: 1aa750e57

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2763.715 ; gain = 0.000 ; free physical = 1699 ; free virtual = 7894

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: dfb681e8

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2819.742 ; gain = 56.027 ; free physical = 1699 ; free virtual = 7894
Retarget | Checksum: dfb681e8
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 83 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 131d1a9b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2819.742 ; gain = 56.027 ; free physical = 1699 ; free virtual = 7894
Constant propagation | Checksum: 131d1a9b3
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 71 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: fda8895b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2819.742 ; gain = 56.027 ; free physical = 1698 ; free virtual = 7888
Sweep | Checksum: fda8895b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: fda8895b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2851.758 ; gain = 88.043 ; free physical = 1697 ; free virtual = 7887
BUFG optimization | Checksum: fda8895b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: fda8895b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2851.758 ; gain = 88.043 ; free physical = 1697 ; free virtual = 7887
Shift Register Optimization | Checksum: fda8895b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: fda8895b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2851.758 ; gain = 88.043 ; free physical = 1697 ; free virtual = 7887
Post Processing Netlist | Checksum: fda8895b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e82970df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.758 ; gain = 88.043 ; free physical = 1697 ; free virtual = 7887

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2851.758 ; gain = 0.000 ; free physical = 1697 ; free virtual = 7887
Phase 9.2 Verifying Netlist Connectivity | Checksum: e82970df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.758 ; gain = 88.043 ; free physical = 1697 ; free virtual = 7887
Phase 9 Finalization | Checksum: e82970df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.758 ; gain = 88.043 ; free physical = 1697 ; free virtual = 7887
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              83  |                                              0  |
|  Constant propagation         |               0  |              71  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e82970df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.758 ; gain = 88.043 ; free physical = 1697 ; free virtual = 7887
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2851.758 ; gain = 0.000 ; free physical = 1697 ; free virtual = 7887

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e82970df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2851.758 ; gain = 0.000 ; free physical = 1697 ; free virtual = 7887

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e82970df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.758 ; gain = 0.000 ; free physical = 1697 ; free virtual = 7887

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.758 ; gain = 0.000 ; free physical = 1697 ; free virtual = 7887
Ending Netlist Obfuscation Task | Checksum: e82970df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2851.758 ; gain = 0.000 ; free physical = 1697 ; free virtual = 7887
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.758 ; gain = 1011.234 ; free physical = 1697 ; free virtual = 7887
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2915.789 ; gain = 0.000 ; free physical = 1668 ; free virtual = 7863
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1667 ; free virtual = 7862
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9494bd08

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1667 ; free virtual = 7862
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1667 ; free virtual = 7862

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b1d7cda

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1642 ; free virtual = 7842

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d315c37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1636 ; free virtual = 7835

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d315c37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1636 ; free virtual = 7835
Phase 1 Placer Initialization | Checksum: 13d315c37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1636 ; free virtual = 7835

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13d315c37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7834

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13d315c37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7834

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13d315c37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2947.805 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7834

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 14f1cfe0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2979.309 ; gain = 31.504 ; free physical = 1573 ; free virtual = 7767
Phase 2 Global Placement | Checksum: 14f1cfe0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2979.309 ; gain = 31.504 ; free physical = 1572 ; free virtual = 7767

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f1cfe0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2979.309 ; gain = 31.504 ; free physical = 1572 ; free virtual = 7767

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16887e511

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2979.309 ; gain = 31.504 ; free physical = 1572 ; free virtual = 7767

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19be5aa7a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2979.309 ; gain = 31.504 ; free physical = 1572 ; free virtual = 7767

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19be5aa7a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2979.309 ; gain = 31.504 ; free physical = 1572 ; free virtual = 7767

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: eeadd653

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1545 ; free virtual = 7739

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eeadd653

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eeadd653

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739
Phase 3 Detail Placement | Checksum: eeadd653

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: eeadd653

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eeadd653

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: eeadd653

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739
Phase 4.3 Placer Reporting | Checksum: eeadd653

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1539 ; free virtual = 7739

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7739
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eeadd653

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7738
Ending Placer Task | Checksum: a089b25d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2986.336 ; gain = 38.531 ; free physical = 1539 ; free virtual = 7738
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2986.336 ; gain = 70.547 ; free physical = 1539 ; free virtual = 7738
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1537 ; free virtual = 7737
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1541 ; free virtual = 7735
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7740
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1520 ; free virtual = 7742
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1520 ; free virtual = 7742
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1520 ; free virtual = 7742
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1518 ; free virtual = 7742
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1518 ; free virtual = 7742
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2986.336 ; gain = 0.000 ; free physical = 1518 ; free virtual = 7742
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2995.734 ; gain = 0.000 ; free physical = 1544 ; free virtual = 7746
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.410 ; gain = 5.676 ; free physical = 1534 ; free virtual = 7739
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3001.410 ; gain = 5.676 ; free physical = 1503 ; free virtual = 7730
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.410 ; gain = 0.000 ; free physical = 1503 ; free virtual = 7730
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.410 ; gain = 0.000 ; free physical = 1503 ; free virtual = 7730
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3001.410 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7730
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.410 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7730
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3001.410 ; gain = 5.676 ; free physical = 1501 ; free virtual = 7730
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bf4f555 ConstDB: 0 ShapeSum: 9494bd08 RouteDB: 0
Post Restoration Checksum: NetGraph: bae91e79 | NumContArr: 8a064cf2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ca4160a5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3127.676 ; gain = 49.656 ; free physical = 1400 ; free virtual = 7608

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ca4160a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3160.676 ; gain = 82.656 ; free physical = 1367 ; free virtual = 7575

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ca4160a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3160.676 ; gain = 82.656 ; free physical = 1367 ; free virtual = 7575
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26827
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26827
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27f2fe1a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1321 ; free virtual = 7529

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27f2fe1a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1321 ; free virtual = 7529

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 294486bb0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528
Phase 3 Initial Routing | Checksum: 294486bb0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 3254b103a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528
Phase 4 Rip-up And Reroute | Checksum: 3254b103a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 3254b103a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 3254b103a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528
Phase 6 Post Hold Fix | Checksum: 3254b103a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.5049 %
  Global Horizontal Routing Utilization  = 4.94018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 3254b103a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1320 ; free virtual = 7528

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3254b103a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1319 ; free virtual = 7527

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3046d9cdd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1319 ; free virtual = 7527
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1091d73f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1314 ; free virtual = 7527
Ending Routing Task | Checksum: 1091d73f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3206.504 ; gain = 128.484 ; free physical = 1314 ; free virtual = 7527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3206.504 ; gain = 205.094 ; free physical = 1314 ; free virtual = 7527
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3342.055 ; gain = 0.000 ; free physical = 1249 ; free virtual = 7470
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3342.055 ; gain = 0.000 ; free physical = 1225 ; free virtual = 7469
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.055 ; gain = 0.000 ; free physical = 1225 ; free virtual = 7469
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3342.055 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7469
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3342.055 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7469
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.055 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7469
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3342.055 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7469
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:25:16 2024...
[Sat Aug 10 01:25:22 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:01:01 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3420 ; free virtual = 9646
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3414 ; free virtual = 9644
INFO: [Netlist 29-17] Analyzing 5970 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3408 ; free virtual = 9638
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3404 ; free virtual = 9635
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3403 ; free virtual = 9633
Read PlaceDB: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3383 ; free virtual = 9614
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3383 ; free virtual = 9614
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3378 ; free virtual = 9608
Read Physdb Files: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3378 ; free virtual = 9608
Restored from archive | CPU: 0.730000 secs | Memory: 34.400879 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3378 ; free virtual = 9608
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.887 ; gain = 0.000 ; free physical = 3378 ; free virtual = 9608
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3705 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3705 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_54_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:25:28 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:25:28 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2578206
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1762.832 ; gain = 408.598 ; free physical = 2195 ; free virtual = 8383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_54_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:245]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:433]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'dst' does not match port width (4) of module 'gpc215_4' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:3704]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:433]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_38' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4022]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_38' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4022]
WARNING: [Synth 8-689] width (38) of port connection 'dst0' does not match port width (39) of module 'rowadder2_1_38' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:430]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_54_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:245]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.770 ; gain = 497.535 ; free physical = 2084 ; free virtual = 8273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.582 ; gain = 515.348 ; free physical = 2075 ; free virtual = 8269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.586 ; gain = 523.352 ; free physical = 2074 ; free virtual = 8268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1885.594 ; gain = 531.359 ; free physical = 2062 ; free virtual = 8257
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1966 ; free virtual = 8159
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1962 ; free virtual = 8155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1955 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   259|
|3     |LUT1   |    10|
|4     |LUT2   |   158|
|5     |LUT4   |   336|
|6     |LUT5   |   722|
|7     |LUT6   |   412|
|8     |FDRE   |  1728|
|9     |IBUF   |    33|
|10    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  3697|
|2     |  compressor2_1_54_32 |compressor2_1_54_32 |  1897|
|3     |    compressor_inst   |compressor          |  1811|
|4     |      gpc0            |gpc2135_5           |     7|
|5     |      gpc1            |gpc2135_5_0         |     7|
|6     |      gpc10           |gpc606_5            |     7|
|7     |      gpc100          |gpc606_5_1          |     7|
|8     |      gpc101          |gpc606_5_2          |     7|
|9     |      gpc102          |gpc606_5_3          |     7|
|10    |      gpc103          |gpc606_5_4          |     7|
|11    |      gpc104          |gpc606_5_5          |     7|
|12    |      gpc105          |gpc606_5_6          |     7|
|13    |      gpc106          |gpc606_5_7          |     7|
|14    |      gpc107          |gpc606_5_8          |     7|
|15    |      gpc108          |gpc606_5_9          |     7|
|16    |      gpc109          |gpc606_5_10         |     7|
|17    |      gpc11           |gpc606_5_11         |     7|
|18    |      gpc110          |gpc606_5_12         |     7|
|19    |      gpc111          |gpc606_5_13         |     7|
|20    |      gpc112          |gpc606_5_14         |     7|
|21    |      gpc113          |gpc606_5_15         |     7|
|22    |      gpc114          |gpc606_5_16         |     7|
|23    |      gpc115          |gpc606_5_17         |     7|
|24    |      gpc116          |gpc606_5_18         |     7|
|25    |      gpc117          |gpc606_5_19         |     7|
|26    |      gpc118          |gpc606_5_20         |     7|
|27    |      gpc119          |gpc606_5_21         |     7|
|28    |      gpc12           |gpc606_5_22         |     7|
|29    |      gpc120          |gpc606_5_23         |     7|
|30    |      gpc121          |gpc606_5_24         |     7|
|31    |      gpc122          |gpc606_5_25         |     7|
|32    |      gpc123          |gpc606_5_26         |     7|
|33    |      gpc124          |gpc606_5_27         |     7|
|34    |      gpc125          |gpc606_5_28         |     7|
|35    |      gpc126          |gpc606_5_29         |     7|
|36    |      gpc127          |gpc606_5_30         |     7|
|37    |      gpc128          |gpc606_5_31         |     7|
|38    |      gpc13           |gpc606_5_32         |     7|
|39    |      gpc14           |gpc606_5_33         |     7|
|40    |      gpc15           |gpc606_5_34         |     7|
|41    |      gpc16           |gpc606_5_35         |     7|
|42    |      gpc17           |gpc606_5_36         |     7|
|43    |      gpc18           |gpc606_5_37         |     7|
|44    |      gpc19           |gpc615_5            |     8|
|45    |      gpc2            |gpc2135_5_38        |     7|
|46    |      gpc20           |gpc606_5_39         |     7|
|47    |      gpc21           |gpc606_5_40         |     7|
|48    |      gpc22           |gpc606_5_41         |     7|
|49    |      gpc23           |gpc606_5_42         |     7|
|50    |      gpc24           |gpc606_5_43         |     7|
|51    |      gpc25           |gpc606_5_44         |     7|
|52    |      gpc26           |gpc606_5_45         |     7|
|53    |      gpc27           |gpc606_5_46         |     7|
|54    |      gpc28           |gpc606_5_47         |     7|
|55    |      gpc29           |gpc606_5_48         |     7|
|56    |      gpc3            |gpc2135_5_49        |     7|
|57    |      gpc30           |gpc615_5_50         |     8|
|58    |      gpc31           |gpc615_5_51         |     8|
|59    |      gpc318          |gpc1163_5           |     6|
|60    |      gpc319          |gpc615_5_52         |     8|
|61    |      gpc32           |gpc615_5_53         |     8|
|62    |      gpc320          |gpc615_5_54         |     8|
|63    |      gpc321          |gpc615_5_55         |     8|
|64    |      gpc322          |gpc615_5_56         |     8|
|65    |      gpc323          |gpc606_5_57         |     7|
|66    |      gpc324          |gpc606_5_58         |     7|
|67    |      gpc325          |gpc606_5_59         |     7|
|68    |      gpc326          |gpc606_5_60         |     7|
|69    |      gpc327          |gpc606_5_61         |     7|
|70    |      gpc328          |gpc606_5_62         |     7|
|71    |      gpc329          |gpc615_5_63         |     8|
|72    |      gpc33           |gpc606_5_64         |     7|
|73    |      gpc330          |gpc615_5_65         |     8|
|74    |      gpc331          |gpc606_5_66         |     7|
|75    |      gpc332          |gpc606_5_67         |     7|
|76    |      gpc333          |gpc606_5_68         |     7|
|77    |      gpc334          |gpc606_5_69         |     7|
|78    |      gpc335          |gpc606_5_70         |     7|
|79    |      gpc336          |gpc606_5_71         |     7|
|80    |      gpc337          |gpc606_5_72         |     7|
|81    |      gpc338          |gpc615_5_73         |     8|
|82    |      gpc339          |gpc606_5_74         |     7|
|83    |      gpc34           |gpc615_5_75         |     8|
|84    |      gpc340          |gpc606_5_76         |     7|
|85    |      gpc341          |gpc606_5_77         |     7|
|86    |      gpc342          |gpc606_5_78         |     7|
|87    |      gpc343          |gpc606_5_79         |     7|
|88    |      gpc344          |gpc606_5_80         |     7|
|89    |      gpc345          |gpc1163_5_81        |     6|
|90    |      gpc346          |gpc615_5_82         |     8|
|91    |      gpc347          |gpc615_5_83         |     8|
|92    |      gpc348          |gpc606_5_84         |     7|
|93    |      gpc349          |gpc606_5_85         |     7|
|94    |      gpc35           |gpc1163_5_86        |     6|
|95    |      gpc350          |gpc606_5_87         |     7|
|96    |      gpc351          |gpc606_5_88         |     7|
|97    |      gpc352          |gpc606_5_89         |     7|
|98    |      gpc353          |gpc615_5_90         |     8|
|99    |      gpc354          |gpc615_5_91         |     8|
|100   |      gpc355          |gpc615_5_92         |     8|
|101   |      gpc356          |gpc606_5_93         |     7|
|102   |      gpc357          |gpc606_5_94         |     7|
|103   |      gpc358          |gpc606_5_95         |     7|
|104   |      gpc359          |gpc606_5_96         |     7|
|105   |      gpc36           |gpc606_5_97         |     7|
|106   |      gpc360          |gpc606_5_98         |     7|
|107   |      gpc361          |gpc606_5_99         |     7|
|108   |      gpc362          |gpc615_5_100        |     8|
|109   |      gpc363          |gpc615_5_101        |     8|
|110   |      gpc364          |gpc1415_5           |     9|
|111   |      gpc365          |gpc615_5_102        |     8|
|112   |      gpc366          |gpc615_5_103        |     8|
|113   |      gpc367          |gpc615_5_104        |     8|
|114   |      gpc368          |gpc615_5_105        |     8|
|115   |      gpc369          |gpc615_5_106        |     8|
|116   |      gpc37           |gpc606_5_107        |     7|
|117   |      gpc370          |gpc615_5_108        |     8|
|118   |      gpc371          |gpc2135_5_109       |     7|
|119   |      gpc372          |gpc1406_5           |     8|
|120   |      gpc373          |gpc606_5_110        |     7|
|121   |      gpc374          |gpc606_5_111        |     7|
|122   |      gpc375          |gpc606_5_112        |     7|
|123   |      gpc376          |gpc615_5_113        |     8|
|124   |      gpc377          |gpc615_5_114        |     8|
|125   |      gpc38           |gpc615_5_115        |     8|
|126   |      gpc39           |gpc615_5_116        |     8|
|127   |      gpc4            |gpc2135_5_117       |     7|
|128   |      gpc40           |gpc615_5_118        |     8|
|129   |      gpc41           |gpc606_5_119        |     7|
|130   |      gpc42           |gpc606_5_120        |     7|
|131   |      gpc43           |gpc615_5_121        |     8|
|132   |      gpc44           |gpc606_5_122        |     7|
|133   |      gpc45           |gpc606_5_123        |     7|
|134   |      gpc46           |gpc615_5_124        |     8|
|135   |      gpc47           |gpc615_5_125        |     8|
|136   |      gpc48           |gpc606_5_126        |     7|
|137   |      gpc49           |gpc606_5_127        |     7|
|138   |      gpc5            |gpc606_5_128        |     7|
|139   |      gpc50           |gpc606_5_129        |     7|
|140   |      gpc504          |gpc615_5_130        |     8|
|141   |      gpc505          |gpc615_5_131        |     8|
|142   |      gpc506          |gpc615_5_132        |     8|
|143   |      gpc507          |gpc1163_5_133       |     6|
|144   |      gpc508          |gpc606_5_134        |     7|
|145   |      gpc509          |gpc606_5_135        |     7|
|146   |      gpc51           |gpc615_5_136        |     8|
|147   |      gpc510          |gpc606_5_137        |     7|
|148   |      gpc511          |gpc615_5_138        |     8|
|149   |      gpc512          |gpc606_5_139        |     7|
|150   |      gpc513          |gpc615_5_140        |     8|
|151   |      gpc514          |gpc615_5_141        |     8|
|152   |      gpc515          |gpc606_5_142        |     7|
|153   |      gpc516          |gpc135_4            |     5|
|154   |      gpc517          |gpc606_5_143        |     7|
|155   |      gpc518          |gpc615_5_144        |     8|
|156   |      gpc519          |gpc606_5_145        |     7|
|157   |      gpc52           |gpc1423_5           |     9|
|158   |      gpc520          |gpc1343_5           |     7|
|159   |      gpc521          |gpc1343_5_146       |     7|
|160   |      gpc522          |gpc606_5_147        |     7|
|161   |      gpc523          |gpc615_5_148        |     8|
|162   |      gpc524          |gpc615_5_149        |     8|
|163   |      gpc525          |gpc615_5_150        |     8|
|164   |      gpc526          |gpc606_5_151        |     7|
|165   |      gpc527          |gpc606_5_152        |     7|
|166   |      gpc528          |gpc1415_5_153       |     9|
|167   |      gpc529          |gpc615_5_154        |     8|
|168   |      gpc53           |gpc606_5_155        |     7|
|169   |      gpc530          |gpc615_5_156        |     8|
|170   |      gpc531          |gpc606_5_157        |     7|
|171   |      gpc532          |gpc117_4            |     6|
|172   |      gpc54           |gpc606_5_158        |     7|
|173   |      gpc55           |gpc606_5_159        |     7|
|174   |      gpc56           |gpc606_5_160        |     7|
|175   |      gpc57           |gpc615_5_161        |     8|
|176   |      gpc58           |gpc615_5_162        |     8|
|177   |      gpc59           |gpc615_5_163        |     8|
|178   |      gpc6            |gpc606_5_164        |     7|
|179   |      gpc60           |gpc615_5_165        |     8|
|180   |      gpc61           |gpc615_5_166        |     8|
|181   |      gpc62           |gpc606_5_167        |     7|
|182   |      gpc623          |gpc615_5_168        |     8|
|183   |      gpc624          |gpc615_5_169        |     8|
|184   |      gpc625          |gpc2135_5_170       |     7|
|185   |      gpc626          |gpc623_5            |     8|
|186   |      gpc627          |gpc615_5_171        |     8|
|187   |      gpc628          |gpc615_5_172        |     8|
|188   |      gpc629          |gpc623_5_173        |     8|
|189   |      gpc63           |gpc606_5_174        |     7|
|190   |      gpc630          |gpc1406_5_175       |     8|
|191   |      gpc631          |gpc215_4            |     7|
|192   |      gpc632          |gpc606_5_176        |     7|
|193   |      gpc633          |gpc117_4_177        |     6|
|194   |      gpc634          |gpc606_5_178        |     7|
|195   |      gpc635          |gpc606_5_179        |     7|
|196   |      gpc636          |gpc1343_5_180       |     7|
|197   |      gpc637          |gpc135_4_181        |     5|
|198   |      gpc638          |gpc207_4            |     8|
|199   |      gpc639          |gpc207_4_182        |     8|
|200   |      gpc64           |gpc606_5_183        |     7|
|201   |      gpc640          |gpc623_5_184        |     8|
|202   |      gpc641          |gpc215_4_185        |     7|
|203   |      gpc65           |gpc615_5_186        |     8|
|204   |      gpc66           |gpc606_5_187        |     7|
|205   |      gpc67           |gpc606_5_188        |     7|
|206   |      gpc68           |gpc606_5_189        |     7|
|207   |      gpc683          |gpc23_3             |     5|
|208   |      gpc684          |gpc2223_5           |     9|
|209   |      gpc685          |gpc1343_5_190       |     7|
|210   |      gpc686          |gpc135_4_191        |     5|
|211   |      gpc687          |gpc1423_5_192       |     9|
|212   |      gpc688          |gpc1325_5           |     9|
|213   |      gpc689          |gpc1343_5_193       |     7|
|214   |      gpc69           |gpc606_5_194        |     7|
|215   |      gpc690          |gpc223_4            |     7|
|216   |      gpc691          |gpc2116_5           |     6|
|217   |      gpc692          |gpc7_3              |     6|
|218   |      gpc693          |gpc606_5_195        |     7|
|219   |      gpc694          |gpc1415_5_196       |     9|
|220   |      gpc7            |gpc615_5_197        |     8|
|221   |      gpc70           |gpc606_5_198        |     7|
|222   |      gpc71           |gpc606_5_199        |     7|
|223   |      gpc72           |gpc606_5_200        |     7|
|224   |      gpc73           |gpc606_5_201        |     7|
|225   |      gpc74           |gpc606_5_202        |     7|
|226   |      gpc75           |gpc606_5_203        |     7|
|227   |      gpc76           |gpc606_5_204        |     7|
|228   |      gpc77           |gpc606_5_205        |     7|
|229   |      gpc78           |gpc615_5_206        |     8|
|230   |      gpc79           |gpc615_5_207        |     8|
|231   |      gpc8            |gpc615_5_208        |     8|
|232   |      gpc80           |gpc606_5_209        |     7|
|233   |      gpc81           |gpc606_5_210        |     7|
|234   |      gpc82           |gpc606_5_211        |     7|
|235   |      gpc83           |gpc606_5_212        |     7|
|236   |      gpc84           |gpc606_5_213        |     7|
|237   |      gpc85           |gpc615_5_214        |     8|
|238   |      gpc86           |gpc615_5_215        |     8|
|239   |      gpc87           |gpc615_5_216        |     8|
|240   |      gpc88           |gpc606_5_217        |     7|
|241   |      gpc89           |gpc606_5_218        |     7|
|242   |      gpc9            |gpc2135_5_219       |     7|
|243   |      gpc90           |gpc606_5_220        |     7|
|244   |      gpc91           |gpc606_5_221        |     7|
|245   |      gpc92           |gpc606_5_222        |     7|
|246   |      gpc93           |gpc606_5_223        |     7|
|247   |      gpc94           |gpc606_5_224        |     7|
|248   |      gpc95           |gpc606_5_225        |     7|
|249   |      gpc96           |gpc606_5_226        |     7|
|250   |      gpc97           |gpc606_5_227        |     7|
|251   |      gpc98           |gpc606_5_228        |     7|
|252   |      gpc99           |gpc606_5_229        |     7|
|253   |    rowadder2_1inst   |rowadder2_1_38      |    86|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.062 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.070 ; gain = 640.828 ; free physical = 1954 ; free virtual = 8148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2005.969 ; gain = 0.000 ; free physical = 2237 ; free virtual = 8430
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.590 ; gain = 0.000 ; free physical = 2150 ; free virtual = 8348
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 412 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 412 instances

Synth Design complete | Checksum: 4eebe0b5
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2147.625 ; gain = 796.359 ; free physical = 2150 ; free virtual = 8348
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1293.985; main = 1293.985; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2147.594; main = 2147.594; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2171.602 ; gain = 0.000 ; free physical = 2149 ; free virtual = 8348
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:25:44 2024...
[Sat Aug 10 01:25:47 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3357 ; free virtual = 9546
[Sat Aug 10 01:25:47 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:25:47 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.047 ; gain = 0.000 ; free physical = 2544 ; free virtual = 8733
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.766 ; gain = 0.000 ; free physical = 2454 ; free virtual = 8643
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.766 ; gain = 0.000 ; free physical = 2454 ; free virtual = 8643
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 412 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 412 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1881.328 ; gain = 116.527 ; free physical = 2424 ; free virtual = 8613

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1134e3838

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2383.156 ; gain = 501.828 ; free physical = 2009 ; free virtual = 8198

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1134e3838

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.875 ; gain = 0.000 ; free physical = 1705 ; free virtual = 7893

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1134e3838

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.875 ; gain = 0.000 ; free physical = 1705 ; free virtual = 7893
Phase 1 Initialization | Checksum: 1134e3838

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.875 ; gain = 0.000 ; free physical = 1705 ; free virtual = 7893

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1134e3838

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.875 ; gain = 0.000 ; free physical = 1705 ; free virtual = 7893

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1134e3838

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.875 ; gain = 0.000 ; free physical = 1705 ; free virtual = 7893
Phase 2 Timer Update And Timing Data Collection | Checksum: 1134e3838

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.875 ; gain = 0.000 ; free physical = 1705 ; free virtual = 7893

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: cb375c15

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2745.902 ; gain = 56.027 ; free physical = 1704 ; free virtual = 7893
Retarget | Checksum: cb375c15
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 15 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: d74a6c3b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2745.902 ; gain = 56.027 ; free physical = 1704 ; free virtual = 7893
Constant propagation | Checksum: d74a6c3b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 15 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 110daf2ab

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2745.902 ; gain = 56.027 ; free physical = 1704 ; free virtual = 7893
Sweep | Checksum: 110daf2ab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 110daf2ab

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2777.918 ; gain = 88.043 ; free physical = 1704 ; free virtual = 7893
BUFG optimization | Checksum: 110daf2ab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 110daf2ab

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2777.918 ; gain = 88.043 ; free physical = 1704 ; free virtual = 7893
Shift Register Optimization | Checksum: 110daf2ab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 110daf2ab

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2777.918 ; gain = 88.043 ; free physical = 1704 ; free virtual = 7893
Post Processing Netlist | Checksum: 110daf2ab
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 119b6e1d2

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2777.918 ; gain = 88.043 ; free physical = 1704 ; free virtual = 7893

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2777.918 ; gain = 0.000 ; free physical = 1704 ; free virtual = 7893
Phase 9.2 Verifying Netlist Connectivity | Checksum: 119b6e1d2

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2777.918 ; gain = 88.043 ; free physical = 1704 ; free virtual = 7893
Phase 9 Finalization | Checksum: 119b6e1d2

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2777.918 ; gain = 88.043 ; free physical = 1704 ; free virtual = 7893
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              15  |                                              0  |
|  Constant propagation         |               0  |              15  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 119b6e1d2

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2777.918 ; gain = 88.043 ; free physical = 1704 ; free virtual = 7893
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.918 ; gain = 0.000 ; free physical = 1704 ; free virtual = 7893

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 119b6e1d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.918 ; gain = 0.000 ; free physical = 1704 ; free virtual = 7892

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 119b6e1d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.918 ; gain = 0.000 ; free physical = 1704 ; free virtual = 7892

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.918 ; gain = 0.000 ; free physical = 1704 ; free virtual = 7892
Ending Netlist Obfuscation Task | Checksum: 119b6e1d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.918 ; gain = 0.000 ; free physical = 1704 ; free virtual = 7892
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2857.957 ; gain = 0.000 ; free physical = 1684 ; free virtual = 7874
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1682 ; free virtual = 7876
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b66c58ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1682 ; free virtual = 7876
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1682 ; free virtual = 7876

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa96c17b

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1664 ; free virtual = 7858

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 286fb9f86

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1664 ; free virtual = 7858

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 286fb9f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1664 ; free virtual = 7858
Phase 1 Placer Initialization | Checksum: 286fb9f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1663 ; free virtual = 7857

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 286fb9f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1663 ; free virtual = 7857

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 286fb9f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1663 ; free virtual = 7857

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 286fb9f86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1663 ; free virtual = 7857

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 27fab98fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1623 ; free virtual = 7817
Phase 2 Global Placement | Checksum: 27fab98fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1623 ; free virtual = 7817

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27fab98fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1623 ; free virtual = 7817

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13e936b36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1623 ; free virtual = 7817

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13af8f8c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1623 ; free virtual = 7817

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13af8f8c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1623 ; free virtual = 7817

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2117131c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7812

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2117131c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2117131c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811
Phase 3 Detail Placement | Checksum: 2117131c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2117131c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2117131c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2117131c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811
Phase 4.3 Placer Reporting | Checksum: 2117131c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2117131c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811
Ending Placer Task | Checksum: 130ad01c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7811
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1620 ; free virtual = 7814
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1616 ; free virtual = 7811
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1616 ; free virtual = 7811
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1608 ; free virtual = 7805
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1608 ; free virtual = 7805
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1612 ; free virtual = 7805
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1612 ; free virtual = 7805
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1612 ; free virtual = 7805
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1612 ; free virtual = 7805
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2873.965 ; gain = 0.000 ; free physical = 1613 ; free virtual = 7804
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.695 ; gain = 1.730 ; free physical = 1612 ; free virtual = 7803
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2875.695 ; gain = 1.730 ; free physical = 1602 ; free virtual = 7796
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.695 ; gain = 0.000 ; free physical = 1602 ; free virtual = 7796
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.695 ; gain = 0.000 ; free physical = 1602 ; free virtual = 7796
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.695 ; gain = 0.000 ; free physical = 1602 ; free virtual = 7796
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.695 ; gain = 0.000 ; free physical = 1601 ; free virtual = 7796
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2875.695 ; gain = 1.730 ; free physical = 1601 ; free virtual = 7796
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7a40a91a ConstDB: 0 ShapeSum: b66c58ab RouteDB: 0
Post Restoration Checksum: NetGraph: af1b67ab | NumContArr: d48248e1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 308efa5c6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2998.117 ; gain = 61.656 ; free physical = 1419 ; free virtual = 7618

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 308efa5c6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3031.117 ; gain = 94.656 ; free physical = 1387 ; free virtual = 7585

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 308efa5c6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3031.117 ; gain = 94.656 ; free physical = 1387 ; free virtual = 7585
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3037
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3037
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 297c5a10f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 297c5a10f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2abf3474b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547
Phase 3 Initial Routing | Checksum: 2abf3474b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1c7274724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547
Phase 4 Rip-up And Reroute | Checksum: 1c7274724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1c7274724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1c7274724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547
Phase 6 Post Hold Fix | Checksum: 1c7274724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.361622 %
  Global Horizontal Routing Utilization  = 0.430591 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c7274724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1349 ; free virtual = 7547

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c7274724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1348 ; free virtual = 7546

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d437e1a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1348 ; free virtual = 7546
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 17697ef43

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1348 ; free virtual = 7546
Ending Routing Task | Checksum: 17697ef43

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.945 ; gain = 132.484 ; free physical = 1348 ; free virtual = 7546

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.945 ; gain = 193.250 ; free physical = 1348 ; free virtual = 7546
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.707 ; gain = 0.000 ; free physical = 1307 ; free virtual = 7513
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3187.707 ; gain = 0.000 ; free physical = 1312 ; free virtual = 7520
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.707 ; gain = 0.000 ; free physical = 1312 ; free virtual = 7520
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3187.707 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7520
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.707 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7520
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.707 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7520
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3187.707 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7520
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:26:19 2024...
[Sat Aug 10 01:26:24 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:37 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3302 ; free virtual = 9504
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
Read PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
Read Physdb Files: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
Restored from archive | CPU: 0.100000 secs | Memory: 3.819290 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9503
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 412 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 412 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_512_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:26:27 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:26:27 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2598606
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.008 ; gain = 409.598 ; free physical = 2124 ; free virtual = 8315
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_512_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:139]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:256]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc1163_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:11778]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:256]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_25' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:11821]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_25' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:11821]
WARNING: [Synth 8-689] width (25) of port connection 'dst0' does not match port width (26) of module 'rowadder2_1_25' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:253]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_512_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:139]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.945 ; gain = 534.535 ; free physical = 1968 ; free virtual = 8166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.852 ; gain = 543.441 ; free physical = 1967 ; free virtual = 8165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1904.855 ; gain = 551.445 ; free physical = 1966 ; free virtual = 8165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.832 ; gain = 562.422 ; free physical = 1950 ; free virtual = 8151
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.363 ; gain = 652.953 ; free physical = 1854 ; free virtual = 8056
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1851 ; free virtual = 8053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1839 ; free virtual = 8041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1833 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1833 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1838 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1838 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1838 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1838 ; free virtual = 8040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1190|
|3     |LUT1   |    38|
|4     |LUT2   |   176|
|5     |LUT4   |  2122|
|6     |LUT5   |  3378|
|7     |LUT6   |  1894|
|8     |FDRE   |  8192|
|9     |IBUF   |    17|
|10    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 17033|
|2     |  compressor2_1_512_16 |compressor2_1_512_16 |  8798|
|3     |    compressor_inst    |compressor           |  8741|
|4     |      gpc0             |gpc117_4             |     6|
|5     |      gpc1             |gpc117_4_0           |     6|
|6     |      gpc10            |gpc117_4_1           |     6|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc1061          |gpc1163_5            |     6|
|15    |      gpc1062          |gpc1163_5_8          |     6|
|16    |      gpc1063          |gpc1163_5_9          |     6|
|17    |      gpc1064          |gpc1163_5_10         |     6|
|18    |      gpc1065          |gpc1163_5_11         |     6|
|19    |      gpc1066          |gpc1163_5_12         |     6|
|20    |      gpc1067          |gpc1163_5_13         |     6|
|21    |      gpc1068          |gpc1163_5_14         |     6|
|22    |      gpc1069          |gpc1163_5_15         |     6|
|23    |      gpc107           |gpc606_5_16          |     7|
|24    |      gpc1070          |gpc1163_5_17         |     6|
|25    |      gpc1071          |gpc1163_5_18         |     6|
|26    |      gpc1072          |gpc1163_5_19         |     6|
|27    |      gpc1073          |gpc606_5_20          |     7|
|28    |      gpc1074          |gpc606_5_21          |     7|
|29    |      gpc1075          |gpc606_5_22          |     7|
|30    |      gpc1076          |gpc606_5_23          |     7|
|31    |      gpc1077          |gpc606_5_24          |     7|
|32    |      gpc1078          |gpc606_5_25          |     7|
|33    |      gpc1079          |gpc606_5_26          |     7|
|34    |      gpc108           |gpc606_5_27          |     7|
|35    |      gpc1080          |gpc606_5_28          |     7|
|36    |      gpc1081          |gpc606_5_29          |     7|
|37    |      gpc1082          |gpc606_5_30          |     7|
|38    |      gpc1083          |gpc615_5             |     8|
|39    |      gpc1084          |gpc606_5_31          |     7|
|40    |      gpc1085          |gpc606_5_32          |     7|
|41    |      gpc1086          |gpc606_5_33          |     7|
|42    |      gpc1087          |gpc606_5_34          |     7|
|43    |      gpc1088          |gpc606_5_35          |     7|
|44    |      gpc1089          |gpc606_5_36          |     7|
|45    |      gpc109           |gpc606_5_37          |     7|
|46    |      gpc1090          |gpc606_5_38          |     7|
|47    |      gpc1091          |gpc606_5_39          |     7|
|48    |      gpc1092          |gpc606_5_40          |     7|
|49    |      gpc1093          |gpc606_5_41          |     7|
|50    |      gpc1094          |gpc606_5_42          |     7|
|51    |      gpc1095          |gpc606_5_43          |     7|
|52    |      gpc1096          |gpc606_5_44          |     7|
|53    |      gpc1097          |gpc606_5_45          |     7|
|54    |      gpc1098          |gpc606_5_46          |     7|
|55    |      gpc1099          |gpc606_5_47          |     7|
|56    |      gpc11            |gpc117_4_48          |     6|
|57    |      gpc110           |gpc606_5_49          |     7|
|58    |      gpc1100          |gpc606_5_50          |     7|
|59    |      gpc1101          |gpc606_5_51          |     7|
|60    |      gpc1102          |gpc615_5_52          |     8|
|61    |      gpc1103          |gpc615_5_53          |     8|
|62    |      gpc1104          |gpc615_5_54          |     8|
|63    |      gpc1105          |gpc615_5_55          |     8|
|64    |      gpc1106          |gpc615_5_56          |     8|
|65    |      gpc1107          |gpc615_5_57          |     8|
|66    |      gpc1108          |gpc615_5_58          |     8|
|67    |      gpc1109          |gpc615_5_59          |     8|
|68    |      gpc111           |gpc606_5_60          |     7|
|69    |      gpc1110          |gpc615_5_61          |     8|
|70    |      gpc1111          |gpc615_5_62          |     8|
|71    |      gpc1112          |gpc615_5_63          |     8|
|72    |      gpc1113          |gpc615_5_64          |     8|
|73    |      gpc1114          |gpc615_5_65          |     8|
|74    |      gpc1115          |gpc615_5_66          |     8|
|75    |      gpc1116          |gpc615_5_67          |     8|
|76    |      gpc1117          |gpc615_5_68          |     8|
|77    |      gpc1118          |gpc615_5_69          |     8|
|78    |      gpc1119          |gpc615_5_70          |     8|
|79    |      gpc112           |gpc606_5_71          |     7|
|80    |      gpc1120          |gpc615_5_72          |     8|
|81    |      gpc1121          |gpc615_5_73          |     8|
|82    |      gpc1122          |gpc615_5_74          |     8|
|83    |      gpc1123          |gpc615_5_75          |     8|
|84    |      gpc1124          |gpc615_5_76          |     8|
|85    |      gpc1125          |gpc615_5_77          |     8|
|86    |      gpc1126          |gpc615_5_78          |     8|
|87    |      gpc1127          |gpc615_5_79          |     8|
|88    |      gpc1128          |gpc615_5_80          |     8|
|89    |      gpc1129          |gpc615_5_81          |     8|
|90    |      gpc113           |gpc606_5_82          |     7|
|91    |      gpc1130          |gpc615_5_83          |     8|
|92    |      gpc1131          |gpc615_5_84          |     8|
|93    |      gpc1132          |gpc615_5_85          |     8|
|94    |      gpc1133          |gpc615_5_86          |     8|
|95    |      gpc1134          |gpc615_5_87          |     8|
|96    |      gpc1135          |gpc615_5_88          |     8|
|97    |      gpc1136          |gpc615_5_89          |     8|
|98    |      gpc1137          |gpc606_5_90          |     7|
|99    |      gpc1138          |gpc606_5_91          |     7|
|100   |      gpc1139          |gpc606_5_92          |     7|
|101   |      gpc114           |gpc606_5_93          |     7|
|102   |      gpc1140          |gpc606_5_94          |     7|
|103   |      gpc1141          |gpc606_5_95          |     7|
|104   |      gpc1142          |gpc606_5_96          |     7|
|105   |      gpc1143          |gpc606_5_97          |     7|
|106   |      gpc1144          |gpc606_5_98          |     7|
|107   |      gpc1145          |gpc606_5_99          |     7|
|108   |      gpc1146          |gpc606_5_100         |     7|
|109   |      gpc1147          |gpc606_5_101         |     7|
|110   |      gpc1148          |gpc606_5_102         |     7|
|111   |      gpc1149          |gpc606_5_103         |     7|
|112   |      gpc115           |gpc606_5_104         |     7|
|113   |      gpc1150          |gpc606_5_105         |     7|
|114   |      gpc1151          |gpc606_5_106         |     7|
|115   |      gpc1152          |gpc606_5_107         |     7|
|116   |      gpc1153          |gpc606_5_108         |     7|
|117   |      gpc1154          |gpc606_5_109         |     7|
|118   |      gpc1155          |gpc606_5_110         |     7|
|119   |      gpc1156          |gpc606_5_111         |     7|
|120   |      gpc1157          |gpc606_5_112         |     7|
|121   |      gpc1158          |gpc606_5_113         |     7|
|122   |      gpc1159          |gpc606_5_114         |     7|
|123   |      gpc116           |gpc606_5_115         |     7|
|124   |      gpc1160          |gpc606_5_116         |     7|
|125   |      gpc1161          |gpc606_5_117         |     7|
|126   |      gpc1162          |gpc606_5_118         |     7|
|127   |      gpc1163          |gpc606_5_119         |     7|
|128   |      gpc1164          |gpc606_5_120         |     7|
|129   |      gpc1165          |gpc606_5_121         |     7|
|130   |      gpc1166          |gpc606_5_122         |     7|
|131   |      gpc1167          |gpc606_5_123         |     7|
|132   |      gpc1168          |gpc606_5_124         |     7|
|133   |      gpc1169          |gpc606_5_125         |     7|
|134   |      gpc117           |gpc606_5_126         |     7|
|135   |      gpc1170          |gpc606_5_127         |     7|
|136   |      gpc1171          |gpc606_5_128         |     7|
|137   |      gpc1172          |gpc606_5_129         |     7|
|138   |      gpc1173          |gpc606_5_130         |     7|
|139   |      gpc1174          |gpc606_5_131         |     7|
|140   |      gpc1175          |gpc606_5_132         |     7|
|141   |      gpc1176          |gpc606_5_133         |     7|
|142   |      gpc1177          |gpc606_5_134         |     7|
|143   |      gpc1178          |gpc606_5_135         |     7|
|144   |      gpc1179          |gpc606_5_136         |     7|
|145   |      gpc118           |gpc606_5_137         |     7|
|146   |      gpc1180          |gpc606_5_138         |     7|
|147   |      gpc1181          |gpc606_5_139         |     7|
|148   |      gpc1182          |gpc606_5_140         |     7|
|149   |      gpc1183          |gpc606_5_141         |     7|
|150   |      gpc1184          |gpc606_5_142         |     7|
|151   |      gpc1185          |gpc615_5_143         |     8|
|152   |      gpc1186          |gpc615_5_144         |     8|
|153   |      gpc1187          |gpc615_5_145         |     8|
|154   |      gpc1188          |gpc615_5_146         |     8|
|155   |      gpc1189          |gpc615_5_147         |     8|
|156   |      gpc119           |gpc606_5_148         |     7|
|157   |      gpc1190          |gpc615_5_149         |     8|
|158   |      gpc1191          |gpc615_5_150         |     8|
|159   |      gpc1192          |gpc615_5_151         |     8|
|160   |      gpc1193          |gpc615_5_152         |     8|
|161   |      gpc1194          |gpc615_5_153         |     8|
|162   |      gpc1195          |gpc615_5_154         |     8|
|163   |      gpc1196          |gpc615_5_155         |     8|
|164   |      gpc1197          |gpc615_5_156         |     8|
|165   |      gpc1198          |gpc615_5_157         |     8|
|166   |      gpc1199          |gpc615_5_158         |     8|
|167   |      gpc12            |gpc117_4_159         |     6|
|168   |      gpc120           |gpc606_5_160         |     7|
|169   |      gpc1200          |gpc615_5_161         |     8|
|170   |      gpc1201          |gpc615_5_162         |     8|
|171   |      gpc1202          |gpc615_5_163         |     8|
|172   |      gpc1203          |gpc615_5_164         |     8|
|173   |      gpc1204          |gpc615_5_165         |     8|
|174   |      gpc1205          |gpc615_5_166         |     8|
|175   |      gpc1206          |gpc606_5_167         |     7|
|176   |      gpc1207          |gpc606_5_168         |     7|
|177   |      gpc1208          |gpc615_5_169         |     8|
|178   |      gpc1209          |gpc615_5_170         |     8|
|179   |      gpc121           |gpc606_5_171         |     7|
|180   |      gpc1210          |gpc615_5_172         |     8|
|181   |      gpc1211          |gpc615_5_173         |     8|
|182   |      gpc1212          |gpc615_5_174         |     8|
|183   |      gpc1213          |gpc615_5_175         |     8|
|184   |      gpc1214          |gpc615_5_176         |     8|
|185   |      gpc1215          |gpc615_5_177         |     8|
|186   |      gpc1216          |gpc615_5_178         |     8|
|187   |      gpc1217          |gpc615_5_179         |     8|
|188   |      gpc1218          |gpc615_5_180         |     8|
|189   |      gpc1219          |gpc615_5_181         |     8|
|190   |      gpc122           |gpc606_5_182         |     7|
|191   |      gpc1220          |gpc615_5_183         |     8|
|192   |      gpc1221          |gpc615_5_184         |     8|
|193   |      gpc1222          |gpc615_5_185         |     8|
|194   |      gpc1223          |gpc615_5_186         |     8|
|195   |      gpc1224          |gpc606_5_187         |     7|
|196   |      gpc1225          |gpc606_5_188         |     7|
|197   |      gpc1226          |gpc606_5_189         |     7|
|198   |      gpc1227          |gpc606_5_190         |     7|
|199   |      gpc1228          |gpc606_5_191         |     7|
|200   |      gpc1229          |gpc606_5_192         |     7|
|201   |      gpc123           |gpc606_5_193         |     7|
|202   |      gpc1230          |gpc606_5_194         |     7|
|203   |      gpc1231          |gpc606_5_195         |     7|
|204   |      gpc1232          |gpc606_5_196         |     7|
|205   |      gpc1233          |gpc606_5_197         |     7|
|206   |      gpc1234          |gpc606_5_198         |     7|
|207   |      gpc1235          |gpc606_5_199         |     7|
|208   |      gpc1236          |gpc606_5_200         |     7|
|209   |      gpc1237          |gpc606_5_201         |     7|
|210   |      gpc1238          |gpc606_5_202         |     7|
|211   |      gpc1239          |gpc606_5_203         |     7|
|212   |      gpc124           |gpc606_5_204         |     7|
|213   |      gpc1240          |gpc606_5_205         |     7|
|214   |      gpc1241          |gpc606_5_206         |     7|
|215   |      gpc1242          |gpc606_5_207         |     7|
|216   |      gpc1243          |gpc606_5_208         |     7|
|217   |      gpc1244          |gpc606_5_209         |     7|
|218   |      gpc1245          |gpc606_5_210         |     7|
|219   |      gpc1246          |gpc606_5_211         |     7|
|220   |      gpc1247          |gpc606_5_212         |     7|
|221   |      gpc1248          |gpc606_5_213         |     7|
|222   |      gpc1249          |gpc606_5_214         |     7|
|223   |      gpc125           |gpc606_5_215         |     7|
|224   |      gpc1250          |gpc606_5_216         |     7|
|225   |      gpc1251          |gpc606_5_217         |     7|
|226   |      gpc1252          |gpc606_5_218         |     7|
|227   |      gpc1253          |gpc606_5_219         |     7|
|228   |      gpc1254          |gpc606_5_220         |     7|
|229   |      gpc1255          |gpc606_5_221         |     7|
|230   |      gpc1256          |gpc615_5_222         |     8|
|231   |      gpc1257          |gpc615_5_223         |     8|
|232   |      gpc1258          |gpc615_5_224         |     8|
|233   |      gpc1259          |gpc615_5_225         |     8|
|234   |      gpc126           |gpc606_5_226         |     7|
|235   |      gpc1260          |gpc615_5_227         |     8|
|236   |      gpc1261          |gpc615_5_228         |     8|
|237   |      gpc1262          |gpc606_5_229         |     7|
|238   |      gpc1263          |gpc606_5_230         |     7|
|239   |      gpc1264          |gpc606_5_231         |     7|
|240   |      gpc1265          |gpc606_5_232         |     7|
|241   |      gpc1266          |gpc606_5_233         |     7|
|242   |      gpc1267          |gpc606_5_234         |     7|
|243   |      gpc1268          |gpc606_5_235         |     7|
|244   |      gpc1269          |gpc606_5_236         |     7|
|245   |      gpc127           |gpc606_5_237         |     7|
|246   |      gpc1270          |gpc606_5_238         |     7|
|247   |      gpc1271          |gpc606_5_239         |     7|
|248   |      gpc1272          |gpc606_5_240         |     7|
|249   |      gpc1273          |gpc606_5_241         |     7|
|250   |      gpc1274          |gpc606_5_242         |     7|
|251   |      gpc1275          |gpc606_5_243         |     7|
|252   |      gpc1276          |gpc606_5_244         |     7|
|253   |      gpc1277          |gpc606_5_245         |     7|
|254   |      gpc1278          |gpc606_5_246         |     7|
|255   |      gpc1279          |gpc606_5_247         |     7|
|256   |      gpc128           |gpc606_5_248         |     7|
|257   |      gpc1280          |gpc606_5_249         |     7|
|258   |      gpc1281          |gpc606_5_250         |     7|
|259   |      gpc1282          |gpc606_5_251         |     7|
|260   |      gpc1283          |gpc606_5_252         |     7|
|261   |      gpc1284          |gpc606_5_253         |     7|
|262   |      gpc1285          |gpc606_5_254         |     7|
|263   |      gpc1286          |gpc606_5_255         |     7|
|264   |      gpc1287          |gpc606_5_256         |     7|
|265   |      gpc1288          |gpc606_5_257         |     7|
|266   |      gpc1289          |gpc606_5_258         |     7|
|267   |      gpc129           |gpc606_5_259         |     7|
|268   |      gpc1290          |gpc606_5_260         |     7|
|269   |      gpc1291          |gpc606_5_261         |     7|
|270   |      gpc1292          |gpc606_5_262         |     7|
|271   |      gpc1293          |gpc606_5_263         |     7|
|272   |      gpc1294          |gpc606_5_264         |     7|
|273   |      gpc1295          |gpc615_5_265         |     8|
|274   |      gpc1296          |gpc615_5_266         |     8|
|275   |      gpc1297          |gpc615_5_267         |     8|
|276   |      gpc1298          |gpc615_5_268         |     8|
|277   |      gpc1299          |gpc615_5_269         |     8|
|278   |      gpc13            |gpc117_4_270         |     6|
|279   |      gpc130           |gpc606_5_271         |     7|
|280   |      gpc1300          |gpc615_5_272         |     8|
|281   |      gpc1301          |gpc615_5_273         |     8|
|282   |      gpc1302          |gpc615_5_274         |     8|
|283   |      gpc1303          |gpc615_5_275         |     8|
|284   |      gpc1304          |gpc615_5_276         |     8|
|285   |      gpc1305          |gpc615_5_277         |     8|
|286   |      gpc1306          |gpc615_5_278         |     8|
|287   |      gpc1307          |gpc615_5_279         |     8|
|288   |      gpc1308          |gpc615_5_280         |     8|
|289   |      gpc1309          |gpc615_5_281         |     8|
|290   |      gpc131           |gpc606_5_282         |     7|
|291   |      gpc1310          |gpc615_5_283         |     8|
|292   |      gpc1311          |gpc615_5_284         |     8|
|293   |      gpc1312          |gpc615_5_285         |     8|
|294   |      gpc1313          |gpc615_5_286         |     8|
|295   |      gpc1314          |gpc615_5_287         |     8|
|296   |      gpc1315          |gpc606_5_288         |     7|
|297   |      gpc1316          |gpc606_5_289         |     7|
|298   |      gpc1317          |gpc606_5_290         |     7|
|299   |      gpc1318          |gpc606_5_291         |     7|
|300   |      gpc1319          |gpc606_5_292         |     7|
|301   |      gpc132           |gpc606_5_293         |     7|
|302   |      gpc1320          |gpc606_5_294         |     7|
|303   |      gpc1321          |gpc606_5_295         |     7|
|304   |      gpc1322          |gpc606_5_296         |     7|
|305   |      gpc1323          |gpc606_5_297         |     7|
|306   |      gpc1324          |gpc606_5_298         |     7|
|307   |      gpc1325          |gpc606_5_299         |     7|
|308   |      gpc1326          |gpc606_5_300         |     7|
|309   |      gpc1327          |gpc606_5_301         |     7|
|310   |      gpc1328          |gpc606_5_302         |     7|
|311   |      gpc1329          |gpc615_5_303         |     8|
|312   |      gpc133           |gpc606_5_304         |     7|
|313   |      gpc1330          |gpc615_5_305         |     8|
|314   |      gpc1331          |gpc615_5_306         |     8|
|315   |      gpc1332          |gpc615_5_307         |     8|
|316   |      gpc1333          |gpc615_5_308         |     8|
|317   |      gpc1334          |gpc615_5_309         |     8|
|318   |      gpc1335          |gpc615_5_310         |     8|
|319   |      gpc1336          |gpc615_5_311         |     8|
|320   |      gpc1337          |gpc615_5_312         |     8|
|321   |      gpc1338          |gpc615_5_313         |     8|
|322   |      gpc1339          |gpc615_5_314         |     8|
|323   |      gpc134           |gpc606_5_315         |     7|
|324   |      gpc1340          |gpc615_5_316         |     8|
|325   |      gpc135           |gpc606_5_317         |     7|
|326   |      gpc136           |gpc606_5_318         |     7|
|327   |      gpc137           |gpc606_5_319         |     7|
|328   |      gpc138           |gpc606_5_320         |     7|
|329   |      gpc139           |gpc606_5_321         |     7|
|330   |      gpc14            |gpc1163_5_322        |     6|
|331   |      gpc140           |gpc606_5_323         |     7|
|332   |      gpc141           |gpc606_5_324         |     7|
|333   |      gpc142           |gpc606_5_325         |     7|
|334   |      gpc143           |gpc606_5_326         |     7|
|335   |      gpc144           |gpc606_5_327         |     7|
|336   |      gpc145           |gpc606_5_328         |     7|
|337   |      gpc146           |gpc606_5_329         |     7|
|338   |      gpc147           |gpc606_5_330         |     7|
|339   |      gpc148           |gpc606_5_331         |     7|
|340   |      gpc149           |gpc615_5_332         |     8|
|341   |      gpc15            |gpc1163_5_333        |     6|
|342   |      gpc150           |gpc615_5_334         |     8|
|343   |      gpc151           |gpc615_5_335         |     8|
|344   |      gpc152           |gpc615_5_336         |     8|
|345   |      gpc153           |gpc615_5_337         |     8|
|346   |      gpc154           |gpc615_5_338         |     8|
|347   |      gpc155           |gpc615_5_339         |     8|
|348   |      gpc156           |gpc615_5_340         |     8|
|349   |      gpc157           |gpc615_5_341         |     8|
|350   |      gpc158           |gpc615_5_342         |     8|
|351   |      gpc159           |gpc615_5_343         |     8|
|352   |      gpc16            |gpc1163_5_344        |     6|
|353   |      gpc160           |gpc615_5_345         |     8|
|354   |      gpc161           |gpc615_5_346         |     8|
|355   |      gpc162           |gpc615_5_347         |     8|
|356   |      gpc163           |gpc615_5_348         |     8|
|357   |      gpc164           |gpc615_5_349         |     8|
|358   |      gpc165           |gpc615_5_350         |     8|
|359   |      gpc166           |gpc615_5_351         |     8|
|360   |      gpc1663          |gpc606_5_352         |     7|
|361   |      gpc1664          |gpc615_5_353         |     8|
|362   |      gpc1665          |gpc615_5_354         |     8|
|363   |      gpc1666          |gpc615_5_355         |     8|
|364   |      gpc1667          |gpc606_5_356         |     7|
|365   |      gpc1668          |gpc606_5_357         |     7|
|366   |      gpc1669          |gpc606_5_358         |     7|
|367   |      gpc167           |gpc615_5_359         |     8|
|368   |      gpc1670          |gpc606_5_360         |     7|
|369   |      gpc1671          |gpc606_5_361         |     7|
|370   |      gpc1672          |gpc606_5_362         |     7|
|371   |      gpc1673          |gpc606_5_363         |     7|
|372   |      gpc1674          |gpc615_5_364         |     8|
|373   |      gpc1675          |gpc615_5_365         |     8|
|374   |      gpc1676          |gpc615_5_366         |     8|
|375   |      gpc1677          |gpc615_5_367         |     8|
|376   |      gpc1678          |gpc615_5_368         |     8|
|377   |      gpc1679          |gpc615_5_369         |     8|
|378   |      gpc168           |gpc615_5_370         |     8|
|379   |      gpc1680          |gpc606_5_371         |     7|
|380   |      gpc1681          |gpc615_5_372         |     8|
|381   |      gpc1682          |gpc615_5_373         |     8|
|382   |      gpc1683          |gpc615_5_374         |     8|
|383   |      gpc1684          |gpc615_5_375         |     8|
|384   |      gpc1685          |gpc615_5_376         |     8|
|385   |      gpc1686          |gpc615_5_377         |     8|
|386   |      gpc1687          |gpc615_5_378         |     8|
|387   |      gpc1688          |gpc615_5_379         |     8|
|388   |      gpc1689          |gpc615_5_380         |     8|
|389   |      gpc169           |gpc615_5_381         |     8|
|390   |      gpc1690          |gpc615_5_382         |     8|
|391   |      gpc1691          |gpc615_5_383         |     8|
|392   |      gpc1692          |gpc606_5_384         |     7|
|393   |      gpc1693          |gpc606_5_385         |     7|
|394   |      gpc1694          |gpc606_5_386         |     7|
|395   |      gpc1695          |gpc606_5_387         |     7|
|396   |      gpc1696          |gpc606_5_388         |     7|
|397   |      gpc1697          |gpc606_5_389         |     7|
|398   |      gpc1698          |gpc606_5_390         |     7|
|399   |      gpc1699          |gpc606_5_391         |     7|
|400   |      gpc17            |gpc1163_5_392        |     6|
|401   |      gpc170           |gpc615_5_393         |     8|
|402   |      gpc1700          |gpc606_5_394         |     7|
|403   |      gpc1701          |gpc615_5_395         |     8|
|404   |      gpc1702          |gpc615_5_396         |     8|
|405   |      gpc1703          |gpc615_5_397         |     8|
|406   |      gpc1704          |gpc615_5_398         |     8|
|407   |      gpc1705          |gpc606_5_399         |     7|
|408   |      gpc1706          |gpc606_5_400         |     7|
|409   |      gpc1707          |gpc606_5_401         |     7|
|410   |      gpc1708          |gpc606_5_402         |     7|
|411   |      gpc1709          |gpc606_5_403         |     7|
|412   |      gpc171           |gpc615_5_404         |     8|
|413   |      gpc1710          |gpc606_5_405         |     7|
|414   |      gpc1711          |gpc615_5_406         |     8|
|415   |      gpc1712          |gpc615_5_407         |     8|
|416   |      gpc1713          |gpc615_5_408         |     8|
|417   |      gpc1714          |gpc615_5_409         |     8|
|418   |      gpc1715          |gpc615_5_410         |     8|
|419   |      gpc1716          |gpc615_5_411         |     8|
|420   |      gpc1717          |gpc615_5_412         |     8|
|421   |      gpc1718          |gpc615_5_413         |     8|
|422   |      gpc1719          |gpc615_5_414         |     8|
|423   |      gpc172           |gpc615_5_415         |     8|
|424   |      gpc1720          |gpc615_5_416         |     8|
|425   |      gpc1721          |gpc615_5_417         |     8|
|426   |      gpc1722          |gpc615_5_418         |     8|
|427   |      gpc1723          |gpc615_5_419         |     8|
|428   |      gpc1724          |gpc615_5_420         |     8|
|429   |      gpc1725          |gpc615_5_421         |     8|
|430   |      gpc1726          |gpc606_5_422         |     7|
|431   |      gpc1727          |gpc615_5_423         |     8|
|432   |      gpc1728          |gpc615_5_424         |     8|
|433   |      gpc1729          |gpc615_5_425         |     8|
|434   |      gpc173           |gpc615_5_426         |     8|
|435   |      gpc1730          |gpc615_5_427         |     8|
|436   |      gpc1731          |gpc615_5_428         |     8|
|437   |      gpc1732          |gpc615_5_429         |     8|
|438   |      gpc1733          |gpc606_5_430         |     7|
|439   |      gpc1734          |gpc606_5_431         |     7|
|440   |      gpc1735          |gpc606_5_432         |     7|
|441   |      gpc1736          |gpc606_5_433         |     7|
|442   |      gpc1737          |gpc615_5_434         |     8|
|443   |      gpc1738          |gpc615_5_435         |     8|
|444   |      gpc1739          |gpc615_5_436         |     8|
|445   |      gpc174           |gpc615_5_437         |     8|
|446   |      gpc1740          |gpc606_5_438         |     7|
|447   |      gpc1741          |gpc606_5_439         |     7|
|448   |      gpc1742          |gpc606_5_440         |     7|
|449   |      gpc1743          |gpc606_5_441         |     7|
|450   |      gpc1744          |gpc606_5_442         |     7|
|451   |      gpc1745          |gpc606_5_443         |     7|
|452   |      gpc1746          |gpc606_5_444         |     7|
|453   |      gpc1747          |gpc606_5_445         |     7|
|454   |      gpc1748          |gpc606_5_446         |     7|
|455   |      gpc1749          |gpc606_5_447         |     7|
|456   |      gpc175           |gpc615_5_448         |     8|
|457   |      gpc1750          |gpc606_5_449         |     7|
|458   |      gpc1751          |gpc606_5_450         |     7|
|459   |      gpc1752          |gpc606_5_451         |     7|
|460   |      gpc1753          |gpc606_5_452         |     7|
|461   |      gpc1754          |gpc606_5_453         |     7|
|462   |      gpc1755          |gpc606_5_454         |     7|
|463   |      gpc1756          |gpc606_5_455         |     7|
|464   |      gpc1757          |gpc606_5_456         |     7|
|465   |      gpc1758          |gpc606_5_457         |     7|
|466   |      gpc1759          |gpc606_5_458         |     7|
|467   |      gpc176           |gpc615_5_459         |     8|
|468   |      gpc1760          |gpc606_5_460         |     7|
|469   |      gpc1761          |gpc606_5_461         |     7|
|470   |      gpc1762          |gpc606_5_462         |     7|
|471   |      gpc1763          |gpc606_5_463         |     7|
|472   |      gpc1764          |gpc606_5_464         |     7|
|473   |      gpc1765          |gpc606_5_465         |     7|
|474   |      gpc1766          |gpc606_5_466         |     7|
|475   |      gpc1767          |gpc606_5_467         |     7|
|476   |      gpc1768          |gpc606_5_468         |     7|
|477   |      gpc1769          |gpc606_5_469         |     7|
|478   |      gpc177           |gpc615_5_470         |     8|
|479   |      gpc1770          |gpc606_5_471         |     7|
|480   |      gpc1771          |gpc606_5_472         |     7|
|481   |      gpc1772          |gpc606_5_473         |     7|
|482   |      gpc1773          |gpc606_5_474         |     7|
|483   |      gpc1774          |gpc606_5_475         |     7|
|484   |      gpc1775          |gpc606_5_476         |     7|
|485   |      gpc1776          |gpc606_5_477         |     7|
|486   |      gpc1777          |gpc606_5_478         |     7|
|487   |      gpc1778          |gpc606_5_479         |     7|
|488   |      gpc1779          |gpc606_5_480         |     7|
|489   |      gpc178           |gpc615_5_481         |     8|
|490   |      gpc1780          |gpc615_5_482         |     8|
|491   |      gpc1781          |gpc615_5_483         |     8|
|492   |      gpc1782          |gpc615_5_484         |     8|
|493   |      gpc1783          |gpc615_5_485         |     8|
|494   |      gpc1784          |gpc615_5_486         |     8|
|495   |      gpc1785          |gpc615_5_487         |     8|
|496   |      gpc1786          |gpc615_5_488         |     8|
|497   |      gpc1787          |gpc615_5_489         |     8|
|498   |      gpc1788          |gpc615_5_490         |     8|
|499   |      gpc1789          |gpc615_5_491         |     8|
|500   |      gpc179           |gpc615_5_492         |     8|
|501   |      gpc1790          |gpc606_5_493         |     7|
|502   |      gpc1791          |gpc606_5_494         |     7|
|503   |      gpc1792          |gpc606_5_495         |     7|
|504   |      gpc1793          |gpc606_5_496         |     7|
|505   |      gpc1794          |gpc606_5_497         |     7|
|506   |      gpc1795          |gpc606_5_498         |     7|
|507   |      gpc18            |gpc1163_5_499        |     6|
|508   |      gpc180           |gpc615_5_500         |     8|
|509   |      gpc181           |gpc615_5_501         |     8|
|510   |      gpc182           |gpc615_5_502         |     8|
|511   |      gpc183           |gpc615_5_503         |     8|
|512   |      gpc184           |gpc615_5_504         |     8|
|513   |      gpc185           |gpc615_5_505         |     8|
|514   |      gpc186           |gpc615_5_506         |     8|
|515   |      gpc187           |gpc615_5_507         |     8|
|516   |      gpc188           |gpc615_5_508         |     8|
|517   |      gpc189           |gpc615_5_509         |     8|
|518   |      gpc19            |gpc1163_5_510        |     6|
|519   |      gpc190           |gpc615_5_511         |     8|
|520   |      gpc191           |gpc615_5_512         |     8|
|521   |      gpc192           |gpc615_5_513         |     8|
|522   |      gpc1925          |gpc606_5_514         |     7|
|523   |      gpc1926          |gpc606_5_515         |     7|
|524   |      gpc1927          |gpc615_5_516         |     8|
|525   |      gpc1928          |gpc615_5_517         |     8|
|526   |      gpc1929          |gpc615_5_518         |     8|
|527   |      gpc193           |gpc615_5_519         |     8|
|528   |      gpc1930          |gpc615_5_520         |     8|
|529   |      gpc1931          |gpc606_5_521         |     7|
|530   |      gpc1932          |gpc615_5_522         |     8|
|531   |      gpc1933          |gpc615_5_523         |     8|
|532   |      gpc1934          |gpc615_5_524         |     8|
|533   |      gpc1935          |gpc615_5_525         |     8|
|534   |      gpc1936          |gpc615_5_526         |     8|
|535   |      gpc1937          |gpc615_5_527         |     8|
|536   |      gpc1938          |gpc615_5_528         |     8|
|537   |      gpc1939          |gpc606_5_529         |     7|
|538   |      gpc194           |gpc615_5_530         |     8|
|539   |      gpc1940          |gpc606_5_531         |     7|
|540   |      gpc1941          |gpc606_5_532         |     7|
|541   |      gpc1942          |gpc615_5_533         |     8|
|542   |      gpc1943          |gpc615_5_534         |     8|
|543   |      gpc1944          |gpc606_5_535         |     7|
|544   |      gpc1945          |gpc615_5_536         |     8|
|545   |      gpc1946          |gpc615_5_537         |     8|
|546   |      gpc1947          |gpc615_5_538         |     8|
|547   |      gpc1948          |gpc615_5_539         |     8|
|548   |      gpc1949          |gpc615_5_540         |     8|
|549   |      gpc195           |gpc615_5_541         |     8|
|550   |      gpc1950          |gpc615_5_542         |     8|
|551   |      gpc1951          |gpc615_5_543         |     8|
|552   |      gpc1952          |gpc615_5_544         |     8|
|553   |      gpc1953          |gpc606_5_545         |     7|
|554   |      gpc1954          |gpc606_5_546         |     7|
|555   |      gpc1955          |gpc606_5_547         |     7|
|556   |      gpc1956          |gpc606_5_548         |     7|
|557   |      gpc1957          |gpc606_5_549         |     7|
|558   |      gpc1958          |gpc606_5_550         |     7|
|559   |      gpc1959          |gpc606_5_551         |     7|
|560   |      gpc196           |gpc615_5_552         |     8|
|561   |      gpc1960          |gpc606_5_553         |     7|
|562   |      gpc1961          |gpc1163_5_554        |     6|
|563   |      gpc1962          |gpc1163_5_555        |     6|
|564   |      gpc1963          |gpc1163_5_556        |     6|
|565   |      gpc1964          |gpc1163_5_557        |     6|
|566   |      gpc1965          |gpc606_5_558         |     7|
|567   |      gpc1966          |gpc606_5_559         |     7|
|568   |      gpc1967          |gpc606_5_560         |     7|
|569   |      gpc1968          |gpc606_5_561         |     7|
|570   |      gpc1969          |gpc606_5_562         |     7|
|571   |      gpc197           |gpc615_5_563         |     8|
|572   |      gpc1970          |gpc615_5_564         |     8|
|573   |      gpc1971          |gpc615_5_565         |     8|
|574   |      gpc1972          |gpc606_5_566         |     7|
|575   |      gpc1973          |gpc606_5_567         |     7|
|576   |      gpc1974          |gpc615_5_568         |     8|
|577   |      gpc1975          |gpc606_5_569         |     7|
|578   |      gpc1976          |gpc606_5_570         |     7|
|579   |      gpc1977          |gpc606_5_571         |     7|
|580   |      gpc1978          |gpc606_5_572         |     7|
|581   |      gpc1979          |gpc606_5_573         |     7|
|582   |      gpc198           |gpc615_5_574         |     8|
|583   |      gpc1980          |gpc606_5_575         |     7|
|584   |      gpc199           |gpc615_5_576         |     8|
|585   |      gpc2             |gpc117_4_577         |     6|
|586   |      gpc20            |gpc1163_5_578        |     6|
|587   |      gpc200           |gpc606_5_579         |     7|
|588   |      gpc201           |gpc606_5_580         |     7|
|589   |      gpc202           |gpc606_5_581         |     7|
|590   |      gpc203           |gpc606_5_582         |     7|
|591   |      gpc204           |gpc606_5_583         |     7|
|592   |      gpc205           |gpc606_5_584         |     7|
|593   |      gpc206           |gpc606_5_585         |     7|
|594   |      gpc207           |gpc606_5_586         |     7|
|595   |      gpc208           |gpc606_5_587         |     7|
|596   |      gpc209           |gpc606_5_588         |     7|
|597   |      gpc21            |gpc1163_5_589        |     6|
|598   |      gpc210           |gpc606_5_590         |     7|
|599   |      gpc2107          |gpc615_5_591         |     8|
|600   |      gpc2108          |gpc606_5_592         |     7|
|601   |      gpc2109          |gpc1406_5            |     8|
|602   |      gpc211           |gpc606_5_593         |     7|
|603   |      gpc2110          |gpc606_5_594         |     7|
|604   |      gpc2111          |gpc606_5_595         |     7|
|605   |      gpc2112          |gpc615_5_596         |     8|
|606   |      gpc2113          |gpc615_5_597         |     8|
|607   |      gpc2114          |gpc1163_5_598        |     6|
|608   |      gpc2115          |gpc1163_5_599        |     6|
|609   |      gpc2116          |gpc606_5_600         |     7|
|610   |      gpc2117          |gpc606_5_601         |     7|
|611   |      gpc2118          |gpc606_5_602         |     7|
|612   |      gpc2119          |gpc606_5_603         |     7|
|613   |      gpc212           |gpc606_5_604         |     7|
|614   |      gpc2120          |gpc606_5_605         |     7|
|615   |      gpc2121          |gpc615_5_606         |     8|
|616   |      gpc2122          |gpc615_5_607         |     8|
|617   |      gpc2123          |gpc615_5_608         |     8|
|618   |      gpc2124          |gpc615_5_609         |     8|
|619   |      gpc2125          |gpc606_5_610         |     7|
|620   |      gpc2126          |gpc615_5_611         |     8|
|621   |      gpc2127          |gpc615_5_612         |     8|
|622   |      gpc2128          |gpc615_5_613         |     8|
|623   |      gpc2129          |gpc615_5_614         |     8|
|624   |      gpc213           |gpc606_5_615         |     7|
|625   |      gpc2130          |gpc615_5_616         |     8|
|626   |      gpc2131          |gpc606_5_617         |     7|
|627   |      gpc2132          |gpc606_5_618         |     7|
|628   |      gpc2133          |gpc606_5_619         |     7|
|629   |      gpc2134          |gpc1343_5            |     7|
|630   |      gpc214           |gpc606_5_620         |     7|
|631   |      gpc215           |gpc606_5_621         |     7|
|632   |      gpc216           |gpc606_5_622         |     7|
|633   |      gpc217           |gpc606_5_623         |     7|
|634   |      gpc218           |gpc606_5_624         |     7|
|635   |      gpc219           |gpc606_5_625         |     7|
|636   |      gpc22            |gpc1163_5_626        |     6|
|637   |      gpc220           |gpc606_5_627         |     7|
|638   |      gpc221           |gpc606_5_628         |     7|
|639   |      gpc2212          |gpc1163_5_629        |     6|
|640   |      gpc2213          |gpc207_4             |     8|
|641   |      gpc2214          |gpc7_3               |     6|
|642   |      gpc2215          |gpc1325_5            |     9|
|643   |      gpc2216          |gpc1325_5_630        |     9|
|644   |      gpc2217          |gpc1325_5_631        |     9|
|645   |      gpc2218          |gpc1163_5_632        |     6|
|646   |      gpc2219          |gpc1163_5_633        |     6|
|647   |      gpc222           |gpc606_5_634         |     7|
|648   |      gpc2220          |gpc615_5_635         |     8|
|649   |      gpc2221          |gpc2116_5            |     6|
|650   |      gpc2222          |gpc623_5             |     8|
|651   |      gpc2223          |gpc1423_5            |     9|
|652   |      gpc2224          |gpc615_5_636         |     8|
|653   |      gpc2225          |gpc606_5_637         |     7|
|654   |      gpc2226          |gpc606_5_638         |     7|
|655   |      gpc223           |gpc606_5_639         |     7|
|656   |      gpc224           |gpc606_5_640         |     7|
|657   |      gpc225           |gpc606_5_641         |     7|
|658   |      gpc226           |gpc606_5_642         |     7|
|659   |      gpc227           |gpc606_5_643         |     7|
|660   |      gpc228           |gpc606_5_644         |     7|
|661   |      gpc2283          |gpc1406_5_645        |     8|
|662   |      gpc2284          |gpc117_4_646         |     6|
|663   |      gpc2285          |gpc1415_5            |     9|
|664   |      gpc2286          |gpc606_5_647         |     7|
|665   |      gpc2287          |gpc606_5_648         |     7|
|666   |      gpc2288          |gpc606_5_649         |     7|
|667   |      gpc2289          |gpc1406_5_650        |     8|
|668   |      gpc229           |gpc606_5_651         |     7|
|669   |      gpc23            |gpc1163_5_652        |     6|
|670   |      gpc230           |gpc606_5_653         |     7|
|671   |      gpc231           |gpc606_5_654         |     7|
|672   |      gpc232           |gpc606_5_655         |     7|
|673   |      gpc233           |gpc606_5_656         |     7|
|674   |      gpc234           |gpc606_5_657         |     7|
|675   |      gpc2341          |gpc615_5_658         |     8|
|676   |      gpc2342          |gpc7_3_659           |     6|
|677   |      gpc2343          |gpc615_5_660         |     8|
|678   |      gpc2344          |gpc23_3              |     5|
|679   |      gpc2345          |gpc135_4             |     5|
|680   |      gpc2346          |gpc1343_5_661        |     7|
|681   |      gpc2347          |gpc7_3_662           |     6|
|682   |      gpc2348          |gpc1325_5_663        |     9|
|683   |      gpc2349          |gpc1163_5_664        |     6|
|684   |      gpc235           |gpc606_5_665         |     7|
|685   |      gpc236           |gpc615_5_666         |     8|
|686   |      gpc237           |gpc615_5_667         |     8|
|687   |      gpc238           |gpc615_5_668         |     8|
|688   |      gpc239           |gpc615_5_669         |     8|
|689   |      gpc24            |gpc1163_5_670        |     6|
|690   |      gpc240           |gpc615_5_671         |     8|
|691   |      gpc241           |gpc615_5_672         |     8|
|692   |      gpc242           |gpc615_5_673         |     8|
|693   |      gpc243           |gpc615_5_674         |     8|
|694   |      gpc244           |gpc615_5_675         |     8|
|695   |      gpc245           |gpc615_5_676         |     8|
|696   |      gpc246           |gpc615_5_677         |     8|
|697   |      gpc247           |gpc615_5_678         |     8|
|698   |      gpc248           |gpc615_5_679         |     8|
|699   |      gpc249           |gpc615_5_680         |     8|
|700   |      gpc25            |gpc1163_5_681        |     6|
|701   |      gpc250           |gpc615_5_682         |     8|
|702   |      gpc251           |gpc615_5_683         |     8|
|703   |      gpc252           |gpc615_5_684         |     8|
|704   |      gpc253           |gpc615_5_685         |     8|
|705   |      gpc254           |gpc615_5_686         |     8|
|706   |      gpc255           |gpc606_5_687         |     7|
|707   |      gpc256           |gpc606_5_688         |     7|
|708   |      gpc257           |gpc606_5_689         |     7|
|709   |      gpc258           |gpc606_5_690         |     7|
|710   |      gpc259           |gpc606_5_691         |     7|
|711   |      gpc26            |gpc1163_5_692        |     6|
|712   |      gpc260           |gpc606_5_693         |     7|
|713   |      gpc261           |gpc606_5_694         |     7|
|714   |      gpc262           |gpc606_5_695         |     7|
|715   |      gpc263           |gpc606_5_696         |     7|
|716   |      gpc264           |gpc606_5_697         |     7|
|717   |      gpc265           |gpc606_5_698         |     7|
|718   |      gpc266           |gpc606_5_699         |     7|
|719   |      gpc267           |gpc606_5_700         |     7|
|720   |      gpc268           |gpc606_5_701         |     7|
|721   |      gpc269           |gpc606_5_702         |     7|
|722   |      gpc27            |gpc1163_5_703        |     6|
|723   |      gpc270           |gpc606_5_704         |     7|
|724   |      gpc271           |gpc606_5_705         |     7|
|725   |      gpc272           |gpc606_5_706         |     7|
|726   |      gpc273           |gpc606_5_707         |     7|
|727   |      gpc274           |gpc606_5_708         |     7|
|728   |      gpc275           |gpc606_5_709         |     7|
|729   |      gpc276           |gpc606_5_710         |     7|
|730   |      gpc277           |gpc606_5_711         |     7|
|731   |      gpc278           |gpc606_5_712         |     7|
|732   |      gpc279           |gpc606_5_713         |     7|
|733   |      gpc28            |gpc1163_5_714        |     6|
|734   |      gpc280           |gpc606_5_715         |     7|
|735   |      gpc281           |gpc606_5_716         |     7|
|736   |      gpc282           |gpc606_5_717         |     7|
|737   |      gpc283           |gpc606_5_718         |     7|
|738   |      gpc284           |gpc606_5_719         |     7|
|739   |      gpc285           |gpc606_5_720         |     7|
|740   |      gpc286           |gpc606_5_721         |     7|
|741   |      gpc287           |gpc606_5_722         |     7|
|742   |      gpc288           |gpc606_5_723         |     7|
|743   |      gpc289           |gpc606_5_724         |     7|
|744   |      gpc29            |gpc1163_5_725        |     6|
|745   |      gpc290           |gpc606_5_726         |     7|
|746   |      gpc291           |gpc606_5_727         |     7|
|747   |      gpc292           |gpc606_5_728         |     7|
|748   |      gpc293           |gpc606_5_729         |     7|
|749   |      gpc294           |gpc606_5_730         |     7|
|750   |      gpc295           |gpc606_5_731         |     7|
|751   |      gpc296           |gpc606_5_732         |     7|
|752   |      gpc297           |gpc606_5_733         |     7|
|753   |      gpc298           |gpc606_5_734         |     7|
|754   |      gpc299           |gpc606_5_735         |     7|
|755   |      gpc3             |gpc117_4_736         |     6|
|756   |      gpc30            |gpc1163_5_737        |     6|
|757   |      gpc300           |gpc606_5_738         |     7|
|758   |      gpc301           |gpc606_5_739         |     7|
|759   |      gpc302           |gpc606_5_740         |     7|
|760   |      gpc303           |gpc606_5_741         |     7|
|761   |      gpc304           |gpc606_5_742         |     7|
|762   |      gpc305           |gpc606_5_743         |     7|
|763   |      gpc306           |gpc606_5_744         |     7|
|764   |      gpc307           |gpc606_5_745         |     7|
|765   |      gpc308           |gpc606_5_746         |     7|
|766   |      gpc309           |gpc615_5_747         |     8|
|767   |      gpc31            |gpc1163_5_748        |     6|
|768   |      gpc310           |gpc615_5_749         |     8|
|769   |      gpc311           |gpc615_5_750         |     8|
|770   |      gpc312           |gpc615_5_751         |     8|
|771   |      gpc313           |gpc615_5_752         |     8|
|772   |      gpc314           |gpc615_5_753         |     8|
|773   |      gpc315           |gpc615_5_754         |     8|
|774   |      gpc316           |gpc615_5_755         |     8|
|775   |      gpc317           |gpc615_5_756         |     8|
|776   |      gpc318           |gpc615_5_757         |     8|
|777   |      gpc319           |gpc615_5_758         |     8|
|778   |      gpc32            |gpc1163_5_759        |     6|
|779   |      gpc320           |gpc615_5_760         |     8|
|780   |      gpc321           |gpc615_5_761         |     8|
|781   |      gpc322           |gpc615_5_762         |     8|
|782   |      gpc323           |gpc615_5_763         |     8|
|783   |      gpc324           |gpc615_5_764         |     8|
|784   |      gpc325           |gpc615_5_765         |     8|
|785   |      gpc326           |gpc615_5_766         |     8|
|786   |      gpc327           |gpc615_5_767         |     8|
|787   |      gpc328           |gpc615_5_768         |     8|
|788   |      gpc329           |gpc615_5_769         |     8|
|789   |      gpc33            |gpc1163_5_770        |     6|
|790   |      gpc330           |gpc615_5_771         |     8|
|791   |      gpc331           |gpc615_5_772         |     8|
|792   |      gpc332           |gpc615_5_773         |     8|
|793   |      gpc333           |gpc615_5_774         |     8|
|794   |      gpc334           |gpc615_5_775         |     8|
|795   |      gpc335           |gpc615_5_776         |     8|
|796   |      gpc336           |gpc615_5_777         |     8|
|797   |      gpc337           |gpc615_5_778         |     8|
|798   |      gpc338           |gpc615_5_779         |     8|
|799   |      gpc339           |gpc615_5_780         |     8|
|800   |      gpc34            |gpc1163_5_781        |     6|
|801   |      gpc340           |gpc615_5_782         |     8|
|802   |      gpc341           |gpc615_5_783         |     8|
|803   |      gpc342           |gpc615_5_784         |     8|
|804   |      gpc343           |gpc615_5_785         |     8|
|805   |      gpc344           |gpc606_5_786         |     7|
|806   |      gpc345           |gpc606_5_787         |     7|
|807   |      gpc346           |gpc606_5_788         |     7|
|808   |      gpc347           |gpc606_5_789         |     7|
|809   |      gpc348           |gpc606_5_790         |     7|
|810   |      gpc349           |gpc606_5_791         |     7|
|811   |      gpc35            |gpc1163_5_792        |     6|
|812   |      gpc350           |gpc606_5_793         |     7|
|813   |      gpc351           |gpc606_5_794         |     7|
|814   |      gpc352           |gpc606_5_795         |     7|
|815   |      gpc353           |gpc606_5_796         |     7|
|816   |      gpc354           |gpc606_5_797         |     7|
|817   |      gpc355           |gpc606_5_798         |     7|
|818   |      gpc356           |gpc606_5_799         |     7|
|819   |      gpc357           |gpc606_5_800         |     7|
|820   |      gpc358           |gpc606_5_801         |     7|
|821   |      gpc359           |gpc606_5_802         |     7|
|822   |      gpc36            |gpc1163_5_803        |     6|
|823   |      gpc360           |gpc606_5_804         |     7|
|824   |      gpc361           |gpc615_5_805         |     8|
|825   |      gpc362           |gpc615_5_806         |     8|
|826   |      gpc363           |gpc615_5_807         |     8|
|827   |      gpc364           |gpc615_5_808         |     8|
|828   |      gpc365           |gpc615_5_809         |     8|
|829   |      gpc366           |gpc615_5_810         |     8|
|830   |      gpc367           |gpc615_5_811         |     8|
|831   |      gpc368           |gpc615_5_812         |     8|
|832   |      gpc369           |gpc606_5_813         |     7|
|833   |      gpc37            |gpc1163_5_814        |     6|
|834   |      gpc370           |gpc606_5_815         |     7|
|835   |      gpc371           |gpc606_5_816         |     7|
|836   |      gpc372           |gpc606_5_817         |     7|
|837   |      gpc373           |gpc606_5_818         |     7|
|838   |      gpc374           |gpc606_5_819         |     7|
|839   |      gpc375           |gpc606_5_820         |     7|
|840   |      gpc376           |gpc606_5_821         |     7|
|841   |      gpc377           |gpc606_5_822         |     7|
|842   |      gpc378           |gpc606_5_823         |     7|
|843   |      gpc379           |gpc606_5_824         |     7|
|844   |      gpc38            |gpc1163_5_825        |     6|
|845   |      gpc380           |gpc606_5_826         |     7|
|846   |      gpc381           |gpc606_5_827         |     7|
|847   |      gpc382           |gpc606_5_828         |     7|
|848   |      gpc383           |gpc606_5_829         |     7|
|849   |      gpc384           |gpc606_5_830         |     7|
|850   |      gpc385           |gpc606_5_831         |     7|
|851   |      gpc386           |gpc606_5_832         |     7|
|852   |      gpc387           |gpc606_5_833         |     7|
|853   |      gpc388           |gpc606_5_834         |     7|
|854   |      gpc389           |gpc606_5_835         |     7|
|855   |      gpc39            |gpc1163_5_836        |     6|
|856   |      gpc390           |gpc606_5_837         |     7|
|857   |      gpc391           |gpc606_5_838         |     7|
|858   |      gpc392           |gpc606_5_839         |     7|
|859   |      gpc393           |gpc606_5_840         |     7|
|860   |      gpc394           |gpc606_5_841         |     7|
|861   |      gpc395           |gpc606_5_842         |     7|
|862   |      gpc396           |gpc606_5_843         |     7|
|863   |      gpc397           |gpc606_5_844         |     7|
|864   |      gpc398           |gpc606_5_845         |     7|
|865   |      gpc399           |gpc606_5_846         |     7|
|866   |      gpc4             |gpc117_4_847         |     6|
|867   |      gpc40            |gpc1163_5_848        |     6|
|868   |      gpc400           |gpc606_5_849         |     7|
|869   |      gpc401           |gpc606_5_850         |     7|
|870   |      gpc402           |gpc606_5_851         |     7|
|871   |      gpc403           |gpc606_5_852         |     7|
|872   |      gpc404           |gpc606_5_853         |     7|
|873   |      gpc405           |gpc606_5_854         |     7|
|874   |      gpc406           |gpc606_5_855         |     7|
|875   |      gpc407           |gpc606_5_856         |     7|
|876   |      gpc408           |gpc606_5_857         |     7|
|877   |      gpc409           |gpc606_5_858         |     7|
|878   |      gpc41            |gpc1163_5_859        |     6|
|879   |      gpc410           |gpc606_5_860         |     7|
|880   |      gpc411           |gpc606_5_861         |     7|
|881   |      gpc412           |gpc606_5_862         |     7|
|882   |      gpc413           |gpc606_5_863         |     7|
|883   |      gpc414           |gpc606_5_864         |     7|
|884   |      gpc415           |gpc606_5_865         |     7|
|885   |      gpc416           |gpc606_5_866         |     7|
|886   |      gpc417           |gpc606_5_867         |     7|
|887   |      gpc418           |gpc606_5_868         |     7|
|888   |      gpc419           |gpc615_5_869         |     8|
|889   |      gpc42            |gpc1163_5_870        |     6|
|890   |      gpc420           |gpc615_5_871         |     8|
|891   |      gpc421           |gpc615_5_872         |     8|
|892   |      gpc422           |gpc615_5_873         |     8|
|893   |      gpc423           |gpc615_5_874         |     8|
|894   |      gpc424           |gpc615_5_875         |     8|
|895   |      gpc425           |gpc615_5_876         |     8|
|896   |      gpc426           |gpc615_5_877         |     8|
|897   |      gpc427           |gpc615_5_878         |     8|
|898   |      gpc428           |gpc615_5_879         |     8|
|899   |      gpc429           |gpc615_5_880         |     8|
|900   |      gpc43            |gpc1163_5_881        |     6|
|901   |      gpc430           |gpc615_5_882         |     8|
|902   |      gpc431           |gpc615_5_883         |     8|
|903   |      gpc432           |gpc615_5_884         |     8|
|904   |      gpc433           |gpc615_5_885         |     8|
|905   |      gpc434           |gpc615_5_886         |     8|
|906   |      gpc435           |gpc615_5_887         |     8|
|907   |      gpc436           |gpc615_5_888         |     8|
|908   |      gpc437           |gpc615_5_889         |     8|
|909   |      gpc438           |gpc615_5_890         |     8|
|910   |      gpc439           |gpc615_5_891         |     8|
|911   |      gpc44            |gpc1163_5_892        |     6|
|912   |      gpc440           |gpc615_5_893         |     8|
|913   |      gpc441           |gpc615_5_894         |     8|
|914   |      gpc442           |gpc615_5_895         |     8|
|915   |      gpc443           |gpc615_5_896         |     8|
|916   |      gpc444           |gpc615_5_897         |     8|
|917   |      gpc445           |gpc615_5_898         |     8|
|918   |      gpc446           |gpc615_5_899         |     8|
|919   |      gpc447           |gpc615_5_900         |     8|
|920   |      gpc448           |gpc615_5_901         |     8|
|921   |      gpc449           |gpc615_5_902         |     8|
|922   |      gpc45            |gpc606_5_903         |     7|
|923   |      gpc450           |gpc615_5_904         |     8|
|924   |      gpc451           |gpc615_5_905         |     8|
|925   |      gpc452           |gpc615_5_906         |     8|
|926   |      gpc453           |gpc615_5_907         |     8|
|927   |      gpc454           |gpc615_5_908         |     8|
|928   |      gpc455           |gpc615_5_909         |     8|
|929   |      gpc456           |gpc615_5_910         |     8|
|930   |      gpc457           |gpc615_5_911         |     8|
|931   |      gpc458           |gpc615_5_912         |     8|
|932   |      gpc459           |gpc615_5_913         |     8|
|933   |      gpc46            |gpc606_5_914         |     7|
|934   |      gpc460           |gpc615_5_915         |     8|
|935   |      gpc461           |gpc615_5_916         |     8|
|936   |      gpc462           |gpc615_5_917         |     8|
|937   |      gpc463           |gpc615_5_918         |     8|
|938   |      gpc464           |gpc615_5_919         |     8|
|939   |      gpc465           |gpc615_5_920         |     8|
|940   |      gpc466           |gpc615_5_921         |     8|
|941   |      gpc467           |gpc615_5_922         |     8|
|942   |      gpc468           |gpc615_5_923         |     8|
|943   |      gpc469           |gpc615_5_924         |     8|
|944   |      gpc47            |gpc606_5_925         |     7|
|945   |      gpc470           |gpc615_5_926         |     8|
|946   |      gpc471           |gpc615_5_927         |     8|
|947   |      gpc472           |gpc615_5_928         |     8|
|948   |      gpc473           |gpc615_5_929         |     8|
|949   |      gpc474           |gpc615_5_930         |     8|
|950   |      gpc475           |gpc615_5_931         |     8|
|951   |      gpc476           |gpc615_5_932         |     8|
|952   |      gpc477           |gpc615_5_933         |     8|
|953   |      gpc478           |gpc615_5_934         |     8|
|954   |      gpc479           |gpc615_5_935         |     8|
|955   |      gpc48            |gpc606_5_936         |     7|
|956   |      gpc480           |gpc615_5_937         |     8|
|957   |      gpc481           |gpc615_5_938         |     8|
|958   |      gpc482           |gpc615_5_939         |     8|
|959   |      gpc483           |gpc606_5_940         |     7|
|960   |      gpc484           |gpc606_5_941         |     7|
|961   |      gpc485           |gpc606_5_942         |     7|
|962   |      gpc486           |gpc606_5_943         |     7|
|963   |      gpc487           |gpc606_5_944         |     7|
|964   |      gpc488           |gpc606_5_945         |     7|
|965   |      gpc489           |gpc615_5_946         |     8|
|966   |      gpc49            |gpc606_5_947         |     7|
|967   |      gpc490           |gpc615_5_948         |     8|
|968   |      gpc491           |gpc615_5_949         |     8|
|969   |      gpc492           |gpc615_5_950         |     8|
|970   |      gpc493           |gpc615_5_951         |     8|
|971   |      gpc494           |gpc615_5_952         |     8|
|972   |      gpc495           |gpc615_5_953         |     8|
|973   |      gpc496           |gpc615_5_954         |     8|
|974   |      gpc497           |gpc615_5_955         |     8|
|975   |      gpc498           |gpc615_5_956         |     8|
|976   |      gpc499           |gpc615_5_957         |     8|
|977   |      gpc5             |gpc117_4_958         |     6|
|978   |      gpc50            |gpc606_5_959         |     7|
|979   |      gpc500           |gpc615_5_960         |     8|
|980   |      gpc501           |gpc615_5_961         |     8|
|981   |      gpc502           |gpc615_5_962         |     8|
|982   |      gpc503           |gpc615_5_963         |     8|
|983   |      gpc504           |gpc615_5_964         |     8|
|984   |      gpc505           |gpc615_5_965         |     8|
|985   |      gpc506           |gpc615_5_966         |     8|
|986   |      gpc507           |gpc615_5_967         |     8|
|987   |      gpc508           |gpc615_5_968         |     8|
|988   |      gpc509           |gpc615_5_969         |     8|
|989   |      gpc51            |gpc606_5_970         |     7|
|990   |      gpc510           |gpc615_5_971         |     8|
|991   |      gpc511           |gpc606_5_972         |     7|
|992   |      gpc512           |gpc606_5_973         |     7|
|993   |      gpc513           |gpc606_5_974         |     7|
|994   |      gpc514           |gpc606_5_975         |     7|
|995   |      gpc515           |gpc606_5_976         |     7|
|996   |      gpc516           |gpc606_5_977         |     7|
|997   |      gpc517           |gpc606_5_978         |     7|
|998   |      gpc518           |gpc606_5_979         |     7|
|999   |      gpc519           |gpc606_5_980         |     7|
|1000  |      gpc52            |gpc606_5_981         |     7|
|1001  |      gpc520           |gpc615_5_982         |     8|
|1002  |      gpc521           |gpc615_5_983         |     8|
|1003  |      gpc522           |gpc615_5_984         |     8|
|1004  |      gpc523           |gpc615_5_985         |     8|
|1005  |      gpc524           |gpc615_5_986         |     8|
|1006  |      gpc525           |gpc615_5_987         |     8|
|1007  |      gpc526           |gpc615_5_988         |     8|
|1008  |      gpc527           |gpc615_5_989         |     8|
|1009  |      gpc528           |gpc606_5_990         |     7|
|1010  |      gpc529           |gpc606_5_991         |     7|
|1011  |      gpc53            |gpc606_5_992         |     7|
|1012  |      gpc530           |gpc606_5_993         |     7|
|1013  |      gpc531           |gpc606_5_994         |     7|
|1014  |      gpc532           |gpc606_5_995         |     7|
|1015  |      gpc533           |gpc606_5_996         |     7|
|1016  |      gpc534           |gpc606_5_997         |     7|
|1017  |      gpc535           |gpc606_5_998         |     7|
|1018  |      gpc536           |gpc606_5_999         |     7|
|1019  |      gpc537           |gpc606_5_1000        |     7|
|1020  |      gpc538           |gpc606_5_1001        |     7|
|1021  |      gpc539           |gpc606_5_1002        |     7|
|1022  |      gpc54            |gpc606_5_1003        |     7|
|1023  |      gpc540           |gpc606_5_1004        |     7|
|1024  |      gpc541           |gpc606_5_1005        |     7|
|1025  |      gpc542           |gpc606_5_1006        |     7|
|1026  |      gpc543           |gpc606_5_1007        |     7|
|1027  |      gpc544           |gpc606_5_1008        |     7|
|1028  |      gpc545           |gpc606_5_1009        |     7|
|1029  |      gpc546           |gpc606_5_1010        |     7|
|1030  |      gpc547           |gpc606_5_1011        |     7|
|1031  |      gpc548           |gpc606_5_1012        |     7|
|1032  |      gpc549           |gpc615_5_1013        |     8|
|1033  |      gpc55            |gpc606_5_1014        |     7|
|1034  |      gpc550           |gpc615_5_1015        |     8|
|1035  |      gpc551           |gpc615_5_1016        |     8|
|1036  |      gpc552           |gpc615_5_1017        |     8|
|1037  |      gpc553           |gpc615_5_1018        |     8|
|1038  |      gpc554           |gpc615_5_1019        |     8|
|1039  |      gpc555           |gpc615_5_1020        |     8|
|1040  |      gpc556           |gpc615_5_1021        |     8|
|1041  |      gpc557           |gpc615_5_1022        |     8|
|1042  |      gpc558           |gpc615_5_1023        |     8|
|1043  |      gpc559           |gpc615_5_1024        |     8|
|1044  |      gpc56            |gpc606_5_1025        |     7|
|1045  |      gpc560           |gpc615_5_1026        |     8|
|1046  |      gpc561           |gpc615_5_1027        |     8|
|1047  |      gpc562           |gpc615_5_1028        |     8|
|1048  |      gpc563           |gpc615_5_1029        |     8|
|1049  |      gpc564           |gpc615_5_1030        |     8|
|1050  |      gpc565           |gpc615_5_1031        |     8|
|1051  |      gpc566           |gpc615_5_1032        |     8|
|1052  |      gpc567           |gpc615_5_1033        |     8|
|1053  |      gpc568           |gpc615_5_1034        |     8|
|1054  |      gpc569           |gpc615_5_1035        |     8|
|1055  |      gpc57            |gpc606_5_1036        |     7|
|1056  |      gpc570           |gpc615_5_1037        |     8|
|1057  |      gpc571           |gpc615_5_1038        |     8|
|1058  |      gpc572           |gpc615_5_1039        |     8|
|1059  |      gpc573           |gpc615_5_1040        |     8|
|1060  |      gpc574           |gpc615_5_1041        |     8|
|1061  |      gpc575           |gpc615_5_1042        |     8|
|1062  |      gpc576           |gpc615_5_1043        |     8|
|1063  |      gpc577           |gpc615_5_1044        |     8|
|1064  |      gpc578           |gpc615_5_1045        |     8|
|1065  |      gpc579           |gpc615_5_1046        |     8|
|1066  |      gpc58            |gpc606_5_1047        |     7|
|1067  |      gpc580           |gpc615_5_1048        |     8|
|1068  |      gpc581           |gpc615_5_1049        |     8|
|1069  |      gpc582           |gpc615_5_1050        |     8|
|1070  |      gpc583           |gpc615_5_1051        |     8|
|1071  |      gpc584           |gpc615_5_1052        |     8|
|1072  |      gpc585           |gpc615_5_1053        |     8|
|1073  |      gpc586           |gpc615_5_1054        |     8|
|1074  |      gpc587           |gpc615_5_1055        |     8|
|1075  |      gpc588           |gpc615_5_1056        |     8|
|1076  |      gpc589           |gpc615_5_1057        |     8|
|1077  |      gpc59            |gpc606_5_1058        |     7|
|1078  |      gpc590           |gpc615_5_1059        |     8|
|1079  |      gpc591           |gpc606_5_1060        |     7|
|1080  |      gpc592           |gpc606_5_1061        |     7|
|1081  |      gpc593           |gpc606_5_1062        |     7|
|1082  |      gpc594           |gpc615_5_1063        |     8|
|1083  |      gpc595           |gpc615_5_1064        |     8|
|1084  |      gpc596           |gpc615_5_1065        |     8|
|1085  |      gpc597           |gpc615_5_1066        |     8|
|1086  |      gpc598           |gpc615_5_1067        |     8|
|1087  |      gpc599           |gpc615_5_1068        |     8|
|1088  |      gpc6             |gpc117_4_1069        |     6|
|1089  |      gpc60            |gpc606_5_1070        |     7|
|1090  |      gpc600           |gpc615_5_1071        |     8|
|1091  |      gpc601           |gpc615_5_1072        |     8|
|1092  |      gpc602           |gpc615_5_1073        |     8|
|1093  |      gpc603           |gpc615_5_1074        |     8|
|1094  |      gpc604           |gpc615_5_1075        |     8|
|1095  |      gpc605           |gpc615_5_1076        |     8|
|1096  |      gpc606           |gpc615_5_1077        |     8|
|1097  |      gpc607           |gpc615_5_1078        |     8|
|1098  |      gpc608           |gpc615_5_1079        |     8|
|1099  |      gpc609           |gpc615_5_1080        |     8|
|1100  |      gpc61            |gpc606_5_1081        |     7|
|1101  |      gpc610           |gpc615_5_1082        |     8|
|1102  |      gpc611           |gpc615_5_1083        |     8|
|1103  |      gpc612           |gpc615_5_1084        |     8|
|1104  |      gpc613           |gpc615_5_1085        |     8|
|1105  |      gpc614           |gpc615_5_1086        |     8|
|1106  |      gpc615           |gpc615_5_1087        |     8|
|1107  |      gpc616           |gpc615_5_1088        |     8|
|1108  |      gpc617           |gpc615_5_1089        |     8|
|1109  |      gpc618           |gpc615_5_1090        |     8|
|1110  |      gpc619           |gpc615_5_1091        |     8|
|1111  |      gpc62            |gpc606_5_1092        |     7|
|1112  |      gpc620           |gpc615_5_1093        |     8|
|1113  |      gpc621           |gpc615_5_1094        |     8|
|1114  |      gpc622           |gpc615_5_1095        |     8|
|1115  |      gpc623           |gpc615_5_1096        |     8|
|1116  |      gpc624           |gpc615_5_1097        |     8|
|1117  |      gpc625           |gpc615_5_1098        |     8|
|1118  |      gpc626           |gpc615_5_1099        |     8|
|1119  |      gpc627           |gpc615_5_1100        |     8|
|1120  |      gpc628           |gpc615_5_1101        |     8|
|1121  |      gpc629           |gpc615_5_1102        |     8|
|1122  |      gpc63            |gpc606_5_1103        |     7|
|1123  |      gpc630           |gpc615_5_1104        |     8|
|1124  |      gpc631           |gpc615_5_1105        |     8|
|1125  |      gpc632           |gpc615_5_1106        |     8|
|1126  |      gpc633           |gpc615_5_1107        |     8|
|1127  |      gpc634           |gpc615_5_1108        |     8|
|1128  |      gpc635           |gpc615_5_1109        |     8|
|1129  |      gpc636           |gpc615_5_1110        |     8|
|1130  |      gpc637           |gpc615_5_1111        |     8|
|1131  |      gpc638           |gpc615_5_1112        |     8|
|1132  |      gpc639           |gpc615_5_1113        |     8|
|1133  |      gpc64            |gpc606_5_1114        |     7|
|1134  |      gpc640           |gpc615_5_1115        |     8|
|1135  |      gpc641           |gpc615_5_1116        |     8|
|1136  |      gpc642           |gpc615_5_1117        |     8|
|1137  |      gpc643           |gpc615_5_1118        |     8|
|1138  |      gpc644           |gpc615_5_1119        |     8|
|1139  |      gpc645           |gpc615_5_1120        |     8|
|1140  |      gpc646           |gpc615_5_1121        |     8|
|1141  |      gpc647           |gpc615_5_1122        |     8|
|1142  |      gpc648           |gpc615_5_1123        |     8|
|1143  |      gpc649           |gpc615_5_1124        |     8|
|1144  |      gpc65            |gpc606_5_1125        |     7|
|1145  |      gpc650           |gpc615_5_1126        |     8|
|1146  |      gpc651           |gpc615_5_1127        |     8|
|1147  |      gpc652           |gpc615_5_1128        |     8|
|1148  |      gpc653           |gpc615_5_1129        |     8|
|1149  |      gpc654           |gpc615_5_1130        |     8|
|1150  |      gpc66            |gpc606_5_1131        |     7|
|1151  |      gpc67            |gpc606_5_1132        |     7|
|1152  |      gpc68            |gpc606_5_1133        |     7|
|1153  |      gpc69            |gpc606_5_1134        |     7|
|1154  |      gpc7             |gpc117_4_1135        |     6|
|1155  |      gpc70            |gpc606_5_1136        |     7|
|1156  |      gpc71            |gpc606_5_1137        |     7|
|1157  |      gpc72            |gpc606_5_1138        |     7|
|1158  |      gpc73            |gpc606_5_1139        |     7|
|1159  |      gpc74            |gpc606_5_1140        |     7|
|1160  |      gpc75            |gpc606_5_1141        |     7|
|1161  |      gpc76            |gpc606_5_1142        |     7|
|1162  |      gpc77            |gpc606_5_1143        |     7|
|1163  |      gpc78            |gpc606_5_1144        |     7|
|1164  |      gpc79            |gpc606_5_1145        |     7|
|1165  |      gpc8             |gpc117_4_1146        |     6|
|1166  |      gpc80            |gpc606_5_1147        |     7|
|1167  |      gpc81            |gpc606_5_1148        |     7|
|1168  |      gpc82            |gpc606_5_1149        |     7|
|1169  |      gpc83            |gpc606_5_1150        |     7|
|1170  |      gpc84            |gpc606_5_1151        |     7|
|1171  |      gpc85            |gpc606_5_1152        |     7|
|1172  |      gpc86            |gpc606_5_1153        |     7|
|1173  |      gpc87            |gpc606_5_1154        |     7|
|1174  |      gpc88            |gpc606_5_1155        |     7|
|1175  |      gpc89            |gpc606_5_1156        |     7|
|1176  |      gpc9             |gpc117_4_1157        |     6|
|1177  |      gpc90            |gpc606_5_1158        |     7|
|1178  |      gpc91            |gpc606_5_1159        |     7|
|1179  |      gpc92            |gpc606_5_1160        |     7|
|1180  |      gpc93            |gpc606_5_1161        |     7|
|1181  |      gpc94            |gpc606_5_1162        |     7|
|1182  |      gpc95            |gpc606_5_1163        |     7|
|1183  |      gpc96            |gpc606_5_1164        |     7|
|1184  |      gpc97            |gpc606_5_1165        |     7|
|1185  |      gpc98            |gpc606_5_1166        |     7|
|1186  |      gpc99            |gpc606_5_1167        |     7|
|1187  |    rowadder2_1inst    |rowadder2_1_25       |    57|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1838 ; free virtual = 8039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.207 ; gain = 667.797 ; free physical = 1838 ; free virtual = 8039
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.215 ; gain = 667.797 ; free physical = 1838 ; free virtual = 8039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2034.082 ; gain = 0.000 ; free physical = 2129 ; free virtual = 8330
INFO: [Netlist 29-17] Analyzing 3084 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.516 ; gain = 0.000 ; free physical = 2028 ; free virtual = 8229
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1894 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1894 instances

Synth Design complete | Checksum: 64d942f2
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2199.551 ; gain = 857.047 ; free physical = 2028 ; free virtual = 8229
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1562.437; main = 1348.574; forked = 337.250
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3014.480; main = 2199.520; forked = 993.270
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2223.527 ; gain = 0.000 ; free physical = 2021 ; free virtual = 8230
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:26:48 2024...
[Sat Aug 10 01:26:51 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3280 ; free virtual = 9473
[Sat Aug 10 01:26:51 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:26:51 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1702.043 ; gain = 0.000 ; free physical = 2460 ; free virtual = 8653
INFO: [Netlist 29-17] Analyzing 3084 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1799.605 ; gain = 4.000 ; free physical = 2358 ; free virtual = 8552
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.605 ; gain = 0.000 ; free physical = 2358 ; free virtual = 8552
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1894 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1894 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.3 . Memory (MB): peak = 1927.074 ; gain = 127.434 ; free physical = 2322 ; free virtual = 8520

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10fb686a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2416.926 ; gain = 489.852 ; free physical = 1910 ; free virtual = 8104

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 10fb686a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.730 ; gain = 0.000 ; free physical = 1606 ; free virtual = 7800

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 10fb686a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2722.730 ; gain = 0.000 ; free physical = 1606 ; free virtual = 7800
Phase 1 Initialization | Checksum: 10fb686a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2722.730 ; gain = 0.000 ; free physical = 1606 ; free virtual = 7800

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 10fb686a8

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2722.730 ; gain = 0.000 ; free physical = 1606 ; free virtual = 7800

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 10fb686a8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2722.730 ; gain = 0.000 ; free physical = 1604 ; free virtual = 7797
Phase 2 Timer Update And Timing Data Collection | Checksum: 10fb686a8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2722.730 ; gain = 0.000 ; free physical = 1604 ; free virtual = 7797

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b8cd0789

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2778.758 ; gain = 56.027 ; free physical = 1598 ; free virtual = 7796
Retarget | Checksum: 1b8cd0789
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 38 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1540562c1

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2778.758 ; gain = 56.027 ; free physical = 1598 ; free virtual = 7796
Constant propagation | Checksum: 1540562c1
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 23 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 116dbdf62

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2778.758 ; gain = 56.027 ; free physical = 1597 ; free virtual = 7796
Sweep | Checksum: 116dbdf62
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 116dbdf62

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2810.773 ; gain = 88.043 ; free physical = 1597 ; free virtual = 7795
BUFG optimization | Checksum: 116dbdf62
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 116dbdf62

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2810.773 ; gain = 88.043 ; free physical = 1597 ; free virtual = 7795
Shift Register Optimization | Checksum: 116dbdf62
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 116dbdf62

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2810.773 ; gain = 88.043 ; free physical = 1597 ; free virtual = 7795
Post Processing Netlist | Checksum: 116dbdf62
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: be4fd4bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2810.773 ; gain = 88.043 ; free physical = 1597 ; free virtual = 7795

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.773 ; gain = 0.000 ; free physical = 1597 ; free virtual = 7795
Phase 9.2 Verifying Netlist Connectivity | Checksum: be4fd4bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2810.773 ; gain = 88.043 ; free physical = 1597 ; free virtual = 7795
Phase 9 Finalization | Checksum: be4fd4bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2810.773 ; gain = 88.043 ; free physical = 1597 ; free virtual = 7795
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              38  |                                              0  |
|  Constant propagation         |               0  |              23  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: be4fd4bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2810.773 ; gain = 88.043 ; free physical = 1597 ; free virtual = 7795
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.773 ; gain = 0.000 ; free physical = 1597 ; free virtual = 7795

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: be4fd4bd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.773 ; gain = 0.000 ; free physical = 1597 ; free virtual = 7795

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: be4fd4bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.773 ; gain = 0.000 ; free physical = 1597 ; free virtual = 7795

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.773 ; gain = 0.000 ; free physical = 1597 ; free virtual = 7795
Ending Netlist Obfuscation Task | Checksum: be4fd4bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.773 ; gain = 0.000 ; free physical = 1597 ; free virtual = 7795
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2810.773 ; gain = 1011.133 ; free physical = 1597 ; free virtual = 7795
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1577 ; free virtual = 7778
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1570 ; free virtual = 7766
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a4e37e29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1570 ; free virtual = 7766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1570 ; free virtual = 7766

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee919287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1555 ; free virtual = 7751

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e6d16d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1551 ; free virtual = 7747

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e6d16d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1551 ; free virtual = 7747
Phase 1 Placer Initialization | Checksum: 1e6d16d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7746

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e6d16d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1548 ; free virtual = 7744

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e6d16d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1548 ; free virtual = 7744

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e6d16d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2906.820 ; gain = 0.000 ; free physical = 1548 ; free virtual = 7744

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1456aa1a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1499 ; free virtual = 7695
Phase 2 Global Placement | Checksum: 1456aa1a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1499 ; free virtual = 7695

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1456aa1a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1498 ; free virtual = 7695

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 157ebeb00

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1498 ; free virtual = 7695

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194694e50

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1498 ; free virtual = 7695

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 194694e50

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1498 ; free virtual = 7695

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dfb004aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dfb004aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dfb004aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686
Phase 3 Detail Placement | Checksum: dfb004aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: dfb004aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dfb004aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: dfb004aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686
Phase 4.3 Placer Reporting | Checksum: dfb004aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7686

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dfb004aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686
Ending Placer Task | Checksum: b9d8f2c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.820 ; gain = 11.000 ; free physical = 1485 ; free virtual = 7686
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1487 ; free virtual = 7689
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1482 ; free virtual = 7683
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7688
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1469 ; free virtual = 7684
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1469 ; free virtual = 7684
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1469 ; free virtual = 7684
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7684
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1467 ; free virtual = 7684
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2917.820 ; gain = 0.000 ; free physical = 1467 ; free virtual = 7684
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2935.766 ; gain = 0.000 ; free physical = 1478 ; free virtual = 7679
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2939.473 ; gain = 3.707 ; free physical = 1473 ; free virtual = 7674
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2939.473 ; gain = 3.707 ; free physical = 1446 ; free virtual = 7660
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.473 ; gain = 0.000 ; free physical = 1446 ; free virtual = 7660
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2939.473 ; gain = 0.000 ; free physical = 1446 ; free virtual = 7660
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.473 ; gain = 0.000 ; free physical = 1445 ; free virtual = 7660
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.473 ; gain = 0.000 ; free physical = 1445 ; free virtual = 7660
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2939.473 ; gain = 3.707 ; free physical = 1445 ; free virtual = 7660
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 14f5749a ConstDB: 0 ShapeSum: a4e37e29 RouteDB: 0
Post Restoration Checksum: NetGraph: 34daba57 | NumContArr: d1c53a1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c7490332

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3058.895 ; gain = 58.656 ; free physical = 1352 ; free virtual = 7550

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c7490332

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.895 ; gain = 91.656 ; free physical = 1321 ; free virtual = 7518

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c7490332

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.895 ; gain = 91.656 ; free physical = 1321 ; free virtual = 7518
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14128
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14128
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25bfbcd3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1274 ; free virtual = 7472

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25bfbcd3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1274 ; free virtual = 7472

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 268de22a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471
Phase 3 Initial Routing | Checksum: 268de22a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2f6ddb61b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471
Phase 4 Rip-up And Reroute | Checksum: 2f6ddb61b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2f6ddb61b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2f6ddb61b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471
Phase 6 Post Hold Fix | Checksum: 2f6ddb61b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.79271 %
  Global Horizontal Routing Utilization  = 2.40061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2f6ddb61b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7471

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2f6ddb61b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7470

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27b3273be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7470
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 203beeeb4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7470
Ending Routing Task | Checksum: 203beeeb4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.379 ; gain = 137.141 ; free physical = 1273 ; free virtual = 7470

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.379 ; gain = 197.906 ; free physical = 1273 ; free virtual = 7470
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3244.039 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7438
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3244.039 ; gain = 0.000 ; free physical = 1215 ; free virtual = 7438
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.039 ; gain = 0.000 ; free physical = 1215 ; free virtual = 7438
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3244.039 ; gain = 0.000 ; free physical = 1213 ; free virtual = 7438
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.039 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7438
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.039 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7438
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3244.039 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7438
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:27:33 2024...
[Sat Aug 10 01:27:39 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:48 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3297 ; free virtual = 9505
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3291 ; free virtual = 9505
INFO: [Netlist 29-17] Analyzing 3083 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3291 ; free virtual = 9505
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3294 ; free virtual = 9507
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3294 ; free virtual = 9507
Read PlaceDB: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3300 ; free virtual = 9513
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3300 ; free virtual = 9513
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3300 ; free virtual = 9513
Read Physdb Files: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3300 ; free virtual = 9513
Restored from archive | CPU: 0.390000 secs | Memory: 18.067505 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3300 ; free virtual = 9513
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3300 ; free virtual = 9513
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1893 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1893 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_16_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:27:43 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:27:43 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2624663
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.246 ; gain = 410.598 ; free physical = 2153 ; free virtual = 8340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_16_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:129]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:231]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:231]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_20' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:932]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_20' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:932]
WARNING: [Synth 8-689] width (20) of port connection 'dst0' does not match port width (21) of module 'rowadder2_1_20' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:228]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_16_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:129]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1840.215 ; gain = 487.566 ; free physical = 2053 ; free virtual = 8241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1858.027 ; gain = 505.379 ; free physical = 2053 ; free virtual = 8241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1866.031 ; gain = 513.383 ; free physical = 2053 ; free virtual = 8240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.938 ; gain = 522.289 ; free physical = 2045 ; free virtual = 8237
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1936 ; free virtual = 8127
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1933 ; free virtual = 8124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT2   |    60|
|4     |LUT4   |    62|
|5     |LUT5   |    80|
|6     |LUT6   |    54|
|7     |FDRE   |   256|
|8     |IBUF   |    17|
|9     |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |   589|
|2     |  compressor2_1_16_16 |compressor2_1_16_16 |   295|
|3     |    compressor_inst   |compressor          |   250|
|4     |      gpc0            |gpc135_4            |     5|
|5     |      gpc1            |gpc606_5            |     7|
|6     |      gpc10           |gpc2135_5           |     7|
|7     |      gpc107          |gpc2135_5_0         |     7|
|8     |      gpc108          |gpc1325_5           |     9|
|9     |      gpc109          |gpc2135_5_1         |     7|
|10    |      gpc11           |gpc623_5            |     8|
|11    |      gpc110          |gpc606_5_2          |     7|
|12    |      gpc111          |gpc1325_5_3         |     9|
|13    |      gpc112          |gpc1163_5           |     6|
|14    |      gpc12           |gpc606_5_4          |     7|
|15    |      gpc13           |gpc615_5            |     8|
|16    |      gpc14           |gpc606_5_5          |     7|
|17    |      gpc15           |gpc615_5_6          |     8|
|18    |      gpc16           |gpc615_5_7          |     8|
|19    |      gpc2            |gpc606_5_8          |     7|
|20    |      gpc3            |gpc615_5_9          |     8|
|21    |      gpc4            |gpc1343_5           |     7|
|22    |      gpc5            |gpc615_5_10         |     8|
|23    |      gpc6            |gpc1325_5_11        |     9|
|24    |      gpc7            |gpc615_5_12         |     8|
|25    |      gpc78           |gpc606_5_13         |     7|
|26    |      gpc79           |gpc606_5_14         |     7|
|27    |      gpc8            |gpc1343_5_15        |     7|
|28    |      gpc80           |gpc606_5_16         |     7|
|29    |      gpc81           |gpc606_5_17         |     7|
|30    |      gpc82           |gpc606_5_18         |     7|
|31    |      gpc83           |gpc606_5_19         |     7|
|32    |      gpc84           |gpc606_5_20         |     7|
|33    |      gpc85           |gpc606_5_21         |     7|
|34    |      gpc86           |gpc615_5_22         |     8|
|35    |      gpc87           |gpc2135_5_23        |     7|
|36    |      gpc88           |gpc1163_5_24        |     6|
|37    |      gpc9            |gpc1415_5           |     9|
|38    |    rowadder2_1inst   |rowadder2_1_20      |    45|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.375 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1991.383 ; gain = 638.727 ; free physical = 1925 ; free virtual = 8116
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.312 ; gain = 0.000 ; free physical = 2204 ; free virtual = 8394
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.996 ; gain = 0.000 ; free physical = 2132 ; free virtual = 8323
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 54 instances

Synth Design complete | Checksum: b3fbbb47
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2137.031 ; gain = 784.383 ; free physical = 2128 ; free virtual = 8321
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1281.178; main = 1281.178; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2137.000; main = 2137.000; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.008 ; gain = 0.000 ; free physical = 2127 ; free virtual = 8323
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:27:58 2024...
[Sat Aug 10 01:28:02 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3324 ; free virtual = 9510
[Sat Aug 10 01:28:02 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:28:02 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.082 ; gain = 0.000 ; free physical = 2514 ; free virtual = 8700
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.832 ; gain = 0.000 ; free physical = 2425 ; free virtual = 8611
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.832 ; gain = 0.000 ; free physical = 2425 ; free virtual = 8611
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 54 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1873.426 ; gain = 115.559 ; free physical = 2396 ; free virtual = 8582

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 184462b86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2376.285 ; gain = 502.859 ; free physical = 1980 ; free virtual = 8166

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 184462b86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.152 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 184462b86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.152 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861
Phase 1 Initialization | Checksum: 184462b86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.152 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 184462b86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.152 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 184462b86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.152 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861
Phase 2 Timer Update And Timing Data Collection | Checksum: 184462b86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.152 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f42a1589

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2736.180 ; gain = 56.027 ; free physical = 1674 ; free virtual = 7861
Retarget | Checksum: f42a1589
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16556b9f6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2736.180 ; gain = 56.027 ; free physical = 1674 ; free virtual = 7861
Constant propagation | Checksum: 16556b9f6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: c3e76006

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2736.180 ; gain = 56.027 ; free physical = 1674 ; free virtual = 7861
Sweep | Checksum: c3e76006
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: c3e76006

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2768.195 ; gain = 88.043 ; free physical = 1674 ; free virtual = 7861
BUFG optimization | Checksum: c3e76006
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: c3e76006

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2768.195 ; gain = 88.043 ; free physical = 1674 ; free virtual = 7861
Shift Register Optimization | Checksum: c3e76006
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c3e76006

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2768.195 ; gain = 88.043 ; free physical = 1674 ; free virtual = 7861
Post Processing Netlist | Checksum: c3e76006
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: bb37262d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2768.195 ; gain = 88.043 ; free physical = 1674 ; free virtual = 7861

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861
Phase 9.2 Verifying Netlist Connectivity | Checksum: bb37262d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2768.195 ; gain = 88.043 ; free physical = 1674 ; free virtual = 7861
Phase 9 Finalization | Checksum: bb37262d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2768.195 ; gain = 88.043 ; free physical = 1674 ; free virtual = 7861
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bb37262d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2768.195 ; gain = 88.043 ; free physical = 1674 ; free virtual = 7861
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bb37262d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bb37262d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861
Ending Netlist Obfuscation Task | Checksum: bb37262d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.195 ; gain = 0.000 ; free physical = 1674 ; free virtual = 7861
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1685 ; free virtual = 7864
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1678 ; free virtual = 7857
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4beb123e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1678 ; free virtual = 7857
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1678 ; free virtual = 7857

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f8d8d754

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1658 ; free virtual = 7842

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e03c15d0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1658 ; free virtual = 7842

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e03c15d0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1658 ; free virtual = 7842
Phase 1 Placer Initialization | Checksum: 1e03c15d0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1657 ; free virtual = 7841

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e03c15d0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1657 ; free virtual = 7841

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e03c15d0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1657 ; free virtual = 7841

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e03c15d0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1657 ; free virtual = 7841

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 135555915

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7817
Phase 2 Global Placement | Checksum: 135555915

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7817

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 135555915

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7817

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15177f508

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7817

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e63e4015

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7817

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e63e4015

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7817

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814
Phase 3 Detail Placement | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814
Phase 4.3 Placer Reporting | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e4f0b272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814
Ending Placer Task | Checksum: 10d17bd47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7814
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1631 ; free virtual = 7815
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1626 ; free virtual = 7810
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1631 ; free virtual = 7815
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7815
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1630 ; free virtual = 7815
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1628 ; free virtual = 7813
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1628 ; free virtual = 7813
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1628 ; free virtual = 7813
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2864.242 ; gain = 0.000 ; free physical = 1628 ; free virtual = 7813
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1621 ; free virtual = 7806
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1621 ; free virtual = 7805
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7804
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7804
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7804
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7804
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1618 ; free virtual = 7804
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2872.172 ; gain = 0.000 ; free physical = 1618 ; free virtual = 7804
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c12cab09 ConstDB: 0 ShapeSum: 4beb123e RouteDB: 0
Post Restoration Checksum: NetGraph: a90761c8 | NumContArr: 3bb204a3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26a0b5ba5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2984.363 ; gain = 52.656 ; free physical = 1477 ; free virtual = 7662

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26a0b5ba5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3017.363 ; gain = 85.656 ; free physical = 1444 ; free virtual = 7629

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26a0b5ba5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3017.363 ; gain = 85.656 ; free physical = 1444 ; free virtual = 7629
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 465
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 465
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26de78c8f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26de78c8f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 276024be4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595
Phase 3 Initial Routing | Checksum: 276024be4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2c53c2480

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595
Phase 4 Rip-up And Reroute | Checksum: 2c53c2480

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2c53c2480

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2c53c2480

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595
Phase 6 Post Hold Fix | Checksum: 2c53c2480

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0465248 %
  Global Horizontal Routing Utilization  = 0.0603154 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 20.7207%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2c53c2480

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c53c2480

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28b624a28

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 146f7229f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595
Ending Routing Task | Checksum: 146f7229f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.879 ; gain = 120.172 ; free physical = 1410 ; free virtual = 7595

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3051.879 ; gain = 179.707 ; free physical = 1410 ; free virtual = 7595
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.859 ; gain = 0.000 ; free physical = 1390 ; free virtual = 7575
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3146.859 ; gain = 0.000 ; free physical = 1390 ; free virtual = 7576
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.859 ; gain = 0.000 ; free physical = 1390 ; free virtual = 7576
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3146.859 ; gain = 0.000 ; free physical = 1390 ; free virtual = 7576
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.859 ; gain = 0.000 ; free physical = 1390 ; free virtual = 7576
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.859 ; gain = 0.000 ; free physical = 1389 ; free virtual = 7576
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3146.859 ; gain = 0.000 ; free physical = 1389 ; free virtual = 7576
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:28:31 2024...
[Sat Aug 10 01:28:36 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:35 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3353 ; free virtual = 9539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3353 ; free virtual = 9539
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
Restored from archive | CPU: 0.030000 secs | Memory: 0.621872 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3352 ; free virtual = 9538
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 54 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_486_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:28:39 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:28:39 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2636149
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.246 ; gain = 409.598 ; free physical = 2184 ; free virtual = 8366
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_486_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:139]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:256]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'dst' does not match port width (5) of module 'gpc623_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:10670]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:256]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_25' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:10685]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_25' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:10685]
WARNING: [Synth 8-689] width (25) of port connection 'dst0' does not match port width (26) of module 'rowadder2_1_25' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:253]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_486_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:139]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.184 ; gain = 529.535 ; free physical = 2038 ; free virtual = 8222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.059 ; gain = 541.410 ; free physical = 2034 ; free virtual = 8217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.062 ; gain = 549.414 ; free physical = 2034 ; free virtual = 8217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1914.039 ; gain = 560.391 ; free physical = 2019 ; free virtual = 8205
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              486 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.570 ; gain = 652.922 ; free physical = 1919 ; free virtual = 8111
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1915 ; free virtual = 8107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1901 ; free virtual = 8093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1906 ; free virtual = 8098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1906 ; free virtual = 8098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1912 ; free virtual = 8104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1912 ; free virtual = 8104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1912 ; free virtual = 8104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1912 ; free virtual = 8104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1127|
|3     |LUT1   |    16|
|4     |LUT2   |   210|
|5     |LUT4   |  1848|
|6     |LUT5   |  3268|
|7     |LUT6   |  1828|
|8     |FDRE   |  7776|
|9     |IBUF   |    17|
|10    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 16116|
|2     |  compressor2_1_486_16 |compressor2_1_486_16 |  8297|
|3     |    compressor_inst    |compressor           |  8240|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc2135_5_1          |     7|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc107           |gpc606_5_8           |     7|
|15    |      gpc108           |gpc606_5_9           |     7|
|16    |      gpc109           |gpc606_5_10          |     7|
|17    |      gpc11            |gpc2135_5_11         |     7|
|18    |      gpc110           |gpc606_5_12          |     7|
|19    |      gpc111           |gpc606_5_13          |     7|
|20    |      gpc112           |gpc606_5_14          |     7|
|21    |      gpc113           |gpc606_5_15          |     7|
|22    |      gpc114           |gpc606_5_16          |     7|
|23    |      gpc115           |gpc606_5_17          |     7|
|24    |      gpc1159          |gpc1163_5            |     6|
|25    |      gpc116           |gpc606_5_18          |     7|
|26    |      gpc1160          |gpc1163_5_19         |     6|
|27    |      gpc1161          |gpc1163_5_20         |     6|
|28    |      gpc1162          |gpc1163_5_21         |     6|
|29    |      gpc1163          |gpc1163_5_22         |     6|
|30    |      gpc1164          |gpc1163_5_23         |     6|
|31    |      gpc1165          |gpc1163_5_24         |     6|
|32    |      gpc1166          |gpc1163_5_25         |     6|
|33    |      gpc1167          |gpc1163_5_26         |     6|
|34    |      gpc1168          |gpc1163_5_27         |     6|
|35    |      gpc1169          |gpc606_5_28          |     7|
|36    |      gpc117           |gpc606_5_29          |     7|
|37    |      gpc1170          |gpc606_5_30          |     7|
|38    |      gpc1171          |gpc606_5_31          |     7|
|39    |      gpc1172          |gpc606_5_32          |     7|
|40    |      gpc1173          |gpc606_5_33          |     7|
|41    |      gpc1174          |gpc606_5_34          |     7|
|42    |      gpc1175          |gpc606_5_35          |     7|
|43    |      gpc1176          |gpc606_5_36          |     7|
|44    |      gpc1177          |gpc606_5_37          |     7|
|45    |      gpc1178          |gpc606_5_38          |     7|
|46    |      gpc1179          |gpc606_5_39          |     7|
|47    |      gpc118           |gpc606_5_40          |     7|
|48    |      gpc1180          |gpc606_5_41          |     7|
|49    |      gpc1181          |gpc606_5_42          |     7|
|50    |      gpc1182          |gpc606_5_43          |     7|
|51    |      gpc1183          |gpc606_5_44          |     7|
|52    |      gpc1184          |gpc606_5_45          |     7|
|53    |      gpc1185          |gpc606_5_46          |     7|
|54    |      gpc1186          |gpc606_5_47          |     7|
|55    |      gpc1187          |gpc606_5_48          |     7|
|56    |      gpc1188          |gpc606_5_49          |     7|
|57    |      gpc1189          |gpc606_5_50          |     7|
|58    |      gpc119           |gpc606_5_51          |     7|
|59    |      gpc1190          |gpc606_5_52          |     7|
|60    |      gpc1191          |gpc606_5_53          |     7|
|61    |      gpc1192          |gpc606_5_54          |     7|
|62    |      gpc1193          |gpc606_5_55          |     7|
|63    |      gpc1194          |gpc606_5_56          |     7|
|64    |      gpc1195          |gpc615_5             |     8|
|65    |      gpc1196          |gpc615_5_57          |     8|
|66    |      gpc1197          |gpc615_5_58          |     8|
|67    |      gpc1198          |gpc615_5_59          |     8|
|68    |      gpc1199          |gpc615_5_60          |     8|
|69    |      gpc12            |gpc1163_5_61         |     6|
|70    |      gpc120           |gpc606_5_62          |     7|
|71    |      gpc1200          |gpc615_5_63          |     8|
|72    |      gpc1201          |gpc615_5_64          |     8|
|73    |      gpc1202          |gpc615_5_65          |     8|
|74    |      gpc1203          |gpc615_5_66          |     8|
|75    |      gpc1204          |gpc615_5_67          |     8|
|76    |      gpc1205          |gpc615_5_68          |     8|
|77    |      gpc1206          |gpc615_5_69          |     8|
|78    |      gpc1207          |gpc615_5_70          |     8|
|79    |      gpc1208          |gpc615_5_71          |     8|
|80    |      gpc1209          |gpc615_5_72          |     8|
|81    |      gpc121           |gpc606_5_73          |     7|
|82    |      gpc1210          |gpc615_5_74          |     8|
|83    |      gpc1211          |gpc615_5_75          |     8|
|84    |      gpc1212          |gpc615_5_76          |     8|
|85    |      gpc1213          |gpc615_5_77          |     8|
|86    |      gpc1214          |gpc615_5_78          |     8|
|87    |      gpc1215          |gpc615_5_79          |     8|
|88    |      gpc1216          |gpc615_5_80          |     8|
|89    |      gpc1217          |gpc615_5_81          |     8|
|90    |      gpc1218          |gpc615_5_82          |     8|
|91    |      gpc1219          |gpc615_5_83          |     8|
|92    |      gpc122           |gpc606_5_84          |     7|
|93    |      gpc1220          |gpc615_5_85          |     8|
|94    |      gpc1221          |gpc615_5_86          |     8|
|95    |      gpc1222          |gpc615_5_87          |     8|
|96    |      gpc1223          |gpc615_5_88          |     8|
|97    |      gpc1224          |gpc615_5_89          |     8|
|98    |      gpc1225          |gpc615_5_90          |     8|
|99    |      gpc1226          |gpc615_5_91          |     8|
|100   |      gpc1227          |gpc615_5_92          |     8|
|101   |      gpc1228          |gpc615_5_93          |     8|
|102   |      gpc1229          |gpc615_5_94          |     8|
|103   |      gpc123           |gpc606_5_95          |     7|
|104   |      gpc1230          |gpc615_5_96          |     8|
|105   |      gpc1231          |gpc615_5_97          |     8|
|106   |      gpc1232          |gpc615_5_98          |     8|
|107   |      gpc1233          |gpc615_5_99          |     8|
|108   |      gpc1234          |gpc615_5_100         |     8|
|109   |      gpc1235          |gpc615_5_101         |     8|
|110   |      gpc1236          |gpc615_5_102         |     8|
|111   |      gpc1237          |gpc615_5_103         |     8|
|112   |      gpc1238          |gpc615_5_104         |     8|
|113   |      gpc1239          |gpc615_5_105         |     8|
|114   |      gpc124           |gpc606_5_106         |     7|
|115   |      gpc1240          |gpc615_5_107         |     8|
|116   |      gpc1241          |gpc615_5_108         |     8|
|117   |      gpc1242          |gpc615_5_109         |     8|
|118   |      gpc1243          |gpc615_5_110         |     8|
|119   |      gpc1244          |gpc615_5_111         |     8|
|120   |      gpc1245          |gpc615_5_112         |     8|
|121   |      gpc1246          |gpc615_5_113         |     8|
|122   |      gpc1247          |gpc615_5_114         |     8|
|123   |      gpc1248          |gpc615_5_115         |     8|
|124   |      gpc1249          |gpc615_5_116         |     8|
|125   |      gpc125           |gpc606_5_117         |     7|
|126   |      gpc1250          |gpc615_5_118         |     8|
|127   |      gpc1251          |gpc615_5_119         |     8|
|128   |      gpc1252          |gpc615_5_120         |     8|
|129   |      gpc1253          |gpc615_5_121         |     8|
|130   |      gpc1254          |gpc615_5_122         |     8|
|131   |      gpc1255          |gpc615_5_123         |     8|
|132   |      gpc1256          |gpc615_5_124         |     8|
|133   |      gpc1257          |gpc615_5_125         |     8|
|134   |      gpc1258          |gpc615_5_126         |     8|
|135   |      gpc1259          |gpc615_5_127         |     8|
|136   |      gpc126           |gpc606_5_128         |     7|
|137   |      gpc1260          |gpc615_5_129         |     8|
|138   |      gpc1261          |gpc615_5_130         |     8|
|139   |      gpc1262          |gpc615_5_131         |     8|
|140   |      gpc1263          |gpc615_5_132         |     8|
|141   |      gpc1264          |gpc615_5_133         |     8|
|142   |      gpc1265          |gpc606_5_134         |     7|
|143   |      gpc1266          |gpc606_5_135         |     7|
|144   |      gpc1267          |gpc606_5_136         |     7|
|145   |      gpc1268          |gpc606_5_137         |     7|
|146   |      gpc1269          |gpc606_5_138         |     7|
|147   |      gpc127           |gpc606_5_139         |     7|
|148   |      gpc1270          |gpc606_5_140         |     7|
|149   |      gpc1271          |gpc606_5_141         |     7|
|150   |      gpc1272          |gpc606_5_142         |     7|
|151   |      gpc1273          |gpc606_5_143         |     7|
|152   |      gpc1274          |gpc606_5_144         |     7|
|153   |      gpc1275          |gpc606_5_145         |     7|
|154   |      gpc1276          |gpc606_5_146         |     7|
|155   |      gpc1277          |gpc606_5_147         |     7|
|156   |      gpc1278          |gpc606_5_148         |     7|
|157   |      gpc1279          |gpc606_5_149         |     7|
|158   |      gpc128           |gpc606_5_150         |     7|
|159   |      gpc1280          |gpc606_5_151         |     7|
|160   |      gpc1281          |gpc606_5_152         |     7|
|161   |      gpc1282          |gpc606_5_153         |     7|
|162   |      gpc1283          |gpc606_5_154         |     7|
|163   |      gpc1284          |gpc615_5_155         |     8|
|164   |      gpc1285          |gpc606_5_156         |     7|
|165   |      gpc1286          |gpc606_5_157         |     7|
|166   |      gpc1287          |gpc606_5_158         |     7|
|167   |      gpc1288          |gpc606_5_159         |     7|
|168   |      gpc1289          |gpc606_5_160         |     7|
|169   |      gpc129           |gpc606_5_161         |     7|
|170   |      gpc1290          |gpc606_5_162         |     7|
|171   |      gpc1291          |gpc606_5_163         |     7|
|172   |      gpc1292          |gpc606_5_164         |     7|
|173   |      gpc1293          |gpc606_5_165         |     7|
|174   |      gpc1294          |gpc606_5_166         |     7|
|175   |      gpc1295          |gpc606_5_167         |     7|
|176   |      gpc1296          |gpc606_5_168         |     7|
|177   |      gpc1297          |gpc606_5_169         |     7|
|178   |      gpc1298          |gpc606_5_170         |     7|
|179   |      gpc1299          |gpc606_5_171         |     7|
|180   |      gpc13            |gpc1163_5_172        |     6|
|181   |      gpc130           |gpc606_5_173         |     7|
|182   |      gpc1300          |gpc606_5_174         |     7|
|183   |      gpc1301          |gpc606_5_175         |     7|
|184   |      gpc1302          |gpc606_5_176         |     7|
|185   |      gpc1303          |gpc606_5_177         |     7|
|186   |      gpc1304          |gpc606_5_178         |     7|
|187   |      gpc1305          |gpc606_5_179         |     7|
|188   |      gpc1306          |gpc606_5_180         |     7|
|189   |      gpc1307          |gpc606_5_181         |     7|
|190   |      gpc1308          |gpc606_5_182         |     7|
|191   |      gpc1309          |gpc606_5_183         |     7|
|192   |      gpc131           |gpc606_5_184         |     7|
|193   |      gpc1310          |gpc606_5_185         |     7|
|194   |      gpc1311          |gpc606_5_186         |     7|
|195   |      gpc1312          |gpc606_5_187         |     7|
|196   |      gpc1313          |gpc606_5_188         |     7|
|197   |      gpc1314          |gpc606_5_189         |     7|
|198   |      gpc1315          |gpc606_5_190         |     7|
|199   |      gpc1316          |gpc606_5_191         |     7|
|200   |      gpc1317          |gpc606_5_192         |     7|
|201   |      gpc1318          |gpc606_5_193         |     7|
|202   |      gpc1319          |gpc606_5_194         |     7|
|203   |      gpc132           |gpc606_5_195         |     7|
|204   |      gpc1320          |gpc606_5_196         |     7|
|205   |      gpc1321          |gpc606_5_197         |     7|
|206   |      gpc1322          |gpc606_5_198         |     7|
|207   |      gpc1323          |gpc606_5_199         |     7|
|208   |      gpc1324          |gpc606_5_200         |     7|
|209   |      gpc1325          |gpc606_5_201         |     7|
|210   |      gpc1326          |gpc606_5_202         |     7|
|211   |      gpc1327          |gpc606_5_203         |     7|
|212   |      gpc1328          |gpc606_5_204         |     7|
|213   |      gpc1329          |gpc606_5_205         |     7|
|214   |      gpc133           |gpc606_5_206         |     7|
|215   |      gpc1330          |gpc606_5_207         |     7|
|216   |      gpc1331          |gpc615_5_208         |     8|
|217   |      gpc1332          |gpc606_5_209         |     7|
|218   |      gpc1333          |gpc606_5_210         |     7|
|219   |      gpc1334          |gpc606_5_211         |     7|
|220   |      gpc1335          |gpc606_5_212         |     7|
|221   |      gpc1336          |gpc606_5_213         |     7|
|222   |      gpc1337          |gpc606_5_214         |     7|
|223   |      gpc1338          |gpc606_5_215         |     7|
|224   |      gpc1339          |gpc606_5_216         |     7|
|225   |      gpc134           |gpc606_5_217         |     7|
|226   |      gpc1340          |gpc606_5_218         |     7|
|227   |      gpc1341          |gpc606_5_219         |     7|
|228   |      gpc1342          |gpc606_5_220         |     7|
|229   |      gpc1343          |gpc606_5_221         |     7|
|230   |      gpc1344          |gpc606_5_222         |     7|
|231   |      gpc1345          |gpc606_5_223         |     7|
|232   |      gpc1346          |gpc606_5_224         |     7|
|233   |      gpc1347          |gpc606_5_225         |     7|
|234   |      gpc1348          |gpc606_5_226         |     7|
|235   |      gpc1349          |gpc606_5_227         |     7|
|236   |      gpc135           |gpc606_5_228         |     7|
|237   |      gpc1350          |gpc606_5_229         |     7|
|238   |      gpc1351          |gpc606_5_230         |     7|
|239   |      gpc1352          |gpc606_5_231         |     7|
|240   |      gpc1353          |gpc606_5_232         |     7|
|241   |      gpc1354          |gpc606_5_233         |     7|
|242   |      gpc1355          |gpc606_5_234         |     7|
|243   |      gpc1356          |gpc615_5_235         |     8|
|244   |      gpc1357          |gpc615_5_236         |     8|
|245   |      gpc1358          |gpc615_5_237         |     8|
|246   |      gpc1359          |gpc615_5_238         |     8|
|247   |      gpc136           |gpc606_5_239         |     7|
|248   |      gpc1360          |gpc615_5_240         |     8|
|249   |      gpc1361          |gpc615_5_241         |     8|
|250   |      gpc1362          |gpc615_5_242         |     8|
|251   |      gpc1363          |gpc615_5_243         |     8|
|252   |      gpc1364          |gpc615_5_244         |     8|
|253   |      gpc1365          |gpc615_5_245         |     8|
|254   |      gpc1366          |gpc615_5_246         |     8|
|255   |      gpc1367          |gpc615_5_247         |     8|
|256   |      gpc1368          |gpc615_5_248         |     8|
|257   |      gpc1369          |gpc606_5_249         |     7|
|258   |      gpc137           |gpc606_5_250         |     7|
|259   |      gpc1370          |gpc606_5_251         |     7|
|260   |      gpc1371          |gpc615_5_252         |     8|
|261   |      gpc1372          |gpc615_5_253         |     8|
|262   |      gpc1373          |gpc615_5_254         |     8|
|263   |      gpc1374          |gpc615_5_255         |     8|
|264   |      gpc1375          |gpc615_5_256         |     8|
|265   |      gpc1376          |gpc615_5_257         |     8|
|266   |      gpc1377          |gpc615_5_258         |     8|
|267   |      gpc1378          |gpc615_5_259         |     8|
|268   |      gpc1379          |gpc615_5_260         |     8|
|269   |      gpc138           |gpc606_5_261         |     7|
|270   |      gpc1380          |gpc615_5_262         |     8|
|271   |      gpc1381          |gpc615_5_263         |     8|
|272   |      gpc1382          |gpc615_5_264         |     8|
|273   |      gpc1383          |gpc615_5_265         |     8|
|274   |      gpc1384          |gpc615_5_266         |     8|
|275   |      gpc1385          |gpc615_5_267         |     8|
|276   |      gpc1386          |gpc615_5_268         |     8|
|277   |      gpc1387          |gpc615_5_269         |     8|
|278   |      gpc1388          |gpc615_5_270         |     8|
|279   |      gpc1389          |gpc615_5_271         |     8|
|280   |      gpc139           |gpc615_5_272         |     8|
|281   |      gpc1390          |gpc615_5_273         |     8|
|282   |      gpc1391          |gpc615_5_274         |     8|
|283   |      gpc1392          |gpc606_5_275         |     7|
|284   |      gpc1393          |gpc606_5_276         |     7|
|285   |      gpc1394          |gpc606_5_277         |     7|
|286   |      gpc1395          |gpc606_5_278         |     7|
|287   |      gpc1396          |gpc606_5_279         |     7|
|288   |      gpc1397          |gpc606_5_280         |     7|
|289   |      gpc1398          |gpc606_5_281         |     7|
|290   |      gpc1399          |gpc606_5_282         |     7|
|291   |      gpc14            |gpc1163_5_283        |     6|
|292   |      gpc140           |gpc615_5_284         |     8|
|293   |      gpc1400          |gpc606_5_285         |     7|
|294   |      gpc1401          |gpc615_5_286         |     8|
|295   |      gpc1402          |gpc615_5_287         |     8|
|296   |      gpc1403          |gpc615_5_288         |     8|
|297   |      gpc1404          |gpc615_5_289         |     8|
|298   |      gpc1405          |gpc615_5_290         |     8|
|299   |      gpc1406          |gpc615_5_291         |     8|
|300   |      gpc1407          |gpc615_5_292         |     8|
|301   |      gpc1408          |gpc615_5_293         |     8|
|302   |      gpc1409          |gpc615_5_294         |     8|
|303   |      gpc141           |gpc615_5_295         |     8|
|304   |      gpc1410          |gpc615_5_296         |     8|
|305   |      gpc1411          |gpc615_5_297         |     8|
|306   |      gpc1412          |gpc615_5_298         |     8|
|307   |      gpc1413          |gpc615_5_299         |     8|
|308   |      gpc1414          |gpc615_5_300         |     8|
|309   |      gpc1415          |gpc615_5_301         |     8|
|310   |      gpc1416          |gpc615_5_302         |     8|
|311   |      gpc1417          |gpc615_5_303         |     8|
|312   |      gpc1418          |gpc606_5_304         |     7|
|313   |      gpc1419          |gpc606_5_305         |     7|
|314   |      gpc142           |gpc615_5_306         |     8|
|315   |      gpc1420          |gpc606_5_307         |     7|
|316   |      gpc1421          |gpc606_5_308         |     7|
|317   |      gpc1422          |gpc606_5_309         |     7|
|318   |      gpc1423          |gpc606_5_310         |     7|
|319   |      gpc1424          |gpc606_5_311         |     7|
|320   |      gpc1425          |gpc606_5_312         |     7|
|321   |      gpc1426          |gpc606_5_313         |     7|
|322   |      gpc1427          |gpc606_5_314         |     7|
|323   |      gpc1428          |gpc615_5_315         |     8|
|324   |      gpc1429          |gpc615_5_316         |     8|
|325   |      gpc143           |gpc615_5_317         |     8|
|326   |      gpc1430          |gpc615_5_318         |     8|
|327   |      gpc1431          |gpc615_5_319         |     8|
|328   |      gpc1432          |gpc615_5_320         |     8|
|329   |      gpc1433          |gpc615_5_321         |     8|
|330   |      gpc1434          |gpc615_5_322         |     8|
|331   |      gpc1435          |gpc615_5_323         |     8|
|332   |      gpc1436          |gpc615_5_324         |     8|
|333   |      gpc1437          |gpc615_5_325         |     8|
|334   |      gpc1438          |gpc615_5_326         |     8|
|335   |      gpc1439          |gpc606_5_327         |     7|
|336   |      gpc144           |gpc615_5_328         |     8|
|337   |      gpc1440          |gpc606_5_329         |     7|
|338   |      gpc1441          |gpc606_5_330         |     7|
|339   |      gpc1442          |gpc606_5_331         |     7|
|340   |      gpc1443          |gpc606_5_332         |     7|
|341   |      gpc145           |gpc615_5_333         |     8|
|342   |      gpc146           |gpc615_5_334         |     8|
|343   |      gpc147           |gpc615_5_335         |     8|
|344   |      gpc148           |gpc615_5_336         |     8|
|345   |      gpc149           |gpc615_5_337         |     8|
|346   |      gpc15            |gpc1163_5_338        |     6|
|347   |      gpc150           |gpc615_5_339         |     8|
|348   |      gpc151           |gpc615_5_340         |     8|
|349   |      gpc152           |gpc615_5_341         |     8|
|350   |      gpc153           |gpc615_5_342         |     8|
|351   |      gpc154           |gpc615_5_343         |     8|
|352   |      gpc155           |gpc615_5_344         |     8|
|353   |      gpc156           |gpc615_5_345         |     8|
|354   |      gpc157           |gpc615_5_346         |     8|
|355   |      gpc158           |gpc615_5_347         |     8|
|356   |      gpc159           |gpc615_5_348         |     8|
|357   |      gpc16            |gpc1163_5_349        |     6|
|358   |      gpc160           |gpc615_5_350         |     8|
|359   |      gpc161           |gpc615_5_351         |     8|
|360   |      gpc1613          |gpc1163_5_352        |     6|
|361   |      gpc1614          |gpc1163_5_353        |     6|
|362   |      gpc1615          |gpc1163_5_354        |     6|
|363   |      gpc1616          |gpc1163_5_355        |     6|
|364   |      gpc1617          |gpc606_5_356         |     7|
|365   |      gpc1618          |gpc606_5_357         |     7|
|366   |      gpc1619          |gpc606_5_358         |     7|
|367   |      gpc162           |gpc615_5_359         |     8|
|368   |      gpc1620          |gpc606_5_360         |     7|
|369   |      gpc1621          |gpc606_5_361         |     7|
|370   |      gpc1622          |gpc606_5_362         |     7|
|371   |      gpc1623          |gpc606_5_363         |     7|
|372   |      gpc1624          |gpc606_5_364         |     7|
|373   |      gpc1625          |gpc606_5_365         |     7|
|374   |      gpc1626          |gpc606_5_366         |     7|
|375   |      gpc1627          |gpc606_5_367         |     7|
|376   |      gpc1628          |gpc615_5_368         |     8|
|377   |      gpc1629          |gpc615_5_369         |     8|
|378   |      gpc163           |gpc615_5_370         |     8|
|379   |      gpc1630          |gpc615_5_371         |     8|
|380   |      gpc1631          |gpc615_5_372         |     8|
|381   |      gpc1632          |gpc615_5_373         |     8|
|382   |      gpc1633          |gpc615_5_374         |     8|
|383   |      gpc1634          |gpc615_5_375         |     8|
|384   |      gpc1635          |gpc615_5_376         |     8|
|385   |      gpc1636          |gpc615_5_377         |     8|
|386   |      gpc1637          |gpc606_5_378         |     7|
|387   |      gpc1638          |gpc606_5_379         |     7|
|388   |      gpc1639          |gpc606_5_380         |     7|
|389   |      gpc164           |gpc615_5_381         |     8|
|390   |      gpc1640          |gpc606_5_382         |     7|
|391   |      gpc1641          |gpc606_5_383         |     7|
|392   |      gpc1642          |gpc606_5_384         |     7|
|393   |      gpc1643          |gpc606_5_385         |     7|
|394   |      gpc1644          |gpc606_5_386         |     7|
|395   |      gpc1645          |gpc606_5_387         |     7|
|396   |      gpc1646          |gpc606_5_388         |     7|
|397   |      gpc1647          |gpc606_5_389         |     7|
|398   |      gpc1648          |gpc606_5_390         |     7|
|399   |      gpc1649          |gpc606_5_391         |     7|
|400   |      gpc165           |gpc615_5_392         |     8|
|401   |      gpc1650          |gpc606_5_393         |     7|
|402   |      gpc1651          |gpc606_5_394         |     7|
|403   |      gpc1652          |gpc606_5_395         |     7|
|404   |      gpc1653          |gpc606_5_396         |     7|
|405   |      gpc1654          |gpc606_5_397         |     7|
|406   |      gpc1655          |gpc606_5_398         |     7|
|407   |      gpc1656          |gpc606_5_399         |     7|
|408   |      gpc1657          |gpc606_5_400         |     7|
|409   |      gpc1658          |gpc606_5_401         |     7|
|410   |      gpc1659          |gpc615_5_402         |     8|
|411   |      gpc166           |gpc615_5_403         |     8|
|412   |      gpc1660          |gpc615_5_404         |     8|
|413   |      gpc1661          |gpc615_5_405         |     8|
|414   |      gpc1662          |gpc615_5_406         |     8|
|415   |      gpc1663          |gpc615_5_407         |     8|
|416   |      gpc1664          |gpc615_5_408         |     8|
|417   |      gpc1665          |gpc615_5_409         |     8|
|418   |      gpc1666          |gpc615_5_410         |     8|
|419   |      gpc1667          |gpc615_5_411         |     8|
|420   |      gpc1668          |gpc606_5_412         |     7|
|421   |      gpc1669          |gpc606_5_413         |     7|
|422   |      gpc167           |gpc615_5_414         |     8|
|423   |      gpc1670          |gpc606_5_415         |     7|
|424   |      gpc1671          |gpc606_5_416         |     7|
|425   |      gpc1672          |gpc606_5_417         |     7|
|426   |      gpc1673          |gpc606_5_418         |     7|
|427   |      gpc1674          |gpc606_5_419         |     7|
|428   |      gpc1675          |gpc606_5_420         |     7|
|429   |      gpc1676          |gpc606_5_421         |     7|
|430   |      gpc1677          |gpc606_5_422         |     7|
|431   |      gpc1678          |gpc606_5_423         |     7|
|432   |      gpc1679          |gpc207_4             |     8|
|433   |      gpc168           |gpc615_5_424         |     8|
|434   |      gpc1680          |gpc207_4_425         |     8|
|435   |      gpc1681          |gpc606_5_426         |     7|
|436   |      gpc1682          |gpc606_5_427         |     7|
|437   |      gpc1683          |gpc606_5_428         |     7|
|438   |      gpc1684          |gpc606_5_429         |     7|
|439   |      gpc1685          |gpc606_5_430         |     7|
|440   |      gpc1686          |gpc606_5_431         |     7|
|441   |      gpc1687          |gpc606_5_432         |     7|
|442   |      gpc1688          |gpc606_5_433         |     7|
|443   |      gpc1689          |gpc615_5_434         |     8|
|444   |      gpc169           |gpc615_5_435         |     8|
|445   |      gpc1690          |gpc615_5_436         |     8|
|446   |      gpc1691          |gpc615_5_437         |     8|
|447   |      gpc1692          |gpc615_5_438         |     8|
|448   |      gpc1693          |gpc615_5_439         |     8|
|449   |      gpc1694          |gpc615_5_440         |     8|
|450   |      gpc1695          |gpc615_5_441         |     8|
|451   |      gpc1696          |gpc615_5_442         |     8|
|452   |      gpc1697          |gpc615_5_443         |     8|
|453   |      gpc1698          |gpc615_5_444         |     8|
|454   |      gpc1699          |gpc615_5_445         |     8|
|455   |      gpc17            |gpc1163_5_446        |     6|
|456   |      gpc170           |gpc615_5_447         |     8|
|457   |      gpc1700          |gpc615_5_448         |     8|
|458   |      gpc1701          |gpc615_5_449         |     8|
|459   |      gpc1702          |gpc606_5_450         |     7|
|460   |      gpc1703          |gpc606_5_451         |     7|
|461   |      gpc1704          |gpc606_5_452         |     7|
|462   |      gpc1705          |gpc606_5_453         |     7|
|463   |      gpc1706          |gpc606_5_454         |     7|
|464   |      gpc1707          |gpc615_5_455         |     8|
|465   |      gpc1708          |gpc615_5_456         |     8|
|466   |      gpc1709          |gpc615_5_457         |     8|
|467   |      gpc171           |gpc615_5_458         |     8|
|468   |      gpc1710          |gpc615_5_459         |     8|
|469   |      gpc1711          |gpc615_5_460         |     8|
|470   |      gpc1712          |gpc615_5_461         |     8|
|471   |      gpc1713          |gpc615_5_462         |     8|
|472   |      gpc1714          |gpc615_5_463         |     8|
|473   |      gpc1715          |gpc615_5_464         |     8|
|474   |      gpc1716          |gpc615_5_465         |     8|
|475   |      gpc1717          |gpc615_5_466         |     8|
|476   |      gpc1718          |gpc615_5_467         |     8|
|477   |      gpc1719          |gpc615_5_468         |     8|
|478   |      gpc172           |gpc615_5_469         |     8|
|479   |      gpc1720          |gpc615_5_470         |     8|
|480   |      gpc1721          |gpc615_5_471         |     8|
|481   |      gpc1722          |gpc615_5_472         |     8|
|482   |      gpc1723          |gpc615_5_473         |     8|
|483   |      gpc1724          |gpc615_5_474         |     8|
|484   |      gpc1725          |gpc615_5_475         |     8|
|485   |      gpc1726          |gpc615_5_476         |     8|
|486   |      gpc1727          |gpc615_5_477         |     8|
|487   |      gpc1728          |gpc615_5_478         |     8|
|488   |      gpc1729          |gpc615_5_479         |     8|
|489   |      gpc173           |gpc615_5_480         |     8|
|490   |      gpc1730          |gpc615_5_481         |     8|
|491   |      gpc1731          |gpc615_5_482         |     8|
|492   |      gpc1732          |gpc615_5_483         |     8|
|493   |      gpc1733          |gpc615_5_484         |     8|
|494   |      gpc1734          |gpc606_5_485         |     7|
|495   |      gpc1735          |gpc606_5_486         |     7|
|496   |      gpc1736          |gpc606_5_487         |     7|
|497   |      gpc1737          |gpc606_5_488         |     7|
|498   |      gpc1738          |gpc606_5_489         |     7|
|499   |      gpc174           |gpc606_5_490         |     7|
|500   |      gpc175           |gpc606_5_491         |     7|
|501   |      gpc176           |gpc606_5_492         |     7|
|502   |      gpc177           |gpc606_5_493         |     7|
|503   |      gpc178           |gpc606_5_494         |     7|
|504   |      gpc179           |gpc606_5_495         |     7|
|505   |      gpc18            |gpc1163_5_496        |     6|
|506   |      gpc180           |gpc606_5_497         |     7|
|507   |      gpc181           |gpc606_5_498         |     7|
|508   |      gpc182           |gpc606_5_499         |     7|
|509   |      gpc183           |gpc606_5_500         |     7|
|510   |      gpc1833          |gpc1406_5            |     8|
|511   |      gpc1834          |gpc606_5_501         |     7|
|512   |      gpc1835          |gpc1343_5            |     7|
|513   |      gpc1836          |gpc606_5_502         |     7|
|514   |      gpc1837          |gpc615_5_503         |     8|
|515   |      gpc1838          |gpc615_5_504         |     8|
|516   |      gpc1839          |gpc615_5_505         |     8|
|517   |      gpc184           |gpc606_5_506         |     7|
|518   |      gpc1840          |gpc615_5_507         |     8|
|519   |      gpc1841          |gpc615_5_508         |     8|
|520   |      gpc1842          |gpc615_5_509         |     8|
|521   |      gpc1843          |gpc1415_5            |     9|
|522   |      gpc1844          |gpc606_5_510         |     7|
|523   |      gpc1845          |gpc606_5_511         |     7|
|524   |      gpc1846          |gpc615_5_512         |     8|
|525   |      gpc1847          |gpc615_5_513         |     8|
|526   |      gpc1848          |gpc615_5_514         |     8|
|527   |      gpc1849          |gpc606_5_515         |     7|
|528   |      gpc185           |gpc606_5_516         |     7|
|529   |      gpc1850          |gpc615_5_517         |     8|
|530   |      gpc1851          |gpc615_5_518         |     8|
|531   |      gpc1852          |gpc615_5_519         |     8|
|532   |      gpc1853          |gpc615_5_520         |     8|
|533   |      gpc1854          |gpc615_5_521         |     8|
|534   |      gpc1855          |gpc615_5_522         |     8|
|535   |      gpc1856          |gpc615_5_523         |     8|
|536   |      gpc1857          |gpc615_5_524         |     8|
|537   |      gpc1858          |gpc606_5_525         |     7|
|538   |      gpc1859          |gpc606_5_526         |     7|
|539   |      gpc186           |gpc606_5_527         |     7|
|540   |      gpc1860          |gpc606_5_528         |     7|
|541   |      gpc1861          |gpc606_5_529         |     7|
|542   |      gpc1862          |gpc606_5_530         |     7|
|543   |      gpc1863          |gpc606_5_531         |     7|
|544   |      gpc1864          |gpc615_5_532         |     8|
|545   |      gpc1865          |gpc615_5_533         |     8|
|546   |      gpc1866          |gpc615_5_534         |     8|
|547   |      gpc1867          |gpc615_5_535         |     8|
|548   |      gpc1868          |gpc606_5_536         |     7|
|549   |      gpc1869          |gpc606_5_537         |     7|
|550   |      gpc187           |gpc606_5_538         |     7|
|551   |      gpc1870          |gpc615_5_539         |     8|
|552   |      gpc1871          |gpc615_5_540         |     8|
|553   |      gpc1872          |gpc117_4             |     6|
|554   |      gpc1873          |gpc606_5_541         |     7|
|555   |      gpc1874          |gpc606_5_542         |     7|
|556   |      gpc1875          |gpc606_5_543         |     7|
|557   |      gpc1876          |gpc606_5_544         |     7|
|558   |      gpc1877          |gpc615_5_545         |     8|
|559   |      gpc1878          |gpc615_5_546         |     8|
|560   |      gpc1879          |gpc615_5_547         |     8|
|561   |      gpc188           |gpc606_5_548         |     7|
|562   |      gpc1880          |gpc606_5_549         |     7|
|563   |      gpc1881          |gpc615_5_550         |     8|
|564   |      gpc1882          |gpc615_5_551         |     8|
|565   |      gpc1883          |gpc606_5_552         |     7|
|566   |      gpc1884          |gpc606_5_553         |     7|
|567   |      gpc1885          |gpc606_5_554         |     7|
|568   |      gpc1886          |gpc606_5_555         |     7|
|569   |      gpc189           |gpc606_5_556         |     7|
|570   |      gpc19            |gpc1163_5_557        |     6|
|571   |      gpc190           |gpc606_5_558         |     7|
|572   |      gpc191           |gpc606_5_559         |     7|
|573   |      gpc192           |gpc606_5_560         |     7|
|574   |      gpc193           |gpc606_5_561         |     7|
|575   |      gpc194           |gpc606_5_562         |     7|
|576   |      gpc195           |gpc606_5_563         |     7|
|577   |      gpc196           |gpc606_5_564         |     7|
|578   |      gpc1967          |gpc615_5_565         |     8|
|579   |      gpc1968          |gpc2135_5_566        |     7|
|580   |      gpc1969          |gpc2135_5_567        |     7|
|581   |      gpc197           |gpc606_5_568         |     7|
|582   |      gpc1970          |gpc2135_5_569        |     7|
|583   |      gpc1971          |gpc615_5_570         |     8|
|584   |      gpc1972          |gpc615_5_571         |     8|
|585   |      gpc1973          |gpc2116_5            |     6|
|586   |      gpc1974          |gpc606_5_572         |     7|
|587   |      gpc1975          |gpc623_5             |     8|
|588   |      gpc1976          |gpc623_5_573         |     8|
|589   |      gpc1977          |gpc606_5_574         |     7|
|590   |      gpc1978          |gpc606_5_575         |     7|
|591   |      gpc1979          |gpc7_3               |     6|
|592   |      gpc198           |gpc606_5_576         |     7|
|593   |      gpc1980          |gpc606_5_577         |     7|
|594   |      gpc1981          |gpc606_5_578         |     7|
|595   |      gpc1982          |gpc606_5_579         |     7|
|596   |      gpc1983          |gpc606_5_580         |     7|
|597   |      gpc1984          |gpc615_5_581         |     8|
|598   |      gpc1985          |gpc7_3_582           |     6|
|599   |      gpc1986          |gpc1163_5_583        |     6|
|600   |      gpc1987          |gpc615_5_584         |     8|
|601   |      gpc1988          |gpc606_5_585         |     7|
|602   |      gpc1989          |gpc606_5_586         |     7|
|603   |      gpc199           |gpc606_5_587         |     7|
|604   |      gpc1990          |gpc606_5_588         |     7|
|605   |      gpc1991          |gpc2135_5_589        |     7|
|606   |      gpc1992          |gpc117_4_590         |     6|
|607   |      gpc2             |gpc2135_5_591        |     7|
|608   |      gpc20            |gpc1163_5_592        |     6|
|609   |      gpc200           |gpc606_5_593         |     7|
|610   |      gpc201           |gpc606_5_594         |     7|
|611   |      gpc202           |gpc606_5_595         |     7|
|612   |      gpc203           |gpc606_5_596         |     7|
|613   |      gpc204           |gpc606_5_597         |     7|
|614   |      gpc205           |gpc606_5_598         |     7|
|615   |      gpc2052          |gpc2135_5_599        |     7|
|616   |      gpc2053          |gpc135_4             |     5|
|617   |      gpc2054          |gpc615_5_600         |     8|
|618   |      gpc2055          |gpc623_5_601         |     8|
|619   |      gpc2056          |gpc615_5_602         |     8|
|620   |      gpc2057          |gpc1163_5_603        |     6|
|621   |      gpc2058          |gpc615_5_604         |     8|
|622   |      gpc2059          |gpc135_4_605         |     5|
|623   |      gpc206           |gpc606_5_606         |     7|
|624   |      gpc2060          |gpc2135_5_607        |     7|
|625   |      gpc2061          |gpc606_5_608         |     7|
|626   |      gpc2062          |gpc7_3_609           |     6|
|627   |      gpc2063          |gpc615_5_610         |     8|
|628   |      gpc2064          |gpc2135_5_611        |     7|
|629   |      gpc2065          |gpc615_5_612         |     8|
|630   |      gpc207           |gpc606_5_613         |     7|
|631   |      gpc208           |gpc606_5_614         |     7|
|632   |      gpc209           |gpc606_5_615         |     7|
|633   |      gpc21            |gpc1163_5_616        |     6|
|634   |      gpc210           |gpc606_5_617         |     7|
|635   |      gpc2102          |gpc2135_5_618        |     7|
|636   |      gpc2103          |gpc615_5_619         |     8|
|637   |      gpc2104          |gpc135_4_620         |     5|
|638   |      gpc2105          |gpc1343_5_621        |     7|
|639   |      gpc2106          |gpc1343_5_622        |     7|
|640   |      gpc2107          |gpc117_4_623         |     6|
|641   |      gpc2108          |gpc623_5_624         |     8|
|642   |      gpc2109          |gpc1163_5_625        |     6|
|643   |      gpc211           |gpc606_5_626         |     7|
|644   |      gpc2110          |gpc1343_5_627        |     7|
|645   |      gpc2111          |gpc623_5_628         |     8|
|646   |      gpc212           |gpc606_5_629         |     7|
|647   |      gpc213           |gpc606_5_630         |     7|
|648   |      gpc214           |gpc606_5_631         |     7|
|649   |      gpc215           |gpc606_5_632         |     7|
|650   |      gpc216           |gpc606_5_633         |     7|
|651   |      gpc217           |gpc606_5_634         |     7|
|652   |      gpc218           |gpc606_5_635         |     7|
|653   |      gpc219           |gpc606_5_636         |     7|
|654   |      gpc22            |gpc1163_5_637        |     6|
|655   |      gpc220           |gpc606_5_638         |     7|
|656   |      gpc221           |gpc615_5_639         |     8|
|657   |      gpc222           |gpc615_5_640         |     8|
|658   |      gpc223           |gpc606_5_641         |     7|
|659   |      gpc224           |gpc606_5_642         |     7|
|660   |      gpc225           |gpc606_5_643         |     7|
|661   |      gpc226           |gpc606_5_644         |     7|
|662   |      gpc227           |gpc606_5_645         |     7|
|663   |      gpc228           |gpc606_5_646         |     7|
|664   |      gpc229           |gpc606_5_647         |     7|
|665   |      gpc23            |gpc1163_5_648        |     6|
|666   |      gpc230           |gpc606_5_649         |     7|
|667   |      gpc231           |gpc606_5_650         |     7|
|668   |      gpc232           |gpc606_5_651         |     7|
|669   |      gpc233           |gpc606_5_652         |     7|
|670   |      gpc234           |gpc606_5_653         |     7|
|671   |      gpc235           |gpc606_5_654         |     7|
|672   |      gpc236           |gpc606_5_655         |     7|
|673   |      gpc237           |gpc606_5_656         |     7|
|674   |      gpc238           |gpc606_5_657         |     7|
|675   |      gpc239           |gpc606_5_658         |     7|
|676   |      gpc24            |gpc1163_5_659        |     6|
|677   |      gpc240           |gpc606_5_660         |     7|
|678   |      gpc241           |gpc606_5_661         |     7|
|679   |      gpc242           |gpc606_5_662         |     7|
|680   |      gpc243           |gpc606_5_663         |     7|
|681   |      gpc244           |gpc606_5_664         |     7|
|682   |      gpc245           |gpc606_5_665         |     7|
|683   |      gpc246           |gpc606_5_666         |     7|
|684   |      gpc247           |gpc606_5_667         |     7|
|685   |      gpc248           |gpc606_5_668         |     7|
|686   |      gpc249           |gpc606_5_669         |     7|
|687   |      gpc25            |gpc1163_5_670        |     6|
|688   |      gpc250           |gpc606_5_671         |     7|
|689   |      gpc251           |gpc606_5_672         |     7|
|690   |      gpc252           |gpc606_5_673         |     7|
|691   |      gpc253           |gpc606_5_674         |     7|
|692   |      gpc254           |gpc606_5_675         |     7|
|693   |      gpc255           |gpc606_5_676         |     7|
|694   |      gpc256           |gpc606_5_677         |     7|
|695   |      gpc257           |gpc606_5_678         |     7|
|696   |      gpc258           |gpc606_5_679         |     7|
|697   |      gpc259           |gpc606_5_680         |     7|
|698   |      gpc26            |gpc1163_5_681        |     6|
|699   |      gpc260           |gpc615_5_682         |     8|
|700   |      gpc261           |gpc615_5_683         |     8|
|701   |      gpc262           |gpc615_5_684         |     8|
|702   |      gpc263           |gpc615_5_685         |     8|
|703   |      gpc264           |gpc615_5_686         |     8|
|704   |      gpc265           |gpc615_5_687         |     8|
|705   |      gpc266           |gpc615_5_688         |     8|
|706   |      gpc267           |gpc615_5_689         |     8|
|707   |      gpc268           |gpc615_5_690         |     8|
|708   |      gpc269           |gpc615_5_691         |     8|
|709   |      gpc27            |gpc1163_5_692        |     6|
|710   |      gpc270           |gpc615_5_693         |     8|
|711   |      gpc271           |gpc615_5_694         |     8|
|712   |      gpc272           |gpc615_5_695         |     8|
|713   |      gpc273           |gpc615_5_696         |     8|
|714   |      gpc274           |gpc615_5_697         |     8|
|715   |      gpc275           |gpc615_5_698         |     8|
|716   |      gpc276           |gpc615_5_699         |     8|
|717   |      gpc277           |gpc615_5_700         |     8|
|718   |      gpc278           |gpc615_5_701         |     8|
|719   |      gpc279           |gpc615_5_702         |     8|
|720   |      gpc28            |gpc1163_5_703        |     6|
|721   |      gpc280           |gpc615_5_704         |     8|
|722   |      gpc281           |gpc615_5_705         |     8|
|723   |      gpc282           |gpc615_5_706         |     8|
|724   |      gpc283           |gpc615_5_707         |     8|
|725   |      gpc284           |gpc615_5_708         |     8|
|726   |      gpc285           |gpc615_5_709         |     8|
|727   |      gpc286           |gpc615_5_710         |     8|
|728   |      gpc287           |gpc615_5_711         |     8|
|729   |      gpc288           |gpc615_5_712         |     8|
|730   |      gpc289           |gpc615_5_713         |     8|
|731   |      gpc29            |gpc1163_5_714        |     6|
|732   |      gpc290           |gpc615_5_715         |     8|
|733   |      gpc291           |gpc615_5_716         |     8|
|734   |      gpc292           |gpc615_5_717         |     8|
|735   |      gpc293           |gpc615_5_718         |     8|
|736   |      gpc294           |gpc615_5_719         |     8|
|737   |      gpc295           |gpc615_5_720         |     8|
|738   |      gpc296           |gpc615_5_721         |     8|
|739   |      gpc297           |gpc615_5_722         |     8|
|740   |      gpc298           |gpc615_5_723         |     8|
|741   |      gpc299           |gpc615_5_724         |     8|
|742   |      gpc3             |gpc2135_5_725        |     7|
|743   |      gpc30            |gpc1163_5_726        |     6|
|744   |      gpc300           |gpc615_5_727         |     8|
|745   |      gpc301           |gpc615_5_728         |     8|
|746   |      gpc302           |gpc615_5_729         |     8|
|747   |      gpc303           |gpc615_5_730         |     8|
|748   |      gpc304           |gpc615_5_731         |     8|
|749   |      gpc305           |gpc615_5_732         |     8|
|750   |      gpc306           |gpc615_5_733         |     8|
|751   |      gpc307           |gpc615_5_734         |     8|
|752   |      gpc308           |gpc615_5_735         |     8|
|753   |      gpc309           |gpc615_5_736         |     8|
|754   |      gpc31            |gpc1163_5_737        |     6|
|755   |      gpc310           |gpc615_5_738         |     8|
|756   |      gpc311           |gpc615_5_739         |     8|
|757   |      gpc312           |gpc615_5_740         |     8|
|758   |      gpc313           |gpc615_5_741         |     8|
|759   |      gpc314           |gpc615_5_742         |     8|
|760   |      gpc315           |gpc615_5_743         |     8|
|761   |      gpc316           |gpc615_5_744         |     8|
|762   |      gpc317           |gpc615_5_745         |     8|
|763   |      gpc318           |gpc615_5_746         |     8|
|764   |      gpc319           |gpc615_5_747         |     8|
|765   |      gpc32            |gpc1163_5_748        |     6|
|766   |      gpc320           |gpc615_5_749         |     8|
|767   |      gpc321           |gpc615_5_750         |     8|
|768   |      gpc322           |gpc606_5_751         |     7|
|769   |      gpc323           |gpc606_5_752         |     7|
|770   |      gpc324           |gpc606_5_753         |     7|
|771   |      gpc325           |gpc606_5_754         |     7|
|772   |      gpc326           |gpc606_5_755         |     7|
|773   |      gpc327           |gpc606_5_756         |     7|
|774   |      gpc328           |gpc606_5_757         |     7|
|775   |      gpc329           |gpc606_5_758         |     7|
|776   |      gpc33            |gpc1163_5_759        |     6|
|777   |      gpc330           |gpc606_5_760         |     7|
|778   |      gpc331           |gpc606_5_761         |     7|
|779   |      gpc332           |gpc606_5_762         |     7|
|780   |      gpc333           |gpc606_5_763         |     7|
|781   |      gpc334           |gpc606_5_764         |     7|
|782   |      gpc335           |gpc606_5_765         |     7|
|783   |      gpc336           |gpc606_5_766         |     7|
|784   |      gpc337           |gpc606_5_767         |     7|
|785   |      gpc338           |gpc606_5_768         |     7|
|786   |      gpc339           |gpc606_5_769         |     7|
|787   |      gpc34            |gpc1163_5_770        |     6|
|788   |      gpc340           |gpc606_5_771         |     7|
|789   |      gpc341           |gpc606_5_772         |     7|
|790   |      gpc342           |gpc606_5_773         |     7|
|791   |      gpc343           |gpc606_5_774         |     7|
|792   |      gpc344           |gpc606_5_775         |     7|
|793   |      gpc345           |gpc606_5_776         |     7|
|794   |      gpc346           |gpc606_5_777         |     7|
|795   |      gpc347           |gpc606_5_778         |     7|
|796   |      gpc348           |gpc606_5_779         |     7|
|797   |      gpc349           |gpc606_5_780         |     7|
|798   |      gpc35            |gpc1163_5_781        |     6|
|799   |      gpc350           |gpc606_5_782         |     7|
|800   |      gpc351           |gpc606_5_783         |     7|
|801   |      gpc352           |gpc606_5_784         |     7|
|802   |      gpc353           |gpc606_5_785         |     7|
|803   |      gpc354           |gpc606_5_786         |     7|
|804   |      gpc355           |gpc606_5_787         |     7|
|805   |      gpc356           |gpc606_5_788         |     7|
|806   |      gpc357           |gpc606_5_789         |     7|
|807   |      gpc358           |gpc606_5_790         |     7|
|808   |      gpc359           |gpc606_5_791         |     7|
|809   |      gpc36            |gpc1163_5_792        |     6|
|810   |      gpc360           |gpc606_5_793         |     7|
|811   |      gpc361           |gpc606_5_794         |     7|
|812   |      gpc362           |gpc606_5_795         |     7|
|813   |      gpc363           |gpc606_5_796         |     7|
|814   |      gpc364           |gpc606_5_797         |     7|
|815   |      gpc365           |gpc606_5_798         |     7|
|816   |      gpc366           |gpc606_5_799         |     7|
|817   |      gpc367           |gpc606_5_800         |     7|
|818   |      gpc368           |gpc606_5_801         |     7|
|819   |      gpc369           |gpc615_5_802         |     8|
|820   |      gpc37            |gpc606_5_803         |     7|
|821   |      gpc370           |gpc606_5_804         |     7|
|822   |      gpc371           |gpc606_5_805         |     7|
|823   |      gpc372           |gpc606_5_806         |     7|
|824   |      gpc373           |gpc606_5_807         |     7|
|825   |      gpc374           |gpc606_5_808         |     7|
|826   |      gpc375           |gpc606_5_809         |     7|
|827   |      gpc376           |gpc606_5_810         |     7|
|828   |      gpc377           |gpc606_5_811         |     7|
|829   |      gpc378           |gpc606_5_812         |     7|
|830   |      gpc379           |gpc606_5_813         |     7|
|831   |      gpc38            |gpc606_5_814         |     7|
|832   |      gpc380           |gpc606_5_815         |     7|
|833   |      gpc381           |gpc606_5_816         |     7|
|834   |      gpc382           |gpc606_5_817         |     7|
|835   |      gpc383           |gpc606_5_818         |     7|
|836   |      gpc384           |gpc606_5_819         |     7|
|837   |      gpc385           |gpc606_5_820         |     7|
|838   |      gpc386           |gpc606_5_821         |     7|
|839   |      gpc387           |gpc606_5_822         |     7|
|840   |      gpc388           |gpc606_5_823         |     7|
|841   |      gpc389           |gpc606_5_824         |     7|
|842   |      gpc39            |gpc606_5_825         |     7|
|843   |      gpc390           |gpc606_5_826         |     7|
|844   |      gpc391           |gpc606_5_827         |     7|
|845   |      gpc392           |gpc606_5_828         |     7|
|846   |      gpc393           |gpc606_5_829         |     7|
|847   |      gpc394           |gpc606_5_830         |     7|
|848   |      gpc395           |gpc606_5_831         |     7|
|849   |      gpc396           |gpc606_5_832         |     7|
|850   |      gpc397           |gpc606_5_833         |     7|
|851   |      gpc398           |gpc606_5_834         |     7|
|852   |      gpc399           |gpc606_5_835         |     7|
|853   |      gpc4             |gpc2135_5_836        |     7|
|854   |      gpc40            |gpc606_5_837         |     7|
|855   |      gpc400           |gpc606_5_838         |     7|
|856   |      gpc401           |gpc606_5_839         |     7|
|857   |      gpc402           |gpc606_5_840         |     7|
|858   |      gpc403           |gpc606_5_841         |     7|
|859   |      gpc404           |gpc606_5_842         |     7|
|860   |      gpc405           |gpc606_5_843         |     7|
|861   |      gpc406           |gpc606_5_844         |     7|
|862   |      gpc407           |gpc606_5_845         |     7|
|863   |      gpc408           |gpc606_5_846         |     7|
|864   |      gpc409           |gpc606_5_847         |     7|
|865   |      gpc41            |gpc606_5_848         |     7|
|866   |      gpc410           |gpc606_5_849         |     7|
|867   |      gpc411           |gpc606_5_850         |     7|
|868   |      gpc412           |gpc606_5_851         |     7|
|869   |      gpc413           |gpc606_5_852         |     7|
|870   |      gpc414           |gpc606_5_853         |     7|
|871   |      gpc415           |gpc606_5_854         |     7|
|872   |      gpc416           |gpc606_5_855         |     7|
|873   |      gpc417           |gpc606_5_856         |     7|
|874   |      gpc418           |gpc606_5_857         |     7|
|875   |      gpc419           |gpc606_5_858         |     7|
|876   |      gpc42            |gpc606_5_859         |     7|
|877   |      gpc420           |gpc606_5_860         |     7|
|878   |      gpc421           |gpc615_5_861         |     8|
|879   |      gpc422           |gpc615_5_862         |     8|
|880   |      gpc423           |gpc615_5_863         |     8|
|881   |      gpc424           |gpc615_5_864         |     8|
|882   |      gpc425           |gpc615_5_865         |     8|
|883   |      gpc426           |gpc615_5_866         |     8|
|884   |      gpc427           |gpc615_5_867         |     8|
|885   |      gpc428           |gpc615_5_868         |     8|
|886   |      gpc429           |gpc615_5_869         |     8|
|887   |      gpc43            |gpc606_5_870         |     7|
|888   |      gpc430           |gpc615_5_871         |     8|
|889   |      gpc431           |gpc615_5_872         |     8|
|890   |      gpc432           |gpc615_5_873         |     8|
|891   |      gpc433           |gpc615_5_874         |     8|
|892   |      gpc434           |gpc615_5_875         |     8|
|893   |      gpc435           |gpc615_5_876         |     8|
|894   |      gpc436           |gpc615_5_877         |     8|
|895   |      gpc437           |gpc615_5_878         |     8|
|896   |      gpc438           |gpc615_5_879         |     8|
|897   |      gpc439           |gpc615_5_880         |     8|
|898   |      gpc44            |gpc606_5_881         |     7|
|899   |      gpc440           |gpc615_5_882         |     8|
|900   |      gpc441           |gpc615_5_883         |     8|
|901   |      gpc442           |gpc615_5_884         |     8|
|902   |      gpc443           |gpc615_5_885         |     8|
|903   |      gpc444           |gpc615_5_886         |     8|
|904   |      gpc445           |gpc615_5_887         |     8|
|905   |      gpc446           |gpc615_5_888         |     8|
|906   |      gpc447           |gpc615_5_889         |     8|
|907   |      gpc448           |gpc615_5_890         |     8|
|908   |      gpc449           |gpc615_5_891         |     8|
|909   |      gpc45            |gpc606_5_892         |     7|
|910   |      gpc450           |gpc2135_5_893        |     7|
|911   |      gpc451           |gpc606_5_894         |     7|
|912   |      gpc452           |gpc606_5_895         |     7|
|913   |      gpc453           |gpc606_5_896         |     7|
|914   |      gpc454           |gpc606_5_897         |     7|
|915   |      gpc455           |gpc606_5_898         |     7|
|916   |      gpc456           |gpc606_5_899         |     7|
|917   |      gpc457           |gpc606_5_900         |     7|
|918   |      gpc458           |gpc606_5_901         |     7|
|919   |      gpc459           |gpc606_5_902         |     7|
|920   |      gpc46            |gpc606_5_903         |     7|
|921   |      gpc460           |gpc606_5_904         |     7|
|922   |      gpc461           |gpc606_5_905         |     7|
|923   |      gpc462           |gpc606_5_906         |     7|
|924   |      gpc463           |gpc606_5_907         |     7|
|925   |      gpc464           |gpc606_5_908         |     7|
|926   |      gpc465           |gpc606_5_909         |     7|
|927   |      gpc466           |gpc606_5_910         |     7|
|928   |      gpc467           |gpc606_5_911         |     7|
|929   |      gpc468           |gpc606_5_912         |     7|
|930   |      gpc469           |gpc606_5_913         |     7|
|931   |      gpc47            |gpc606_5_914         |     7|
|932   |      gpc470           |gpc606_5_915         |     7|
|933   |      gpc471           |gpc606_5_916         |     7|
|934   |      gpc472           |gpc606_5_917         |     7|
|935   |      gpc473           |gpc606_5_918         |     7|
|936   |      gpc474           |gpc606_5_919         |     7|
|937   |      gpc475           |gpc606_5_920         |     7|
|938   |      gpc476           |gpc606_5_921         |     7|
|939   |      gpc477           |gpc606_5_922         |     7|
|940   |      gpc478           |gpc606_5_923         |     7|
|941   |      gpc479           |gpc606_5_924         |     7|
|942   |      gpc48            |gpc606_5_925         |     7|
|943   |      gpc480           |gpc606_5_926         |     7|
|944   |      gpc481           |gpc606_5_927         |     7|
|945   |      gpc482           |gpc606_5_928         |     7|
|946   |      gpc483           |gpc606_5_929         |     7|
|947   |      gpc484           |gpc606_5_930         |     7|
|948   |      gpc485           |gpc606_5_931         |     7|
|949   |      gpc486           |gpc606_5_932         |     7|
|950   |      gpc487           |gpc606_5_933         |     7|
|951   |      gpc488           |gpc606_5_934         |     7|
|952   |      gpc489           |gpc606_5_935         |     7|
|953   |      gpc49            |gpc606_5_936         |     7|
|954   |      gpc490           |gpc606_5_937         |     7|
|955   |      gpc491           |gpc615_5_938         |     8|
|956   |      gpc492           |gpc615_5_939         |     8|
|957   |      gpc493           |gpc615_5_940         |     8|
|958   |      gpc494           |gpc615_5_941         |     8|
|959   |      gpc495           |gpc615_5_942         |     8|
|960   |      gpc496           |gpc615_5_943         |     8|
|961   |      gpc497           |gpc615_5_944         |     8|
|962   |      gpc498           |gpc615_5_945         |     8|
|963   |      gpc499           |gpc615_5_946         |     8|
|964   |      gpc5             |gpc2135_5_947        |     7|
|965   |      gpc50            |gpc606_5_948         |     7|
|966   |      gpc500           |gpc615_5_949         |     8|
|967   |      gpc501           |gpc615_5_950         |     8|
|968   |      gpc502           |gpc615_5_951         |     8|
|969   |      gpc503           |gpc615_5_952         |     8|
|970   |      gpc504           |gpc615_5_953         |     8|
|971   |      gpc505           |gpc615_5_954         |     8|
|972   |      gpc506           |gpc615_5_955         |     8|
|973   |      gpc507           |gpc615_5_956         |     8|
|974   |      gpc508           |gpc615_5_957         |     8|
|975   |      gpc509           |gpc615_5_958         |     8|
|976   |      gpc51            |gpc606_5_959         |     7|
|977   |      gpc510           |gpc615_5_960         |     8|
|978   |      gpc511           |gpc615_5_961         |     8|
|979   |      gpc512           |gpc615_5_962         |     8|
|980   |      gpc513           |gpc615_5_963         |     8|
|981   |      gpc514           |gpc615_5_964         |     8|
|982   |      gpc515           |gpc615_5_965         |     8|
|983   |      gpc516           |gpc615_5_966         |     8|
|984   |      gpc517           |gpc615_5_967         |     8|
|985   |      gpc518           |gpc615_5_968         |     8|
|986   |      gpc519           |gpc615_5_969         |     8|
|987   |      gpc52            |gpc606_5_970         |     7|
|988   |      gpc520           |gpc615_5_971         |     8|
|989   |      gpc521           |gpc615_5_972         |     8|
|990   |      gpc522           |gpc615_5_973         |     8|
|991   |      gpc523           |gpc615_5_974         |     8|
|992   |      gpc524           |gpc606_5_975         |     7|
|993   |      gpc525           |gpc606_5_976         |     7|
|994   |      gpc526           |gpc606_5_977         |     7|
|995   |      gpc527           |gpc606_5_978         |     7|
|996   |      gpc528           |gpc606_5_979         |     7|
|997   |      gpc529           |gpc606_5_980         |     7|
|998   |      gpc53            |gpc606_5_981         |     7|
|999   |      gpc530           |gpc606_5_982         |     7|
|1000  |      gpc531           |gpc606_5_983         |     7|
|1001  |      gpc532           |gpc606_5_984         |     7|
|1002  |      gpc533           |gpc606_5_985         |     7|
|1003  |      gpc534           |gpc606_5_986         |     7|
|1004  |      gpc535           |gpc606_5_987         |     7|
|1005  |      gpc536           |gpc606_5_988         |     7|
|1006  |      gpc537           |gpc606_5_989         |     7|
|1007  |      gpc538           |gpc606_5_990         |     7|
|1008  |      gpc539           |gpc606_5_991         |     7|
|1009  |      gpc54            |gpc606_5_992         |     7|
|1010  |      gpc540           |gpc606_5_993         |     7|
|1011  |      gpc541           |gpc606_5_994         |     7|
|1012  |      gpc542           |gpc606_5_995         |     7|
|1013  |      gpc543           |gpc606_5_996         |     7|
|1014  |      gpc544           |gpc606_5_997         |     7|
|1015  |      gpc545           |gpc606_5_998         |     7|
|1016  |      gpc546           |gpc606_5_999         |     7|
|1017  |      gpc547           |gpc606_5_1000        |     7|
|1018  |      gpc548           |gpc606_5_1001        |     7|
|1019  |      gpc549           |gpc606_5_1002        |     7|
|1020  |      gpc55            |gpc606_5_1003        |     7|
|1021  |      gpc550           |gpc606_5_1004        |     7|
|1022  |      gpc551           |gpc606_5_1005        |     7|
|1023  |      gpc552           |gpc606_5_1006        |     7|
|1024  |      gpc553           |gpc615_5_1007        |     8|
|1025  |      gpc554           |gpc615_5_1008        |     8|
|1026  |      gpc555           |gpc615_5_1009        |     8|
|1027  |      gpc556           |gpc615_5_1010        |     8|
|1028  |      gpc557           |gpc615_5_1011        |     8|
|1029  |      gpc558           |gpc615_5_1012        |     8|
|1030  |      gpc559           |gpc615_5_1013        |     8|
|1031  |      gpc56            |gpc606_5_1014        |     7|
|1032  |      gpc560           |gpc615_5_1015        |     8|
|1033  |      gpc561           |gpc615_5_1016        |     8|
|1034  |      gpc562           |gpc615_5_1017        |     8|
|1035  |      gpc563           |gpc615_5_1018        |     8|
|1036  |      gpc564           |gpc615_5_1019        |     8|
|1037  |      gpc565           |gpc615_5_1020        |     8|
|1038  |      gpc566           |gpc615_5_1021        |     8|
|1039  |      gpc567           |gpc615_5_1022        |     8|
|1040  |      gpc568           |gpc615_5_1023        |     8|
|1041  |      gpc569           |gpc615_5_1024        |     8|
|1042  |      gpc57            |gpc606_5_1025        |     7|
|1043  |      gpc570           |gpc615_5_1026        |     8|
|1044  |      gpc571           |gpc615_5_1027        |     8|
|1045  |      gpc572           |gpc615_5_1028        |     8|
|1046  |      gpc573           |gpc615_5_1029        |     8|
|1047  |      gpc574           |gpc615_5_1030        |     8|
|1048  |      gpc575           |gpc615_5_1031        |     8|
|1049  |      gpc576           |gpc615_5_1032        |     8|
|1050  |      gpc577           |gpc615_5_1033        |     8|
|1051  |      gpc578           |gpc615_5_1034        |     8|
|1052  |      gpc579           |gpc615_5_1035        |     8|
|1053  |      gpc58            |gpc606_5_1036        |     7|
|1054  |      gpc580           |gpc615_5_1037        |     8|
|1055  |      gpc581           |gpc615_5_1038        |     8|
|1056  |      gpc582           |gpc615_5_1039        |     8|
|1057  |      gpc583           |gpc615_5_1040        |     8|
|1058  |      gpc584           |gpc615_5_1041        |     8|
|1059  |      gpc585           |gpc615_5_1042        |     8|
|1060  |      gpc586           |gpc615_5_1043        |     8|
|1061  |      gpc587           |gpc615_5_1044        |     8|
|1062  |      gpc588           |gpc615_5_1045        |     8|
|1063  |      gpc589           |gpc615_5_1046        |     8|
|1064  |      gpc59            |gpc606_5_1047        |     7|
|1065  |      gpc590           |gpc615_5_1048        |     8|
|1066  |      gpc591           |gpc615_5_1049        |     8|
|1067  |      gpc592           |gpc615_5_1050        |     8|
|1068  |      gpc593           |gpc615_5_1051        |     8|
|1069  |      gpc594           |gpc615_5_1052        |     8|
|1070  |      gpc595           |gpc615_5_1053        |     8|
|1071  |      gpc596           |gpc615_5_1054        |     8|
|1072  |      gpc597           |gpc615_5_1055        |     8|
|1073  |      gpc598           |gpc615_5_1056        |     8|
|1074  |      gpc599           |gpc615_5_1057        |     8|
|1075  |      gpc6             |gpc2135_5_1058       |     7|
|1076  |      gpc60            |gpc606_5_1059        |     7|
|1077  |      gpc600           |gpc615_5_1060        |     8|
|1078  |      gpc601           |gpc615_5_1061        |     8|
|1079  |      gpc602           |gpc615_5_1062        |     8|
|1080  |      gpc603           |gpc615_5_1063        |     8|
|1081  |      gpc604           |gpc615_5_1064        |     8|
|1082  |      gpc61            |gpc606_5_1065        |     7|
|1083  |      gpc62            |gpc606_5_1066        |     7|
|1084  |      gpc63            |gpc606_5_1067        |     7|
|1085  |      gpc64            |gpc606_5_1068        |     7|
|1086  |      gpc65            |gpc606_5_1069        |     7|
|1087  |      gpc66            |gpc606_5_1070        |     7|
|1088  |      gpc67            |gpc606_5_1071        |     7|
|1089  |      gpc68            |gpc606_5_1072        |     7|
|1090  |      gpc69            |gpc606_5_1073        |     7|
|1091  |      gpc7             |gpc2135_5_1074       |     7|
|1092  |      gpc70            |gpc606_5_1075        |     7|
|1093  |      gpc71            |gpc606_5_1076        |     7|
|1094  |      gpc72            |gpc606_5_1077        |     7|
|1095  |      gpc73            |gpc606_5_1078        |     7|
|1096  |      gpc74            |gpc606_5_1079        |     7|
|1097  |      gpc75            |gpc606_5_1080        |     7|
|1098  |      gpc76            |gpc606_5_1081        |     7|
|1099  |      gpc77            |gpc606_5_1082        |     7|
|1100  |      gpc78            |gpc606_5_1083        |     7|
|1101  |      gpc79            |gpc606_5_1084        |     7|
|1102  |      gpc8             |gpc2135_5_1085       |     7|
|1103  |      gpc80            |gpc606_5_1086        |     7|
|1104  |      gpc81            |gpc606_5_1087        |     7|
|1105  |      gpc82            |gpc606_5_1088        |     7|
|1106  |      gpc83            |gpc606_5_1089        |     7|
|1107  |      gpc84            |gpc606_5_1090        |     7|
|1108  |      gpc85            |gpc606_5_1091        |     7|
|1109  |      gpc86            |gpc606_5_1092        |     7|
|1110  |      gpc87            |gpc606_5_1093        |     7|
|1111  |      gpc88            |gpc606_5_1094        |     7|
|1112  |      gpc89            |gpc606_5_1095        |     7|
|1113  |      gpc9             |gpc2135_5_1096       |     7|
|1114  |      gpc90            |gpc606_5_1097        |     7|
|1115  |      gpc91            |gpc606_5_1098        |     7|
|1116  |      gpc92            |gpc606_5_1099        |     7|
|1117  |      gpc93            |gpc606_5_1100        |     7|
|1118  |      gpc94            |gpc606_5_1101        |     7|
|1119  |      gpc95            |gpc606_5_1102        |     7|
|1120  |      gpc96            |gpc606_5_1103        |     7|
|1121  |      gpc97            |gpc606_5_1104        |     7|
|1122  |      gpc98            |gpc606_5_1105        |     7|
|1123  |      gpc99            |gpc606_5_1106        |     7|
|1124  |    rowadder2_1inst    |rowadder2_1_25       |    57|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1911 ; free virtual = 8103
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.445 ; gain = 667.797 ; free physical = 1911 ; free virtual = 8103
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.453 ; gain = 667.797 ; free physical = 1911 ; free virtual = 8103
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2034.320 ; gain = 0.000 ; free physical = 2193 ; free virtual = 8385
INFO: [Netlist 29-17] Analyzing 2955 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.848 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8291
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1828 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1828 instances

Synth Design complete | Checksum: 1d18a2c
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2196.883 ; gain = 846.203 ; free physical = 2098 ; free virtual = 8291
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1556.776; main = 1341.782; forked = 335.243
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3013.715; main = 2196.852; forked = 992.266
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2220.859 ; gain = 0.000 ; free physical = 2097 ; free virtual = 8292
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:28:59 2024...
[Sat Aug 10 01:29:02 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3367 ; free virtual = 9542
[Sat Aug 10 01:29:02 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:29:02 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1700.281 ; gain = 0.000 ; free physical = 2523 ; free virtual = 8698
INFO: [Netlist 29-17] Analyzing 2955 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1797.875 ; gain = 4.000 ; free physical = 2428 ; free virtual = 8603
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1797.875 ; gain = 0.000 ; free physical = 2428 ; free virtual = 8603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1828 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1828 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1911.469 ; gain = 113.559 ; free physical = 2402 ; free virtual = 8577

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 956d85b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.320 ; gain = 502.852 ; free physical = 1979 ; free virtual = 8154

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 956d85b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.125 ; gain = 0.000 ; free physical = 1676 ; free virtual = 7851

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 956d85b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.125 ; gain = 0.000 ; free physical = 1676 ; free virtual = 7851
Phase 1 Initialization | Checksum: 956d85b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.125 ; gain = 0.000 ; free physical = 1676 ; free virtual = 7851

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 956d85b5

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2721.125 ; gain = 0.000 ; free physical = 1676 ; free virtual = 7851

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 956d85b5

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2721.125 ; gain = 0.000 ; free physical = 1673 ; free virtual = 7848
Phase 2 Timer Update And Timing Data Collection | Checksum: 956d85b5

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2721.125 ; gain = 0.000 ; free physical = 1673 ; free virtual = 7848

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f4f5a443

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2777.152 ; gain = 56.027 ; free physical = 1672 ; free virtual = 7847
Retarget | Checksum: f4f5a443
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 11 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16beafdb0

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2777.152 ; gain = 56.027 ; free physical = 1672 ; free virtual = 7847
Constant propagation | Checksum: 16beafdb0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 14 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 118e37458

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2777.152 ; gain = 56.027 ; free physical = 1671 ; free virtual = 7846
Sweep | Checksum: 118e37458
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 118e37458

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2809.168 ; gain = 88.043 ; free physical = 1671 ; free virtual = 7846
BUFG optimization | Checksum: 118e37458
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 118e37458

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2809.168 ; gain = 88.043 ; free physical = 1671 ; free virtual = 7846
Shift Register Optimization | Checksum: 118e37458
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 118e37458

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2809.168 ; gain = 88.043 ; free physical = 1671 ; free virtual = 7846
Post Processing Netlist | Checksum: 118e37458
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: f060c750

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2809.168 ; gain = 88.043 ; free physical = 1671 ; free virtual = 7846

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.168 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7846
Phase 9.2 Verifying Netlist Connectivity | Checksum: f060c750

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2809.168 ; gain = 88.043 ; free physical = 1671 ; free virtual = 7846
Phase 9 Finalization | Checksum: f060c750

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2809.168 ; gain = 88.043 ; free physical = 1671 ; free virtual = 7846
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              11  |                                              0  |
|  Constant propagation         |               0  |              14  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f060c750

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2809.168 ; gain = 88.043 ; free physical = 1671 ; free virtual = 7846
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.168 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7846

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f060c750

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.168 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7846

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f060c750

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.168 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7846

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.168 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7846
Ending Netlist Obfuscation Task | Checksum: f060c750

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.168 ; gain = 0.000 ; free physical = 1671 ; free virtual = 7846
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.168 ; gain = 1011.258 ; free physical = 1671 ; free virtual = 7846
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1641 ; free virtual = 7818
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7812
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b56db0db

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7812
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7812

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff1bc539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1624 ; free virtual = 7801

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 134161728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1620 ; free virtual = 7797

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 134161728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1620 ; free virtual = 7797
Phase 1 Placer Initialization | Checksum: 134161728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7797

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 134161728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1618 ; free virtual = 7796

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 134161728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1618 ; free virtual = 7796

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 134161728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2841.184 ; gain = 0.000 ; free physical = 1618 ; free virtual = 7796

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 13581ecc8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.180 ; gain = 1.996 ; free physical = 1555 ; free virtual = 7732
Phase 2 Global Placement | Checksum: 13581ecc8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.180 ; gain = 1.996 ; free physical = 1555 ; free virtual = 7732

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13581ecc8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.180 ; gain = 1.996 ; free physical = 1554 ; free virtual = 7732

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16145c26c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.180 ; gain = 1.996 ; free physical = 1554 ; free virtual = 7732

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1da9e3dc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.180 ; gain = 1.996 ; free physical = 1554 ; free virtual = 7732

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1da9e3dc3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.180 ; gain = 1.996 ; free physical = 1554 ; free virtual = 7732

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725
Phase 3 Detail Placement | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725
Phase 4.3 Placer Reporting | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1548 ; free virtual = 7725

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a5486155

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725
Ending Placer Task | Checksum: 17d825b0a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2850.207 ; gain = 9.023 ; free physical = 1548 ; free virtual = 7725
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7728
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7728
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1548 ; free virtual = 7727
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1536 ; free virtual = 7726
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1536 ; free virtual = 7726
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1535 ; free virtual = 7726
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1535 ; free virtual = 7726
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1534 ; free virtual = 7726
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2850.207 ; gain = 0.000 ; free physical = 1534 ; free virtual = 7726
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2871.195 ; gain = 1.000 ; free physical = 1545 ; free virtual = 7726
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2932.898 ; gain = 11.875 ; free physical = 1540 ; free virtual = 7722
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2932.898 ; gain = 8.906 ; free physical = 1516 ; free virtual = 7710
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.898 ; gain = 0.000 ; free physical = 1516 ; free virtual = 7710
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.898 ; gain = 0.000 ; free physical = 1515 ; free virtual = 7709
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.898 ; gain = 0.000 ; free physical = 1515 ; free virtual = 7710
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.898 ; gain = 0.000 ; free physical = 1514 ; free virtual = 7709
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2932.898 ; gain = 8.906 ; free physical = 1514 ; free virtual = 7709
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c814aa2f ConstDB: 0 ShapeSum: b56db0db RouteDB: 0
Post Restoration Checksum: NetGraph: 690e64cb | NumContArr: f6fd18be | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e55d72c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3055.320 ; gain = 59.656 ; free physical = 1390 ; free virtual = 7575

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e55d72c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3087.320 ; gain = 91.656 ; free physical = 1358 ; free virtual = 7542

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e55d72c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3087.320 ; gain = 91.656 ; free physical = 1358 ; free virtual = 7542
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13407
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13407
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 279469277

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1317 ; free virtual = 7501

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 279469277

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1317 ; free virtual = 7501

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2c0754650

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504
Phase 3 Initial Routing | Checksum: 2c0754650

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 263bd497a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504
Phase 4 Rip-up And Reroute | Checksum: 263bd497a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 263bd497a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 263bd497a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504
Phase 6 Post Hold Fix | Checksum: 263bd497a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.78352 %
  Global Horizontal Routing Utilization  = 2.36871 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 263bd497a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 263bd497a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7504

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2767707b6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7503
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1dd1f1f4e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7503
Ending Routing Task | Checksum: 1dd1f1f4e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3127.461 ; gain = 131.797 ; free physical = 1319 ; free virtual = 7503

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3127.461 ; gain = 194.562 ; free physical = 1319 ; free virtual = 7503
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.059 ; gain = 0.000 ; free physical = 1270 ; free virtual = 7462
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3240.059 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7467
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.059 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7467
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3240.059 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7467
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3240.059 ; gain = 0.000 ; free physical = 1260 ; free virtual = 7467
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3240.059 ; gain = 0.000 ; free physical = 1260 ; free virtual = 7467
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3240.059 ; gain = 0.000 ; free physical = 1260 ; free virtual = 7467
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:29:43 2024...
[Sat Aug 10 01:29:49 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:47 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3342 ; free virtual = 9537
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3342 ; free virtual = 9537
INFO: [Netlist 29-17] Analyzing 2954 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3342 ; free virtual = 9537
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
Read PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
Read Physdb Files: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
Restored from archive | CPU: 0.370000 secs | Memory: 17.140320 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3341 ; free virtual = 9536
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1827 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1827 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_256_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:29:54 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:29:54 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2659499
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.605 ; gain = 410.598 ; free physical = 2195 ; free virtual = 8373
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_256_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:473]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:827]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc2223_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:28589]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:827]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_72' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:28656]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_72' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:28656]
WARNING: [Synth 8-689] width (72) of port connection 'dst0' does not match port width (73) of module 'rowadder2_1_72' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:824]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_256_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:473]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1944.113 ; gain = 591.105 ; free physical = 1989 ; free virtual = 8169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.113 ; gain = 591.105 ; free physical = 1989 ; free virtual = 8169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1952.117 ; gain = 599.109 ; free physical = 1989 ; free virtual = 8169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1963.094 ; gain = 610.086 ; free physical = 1979 ; free virtual = 8163
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2053.898 ; gain = 700.891 ; free physical = 1872 ; free virtual = 8066
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2065.773 ; gain = 712.766 ; free physical = 1868 ; free virtual = 8063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  2392|
|3     |LUT1   |    70|
|4     |LUT2   |   494|
|5     |LUT4   |  3352|
|6     |LUT5   |  7262|
|7     |LUT6   |  3943|
|8     |FDRE   | 16384|
|9     |IBUF   |    65|
|10    |OBUF   |    72|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 34035|
|2     |  compressor2_1_256_64 |compressor2_1_256_64 | 17513|
|3     |    compressor_inst    |compressor           | 17351|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc1163_5            |     6|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc1000          |gpc606_5_1           |     7|
|9     |      gpc1001          |gpc606_5_2           |     7|
|10    |      gpc1002          |gpc606_5_3           |     7|
|11    |      gpc1003          |gpc606_5_4           |     7|
|12    |      gpc1004          |gpc606_5_5           |     7|
|13    |      gpc1005          |gpc615_5             |     8|
|14    |      gpc1006          |gpc615_5_6           |     8|
|15    |      gpc1007          |gpc615_5_7           |     8|
|16    |      gpc1008          |gpc606_5_8           |     7|
|17    |      gpc1009          |gpc606_5_9           |     7|
|18    |      gpc101           |gpc606_5_10          |     7|
|19    |      gpc1010          |gpc606_5_11          |     7|
|20    |      gpc1011          |gpc606_5_12          |     7|
|21    |      gpc1012          |gpc606_5_13          |     7|
|22    |      gpc1013          |gpc606_5_14          |     7|
|23    |      gpc1014          |gpc606_5_15          |     7|
|24    |      gpc1015          |gpc606_5_16          |     7|
|25    |      gpc1016          |gpc606_5_17          |     7|
|26    |      gpc1017          |gpc606_5_18          |     7|
|27    |      gpc1018          |gpc606_5_19          |     7|
|28    |      gpc1019          |gpc606_5_20          |     7|
|29    |      gpc102           |gpc606_5_21          |     7|
|30    |      gpc1020          |gpc606_5_22          |     7|
|31    |      gpc1021          |gpc606_5_23          |     7|
|32    |      gpc1022          |gpc615_5_24          |     8|
|33    |      gpc1023          |gpc606_5_25          |     7|
|34    |      gpc1024          |gpc606_5_26          |     7|
|35    |      gpc1025          |gpc606_5_27          |     7|
|36    |      gpc1026          |gpc606_5_28          |     7|
|37    |      gpc1027          |gpc606_5_29          |     7|
|38    |      gpc1028          |gpc606_5_30          |     7|
|39    |      gpc1029          |gpc606_5_31          |     7|
|40    |      gpc103           |gpc606_5_32          |     7|
|41    |      gpc1030          |gpc606_5_33          |     7|
|42    |      gpc1031          |gpc606_5_34          |     7|
|43    |      gpc1032          |gpc606_5_35          |     7|
|44    |      gpc1033          |gpc606_5_36          |     7|
|45    |      gpc1034          |gpc606_5_37          |     7|
|46    |      gpc1035          |gpc606_5_38          |     7|
|47    |      gpc1036          |gpc606_5_39          |     7|
|48    |      gpc1037          |gpc606_5_40          |     7|
|49    |      gpc1038          |gpc606_5_41          |     7|
|50    |      gpc1039          |gpc606_5_42          |     7|
|51    |      gpc104           |gpc606_5_43          |     7|
|52    |      gpc1040          |gpc606_5_44          |     7|
|53    |      gpc1041          |gpc606_5_45          |     7|
|54    |      gpc1042          |gpc606_5_46          |     7|
|55    |      gpc1043          |gpc606_5_47          |     7|
|56    |      gpc1044          |gpc606_5_48          |     7|
|57    |      gpc1045          |gpc606_5_49          |     7|
|58    |      gpc1046          |gpc606_5_50          |     7|
|59    |      gpc1047          |gpc606_5_51          |     7|
|60    |      gpc1048          |gpc606_5_52          |     7|
|61    |      gpc1049          |gpc606_5_53          |     7|
|62    |      gpc105           |gpc606_5_54          |     7|
|63    |      gpc1050          |gpc606_5_55          |     7|
|64    |      gpc1051          |gpc606_5_56          |     7|
|65    |      gpc1052          |gpc606_5_57          |     7|
|66    |      gpc1053          |gpc606_5_58          |     7|
|67    |      gpc1054          |gpc606_5_59          |     7|
|68    |      gpc1055          |gpc606_5_60          |     7|
|69    |      gpc1056          |gpc606_5_61          |     7|
|70    |      gpc1057          |gpc606_5_62          |     7|
|71    |      gpc1058          |gpc606_5_63          |     7|
|72    |      gpc1059          |gpc606_5_64          |     7|
|73    |      gpc106           |gpc606_5_65          |     7|
|74    |      gpc1060          |gpc606_5_66          |     7|
|75    |      gpc1061          |gpc606_5_67          |     7|
|76    |      gpc1062          |gpc606_5_68          |     7|
|77    |      gpc1063          |gpc606_5_69          |     7|
|78    |      gpc1064          |gpc615_5_70          |     8|
|79    |      gpc1065          |gpc615_5_71          |     8|
|80    |      gpc1066          |gpc615_5_72          |     8|
|81    |      gpc1067          |gpc615_5_73          |     8|
|82    |      gpc1068          |gpc615_5_74          |     8|
|83    |      gpc1069          |gpc615_5_75          |     8|
|84    |      gpc107           |gpc606_5_76          |     7|
|85    |      gpc1070          |gpc615_5_77          |     8|
|86    |      gpc1071          |gpc615_5_78          |     8|
|87    |      gpc1072          |gpc615_5_79          |     8|
|88    |      gpc1073          |gpc615_5_80          |     8|
|89    |      gpc1074          |gpc615_5_81          |     8|
|90    |      gpc1075          |gpc615_5_82          |     8|
|91    |      gpc1076          |gpc615_5_83          |     8|
|92    |      gpc1077          |gpc615_5_84          |     8|
|93    |      gpc1078          |gpc615_5_85          |     8|
|94    |      gpc1079          |gpc615_5_86          |     8|
|95    |      gpc108           |gpc606_5_87          |     7|
|96    |      gpc1080          |gpc606_5_88          |     7|
|97    |      gpc1081          |gpc606_5_89          |     7|
|98    |      gpc1082          |gpc606_5_90          |     7|
|99    |      gpc1083          |gpc606_5_91          |     7|
|100   |      gpc1084          |gpc606_5_92          |     7|
|101   |      gpc1085          |gpc606_5_93          |     7|
|102   |      gpc1086          |gpc606_5_94          |     7|
|103   |      gpc1087          |gpc606_5_95          |     7|
|104   |      gpc1088          |gpc606_5_96          |     7|
|105   |      gpc1089          |gpc606_5_97          |     7|
|106   |      gpc109           |gpc606_5_98          |     7|
|107   |      gpc1090          |gpc615_5_99          |     8|
|108   |      gpc1091          |gpc615_5_100         |     8|
|109   |      gpc1092          |gpc606_5_101         |     7|
|110   |      gpc1093          |gpc606_5_102         |     7|
|111   |      gpc1094          |gpc606_5_103         |     7|
|112   |      gpc1095          |gpc606_5_104         |     7|
|113   |      gpc1096          |gpc606_5_105         |     7|
|114   |      gpc1097          |gpc606_5_106         |     7|
|115   |      gpc1098          |gpc606_5_107         |     7|
|116   |      gpc1099          |gpc606_5_108         |     7|
|117   |      gpc11            |gpc1163_5_109        |     6|
|118   |      gpc110           |gpc606_5_110         |     7|
|119   |      gpc1100          |gpc606_5_111         |     7|
|120   |      gpc1101          |gpc606_5_112         |     7|
|121   |      gpc1102          |gpc606_5_113         |     7|
|122   |      gpc1103          |gpc606_5_114         |     7|
|123   |      gpc1104          |gpc606_5_115         |     7|
|124   |      gpc1105          |gpc606_5_116         |     7|
|125   |      gpc1106          |gpc606_5_117         |     7|
|126   |      gpc1107          |gpc606_5_118         |     7|
|127   |      gpc1108          |gpc606_5_119         |     7|
|128   |      gpc1109          |gpc606_5_120         |     7|
|129   |      gpc111           |gpc606_5_121         |     7|
|130   |      gpc1110          |gpc606_5_122         |     7|
|131   |      gpc1111          |gpc606_5_123         |     7|
|132   |      gpc1112          |gpc606_5_124         |     7|
|133   |      gpc1113          |gpc606_5_125         |     7|
|134   |      gpc1114          |gpc606_5_126         |     7|
|135   |      gpc1115          |gpc606_5_127         |     7|
|136   |      gpc1116          |gpc606_5_128         |     7|
|137   |      gpc1117          |gpc606_5_129         |     7|
|138   |      gpc1118          |gpc606_5_130         |     7|
|139   |      gpc1119          |gpc606_5_131         |     7|
|140   |      gpc112           |gpc606_5_132         |     7|
|141   |      gpc1120          |gpc606_5_133         |     7|
|142   |      gpc1121          |gpc606_5_134         |     7|
|143   |      gpc1122          |gpc606_5_135         |     7|
|144   |      gpc1123          |gpc606_5_136         |     7|
|145   |      gpc1124          |gpc606_5_137         |     7|
|146   |      gpc1125          |gpc606_5_138         |     7|
|147   |      gpc1126          |gpc606_5_139         |     7|
|148   |      gpc1127          |gpc606_5_140         |     7|
|149   |      gpc1128          |gpc606_5_141         |     7|
|150   |      gpc1129          |gpc606_5_142         |     7|
|151   |      gpc113           |gpc606_5_143         |     7|
|152   |      gpc1130          |gpc606_5_144         |     7|
|153   |      gpc1131          |gpc606_5_145         |     7|
|154   |      gpc1132          |gpc606_5_146         |     7|
|155   |      gpc1133          |gpc606_5_147         |     7|
|156   |      gpc1134          |gpc606_5_148         |     7|
|157   |      gpc1135          |gpc606_5_149         |     7|
|158   |      gpc1136          |gpc606_5_150         |     7|
|159   |      gpc1137          |gpc606_5_151         |     7|
|160   |      gpc1138          |gpc606_5_152         |     7|
|161   |      gpc1139          |gpc606_5_153         |     7|
|162   |      gpc114           |gpc606_5_154         |     7|
|163   |      gpc1140          |gpc606_5_155         |     7|
|164   |      gpc1141          |gpc606_5_156         |     7|
|165   |      gpc1142          |gpc606_5_157         |     7|
|166   |      gpc1143          |gpc606_5_158         |     7|
|167   |      gpc1144          |gpc606_5_159         |     7|
|168   |      gpc1145          |gpc606_5_160         |     7|
|169   |      gpc1146          |gpc606_5_161         |     7|
|170   |      gpc1147          |gpc615_5_162         |     8|
|171   |      gpc1148          |gpc615_5_163         |     8|
|172   |      gpc1149          |gpc615_5_164         |     8|
|173   |      gpc115           |gpc606_5_165         |     7|
|174   |      gpc1150          |gpc615_5_166         |     8|
|175   |      gpc1151          |gpc615_5_167         |     8|
|176   |      gpc1152          |gpc606_5_168         |     7|
|177   |      gpc1153          |gpc606_5_169         |     7|
|178   |      gpc1154          |gpc606_5_170         |     7|
|179   |      gpc1155          |gpc606_5_171         |     7|
|180   |      gpc1156          |gpc606_5_172         |     7|
|181   |      gpc1157          |gpc606_5_173         |     7|
|182   |      gpc1158          |gpc606_5_174         |     7|
|183   |      gpc1159          |gpc606_5_175         |     7|
|184   |      gpc116           |gpc606_5_176         |     7|
|185   |      gpc1160          |gpc606_5_177         |     7|
|186   |      gpc1161          |gpc606_5_178         |     7|
|187   |      gpc1162          |gpc606_5_179         |     7|
|188   |      gpc1163          |gpc615_5_180         |     8|
|189   |      gpc1164          |gpc615_5_181         |     8|
|190   |      gpc1165          |gpc1406_5            |     8|
|191   |      gpc1166          |gpc606_5_182         |     7|
|192   |      gpc1167          |gpc606_5_183         |     7|
|193   |      gpc1168          |gpc606_5_184         |     7|
|194   |      gpc1169          |gpc606_5_185         |     7|
|195   |      gpc117           |gpc606_5_186         |     7|
|196   |      gpc1170          |gpc606_5_187         |     7|
|197   |      gpc1171          |gpc606_5_188         |     7|
|198   |      gpc1172          |gpc606_5_189         |     7|
|199   |      gpc1173          |gpc606_5_190         |     7|
|200   |      gpc1174          |gpc606_5_191         |     7|
|201   |      gpc1175          |gpc606_5_192         |     7|
|202   |      gpc1176          |gpc606_5_193         |     7|
|203   |      gpc1177          |gpc606_5_194         |     7|
|204   |      gpc1178          |gpc606_5_195         |     7|
|205   |      gpc1179          |gpc606_5_196         |     7|
|206   |      gpc118           |gpc606_5_197         |     7|
|207   |      gpc1180          |gpc606_5_198         |     7|
|208   |      gpc1181          |gpc606_5_199         |     7|
|209   |      gpc1182          |gpc606_5_200         |     7|
|210   |      gpc1183          |gpc606_5_201         |     7|
|211   |      gpc1184          |gpc606_5_202         |     7|
|212   |      gpc1185          |gpc606_5_203         |     7|
|213   |      gpc1186          |gpc606_5_204         |     7|
|214   |      gpc1187          |gpc606_5_205         |     7|
|215   |      gpc1188          |gpc606_5_206         |     7|
|216   |      gpc1189          |gpc606_5_207         |     7|
|217   |      gpc119           |gpc606_5_208         |     7|
|218   |      gpc1190          |gpc606_5_209         |     7|
|219   |      gpc1191          |gpc606_5_210         |     7|
|220   |      gpc1192          |gpc606_5_211         |     7|
|221   |      gpc1193          |gpc606_5_212         |     7|
|222   |      gpc1194          |gpc606_5_213         |     7|
|223   |      gpc1195          |gpc606_5_214         |     7|
|224   |      gpc1196          |gpc606_5_215         |     7|
|225   |      gpc1197          |gpc606_5_216         |     7|
|226   |      gpc1198          |gpc606_5_217         |     7|
|227   |      gpc1199          |gpc606_5_218         |     7|
|228   |      gpc12            |gpc1163_5_219        |     6|
|229   |      gpc120           |gpc606_5_220         |     7|
|230   |      gpc1200          |gpc606_5_221         |     7|
|231   |      gpc1201          |gpc606_5_222         |     7|
|232   |      gpc1202          |gpc606_5_223         |     7|
|233   |      gpc1203          |gpc606_5_224         |     7|
|234   |      gpc1204          |gpc606_5_225         |     7|
|235   |      gpc1205          |gpc606_5_226         |     7|
|236   |      gpc1206          |gpc606_5_227         |     7|
|237   |      gpc1207          |gpc606_5_228         |     7|
|238   |      gpc1208          |gpc606_5_229         |     7|
|239   |      gpc1209          |gpc606_5_230         |     7|
|240   |      gpc121           |gpc606_5_231         |     7|
|241   |      gpc1210          |gpc606_5_232         |     7|
|242   |      gpc1211          |gpc606_5_233         |     7|
|243   |      gpc1212          |gpc606_5_234         |     7|
|244   |      gpc1213          |gpc606_5_235         |     7|
|245   |      gpc1214          |gpc606_5_236         |     7|
|246   |      gpc1215          |gpc606_5_237         |     7|
|247   |      gpc1216          |gpc606_5_238         |     7|
|248   |      gpc1217          |gpc606_5_239         |     7|
|249   |      gpc1218          |gpc606_5_240         |     7|
|250   |      gpc1219          |gpc606_5_241         |     7|
|251   |      gpc122           |gpc606_5_242         |     7|
|252   |      gpc1220          |gpc606_5_243         |     7|
|253   |      gpc1221          |gpc606_5_244         |     7|
|254   |      gpc1222          |gpc606_5_245         |     7|
|255   |      gpc1223          |gpc606_5_246         |     7|
|256   |      gpc1224          |gpc606_5_247         |     7|
|257   |      gpc1225          |gpc606_5_248         |     7|
|258   |      gpc1226          |gpc606_5_249         |     7|
|259   |      gpc1227          |gpc606_5_250         |     7|
|260   |      gpc1228          |gpc606_5_251         |     7|
|261   |      gpc1229          |gpc606_5_252         |     7|
|262   |      gpc123           |gpc606_5_253         |     7|
|263   |      gpc124           |gpc606_5_254         |     7|
|264   |      gpc125           |gpc606_5_255         |     7|
|265   |      gpc126           |gpc606_5_256         |     7|
|266   |      gpc127           |gpc606_5_257         |     7|
|267   |      gpc128           |gpc606_5_258         |     7|
|268   |      gpc129           |gpc606_5_259         |     7|
|269   |      gpc13            |gpc1163_5_260        |     6|
|270   |      gpc130           |gpc606_5_261         |     7|
|271   |      gpc131           |gpc606_5_262         |     7|
|272   |      gpc132           |gpc606_5_263         |     7|
|273   |      gpc133           |gpc606_5_264         |     7|
|274   |      gpc134           |gpc606_5_265         |     7|
|275   |      gpc135           |gpc606_5_266         |     7|
|276   |      gpc136           |gpc606_5_267         |     7|
|277   |      gpc137           |gpc606_5_268         |     7|
|278   |      gpc138           |gpc606_5_269         |     7|
|279   |      gpc139           |gpc606_5_270         |     7|
|280   |      gpc14            |gpc1163_5_271        |     6|
|281   |      gpc140           |gpc606_5_272         |     7|
|282   |      gpc141           |gpc606_5_273         |     7|
|283   |      gpc142           |gpc606_5_274         |     7|
|284   |      gpc143           |gpc1415_5            |     9|
|285   |      gpc144           |gpc606_5_275         |     7|
|286   |      gpc145           |gpc606_5_276         |     7|
|287   |      gpc146           |gpc606_5_277         |     7|
|288   |      gpc147           |gpc606_5_278         |     7|
|289   |      gpc148           |gpc606_5_279         |     7|
|290   |      gpc149           |gpc606_5_280         |     7|
|291   |      gpc15            |gpc1163_5_281        |     6|
|292   |      gpc150           |gpc606_5_282         |     7|
|293   |      gpc151           |gpc606_5_283         |     7|
|294   |      gpc152           |gpc606_5_284         |     7|
|295   |      gpc153           |gpc606_5_285         |     7|
|296   |      gpc154           |gpc615_5_286         |     8|
|297   |      gpc155           |gpc615_5_287         |     8|
|298   |      gpc156           |gpc615_5_288         |     8|
|299   |      gpc157           |gpc606_5_289         |     7|
|300   |      gpc158           |gpc606_5_290         |     7|
|301   |      gpc159           |gpc606_5_291         |     7|
|302   |      gpc16            |gpc1163_5_292        |     6|
|303   |      gpc160           |gpc606_5_293         |     7|
|304   |      gpc161           |gpc606_5_294         |     7|
|305   |      gpc162           |gpc606_5_295         |     7|
|306   |      gpc163           |gpc606_5_296         |     7|
|307   |      gpc164           |gpc606_5_297         |     7|
|308   |      gpc165           |gpc606_5_298         |     7|
|309   |      gpc166           |gpc606_5_299         |     7|
|310   |      gpc167           |gpc606_5_300         |     7|
|311   |      gpc168           |gpc615_5_301         |     8|
|312   |      gpc169           |gpc615_5_302         |     8|
|313   |      gpc17            |gpc1163_5_303        |     6|
|314   |      gpc170           |gpc615_5_304         |     8|
|315   |      gpc171           |gpc615_5_305         |     8|
|316   |      gpc172           |gpc615_5_306         |     8|
|317   |      gpc173           |gpc615_5_307         |     8|
|318   |      gpc174           |gpc615_5_308         |     8|
|319   |      gpc175           |gpc615_5_309         |     8|
|320   |      gpc176           |gpc615_5_310         |     8|
|321   |      gpc177           |gpc615_5_311         |     8|
|322   |      gpc178           |gpc615_5_312         |     8|
|323   |      gpc179           |gpc606_5_313         |     7|
|324   |      gpc18            |gpc1163_5_314        |     6|
|325   |      gpc180           |gpc606_5_315         |     7|
|326   |      gpc181           |gpc606_5_316         |     7|
|327   |      gpc182           |gpc606_5_317         |     7|
|328   |      gpc183           |gpc606_5_318         |     7|
|329   |      gpc184           |gpc606_5_319         |     7|
|330   |      gpc185           |gpc606_5_320         |     7|
|331   |      gpc186           |gpc606_5_321         |     7|
|332   |      gpc187           |gpc606_5_322         |     7|
|333   |      gpc188           |gpc606_5_323         |     7|
|334   |      gpc189           |gpc615_5_324         |     8|
|335   |      gpc19            |gpc1163_5_325        |     6|
|336   |      gpc190           |gpc615_5_326         |     8|
|337   |      gpc191           |gpc615_5_327         |     8|
|338   |      gpc192           |gpc615_5_328         |     8|
|339   |      gpc193           |gpc615_5_329         |     8|
|340   |      gpc194           |gpc615_5_330         |     8|
|341   |      gpc195           |gpc615_5_331         |     8|
|342   |      gpc196           |gpc615_5_332         |     8|
|343   |      gpc197           |gpc615_5_333         |     8|
|344   |      gpc198           |gpc615_5_334         |     8|
|345   |      gpc199           |gpc615_5_335         |     8|
|346   |      gpc2             |gpc2135_5_336        |     7|
|347   |      gpc20            |gpc1163_5_337        |     6|
|348   |      gpc200           |gpc615_5_338         |     8|
|349   |      gpc201           |gpc615_5_339         |     8|
|350   |      gpc202           |gpc615_5_340         |     8|
|351   |      gpc203           |gpc615_5_341         |     8|
|352   |      gpc204           |gpc615_5_342         |     8|
|353   |      gpc205           |gpc606_5_343         |     7|
|354   |      gpc206           |gpc606_5_344         |     7|
|355   |      gpc207           |gpc606_5_345         |     7|
|356   |      gpc208           |gpc606_5_346         |     7|
|357   |      gpc209           |gpc606_5_347         |     7|
|358   |      gpc21            |gpc1163_5_348        |     6|
|359   |      gpc210           |gpc606_5_349         |     7|
|360   |      gpc211           |gpc615_5_350         |     8|
|361   |      gpc212           |gpc615_5_351         |     8|
|362   |      gpc213           |gpc615_5_352         |     8|
|363   |      gpc214           |gpc615_5_353         |     8|
|364   |      gpc215           |gpc615_5_354         |     8|
|365   |      gpc216           |gpc615_5_355         |     8|
|366   |      gpc217           |gpc615_5_356         |     8|
|367   |      gpc218           |gpc615_5_357         |     8|
|368   |      gpc219           |gpc615_5_358         |     8|
|369   |      gpc22            |gpc1163_5_359        |     6|
|370   |      gpc220           |gpc615_5_360         |     8|
|371   |      gpc221           |gpc615_5_361         |     8|
|372   |      gpc222           |gpc615_5_362         |     8|
|373   |      gpc223           |gpc615_5_363         |     8|
|374   |      gpc224           |gpc606_5_364         |     7|
|375   |      gpc225           |gpc606_5_365         |     7|
|376   |      gpc226           |gpc606_5_366         |     7|
|377   |      gpc227           |gpc606_5_367         |     7|
|378   |      gpc228           |gpc606_5_368         |     7|
|379   |      gpc229           |gpc606_5_369         |     7|
|380   |      gpc23            |gpc1163_5_370        |     6|
|381   |      gpc230           |gpc606_5_371         |     7|
|382   |      gpc231           |gpc606_5_372         |     7|
|383   |      gpc232           |gpc606_5_373         |     7|
|384   |      gpc233           |gpc606_5_374         |     7|
|385   |      gpc234           |gpc606_5_375         |     7|
|386   |      gpc235           |gpc606_5_376         |     7|
|387   |      gpc236           |gpc606_5_377         |     7|
|388   |      gpc237           |gpc606_5_378         |     7|
|389   |      gpc238           |gpc606_5_379         |     7|
|390   |      gpc239           |gpc606_5_380         |     7|
|391   |      gpc24            |gpc1163_5_381        |     6|
|392   |      gpc240           |gpc606_5_382         |     7|
|393   |      gpc241           |gpc606_5_383         |     7|
|394   |      gpc242           |gpc606_5_384         |     7|
|395   |      gpc243           |gpc606_5_385         |     7|
|396   |      gpc244           |gpc606_5_386         |     7|
|397   |      gpc245           |gpc606_5_387         |     7|
|398   |      gpc246           |gpc606_5_388         |     7|
|399   |      gpc247           |gpc606_5_389         |     7|
|400   |      gpc248           |gpc606_5_390         |     7|
|401   |      gpc249           |gpc606_5_391         |     7|
|402   |      gpc25            |gpc1163_5_392        |     6|
|403   |      gpc250           |gpc615_5_393         |     8|
|404   |      gpc251           |gpc615_5_394         |     8|
|405   |      gpc252           |gpc615_5_395         |     8|
|406   |      gpc253           |gpc615_5_396         |     8|
|407   |      gpc254           |gpc615_5_397         |     8|
|408   |      gpc255           |gpc615_5_398         |     8|
|409   |      gpc256           |gpc615_5_399         |     8|
|410   |      gpc257           |gpc615_5_400         |     8|
|411   |      gpc258           |gpc615_5_401         |     8|
|412   |      gpc259           |gpc615_5_402         |     8|
|413   |      gpc26            |gpc1163_5_403        |     6|
|414   |      gpc260           |gpc615_5_404         |     8|
|415   |      gpc261           |gpc615_5_405         |     8|
|416   |      gpc262           |gpc615_5_406         |     8|
|417   |      gpc263           |gpc615_5_407         |     8|
|418   |      gpc264           |gpc615_5_408         |     8|
|419   |      gpc265           |gpc615_5_409         |     8|
|420   |      gpc266           |gpc615_5_410         |     8|
|421   |      gpc267           |gpc615_5_411         |     8|
|422   |      gpc268           |gpc615_5_412         |     8|
|423   |      gpc269           |gpc615_5_413         |     8|
|424   |      gpc27            |gpc1163_5_414        |     6|
|425   |      gpc270           |gpc615_5_415         |     8|
|426   |      gpc271           |gpc615_5_416         |     8|
|427   |      gpc272           |gpc615_5_417         |     8|
|428   |      gpc273           |gpc615_5_418         |     8|
|429   |      gpc274           |gpc615_5_419         |     8|
|430   |      gpc275           |gpc615_5_420         |     8|
|431   |      gpc276           |gpc606_5_421         |     7|
|432   |      gpc277           |gpc606_5_422         |     7|
|433   |      gpc278           |gpc606_5_423         |     7|
|434   |      gpc279           |gpc606_5_424         |     7|
|435   |      gpc28            |gpc1163_5_425        |     6|
|436   |      gpc280           |gpc606_5_426         |     7|
|437   |      gpc281           |gpc606_5_427         |     7|
|438   |      gpc282           |gpc606_5_428         |     7|
|439   |      gpc283           |gpc606_5_429         |     7|
|440   |      gpc284           |gpc606_5_430         |     7|
|441   |      gpc285           |gpc606_5_431         |     7|
|442   |      gpc286           |gpc606_5_432         |     7|
|443   |      gpc287           |gpc606_5_433         |     7|
|444   |      gpc288           |gpc606_5_434         |     7|
|445   |      gpc289           |gpc606_5_435         |     7|
|446   |      gpc29            |gpc1163_5_436        |     6|
|447   |      gpc290           |gpc606_5_437         |     7|
|448   |      gpc2905          |gpc2135_5_438        |     7|
|449   |      gpc2906          |gpc2135_5_439        |     7|
|450   |      gpc2907          |gpc2135_5_440        |     7|
|451   |      gpc2908          |gpc2135_5_441        |     7|
|452   |      gpc2909          |gpc606_5_442         |     7|
|453   |      gpc291           |gpc606_5_443         |     7|
|454   |      gpc2910          |gpc606_5_444         |     7|
|455   |      gpc2911          |gpc606_5_445         |     7|
|456   |      gpc2912          |gpc606_5_446         |     7|
|457   |      gpc2913          |gpc606_5_447         |     7|
|458   |      gpc2914          |gpc606_5_448         |     7|
|459   |      gpc2915          |gpc606_5_449         |     7|
|460   |      gpc2916          |gpc606_5_450         |     7|
|461   |      gpc2917          |gpc606_5_451         |     7|
|462   |      gpc2918          |gpc606_5_452         |     7|
|463   |      gpc2919          |gpc606_5_453         |     7|
|464   |      gpc292           |gpc606_5_454         |     7|
|465   |      gpc2920          |gpc606_5_455         |     7|
|466   |      gpc2921          |gpc606_5_456         |     7|
|467   |      gpc2922          |gpc606_5_457         |     7|
|468   |      gpc2923          |gpc606_5_458         |     7|
|469   |      gpc2924          |gpc606_5_459         |     7|
|470   |      gpc2925          |gpc615_5_460         |     8|
|471   |      gpc2926          |gpc615_5_461         |     8|
|472   |      gpc2927          |gpc615_5_462         |     8|
|473   |      gpc2928          |gpc615_5_463         |     8|
|474   |      gpc2929          |gpc615_5_464         |     8|
|475   |      gpc293           |gpc606_5_465         |     7|
|476   |      gpc2930          |gpc615_5_466         |     8|
|477   |      gpc2931          |gpc615_5_467         |     8|
|478   |      gpc2932          |gpc615_5_468         |     8|
|479   |      gpc2933          |gpc615_5_469         |     8|
|480   |      gpc2934          |gpc615_5_470         |     8|
|481   |      gpc2935          |gpc615_5_471         |     8|
|482   |      gpc2936          |gpc615_5_472         |     8|
|483   |      gpc2937          |gpc615_5_473         |     8|
|484   |      gpc2938          |gpc615_5_474         |     8|
|485   |      gpc2939          |gpc615_5_475         |     8|
|486   |      gpc294           |gpc606_5_476         |     7|
|487   |      gpc2940          |gpc615_5_477         |     8|
|488   |      gpc2941          |gpc615_5_478         |     8|
|489   |      gpc2942          |gpc615_5_479         |     8|
|490   |      gpc2943          |gpc615_5_480         |     8|
|491   |      gpc2944          |gpc606_5_481         |     7|
|492   |      gpc2945          |gpc606_5_482         |     7|
|493   |      gpc2946          |gpc606_5_483         |     7|
|494   |      gpc2947          |gpc606_5_484         |     7|
|495   |      gpc2948          |gpc606_5_485         |     7|
|496   |      gpc2949          |gpc606_5_486         |     7|
|497   |      gpc295           |gpc606_5_487         |     7|
|498   |      gpc2950          |gpc606_5_488         |     7|
|499   |      gpc2951          |gpc606_5_489         |     7|
|500   |      gpc2952          |gpc606_5_490         |     7|
|501   |      gpc2953          |gpc606_5_491         |     7|
|502   |      gpc2954          |gpc606_5_492         |     7|
|503   |      gpc2955          |gpc606_5_493         |     7|
|504   |      gpc2956          |gpc606_5_494         |     7|
|505   |      gpc2957          |gpc606_5_495         |     7|
|506   |      gpc2958          |gpc606_5_496         |     7|
|507   |      gpc2959          |gpc606_5_497         |     7|
|508   |      gpc296           |gpc606_5_498         |     7|
|509   |      gpc2960          |gpc606_5_499         |     7|
|510   |      gpc2961          |gpc606_5_500         |     7|
|511   |      gpc2962          |gpc606_5_501         |     7|
|512   |      gpc2963          |gpc606_5_502         |     7|
|513   |      gpc2964          |gpc615_5_503         |     8|
|514   |      gpc2965          |gpc615_5_504         |     8|
|515   |      gpc2966          |gpc615_5_505         |     8|
|516   |      gpc2967          |gpc615_5_506         |     8|
|517   |      gpc2968          |gpc615_5_507         |     8|
|518   |      gpc2969          |gpc615_5_508         |     8|
|519   |      gpc297           |gpc606_5_509         |     7|
|520   |      gpc2970          |gpc615_5_510         |     8|
|521   |      gpc2971          |gpc615_5_511         |     8|
|522   |      gpc2972          |gpc615_5_512         |     8|
|523   |      gpc2973          |gpc615_5_513         |     8|
|524   |      gpc2974          |gpc615_5_514         |     8|
|525   |      gpc2975          |gpc615_5_515         |     8|
|526   |      gpc2976          |gpc615_5_516         |     8|
|527   |      gpc2977          |gpc615_5_517         |     8|
|528   |      gpc2978          |gpc615_5_518         |     8|
|529   |      gpc2979          |gpc615_5_519         |     8|
|530   |      gpc298           |gpc606_5_520         |     7|
|531   |      gpc2980          |gpc606_5_521         |     7|
|532   |      gpc2981          |gpc606_5_522         |     7|
|533   |      gpc2982          |gpc606_5_523         |     7|
|534   |      gpc2983          |gpc606_5_524         |     7|
|535   |      gpc2984          |gpc606_5_525         |     7|
|536   |      gpc2985          |gpc606_5_526         |     7|
|537   |      gpc2986          |gpc606_5_527         |     7|
|538   |      gpc2987          |gpc615_5_528         |     8|
|539   |      gpc2988          |gpc615_5_529         |     8|
|540   |      gpc2989          |gpc615_5_530         |     8|
|541   |      gpc299           |gpc606_5_531         |     7|
|542   |      gpc2990          |gpc615_5_532         |     8|
|543   |      gpc2991          |gpc615_5_533         |     8|
|544   |      gpc2992          |gpc615_5_534         |     8|
|545   |      gpc2993          |gpc615_5_535         |     8|
|546   |      gpc2994          |gpc615_5_536         |     8|
|547   |      gpc2995          |gpc615_5_537         |     8|
|548   |      gpc2996          |gpc615_5_538         |     8|
|549   |      gpc2997          |gpc615_5_539         |     8|
|550   |      gpc2998          |gpc615_5_540         |     8|
|551   |      gpc2999          |gpc615_5_541         |     8|
|552   |      gpc3             |gpc2135_5_542        |     7|
|553   |      gpc30            |gpc606_5_543         |     7|
|554   |      gpc300           |gpc615_5_544         |     8|
|555   |      gpc3000          |gpc615_5_545         |     8|
|556   |      gpc3001          |gpc615_5_546         |     8|
|557   |      gpc3002          |gpc615_5_547         |     8|
|558   |      gpc3003          |gpc615_5_548         |     8|
|559   |      gpc3004          |gpc615_5_549         |     8|
|560   |      gpc3005          |gpc615_5_550         |     8|
|561   |      gpc3006          |gpc615_5_551         |     8|
|562   |      gpc3007          |gpc615_5_552         |     8|
|563   |      gpc3008          |gpc615_5_553         |     8|
|564   |      gpc3009          |gpc615_5_554         |     8|
|565   |      gpc301           |gpc615_5_555         |     8|
|566   |      gpc3010          |gpc606_5_556         |     7|
|567   |      gpc3011          |gpc606_5_557         |     7|
|568   |      gpc3012          |gpc606_5_558         |     7|
|569   |      gpc3013          |gpc606_5_559         |     7|
|570   |      gpc3014          |gpc606_5_560         |     7|
|571   |      gpc3015          |gpc606_5_561         |     7|
|572   |      gpc3016          |gpc606_5_562         |     7|
|573   |      gpc3017          |gpc606_5_563         |     7|
|574   |      gpc3018          |gpc606_5_564         |     7|
|575   |      gpc3019          |gpc606_5_565         |     7|
|576   |      gpc302           |gpc615_5_566         |     8|
|577   |      gpc3020          |gpc606_5_567         |     7|
|578   |      gpc3021          |gpc606_5_568         |     7|
|579   |      gpc3022          |gpc606_5_569         |     7|
|580   |      gpc3023          |gpc615_5_570         |     8|
|581   |      gpc3024          |gpc615_5_571         |     8|
|582   |      gpc3025          |gpc1406_5_572        |     8|
|583   |      gpc3026          |gpc606_5_573         |     7|
|584   |      gpc3027          |gpc606_5_574         |     7|
|585   |      gpc3028          |gpc606_5_575         |     7|
|586   |      gpc3029          |gpc606_5_576         |     7|
|587   |      gpc303           |gpc615_5_577         |     8|
|588   |      gpc3030          |gpc606_5_578         |     7|
|589   |      gpc3031          |gpc606_5_579         |     7|
|590   |      gpc3032          |gpc606_5_580         |     7|
|591   |      gpc3033          |gpc606_5_581         |     7|
|592   |      gpc3034          |gpc606_5_582         |     7|
|593   |      gpc3035          |gpc606_5_583         |     7|
|594   |      gpc3036          |gpc606_5_584         |     7|
|595   |      gpc3037          |gpc606_5_585         |     7|
|596   |      gpc3038          |gpc606_5_586         |     7|
|597   |      gpc3039          |gpc606_5_587         |     7|
|598   |      gpc304           |gpc615_5_588         |     8|
|599   |      gpc3040          |gpc606_5_589         |     7|
|600   |      gpc3041          |gpc606_5_590         |     7|
|601   |      gpc3042          |gpc606_5_591         |     7|
|602   |      gpc3043          |gpc606_5_592         |     7|
|603   |      gpc3044          |gpc606_5_593         |     7|
|604   |      gpc3045          |gpc606_5_594         |     7|
|605   |      gpc3046          |gpc606_5_595         |     7|
|606   |      gpc3047          |gpc606_5_596         |     7|
|607   |      gpc3048          |gpc606_5_597         |     7|
|608   |      gpc3049          |gpc606_5_598         |     7|
|609   |      gpc305           |gpc615_5_599         |     8|
|610   |      gpc3050          |gpc606_5_600         |     7|
|611   |      gpc3051          |gpc606_5_601         |     7|
|612   |      gpc3052          |gpc606_5_602         |     7|
|613   |      gpc3053          |gpc606_5_603         |     7|
|614   |      gpc3054          |gpc606_5_604         |     7|
|615   |      gpc3055          |gpc615_5_605         |     8|
|616   |      gpc3056          |gpc207_4             |     8|
|617   |      gpc3057          |gpc606_5_606         |     7|
|618   |      gpc3058          |gpc606_5_607         |     7|
|619   |      gpc3059          |gpc606_5_608         |     7|
|620   |      gpc306           |gpc615_5_609         |     8|
|621   |      gpc3060          |gpc606_5_610         |     7|
|622   |      gpc3061          |gpc606_5_611         |     7|
|623   |      gpc3062          |gpc606_5_612         |     7|
|624   |      gpc3063          |gpc606_5_613         |     7|
|625   |      gpc3064          |gpc606_5_614         |     7|
|626   |      gpc3065          |gpc606_5_615         |     7|
|627   |      gpc3066          |gpc606_5_616         |     7|
|628   |      gpc3067          |gpc606_5_617         |     7|
|629   |      gpc3068          |gpc606_5_618         |     7|
|630   |      gpc3069          |gpc606_5_619         |     7|
|631   |      gpc307           |gpc615_5_620         |     8|
|632   |      gpc3070          |gpc606_5_621         |     7|
|633   |      gpc3071          |gpc606_5_622         |     7|
|634   |      gpc3072          |gpc606_5_623         |     7|
|635   |      gpc3073          |gpc606_5_624         |     7|
|636   |      gpc3074          |gpc606_5_625         |     7|
|637   |      gpc3075          |gpc606_5_626         |     7|
|638   |      gpc3076          |gpc606_5_627         |     7|
|639   |      gpc3077          |gpc606_5_628         |     7|
|640   |      gpc3078          |gpc606_5_629         |     7|
|641   |      gpc3079          |gpc606_5_630         |     7|
|642   |      gpc308           |gpc615_5_631         |     8|
|643   |      gpc3080          |gpc606_5_632         |     7|
|644   |      gpc3081          |gpc606_5_633         |     7|
|645   |      gpc3082          |gpc615_5_634         |     8|
|646   |      gpc3083          |gpc615_5_635         |     8|
|647   |      gpc3084          |gpc615_5_636         |     8|
|648   |      gpc3085          |gpc615_5_637         |     8|
|649   |      gpc3086          |gpc615_5_638         |     8|
|650   |      gpc3087          |gpc615_5_639         |     8|
|651   |      gpc3088          |gpc615_5_640         |     8|
|652   |      gpc3089          |gpc615_5_641         |     8|
|653   |      gpc309           |gpc615_5_642         |     8|
|654   |      gpc3090          |gpc606_5_643         |     7|
|655   |      gpc3091          |gpc606_5_644         |     7|
|656   |      gpc3092          |gpc606_5_645         |     7|
|657   |      gpc3093          |gpc606_5_646         |     7|
|658   |      gpc3094          |gpc606_5_647         |     7|
|659   |      gpc3095          |gpc606_5_648         |     7|
|660   |      gpc3096          |gpc606_5_649         |     7|
|661   |      gpc3097          |gpc606_5_650         |     7|
|662   |      gpc3098          |gpc606_5_651         |     7|
|663   |      gpc3099          |gpc606_5_652         |     7|
|664   |      gpc31            |gpc606_5_653         |     7|
|665   |      gpc310           |gpc615_5_654         |     8|
|666   |      gpc3100          |gpc606_5_655         |     7|
|667   |      gpc3101          |gpc606_5_656         |     7|
|668   |      gpc3102          |gpc606_5_657         |     7|
|669   |      gpc3103          |gpc606_5_658         |     7|
|670   |      gpc3104          |gpc606_5_659         |     7|
|671   |      gpc3105          |gpc606_5_660         |     7|
|672   |      gpc3106          |gpc606_5_661         |     7|
|673   |      gpc3107          |gpc606_5_662         |     7|
|674   |      gpc3108          |gpc606_5_663         |     7|
|675   |      gpc3109          |gpc606_5_664         |     7|
|676   |      gpc311           |gpc615_5_665         |     8|
|677   |      gpc3110          |gpc606_5_666         |     7|
|678   |      gpc3111          |gpc606_5_667         |     7|
|679   |      gpc3112          |gpc606_5_668         |     7|
|680   |      gpc3113          |gpc606_5_669         |     7|
|681   |      gpc3114          |gpc606_5_670         |     7|
|682   |      gpc3115          |gpc615_5_671         |     8|
|683   |      gpc3116          |gpc615_5_672         |     8|
|684   |      gpc3117          |gpc615_5_673         |     8|
|685   |      gpc3118          |gpc615_5_674         |     8|
|686   |      gpc3119          |gpc615_5_675         |     8|
|687   |      gpc312           |gpc615_5_676         |     8|
|688   |      gpc3120          |gpc615_5_677         |     8|
|689   |      gpc3121          |gpc615_5_678         |     8|
|690   |      gpc3122          |gpc615_5_679         |     8|
|691   |      gpc3123          |gpc1163_5_680        |     6|
|692   |      gpc3124          |gpc1163_5_681        |     6|
|693   |      gpc3125          |gpc1163_5_682        |     6|
|694   |      gpc3126          |gpc1163_5_683        |     6|
|695   |      gpc3127          |gpc615_5_684         |     8|
|696   |      gpc3128          |gpc615_5_685         |     8|
|697   |      gpc3129          |gpc615_5_686         |     8|
|698   |      gpc313           |gpc615_5_687         |     8|
|699   |      gpc3130          |gpc615_5_688         |     8|
|700   |      gpc3131          |gpc615_5_689         |     8|
|701   |      gpc3132          |gpc615_5_690         |     8|
|702   |      gpc3133          |gpc615_5_691         |     8|
|703   |      gpc3134          |gpc615_5_692         |     8|
|704   |      gpc3135          |gpc615_5_693         |     8|
|705   |      gpc3136          |gpc615_5_694         |     8|
|706   |      gpc3137          |gpc615_5_695         |     8|
|707   |      gpc3138          |gpc615_5_696         |     8|
|708   |      gpc3139          |gpc615_5_697         |     8|
|709   |      gpc314           |gpc615_5_698         |     8|
|710   |      gpc3140          |gpc615_5_699         |     8|
|711   |      gpc3141          |gpc615_5_700         |     8|
|712   |      gpc3142          |gpc606_5_701         |     7|
|713   |      gpc3143          |gpc606_5_702         |     7|
|714   |      gpc3144          |gpc606_5_703         |     7|
|715   |      gpc3145          |gpc606_5_704         |     7|
|716   |      gpc3146          |gpc606_5_705         |     7|
|717   |      gpc3147          |gpc606_5_706         |     7|
|718   |      gpc3148          |gpc615_5_707         |     8|
|719   |      gpc3149          |gpc615_5_708         |     8|
|720   |      gpc315           |gpc615_5_709         |     8|
|721   |      gpc3150          |gpc615_5_710         |     8|
|722   |      gpc3151          |gpc615_5_711         |     8|
|723   |      gpc3152          |gpc615_5_712         |     8|
|724   |      gpc3153          |gpc615_5_713         |     8|
|725   |      gpc3154          |gpc615_5_714         |     8|
|726   |      gpc3155          |gpc606_5_715         |     7|
|727   |      gpc3156          |gpc615_5_716         |     8|
|728   |      gpc3157          |gpc615_5_717         |     8|
|729   |      gpc3158          |gpc615_5_718         |     8|
|730   |      gpc3159          |gpc615_5_719         |     8|
|731   |      gpc316           |gpc615_5_720         |     8|
|732   |      gpc3160          |gpc615_5_721         |     8|
|733   |      gpc3161          |gpc615_5_722         |     8|
|734   |      gpc3162          |gpc615_5_723         |     8|
|735   |      gpc3163          |gpc615_5_724         |     8|
|736   |      gpc3164          |gpc606_5_725         |     7|
|737   |      gpc3165          |gpc606_5_726         |     7|
|738   |      gpc3166          |gpc606_5_727         |     7|
|739   |      gpc3167          |gpc606_5_728         |     7|
|740   |      gpc3168          |gpc606_5_729         |     7|
|741   |      gpc3169          |gpc606_5_730         |     7|
|742   |      gpc317           |gpc615_5_731         |     8|
|743   |      gpc3170          |gpc606_5_732         |     7|
|744   |      gpc3171          |gpc606_5_733         |     7|
|745   |      gpc3172          |gpc606_5_734         |     7|
|746   |      gpc3173          |gpc1415_5_735        |     9|
|747   |      gpc3174          |gpc606_5_736         |     7|
|748   |      gpc3175          |gpc606_5_737         |     7|
|749   |      gpc3176          |gpc606_5_738         |     7|
|750   |      gpc3177          |gpc606_5_739         |     7|
|751   |      gpc3178          |gpc606_5_740         |     7|
|752   |      gpc3179          |gpc615_5_741         |     8|
|753   |      gpc318           |gpc615_5_742         |     8|
|754   |      gpc3180          |gpc615_5_743         |     8|
|755   |      gpc3181          |gpc615_5_744         |     8|
|756   |      gpc3182          |gpc615_5_745         |     8|
|757   |      gpc3183          |gpc615_5_746         |     8|
|758   |      gpc3184          |gpc615_5_747         |     8|
|759   |      gpc3185          |gpc615_5_748         |     8|
|760   |      gpc3186          |gpc615_5_749         |     8|
|761   |      gpc3187          |gpc615_5_750         |     8|
|762   |      gpc3188          |gpc615_5_751         |     8|
|763   |      gpc3189          |gpc615_5_752         |     8|
|764   |      gpc319           |gpc615_5_753         |     8|
|765   |      gpc3190          |gpc615_5_754         |     8|
|766   |      gpc3191          |gpc615_5_755         |     8|
|767   |      gpc3192          |gpc615_5_756         |     8|
|768   |      gpc3193          |gpc606_5_757         |     7|
|769   |      gpc3194          |gpc606_5_758         |     7|
|770   |      gpc3195          |gpc606_5_759         |     7|
|771   |      gpc3196          |gpc606_5_760         |     7|
|772   |      gpc3197          |gpc606_5_761         |     7|
|773   |      gpc3198          |gpc606_5_762         |     7|
|774   |      gpc3199          |gpc606_5_763         |     7|
|775   |      gpc32            |gpc606_5_764         |     7|
|776   |      gpc320           |gpc606_5_765         |     7|
|777   |      gpc3200          |gpc606_5_766         |     7|
|778   |      gpc3201          |gpc606_5_767         |     7|
|779   |      gpc3202          |gpc606_5_768         |     7|
|780   |      gpc3203          |gpc606_5_769         |     7|
|781   |      gpc3204          |gpc606_5_770         |     7|
|782   |      gpc3205          |gpc606_5_771         |     7|
|783   |      gpc3206          |gpc606_5_772         |     7|
|784   |      gpc3207          |gpc606_5_773         |     7|
|785   |      gpc3208          |gpc606_5_774         |     7|
|786   |      gpc3209          |gpc606_5_775         |     7|
|787   |      gpc321           |gpc606_5_776         |     7|
|788   |      gpc3210          |gpc606_5_777         |     7|
|789   |      gpc3211          |gpc606_5_778         |     7|
|790   |      gpc3212          |gpc606_5_779         |     7|
|791   |      gpc3213          |gpc606_5_780         |     7|
|792   |      gpc3214          |gpc606_5_781         |     7|
|793   |      gpc3215          |gpc606_5_782         |     7|
|794   |      gpc3216          |gpc615_5_783         |     8|
|795   |      gpc3217          |gpc615_5_784         |     8|
|796   |      gpc3218          |gpc615_5_785         |     8|
|797   |      gpc3219          |gpc615_5_786         |     8|
|798   |      gpc322           |gpc606_5_787         |     7|
|799   |      gpc3220          |gpc615_5_788         |     8|
|800   |      gpc3221          |gpc615_5_789         |     8|
|801   |      gpc3222          |gpc615_5_790         |     8|
|802   |      gpc3223          |gpc615_5_791         |     8|
|803   |      gpc3224          |gpc615_5_792         |     8|
|804   |      gpc3225          |gpc615_5_793         |     8|
|805   |      gpc3226          |gpc615_5_794         |     8|
|806   |      gpc3227          |gpc615_5_795         |     8|
|807   |      gpc3228          |gpc615_5_796         |     8|
|808   |      gpc3229          |gpc615_5_797         |     8|
|809   |      gpc323           |gpc606_5_798         |     7|
|810   |      gpc3230          |gpc135_4             |     5|
|811   |      gpc3231          |gpc135_4_799         |     5|
|812   |      gpc3232          |gpc135_4_800         |     5|
|813   |      gpc3233          |gpc135_4_801         |     5|
|814   |      gpc3234          |gpc135_4_802         |     5|
|815   |      gpc3235          |gpc606_5_803         |     7|
|816   |      gpc3236          |gpc606_5_804         |     7|
|817   |      gpc3237          |gpc606_5_805         |     7|
|818   |      gpc3238          |gpc606_5_806         |     7|
|819   |      gpc3239          |gpc606_5_807         |     7|
|820   |      gpc324           |gpc606_5_808         |     7|
|821   |      gpc3240          |gpc606_5_809         |     7|
|822   |      gpc3241          |gpc606_5_810         |     7|
|823   |      gpc3242          |gpc606_5_811         |     7|
|824   |      gpc3243          |gpc606_5_812         |     7|
|825   |      gpc3244          |gpc606_5_813         |     7|
|826   |      gpc3245          |gpc606_5_814         |     7|
|827   |      gpc3246          |gpc606_5_815         |     7|
|828   |      gpc3247          |gpc606_5_816         |     7|
|829   |      gpc3248          |gpc606_5_817         |     7|
|830   |      gpc3249          |gpc606_5_818         |     7|
|831   |      gpc325           |gpc606_5_819         |     7|
|832   |      gpc3250          |gpc606_5_820         |     7|
|833   |      gpc3251          |gpc615_5_821         |     8|
|834   |      gpc3252          |gpc615_5_822         |     8|
|835   |      gpc3253          |gpc615_5_823         |     8|
|836   |      gpc3254          |gpc615_5_824         |     8|
|837   |      gpc3255          |gpc615_5_825         |     8|
|838   |      gpc3256          |gpc615_5_826         |     8|
|839   |      gpc3257          |gpc615_5_827         |     8|
|840   |      gpc3258          |gpc615_5_828         |     8|
|841   |      gpc3259          |gpc615_5_829         |     8|
|842   |      gpc326           |gpc606_5_830         |     7|
|843   |      gpc3260          |gpc606_5_831         |     7|
|844   |      gpc3261          |gpc606_5_832         |     7|
|845   |      gpc3262          |gpc606_5_833         |     7|
|846   |      gpc3263          |gpc606_5_834         |     7|
|847   |      gpc3264          |gpc606_5_835         |     7|
|848   |      gpc3265          |gpc606_5_836         |     7|
|849   |      gpc3266          |gpc606_5_837         |     7|
|850   |      gpc3267          |gpc606_5_838         |     7|
|851   |      gpc3268          |gpc606_5_839         |     7|
|852   |      gpc3269          |gpc606_5_840         |     7|
|853   |      gpc327           |gpc606_5_841         |     7|
|854   |      gpc3270          |gpc606_5_842         |     7|
|855   |      gpc3271          |gpc606_5_843         |     7|
|856   |      gpc3272          |gpc615_5_844         |     8|
|857   |      gpc3273          |gpc606_5_845         |     7|
|858   |      gpc3274          |gpc606_5_846         |     7|
|859   |      gpc3275          |gpc606_5_847         |     7|
|860   |      gpc3276          |gpc606_5_848         |     7|
|861   |      gpc3277          |gpc606_5_849         |     7|
|862   |      gpc3278          |gpc606_5_850         |     7|
|863   |      gpc3279          |gpc606_5_851         |     7|
|864   |      gpc328           |gpc606_5_852         |     7|
|865   |      gpc3280          |gpc606_5_853         |     7|
|866   |      gpc3281          |gpc606_5_854         |     7|
|867   |      gpc3282          |gpc606_5_855         |     7|
|868   |      gpc3283          |gpc606_5_856         |     7|
|869   |      gpc3284          |gpc606_5_857         |     7|
|870   |      gpc3285          |gpc606_5_858         |     7|
|871   |      gpc3286          |gpc606_5_859         |     7|
|872   |      gpc3287          |gpc606_5_860         |     7|
|873   |      gpc3288          |gpc606_5_861         |     7|
|874   |      gpc3289          |gpc606_5_862         |     7|
|875   |      gpc329           |gpc606_5_863         |     7|
|876   |      gpc3290          |gpc606_5_864         |     7|
|877   |      gpc3291          |gpc606_5_865         |     7|
|878   |      gpc3292          |gpc606_5_866         |     7|
|879   |      gpc3293          |gpc606_5_867         |     7|
|880   |      gpc3294          |gpc606_5_868         |     7|
|881   |      gpc3295          |gpc606_5_869         |     7|
|882   |      gpc3296          |gpc606_5_870         |     7|
|883   |      gpc3297          |gpc606_5_871         |     7|
|884   |      gpc3298          |gpc606_5_872         |     7|
|885   |      gpc3299          |gpc606_5_873         |     7|
|886   |      gpc33            |gpc606_5_874         |     7|
|887   |      gpc330           |gpc606_5_875         |     7|
|888   |      gpc3300          |gpc606_5_876         |     7|
|889   |      gpc3301          |gpc606_5_877         |     7|
|890   |      gpc3302          |gpc606_5_878         |     7|
|891   |      gpc3303          |gpc606_5_879         |     7|
|892   |      gpc3304          |gpc606_5_880         |     7|
|893   |      gpc3305          |gpc615_5_881         |     8|
|894   |      gpc3306          |gpc615_5_882         |     8|
|895   |      gpc3307          |gpc615_5_883         |     8|
|896   |      gpc3308          |gpc615_5_884         |     8|
|897   |      gpc3309          |gpc615_5_885         |     8|
|898   |      gpc331           |gpc606_5_886         |     7|
|899   |      gpc3310          |gpc615_5_887         |     8|
|900   |      gpc3311          |gpc615_5_888         |     8|
|901   |      gpc3312          |gpc615_5_889         |     8|
|902   |      gpc3313          |gpc606_5_890         |     7|
|903   |      gpc3314          |gpc606_5_891         |     7|
|904   |      gpc3315          |gpc606_5_892         |     7|
|905   |      gpc3316          |gpc606_5_893         |     7|
|906   |      gpc3317          |gpc606_5_894         |     7|
|907   |      gpc3318          |gpc606_5_895         |     7|
|908   |      gpc3319          |gpc606_5_896         |     7|
|909   |      gpc332           |gpc606_5_897         |     7|
|910   |      gpc3320          |gpc606_5_898         |     7|
|911   |      gpc3321          |gpc606_5_899         |     7|
|912   |      gpc3322          |gpc606_5_900         |     7|
|913   |      gpc3323          |gpc606_5_901         |     7|
|914   |      gpc3324          |gpc606_5_902         |     7|
|915   |      gpc3325          |gpc606_5_903         |     7|
|916   |      gpc3326          |gpc606_5_904         |     7|
|917   |      gpc3327          |gpc606_5_905         |     7|
|918   |      gpc3328          |gpc606_5_906         |     7|
|919   |      gpc3329          |gpc606_5_907         |     7|
|920   |      gpc333           |gpc606_5_908         |     7|
|921   |      gpc3330          |gpc606_5_909         |     7|
|922   |      gpc3331          |gpc606_5_910         |     7|
|923   |      gpc3332          |gpc606_5_911         |     7|
|924   |      gpc3333          |gpc606_5_912         |     7|
|925   |      gpc3334          |gpc606_5_913         |     7|
|926   |      gpc3335          |gpc606_5_914         |     7|
|927   |      gpc3336          |gpc606_5_915         |     7|
|928   |      gpc3337          |gpc606_5_916         |     7|
|929   |      gpc3338          |gpc606_5_917         |     7|
|930   |      gpc3339          |gpc606_5_918         |     7|
|931   |      gpc334           |gpc606_5_919         |     7|
|932   |      gpc3340          |gpc606_5_920         |     7|
|933   |      gpc3341          |gpc606_5_921         |     7|
|934   |      gpc3342          |gpc606_5_922         |     7|
|935   |      gpc3343          |gpc606_5_923         |     7|
|936   |      gpc3344          |gpc606_5_924         |     7|
|937   |      gpc3345          |gpc623_5             |     8|
|938   |      gpc3346          |gpc623_5_925         |     8|
|939   |      gpc3347          |gpc1406_5_926        |     8|
|940   |      gpc3348          |gpc606_5_927         |     7|
|941   |      gpc3349          |gpc606_5_928         |     7|
|942   |      gpc335           |gpc606_5_929         |     7|
|943   |      gpc3350          |gpc606_5_930         |     7|
|944   |      gpc3351          |gpc606_5_931         |     7|
|945   |      gpc3352          |gpc606_5_932         |     7|
|946   |      gpc3353          |gpc606_5_933         |     7|
|947   |      gpc3354          |gpc615_5_934         |     8|
|948   |      gpc3355          |gpc615_5_935         |     8|
|949   |      gpc3356          |gpc615_5_936         |     8|
|950   |      gpc3357          |gpc615_5_937         |     8|
|951   |      gpc3358          |gpc615_5_938         |     8|
|952   |      gpc3359          |gpc615_5_939         |     8|
|953   |      gpc336           |gpc606_5_940         |     7|
|954   |      gpc3360          |gpc615_5_941         |     8|
|955   |      gpc3361          |gpc615_5_942         |     8|
|956   |      gpc3362          |gpc615_5_943         |     8|
|957   |      gpc3363          |gpc615_5_944         |     8|
|958   |      gpc3364          |gpc615_5_945         |     8|
|959   |      gpc3365          |gpc615_5_946         |     8|
|960   |      gpc3366          |gpc615_5_947         |     8|
|961   |      gpc3367          |gpc615_5_948         |     8|
|962   |      gpc3368          |gpc615_5_949         |     8|
|963   |      gpc3369          |gpc615_5_950         |     8|
|964   |      gpc337           |gpc606_5_951         |     7|
|965   |      gpc3370          |gpc615_5_952         |     8|
|966   |      gpc3371          |gpc615_5_953         |     8|
|967   |      gpc3372          |gpc615_5_954         |     8|
|968   |      gpc3373          |gpc615_5_955         |     8|
|969   |      gpc3374          |gpc615_5_956         |     8|
|970   |      gpc3375          |gpc615_5_957         |     8|
|971   |      gpc3376          |gpc615_5_958         |     8|
|972   |      gpc3377          |gpc615_5_959         |     8|
|973   |      gpc3378          |gpc615_5_960         |     8|
|974   |      gpc3379          |gpc615_5_961         |     8|
|975   |      gpc338           |gpc606_5_962         |     7|
|976   |      gpc3380          |gpc615_5_963         |     8|
|977   |      gpc3381          |gpc615_5_964         |     8|
|978   |      gpc3382          |gpc615_5_965         |     8|
|979   |      gpc3383          |gpc615_5_966         |     8|
|980   |      gpc3384          |gpc615_5_967         |     8|
|981   |      gpc3385          |gpc615_5_968         |     8|
|982   |      gpc3386          |gpc615_5_969         |     8|
|983   |      gpc3387          |gpc606_5_970         |     7|
|984   |      gpc3388          |gpc606_5_971         |     7|
|985   |      gpc3389          |gpc606_5_972         |     7|
|986   |      gpc339           |gpc606_5_973         |     7|
|987   |      gpc3390          |gpc606_5_974         |     7|
|988   |      gpc3391          |gpc606_5_975         |     7|
|989   |      gpc3392          |gpc606_5_976         |     7|
|990   |      gpc3393          |gpc606_5_977         |     7|
|991   |      gpc3394          |gpc606_5_978         |     7|
|992   |      gpc3395          |gpc606_5_979         |     7|
|993   |      gpc3396          |gpc606_5_980         |     7|
|994   |      gpc3397          |gpc606_5_981         |     7|
|995   |      gpc3398          |gpc606_5_982         |     7|
|996   |      gpc3399          |gpc606_5_983         |     7|
|997   |      gpc34            |gpc606_5_984         |     7|
|998   |      gpc340           |gpc615_5_985         |     8|
|999   |      gpc3400          |gpc606_5_986         |     7|
|1000  |      gpc3401          |gpc606_5_987         |     7|
|1001  |      gpc3402          |gpc606_5_988         |     7|
|1002  |      gpc3403          |gpc606_5_989         |     7|
|1003  |      gpc3404          |gpc606_5_990         |     7|
|1004  |      gpc3405          |gpc606_5_991         |     7|
|1005  |      gpc3406          |gpc606_5_992         |     7|
|1006  |      gpc3407          |gpc606_5_993         |     7|
|1007  |      gpc3408          |gpc606_5_994         |     7|
|1008  |      gpc3409          |gpc606_5_995         |     7|
|1009  |      gpc341           |gpc615_5_996         |     8|
|1010  |      gpc3410          |gpc606_5_997         |     7|
|1011  |      gpc3411          |gpc606_5_998         |     7|
|1012  |      gpc3412          |gpc606_5_999         |     7|
|1013  |      gpc3413          |gpc606_5_1000        |     7|
|1014  |      gpc3414          |gpc606_5_1001        |     7|
|1015  |      gpc3415          |gpc606_5_1002        |     7|
|1016  |      gpc3416          |gpc606_5_1003        |     7|
|1017  |      gpc3417          |gpc606_5_1004        |     7|
|1018  |      gpc3418          |gpc606_5_1005        |     7|
|1019  |      gpc3419          |gpc606_5_1006        |     7|
|1020  |      gpc342           |gpc615_5_1007        |     8|
|1021  |      gpc3420          |gpc606_5_1008        |     7|
|1022  |      gpc3421          |gpc606_5_1009        |     7|
|1023  |      gpc3422          |gpc606_5_1010        |     7|
|1024  |      gpc3423          |gpc606_5_1011        |     7|
|1025  |      gpc3424          |gpc606_5_1012        |     7|
|1026  |      gpc3425          |gpc606_5_1013        |     7|
|1027  |      gpc3426          |gpc606_5_1014        |     7|
|1028  |      gpc3427          |gpc606_5_1015        |     7|
|1029  |      gpc3428          |gpc606_5_1016        |     7|
|1030  |      gpc3429          |gpc606_5_1017        |     7|
|1031  |      gpc343           |gpc615_5_1018        |     8|
|1032  |      gpc3430          |gpc606_5_1019        |     7|
|1033  |      gpc3431          |gpc606_5_1020        |     7|
|1034  |      gpc3432          |gpc606_5_1021        |     7|
|1035  |      gpc3433          |gpc606_5_1022        |     7|
|1036  |      gpc3434          |gpc606_5_1023        |     7|
|1037  |      gpc3435          |gpc606_5_1024        |     7|
|1038  |      gpc3436          |gpc606_5_1025        |     7|
|1039  |      gpc3437          |gpc606_5_1026        |     7|
|1040  |      gpc3438          |gpc606_5_1027        |     7|
|1041  |      gpc3439          |gpc606_5_1028        |     7|
|1042  |      gpc344           |gpc615_5_1029        |     8|
|1043  |      gpc3440          |gpc606_5_1030        |     7|
|1044  |      gpc3441          |gpc606_5_1031        |     7|
|1045  |      gpc3442          |gpc606_5_1032        |     7|
|1046  |      gpc3443          |gpc606_5_1033        |     7|
|1047  |      gpc3444          |gpc606_5_1034        |     7|
|1048  |      gpc3445          |gpc615_5_1035        |     8|
|1049  |      gpc3446          |gpc615_5_1036        |     8|
|1050  |      gpc3447          |gpc615_5_1037        |     8|
|1051  |      gpc3448          |gpc615_5_1038        |     8|
|1052  |      gpc3449          |gpc615_5_1039        |     8|
|1053  |      gpc345           |gpc615_5_1040        |     8|
|1054  |      gpc3450          |gpc615_5_1041        |     8|
|1055  |      gpc3451          |gpc615_5_1042        |     8|
|1056  |      gpc3452          |gpc615_5_1043        |     8|
|1057  |      gpc3453          |gpc615_5_1044        |     8|
|1058  |      gpc3454          |gpc615_5_1045        |     8|
|1059  |      gpc3455          |gpc615_5_1046        |     8|
|1060  |      gpc3456          |gpc615_5_1047        |     8|
|1061  |      gpc3457          |gpc615_5_1048        |     8|
|1062  |      gpc3458          |gpc615_5_1049        |     8|
|1063  |      gpc3459          |gpc615_5_1050        |     8|
|1064  |      gpc346           |gpc615_5_1051        |     8|
|1065  |      gpc3460          |gpc615_5_1052        |     8|
|1066  |      gpc3461          |gpc615_5_1053        |     8|
|1067  |      gpc3462          |gpc615_5_1054        |     8|
|1068  |      gpc3463          |gpc606_5_1055        |     7|
|1069  |      gpc3464          |gpc606_5_1056        |     7|
|1070  |      gpc3465          |gpc606_5_1057        |     7|
|1071  |      gpc3466          |gpc606_5_1058        |     7|
|1072  |      gpc3467          |gpc606_5_1059        |     7|
|1073  |      gpc3468          |gpc606_5_1060        |     7|
|1074  |      gpc3469          |gpc606_5_1061        |     7|
|1075  |      gpc347           |gpc615_5_1062        |     8|
|1076  |      gpc3470          |gpc606_5_1063        |     7|
|1077  |      gpc3471          |gpc606_5_1064        |     7|
|1078  |      gpc3472          |gpc606_5_1065        |     7|
|1079  |      gpc3473          |gpc606_5_1066        |     7|
|1080  |      gpc3474          |gpc606_5_1067        |     7|
|1081  |      gpc3475          |gpc606_5_1068        |     7|
|1082  |      gpc3476          |gpc606_5_1069        |     7|
|1083  |      gpc3477          |gpc606_5_1070        |     7|
|1084  |      gpc3478          |gpc606_5_1071        |     7|
|1085  |      gpc3479          |gpc606_5_1072        |     7|
|1086  |      gpc348           |gpc615_5_1073        |     8|
|1087  |      gpc3480          |gpc606_5_1074        |     7|
|1088  |      gpc349           |gpc615_5_1075        |     8|
|1089  |      gpc35            |gpc606_5_1076        |     7|
|1090  |      gpc350           |gpc615_5_1077        |     8|
|1091  |      gpc351           |gpc615_5_1078        |     8|
|1092  |      gpc352           |gpc615_5_1079        |     8|
|1093  |      gpc353           |gpc615_5_1080        |     8|
|1094  |      gpc354           |gpc615_5_1081        |     8|
|1095  |      gpc355           |gpc615_5_1082        |     8|
|1096  |      gpc356           |gpc615_5_1083        |     8|
|1097  |      gpc357           |gpc606_5_1084        |     7|
|1098  |      gpc358           |gpc606_5_1085        |     7|
|1099  |      gpc359           |gpc606_5_1086        |     7|
|1100  |      gpc36            |gpc606_5_1087        |     7|
|1101  |      gpc360           |gpc606_5_1088        |     7|
|1102  |      gpc361           |gpc606_5_1089        |     7|
|1103  |      gpc362           |gpc606_5_1090        |     7|
|1104  |      gpc363           |gpc606_5_1091        |     7|
|1105  |      gpc364           |gpc606_5_1092        |     7|
|1106  |      gpc365           |gpc606_5_1093        |     7|
|1107  |      gpc366           |gpc606_5_1094        |     7|
|1108  |      gpc367           |gpc606_5_1095        |     7|
|1109  |      gpc368           |gpc606_5_1096        |     7|
|1110  |      gpc369           |gpc606_5_1097        |     7|
|1111  |      gpc37            |gpc606_5_1098        |     7|
|1112  |      gpc370           |gpc606_5_1099        |     7|
|1113  |      gpc371           |gpc606_5_1100        |     7|
|1114  |      gpc372           |gpc606_5_1101        |     7|
|1115  |      gpc373           |gpc606_5_1102        |     7|
|1116  |      gpc374           |gpc606_5_1103        |     7|
|1117  |      gpc375           |gpc606_5_1104        |     7|
|1118  |      gpc376           |gpc606_5_1105        |     7|
|1119  |      gpc377           |gpc606_5_1106        |     7|
|1120  |      gpc378           |gpc606_5_1107        |     7|
|1121  |      gpc379           |gpc606_5_1108        |     7|
|1122  |      gpc38            |gpc606_5_1109        |     7|
|1123  |      gpc380           |gpc606_5_1110        |     7|
|1124  |      gpc381           |gpc606_5_1111        |     7|
|1125  |      gpc382           |gpc615_5_1112        |     8|
|1126  |      gpc383           |gpc615_5_1113        |     8|
|1127  |      gpc384           |gpc615_5_1114        |     8|
|1128  |      gpc385           |gpc615_5_1115        |     8|
|1129  |      gpc386           |gpc615_5_1116        |     8|
|1130  |      gpc387           |gpc615_5_1117        |     8|
|1131  |      gpc388           |gpc615_5_1118        |     8|
|1132  |      gpc389           |gpc615_5_1119        |     8|
|1133  |      gpc39            |gpc606_5_1120        |     7|
|1134  |      gpc390           |gpc615_5_1121        |     8|
|1135  |      gpc391           |gpc615_5_1122        |     8|
|1136  |      gpc392           |gpc615_5_1123        |     8|
|1137  |      gpc393           |gpc615_5_1124        |     8|
|1138  |      gpc394           |gpc615_5_1125        |     8|
|1139  |      gpc395           |gpc615_5_1126        |     8|
|1140  |      gpc396           |gpc615_5_1127        |     8|
|1141  |      gpc397           |gpc615_5_1128        |     8|
|1142  |      gpc398           |gpc615_5_1129        |     8|
|1143  |      gpc399           |gpc615_5_1130        |     8|
|1144  |      gpc4             |gpc2135_5_1131       |     7|
|1145  |      gpc40            |gpc606_5_1132        |     7|
|1146  |      gpc400           |gpc1343_5            |     7|
|1147  |      gpc401           |gpc1343_5_1133       |     7|
|1148  |      gpc402           |gpc1343_5_1134       |     7|
|1149  |      gpc403           |gpc1343_5_1135       |     7|
|1150  |      gpc404           |gpc1343_5_1136       |     7|
|1151  |      gpc405           |gpc1343_5_1137       |     7|
|1152  |      gpc406           |gpc1343_5_1138       |     7|
|1153  |      gpc407           |gpc1343_5_1139       |     7|
|1154  |      gpc408           |gpc1343_5_1140       |     7|
|1155  |      gpc409           |gpc606_5_1141        |     7|
|1156  |      gpc41            |gpc606_5_1142        |     7|
|1157  |      gpc410           |gpc606_5_1143        |     7|
|1158  |      gpc411           |gpc606_5_1144        |     7|
|1159  |      gpc412           |gpc606_5_1145        |     7|
|1160  |      gpc413           |gpc606_5_1146        |     7|
|1161  |      gpc414           |gpc606_5_1147        |     7|
|1162  |      gpc415           |gpc606_5_1148        |     7|
|1163  |      gpc416           |gpc606_5_1149        |     7|
|1164  |      gpc417           |gpc606_5_1150        |     7|
|1165  |      gpc418           |gpc606_5_1151        |     7|
|1166  |      gpc419           |gpc606_5_1152        |     7|
|1167  |      gpc42            |gpc606_5_1153        |     7|
|1168  |      gpc420           |gpc606_5_1154        |     7|
|1169  |      gpc421           |gpc606_5_1155        |     7|
|1170  |      gpc422           |gpc606_5_1156        |     7|
|1171  |      gpc423           |gpc606_5_1157        |     7|
|1172  |      gpc424           |gpc606_5_1158        |     7|
|1173  |      gpc425           |gpc606_5_1159        |     7|
|1174  |      gpc426           |gpc606_5_1160        |     7|
|1175  |      gpc427           |gpc606_5_1161        |     7|
|1176  |      gpc428           |gpc606_5_1162        |     7|
|1177  |      gpc429           |gpc606_5_1163        |     7|
|1178  |      gpc43            |gpc606_5_1164        |     7|
|1179  |      gpc430           |gpc606_5_1165        |     7|
|1180  |      gpc431           |gpc606_5_1166        |     7|
|1181  |      gpc432           |gpc606_5_1167        |     7|
|1182  |      gpc433           |gpc606_5_1168        |     7|
|1183  |      gpc434           |gpc606_5_1169        |     7|
|1184  |      gpc435           |gpc606_5_1170        |     7|
|1185  |      gpc436           |gpc606_5_1171        |     7|
|1186  |      gpc437           |gpc606_5_1172        |     7|
|1187  |      gpc438           |gpc606_5_1173        |     7|
|1188  |      gpc439           |gpc606_5_1174        |     7|
|1189  |      gpc44            |gpc606_5_1175        |     7|
|1190  |      gpc440           |gpc606_5_1176        |     7|
|1191  |      gpc441           |gpc606_5_1177        |     7|
|1192  |      gpc442           |gpc606_5_1178        |     7|
|1193  |      gpc4426          |gpc615_5_1179        |     8|
|1194  |      gpc4427          |gpc615_5_1180        |     8|
|1195  |      gpc4428          |gpc615_5_1181        |     8|
|1196  |      gpc4429          |gpc615_5_1182        |     8|
|1197  |      gpc443           |gpc606_5_1183        |     7|
|1198  |      gpc4430          |gpc7_3               |     6|
|1199  |      gpc4431          |gpc606_5_1184        |     7|
|1200  |      gpc4432          |gpc606_5_1185        |     7|
|1201  |      gpc4433          |gpc606_5_1186        |     7|
|1202  |      gpc4434          |gpc606_5_1187        |     7|
|1203  |      gpc4435          |gpc615_5_1188        |     8|
|1204  |      gpc4436          |gpc1163_5_1189       |     6|
|1205  |      gpc4437          |gpc606_5_1190        |     7|
|1206  |      gpc4438          |gpc606_5_1191        |     7|
|1207  |      gpc4439          |gpc615_5_1192        |     8|
|1208  |      gpc444           |gpc606_5_1193        |     7|
|1209  |      gpc4440          |gpc615_5_1194        |     8|
|1210  |      gpc4441          |gpc606_5_1195        |     7|
|1211  |      gpc4442          |gpc606_5_1196        |     7|
|1212  |      gpc4443          |gpc606_5_1197        |     7|
|1213  |      gpc4444          |gpc606_5_1198        |     7|
|1214  |      gpc4445          |gpc615_5_1199        |     8|
|1215  |      gpc4446          |gpc606_5_1200        |     7|
|1216  |      gpc4447          |gpc606_5_1201        |     7|
|1217  |      gpc4448          |gpc606_5_1202        |     7|
|1218  |      gpc4449          |gpc615_5_1203        |     8|
|1219  |      gpc445           |gpc606_5_1204        |     7|
|1220  |      gpc4450          |gpc615_5_1205        |     8|
|1221  |      gpc4451          |gpc615_5_1206        |     8|
|1222  |      gpc4452          |gpc615_5_1207        |     8|
|1223  |      gpc4453          |gpc615_5_1208        |     8|
|1224  |      gpc4454          |gpc615_5_1209        |     8|
|1225  |      gpc4455          |gpc615_5_1210        |     8|
|1226  |      gpc4456          |gpc606_5_1211        |     7|
|1227  |      gpc4457          |gpc606_5_1212        |     7|
|1228  |      gpc4458          |gpc606_5_1213        |     7|
|1229  |      gpc4459          |gpc606_5_1214        |     7|
|1230  |      gpc446           |gpc606_5_1215        |     7|
|1231  |      gpc4460          |gpc606_5_1216        |     7|
|1232  |      gpc4461          |gpc606_5_1217        |     7|
|1233  |      gpc4462          |gpc606_5_1218        |     7|
|1234  |      gpc4463          |gpc606_5_1219        |     7|
|1235  |      gpc4464          |gpc606_5_1220        |     7|
|1236  |      gpc4465          |gpc606_5_1221        |     7|
|1237  |      gpc4466          |gpc606_5_1222        |     7|
|1238  |      gpc4467          |gpc606_5_1223        |     7|
|1239  |      gpc4468          |gpc606_5_1224        |     7|
|1240  |      gpc4469          |gpc615_5_1225        |     8|
|1241  |      gpc447           |gpc606_5_1226        |     7|
|1242  |      gpc4470          |gpc615_5_1227        |     8|
|1243  |      gpc4471          |gpc615_5_1228        |     8|
|1244  |      gpc4472          |gpc615_5_1229        |     8|
|1245  |      gpc4473          |gpc615_5_1230        |     8|
|1246  |      gpc4474          |gpc606_5_1231        |     7|
|1247  |      gpc4475          |gpc606_5_1232        |     7|
|1248  |      gpc4476          |gpc606_5_1233        |     7|
|1249  |      gpc4477          |gpc606_5_1234        |     7|
|1250  |      gpc4478          |gpc606_5_1235        |     7|
|1251  |      gpc4479          |gpc606_5_1236        |     7|
|1252  |      gpc448           |gpc606_5_1237        |     7|
|1253  |      gpc4480          |gpc606_5_1238        |     7|
|1254  |      gpc4481          |gpc606_5_1239        |     7|
|1255  |      gpc4482          |gpc606_5_1240        |     7|
|1256  |      gpc4483          |gpc606_5_1241        |     7|
|1257  |      gpc4484          |gpc606_5_1242        |     7|
|1258  |      gpc4485          |gpc606_5_1243        |     7|
|1259  |      gpc4486          |gpc615_5_1244        |     8|
|1260  |      gpc4487          |gpc615_5_1245        |     8|
|1261  |      gpc4488          |gpc615_5_1246        |     8|
|1262  |      gpc4489          |gpc615_5_1247        |     8|
|1263  |      gpc449           |gpc606_5_1248        |     7|
|1264  |      gpc4490          |gpc615_5_1249        |     8|
|1265  |      gpc4491          |gpc606_5_1250        |     7|
|1266  |      gpc4492          |gpc606_5_1251        |     7|
|1267  |      gpc4493          |gpc606_5_1252        |     7|
|1268  |      gpc4494          |gpc606_5_1253        |     7|
|1269  |      gpc4495          |gpc615_5_1254        |     8|
|1270  |      gpc4496          |gpc615_5_1255        |     8|
|1271  |      gpc4497          |gpc615_5_1256        |     8|
|1272  |      gpc4498          |gpc615_5_1257        |     8|
|1273  |      gpc4499          |gpc615_5_1258        |     8|
|1274  |      gpc45            |gpc606_5_1259        |     7|
|1275  |      gpc450           |gpc606_5_1260        |     7|
|1276  |      gpc4500          |gpc615_5_1261        |     8|
|1277  |      gpc4501          |gpc615_5_1262        |     8|
|1278  |      gpc4502          |gpc615_5_1263        |     8|
|1279  |      gpc4503          |gpc615_5_1264        |     8|
|1280  |      gpc4504          |gpc615_5_1265        |     8|
|1281  |      gpc4505          |gpc615_5_1266        |     8|
|1282  |      gpc4506          |gpc615_5_1267        |     8|
|1283  |      gpc4507          |gpc606_5_1268        |     7|
|1284  |      gpc4508          |gpc606_5_1269        |     7|
|1285  |      gpc4509          |gpc606_5_1270        |     7|
|1286  |      gpc451           |gpc606_5_1271        |     7|
|1287  |      gpc4510          |gpc606_5_1272        |     7|
|1288  |      gpc4511          |gpc615_5_1273        |     8|
|1289  |      gpc4512          |gpc615_5_1274        |     8|
|1290  |      gpc4513          |gpc615_5_1275        |     8|
|1291  |      gpc4514          |gpc615_5_1276        |     8|
|1292  |      gpc4515          |gpc615_5_1277        |     8|
|1293  |      gpc4516          |gpc615_5_1278        |     8|
|1294  |      gpc4517          |gpc615_5_1279        |     8|
|1295  |      gpc4518          |gpc615_5_1280        |     8|
|1296  |      gpc4519          |gpc615_5_1281        |     8|
|1297  |      gpc452           |gpc606_5_1282        |     7|
|1298  |      gpc4520          |gpc615_5_1283        |     8|
|1299  |      gpc4521          |gpc615_5_1284        |     8|
|1300  |      gpc4522          |gpc615_5_1285        |     8|
|1301  |      gpc4523          |gpc606_5_1286        |     7|
|1302  |      gpc4524          |gpc606_5_1287        |     7|
|1303  |      gpc4525          |gpc606_5_1288        |     7|
|1304  |      gpc4526          |gpc606_5_1289        |     7|
|1305  |      gpc4527          |gpc606_5_1290        |     7|
|1306  |      gpc4528          |gpc2135_5_1291       |     7|
|1307  |      gpc4529          |gpc606_5_1292        |     7|
|1308  |      gpc453           |gpc606_5_1293        |     7|
|1309  |      gpc4530          |gpc606_5_1294        |     7|
|1310  |      gpc4531          |gpc606_5_1295        |     7|
|1311  |      gpc4532          |gpc606_5_1296        |     7|
|1312  |      gpc4533          |gpc606_5_1297        |     7|
|1313  |      gpc4534          |gpc606_5_1298        |     7|
|1314  |      gpc4535          |gpc615_5_1299        |     8|
|1315  |      gpc4536          |gpc615_5_1300        |     8|
|1316  |      gpc4537          |gpc615_5_1301        |     8|
|1317  |      gpc4538          |gpc615_5_1302        |     8|
|1318  |      gpc4539          |gpc615_5_1303        |     8|
|1319  |      gpc454           |gpc606_5_1304        |     7|
|1320  |      gpc4540          |gpc615_5_1305        |     8|
|1321  |      gpc4541          |gpc615_5_1306        |     8|
|1322  |      gpc4542          |gpc615_5_1307        |     8|
|1323  |      gpc4543          |gpc615_5_1308        |     8|
|1324  |      gpc4544          |gpc615_5_1309        |     8|
|1325  |      gpc4545          |gpc606_5_1310        |     7|
|1326  |      gpc4546          |gpc606_5_1311        |     7|
|1327  |      gpc4547          |gpc606_5_1312        |     7|
|1328  |      gpc4548          |gpc606_5_1313        |     7|
|1329  |      gpc4549          |gpc606_5_1314        |     7|
|1330  |      gpc455           |gpc606_5_1315        |     7|
|1331  |      gpc4550          |gpc606_5_1316        |     7|
|1332  |      gpc4551          |gpc606_5_1317        |     7|
|1333  |      gpc4552          |gpc606_5_1318        |     7|
|1334  |      gpc4553          |gpc615_5_1319        |     8|
|1335  |      gpc4554          |gpc615_5_1320        |     8|
|1336  |      gpc4555          |gpc606_5_1321        |     7|
|1337  |      gpc4556          |gpc606_5_1322        |     7|
|1338  |      gpc4557          |gpc606_5_1323        |     7|
|1339  |      gpc4558          |gpc606_5_1324        |     7|
|1340  |      gpc4559          |gpc606_5_1325        |     7|
|1341  |      gpc456           |gpc606_5_1326        |     7|
|1342  |      gpc4560          |gpc615_5_1327        |     8|
|1343  |      gpc4561          |gpc117_4             |     6|
|1344  |      gpc4562          |gpc117_4_1328        |     6|
|1345  |      gpc4563          |gpc606_5_1329        |     7|
|1346  |      gpc4564          |gpc606_5_1330        |     7|
|1347  |      gpc4565          |gpc615_5_1331        |     8|
|1348  |      gpc4566          |gpc615_5_1332        |     8|
|1349  |      gpc4567          |gpc615_5_1333        |     8|
|1350  |      gpc4568          |gpc615_5_1334        |     8|
|1351  |      gpc4569          |gpc615_5_1335        |     8|
|1352  |      gpc457           |gpc606_5_1336        |     7|
|1353  |      gpc4570          |gpc615_5_1337        |     8|
|1354  |      gpc4571          |gpc615_5_1338        |     8|
|1355  |      gpc4572          |gpc615_5_1339        |     8|
|1356  |      gpc4573          |gpc615_5_1340        |     8|
|1357  |      gpc4574          |gpc615_5_1341        |     8|
|1358  |      gpc4575          |gpc615_5_1342        |     8|
|1359  |      gpc4576          |gpc606_5_1343        |     7|
|1360  |      gpc4577          |gpc606_5_1344        |     7|
|1361  |      gpc4578          |gpc606_5_1345        |     7|
|1362  |      gpc4579          |gpc606_5_1346        |     7|
|1363  |      gpc458           |gpc606_5_1347        |     7|
|1364  |      gpc4580          |gpc606_5_1348        |     7|
|1365  |      gpc4581          |gpc606_5_1349        |     7|
|1366  |      gpc4582          |gpc606_5_1350        |     7|
|1367  |      gpc4583          |gpc2135_5_1351       |     7|
|1368  |      gpc4584          |gpc2135_5_1352       |     7|
|1369  |      gpc4585          |gpc2135_5_1353       |     7|
|1370  |      gpc4586          |gpc2135_5_1354       |     7|
|1371  |      gpc4587          |gpc2135_5_1355       |     7|
|1372  |      gpc4588          |gpc2135_5_1356       |     7|
|1373  |      gpc4589          |gpc2135_5_1357       |     7|
|1374  |      gpc459           |gpc606_5_1358        |     7|
|1375  |      gpc4590          |gpc2135_5_1359       |     7|
|1376  |      gpc4591          |gpc2135_5_1360       |     7|
|1377  |      gpc4592          |gpc606_5_1361        |     7|
|1378  |      gpc4593          |gpc606_5_1362        |     7|
|1379  |      gpc4594          |gpc606_5_1363        |     7|
|1380  |      gpc4595          |gpc606_5_1364        |     7|
|1381  |      gpc4596          |gpc606_5_1365        |     7|
|1382  |      gpc4597          |gpc606_5_1366        |     7|
|1383  |      gpc4598          |gpc606_5_1367        |     7|
|1384  |      gpc4599          |gpc606_5_1368        |     7|
|1385  |      gpc46            |gpc606_5_1369        |     7|
|1386  |      gpc460           |gpc606_5_1370        |     7|
|1387  |      gpc4600          |gpc2135_5_1371       |     7|
|1388  |      gpc4601          |gpc1163_5_1372       |     6|
|1389  |      gpc4602          |gpc1163_5_1373       |     6|
|1390  |      gpc4603          |gpc1163_5_1374       |     6|
|1391  |      gpc4604          |gpc606_5_1375        |     7|
|1392  |      gpc4605          |gpc615_5_1376        |     8|
|1393  |      gpc4606          |gpc615_5_1377        |     8|
|1394  |      gpc4607          |gpc615_5_1378        |     8|
|1395  |      gpc4608          |gpc606_5_1379        |     7|
|1396  |      gpc4609          |gpc615_5_1380        |     8|
|1397  |      gpc461           |gpc615_5_1381        |     8|
|1398  |      gpc4610          |gpc615_5_1382        |     8|
|1399  |      gpc4611          |gpc615_5_1383        |     8|
|1400  |      gpc4612          |gpc615_5_1384        |     8|
|1401  |      gpc4613          |gpc615_5_1385        |     8|
|1402  |      gpc4614          |gpc606_5_1386        |     7|
|1403  |      gpc4615          |gpc606_5_1387        |     7|
|1404  |      gpc4616          |gpc606_5_1388        |     7|
|1405  |      gpc4617          |gpc606_5_1389        |     7|
|1406  |      gpc4618          |gpc606_5_1390        |     7|
|1407  |      gpc4619          |gpc606_5_1391        |     7|
|1408  |      gpc462           |gpc615_5_1392        |     8|
|1409  |      gpc4620          |gpc615_5_1393        |     8|
|1410  |      gpc4621          |gpc615_5_1394        |     8|
|1411  |      gpc4622          |gpc615_5_1395        |     8|
|1412  |      gpc4623          |gpc615_5_1396        |     8|
|1413  |      gpc4624          |gpc615_5_1397        |     8|
|1414  |      gpc4625          |gpc615_5_1398        |     8|
|1415  |      gpc4626          |gpc615_5_1399        |     8|
|1416  |      gpc4627          |gpc615_5_1400        |     8|
|1417  |      gpc4628          |gpc615_5_1401        |     8|
|1418  |      gpc4629          |gpc615_5_1402        |     8|
|1419  |      gpc463           |gpc615_5_1403        |     8|
|1420  |      gpc4630          |gpc615_5_1404        |     8|
|1421  |      gpc4631          |gpc606_5_1405        |     7|
|1422  |      gpc4632          |gpc606_5_1406        |     7|
|1423  |      gpc4633          |gpc615_5_1407        |     8|
|1424  |      gpc4634          |gpc615_5_1408        |     8|
|1425  |      gpc4635          |gpc615_5_1409        |     8|
|1426  |      gpc4636          |gpc615_5_1410        |     8|
|1427  |      gpc4637          |gpc615_5_1411        |     8|
|1428  |      gpc4638          |gpc117_4_1412        |     6|
|1429  |      gpc4639          |gpc117_4_1413        |     6|
|1430  |      gpc464           |gpc615_5_1414        |     8|
|1431  |      gpc4640          |gpc117_4_1415        |     6|
|1432  |      gpc4641          |gpc117_4_1416        |     6|
|1433  |      gpc4642          |gpc117_4_1417        |     6|
|1434  |      gpc4643          |gpc615_5_1418        |     8|
|1435  |      gpc4644          |gpc615_5_1419        |     8|
|1436  |      gpc4645          |gpc606_5_1420        |     7|
|1437  |      gpc4646          |gpc606_5_1421        |     7|
|1438  |      gpc4647          |gpc606_5_1422        |     7|
|1439  |      gpc4648          |gpc606_5_1423        |     7|
|1440  |      gpc4649          |gpc606_5_1424        |     7|
|1441  |      gpc465           |gpc615_5_1425        |     8|
|1442  |      gpc4650          |gpc615_5_1426        |     8|
|1443  |      gpc4651          |gpc615_5_1427        |     8|
|1444  |      gpc4652          |gpc615_5_1428        |     8|
|1445  |      gpc4653          |gpc623_5_1429        |     8|
|1446  |      gpc4654          |gpc623_5_1430        |     8|
|1447  |      gpc4655          |gpc623_5_1431        |     8|
|1448  |      gpc4656          |gpc606_5_1432        |     7|
|1449  |      gpc4657          |gpc606_5_1433        |     7|
|1450  |      gpc4658          |gpc606_5_1434        |     7|
|1451  |      gpc4659          |gpc606_5_1435        |     7|
|1452  |      gpc466           |gpc615_5_1436        |     8|
|1453  |      gpc4660          |gpc606_5_1437        |     7|
|1454  |      gpc4661          |gpc606_5_1438        |     7|
|1455  |      gpc4662          |gpc606_5_1439        |     7|
|1456  |      gpc4663          |gpc606_5_1440        |     7|
|1457  |      gpc4664          |gpc606_5_1441        |     7|
|1458  |      gpc4665          |gpc606_5_1442        |     7|
|1459  |      gpc4666          |gpc606_5_1443        |     7|
|1460  |      gpc4667          |gpc606_5_1444        |     7|
|1461  |      gpc4668          |gpc615_5_1445        |     8|
|1462  |      gpc4669          |gpc615_5_1446        |     8|
|1463  |      gpc467           |gpc615_5_1447        |     8|
|1464  |      gpc4670          |gpc615_5_1448        |     8|
|1465  |      gpc4671          |gpc615_5_1449        |     8|
|1466  |      gpc4672          |gpc615_5_1450        |     8|
|1467  |      gpc4673          |gpc615_5_1451        |     8|
|1468  |      gpc4674          |gpc615_5_1452        |     8|
|1469  |      gpc4675          |gpc606_5_1453        |     7|
|1470  |      gpc4676          |gpc606_5_1454        |     7|
|1471  |      gpc4677          |gpc606_5_1455        |     7|
|1472  |      gpc4678          |gpc606_5_1456        |     7|
|1473  |      gpc4679          |gpc606_5_1457        |     7|
|1474  |      gpc468           |gpc615_5_1458        |     8|
|1475  |      gpc4680          |gpc606_5_1459        |     7|
|1476  |      gpc4681          |gpc606_5_1460        |     7|
|1477  |      gpc4682          |gpc606_5_1461        |     7|
|1478  |      gpc4683          |gpc606_5_1462        |     7|
|1479  |      gpc4684          |gpc606_5_1463        |     7|
|1480  |      gpc4685          |gpc606_5_1464        |     7|
|1481  |      gpc4686          |gpc606_5_1465        |     7|
|1482  |      gpc4687          |gpc606_5_1466        |     7|
|1483  |      gpc4688          |gpc606_5_1467        |     7|
|1484  |      gpc4689          |gpc606_5_1468        |     7|
|1485  |      gpc469           |gpc615_5_1469        |     8|
|1486  |      gpc4690          |gpc606_5_1470        |     7|
|1487  |      gpc4691          |gpc606_5_1471        |     7|
|1488  |      gpc4692          |gpc606_5_1472        |     7|
|1489  |      gpc4693          |gpc606_5_1473        |     7|
|1490  |      gpc4694          |gpc606_5_1474        |     7|
|1491  |      gpc4695          |gpc606_5_1475        |     7|
|1492  |      gpc4696          |gpc606_5_1476        |     7|
|1493  |      gpc4697          |gpc1163_5_1477       |     6|
|1494  |      gpc4698          |gpc1163_5_1478       |     6|
|1495  |      gpc4699          |gpc1163_5_1479       |     6|
|1496  |      gpc47            |gpc606_5_1480        |     7|
|1497  |      gpc470           |gpc606_5_1481        |     7|
|1498  |      gpc4700          |gpc606_5_1482        |     7|
|1499  |      gpc4701          |gpc606_5_1483        |     7|
|1500  |      gpc4702          |gpc606_5_1484        |     7|
|1501  |      gpc4703          |gpc606_5_1485        |     7|
|1502  |      gpc4704          |gpc606_5_1486        |     7|
|1503  |      gpc4705          |gpc606_5_1487        |     7|
|1504  |      gpc4706          |gpc606_5_1488        |     7|
|1505  |      gpc4707          |gpc606_5_1489        |     7|
|1506  |      gpc471           |gpc615_5_1490        |     8|
|1507  |      gpc472           |gpc615_5_1491        |     8|
|1508  |      gpc473           |gpc615_5_1492        |     8|
|1509  |      gpc474           |gpc615_5_1493        |     8|
|1510  |      gpc475           |gpc615_5_1494        |     8|
|1511  |      gpc476           |gpc615_5_1495        |     8|
|1512  |      gpc477           |gpc615_5_1496        |     8|
|1513  |      gpc478           |gpc615_5_1497        |     8|
|1514  |      gpc479           |gpc615_5_1498        |     8|
|1515  |      gpc48            |gpc606_5_1499        |     7|
|1516  |      gpc480           |gpc615_5_1500        |     8|
|1517  |      gpc481           |gpc615_5_1501        |     8|
|1518  |      gpc482           |gpc615_5_1502        |     8|
|1519  |      gpc483           |gpc615_5_1503        |     8|
|1520  |      gpc484           |gpc615_5_1504        |     8|
|1521  |      gpc485           |gpc606_5_1505        |     7|
|1522  |      gpc486           |gpc606_5_1506        |     7|
|1523  |      gpc487           |gpc606_5_1507        |     7|
|1524  |      gpc488           |gpc606_5_1508        |     7|
|1525  |      gpc489           |gpc606_5_1509        |     7|
|1526  |      gpc49            |gpc606_5_1510        |     7|
|1527  |      gpc490           |gpc606_5_1511        |     7|
|1528  |      gpc491           |gpc606_5_1512        |     7|
|1529  |      gpc492           |gpc606_5_1513        |     7|
|1530  |      gpc493           |gpc606_5_1514        |     7|
|1531  |      gpc494           |gpc606_5_1515        |     7|
|1532  |      gpc495           |gpc606_5_1516        |     7|
|1533  |      gpc496           |gpc606_5_1517        |     7|
|1534  |      gpc497           |gpc606_5_1518        |     7|
|1535  |      gpc498           |gpc615_5_1519        |     8|
|1536  |      gpc499           |gpc615_5_1520        |     8|
|1537  |      gpc5             |gpc2135_5_1521       |     7|
|1538  |      gpc50            |gpc606_5_1522        |     7|
|1539  |      gpc500           |gpc615_5_1523        |     8|
|1540  |      gpc501           |gpc615_5_1524        |     8|
|1541  |      gpc502           |gpc615_5_1525        |     8|
|1542  |      gpc503           |gpc615_5_1526        |     8|
|1543  |      gpc504           |gpc615_5_1527        |     8|
|1544  |      gpc505           |gpc615_5_1528        |     8|
|1545  |      gpc506           |gpc615_5_1529        |     8|
|1546  |      gpc507           |gpc615_5_1530        |     8|
|1547  |      gpc508           |gpc615_5_1531        |     8|
|1548  |      gpc509           |gpc615_5_1532        |     8|
|1549  |      gpc51            |gpc606_5_1533        |     7|
|1550  |      gpc510           |gpc615_5_1534        |     8|
|1551  |      gpc511           |gpc615_5_1535        |     8|
|1552  |      gpc512           |gpc615_5_1536        |     8|
|1553  |      gpc513           |gpc615_5_1537        |     8|
|1554  |      gpc514           |gpc615_5_1538        |     8|
|1555  |      gpc515           |gpc606_5_1539        |     7|
|1556  |      gpc516           |gpc606_5_1540        |     7|
|1557  |      gpc517           |gpc606_5_1541        |     7|
|1558  |      gpc518           |gpc606_5_1542        |     7|
|1559  |      gpc519           |gpc606_5_1543        |     7|
|1560  |      gpc5192          |gpc2135_5_1544       |     7|
|1561  |      gpc5193          |gpc1163_5_1545       |     6|
|1562  |      gpc5194          |gpc615_5_1546        |     8|
|1563  |      gpc5195          |gpc606_5_1547        |     7|
|1564  |      gpc5196          |gpc1343_5_1548       |     7|
|1565  |      gpc5197          |gpc1343_5_1549       |     7|
|1566  |      gpc5198          |gpc606_5_1550        |     7|
|1567  |      gpc5199          |gpc606_5_1551        |     7|
|1568  |      gpc52            |gpc606_5_1552        |     7|
|1569  |      gpc520           |gpc606_5_1553        |     7|
|1570  |      gpc5200          |gpc606_5_1554        |     7|
|1571  |      gpc5201          |gpc606_5_1555        |     7|
|1572  |      gpc5202          |gpc615_5_1556        |     8|
|1573  |      gpc5203          |gpc615_5_1557        |     8|
|1574  |      gpc5204          |gpc2135_5_1558       |     7|
|1575  |      gpc5205          |gpc2135_5_1559       |     7|
|1576  |      gpc5206          |gpc117_4_1560        |     6|
|1577  |      gpc5207          |gpc117_4_1561        |     6|
|1578  |      gpc5208          |gpc606_5_1562        |     7|
|1579  |      gpc5209          |gpc606_5_1563        |     7|
|1580  |      gpc521           |gpc606_5_1564        |     7|
|1581  |      gpc5210          |gpc606_5_1565        |     7|
|1582  |      gpc5211          |gpc606_5_1566        |     7|
|1583  |      gpc5212          |gpc606_5_1567        |     7|
|1584  |      gpc5213          |gpc117_4_1568        |     6|
|1585  |      gpc5214          |gpc615_5_1569        |     8|
|1586  |      gpc5215          |gpc615_5_1570        |     8|
|1587  |      gpc5216          |gpc615_5_1571        |     8|
|1588  |      gpc5217          |gpc615_5_1572        |     8|
|1589  |      gpc5218          |gpc615_5_1573        |     8|
|1590  |      gpc5219          |gpc615_5_1574        |     8|
|1591  |      gpc522           |gpc606_5_1575        |     7|
|1592  |      gpc5220          |gpc615_5_1576        |     8|
|1593  |      gpc5221          |gpc615_5_1577        |     8|
|1594  |      gpc5222          |gpc615_5_1578        |     8|
|1595  |      gpc5223          |gpc615_5_1579        |     8|
|1596  |      gpc5224          |gpc215_4             |     7|
|1597  |      gpc5225          |gpc223_4             |     7|
|1598  |      gpc5226          |gpc207_4_1580        |     8|
|1599  |      gpc5227          |gpc615_5_1581        |     8|
|1600  |      gpc5228          |gpc615_5_1582        |     8|
|1601  |      gpc5229          |gpc606_5_1583        |     7|
|1602  |      gpc523           |gpc606_5_1584        |     7|
|1603  |      gpc5230          |gpc2135_5_1585       |     7|
|1604  |      gpc5231          |gpc2135_5_1586       |     7|
|1605  |      gpc5232          |gpc615_5_1587        |     8|
|1606  |      gpc5233          |gpc615_5_1588        |     8|
|1607  |      gpc5234          |gpc615_5_1589        |     8|
|1608  |      gpc5235          |gpc615_5_1590        |     8|
|1609  |      gpc5236          |gpc1163_5_1591       |     6|
|1610  |      gpc5237          |gpc1163_5_1592       |     6|
|1611  |      gpc5238          |gpc1163_5_1593       |     6|
|1612  |      gpc5239          |gpc1163_5_1594       |     6|
|1613  |      gpc524           |gpc606_5_1595        |     7|
|1614  |      gpc5240          |gpc606_5_1596        |     7|
|1615  |      gpc5241          |gpc606_5_1597        |     7|
|1616  |      gpc5242          |gpc606_5_1598        |     7|
|1617  |      gpc5243          |gpc606_5_1599        |     7|
|1618  |      gpc5244          |gpc606_5_1600        |     7|
|1619  |      gpc5245          |gpc606_5_1601        |     7|
|1620  |      gpc5246          |gpc606_5_1602        |     7|
|1621  |      gpc5247          |gpc606_5_1603        |     7|
|1622  |      gpc5248          |gpc606_5_1604        |     7|
|1623  |      gpc5249          |gpc606_5_1605        |     7|
|1624  |      gpc525           |gpc606_5_1606        |     7|
|1625  |      gpc5250          |gpc606_5_1607        |     7|
|1626  |      gpc5251          |gpc606_5_1608        |     7|
|1627  |      gpc5252          |gpc606_5_1609        |     7|
|1628  |      gpc5253          |gpc606_5_1610        |     7|
|1629  |      gpc5254          |gpc606_5_1611        |     7|
|1630  |      gpc5255          |gpc606_5_1612        |     7|
|1631  |      gpc5256          |gpc606_5_1613        |     7|
|1632  |      gpc5257          |gpc606_5_1614        |     7|
|1633  |      gpc5258          |gpc606_5_1615        |     7|
|1634  |      gpc5259          |gpc606_5_1616        |     7|
|1635  |      gpc526           |gpc606_5_1617        |     7|
|1636  |      gpc5260          |gpc606_5_1618        |     7|
|1637  |      gpc5261          |gpc606_5_1619        |     7|
|1638  |      gpc5262          |gpc606_5_1620        |     7|
|1639  |      gpc5263          |gpc606_5_1621        |     7|
|1640  |      gpc5264          |gpc606_5_1622        |     7|
|1641  |      gpc5265          |gpc606_5_1623        |     7|
|1642  |      gpc5266          |gpc615_5_1624        |     8|
|1643  |      gpc5267          |gpc615_5_1625        |     8|
|1644  |      gpc5268          |gpc606_5_1626        |     7|
|1645  |      gpc5269          |gpc606_5_1627        |     7|
|1646  |      gpc527           |gpc606_5_1628        |     7|
|1647  |      gpc5270          |gpc606_5_1629        |     7|
|1648  |      gpc5271          |gpc606_5_1630        |     7|
|1649  |      gpc5272          |gpc606_5_1631        |     7|
|1650  |      gpc5273          |gpc606_5_1632        |     7|
|1651  |      gpc5274          |gpc606_5_1633        |     7|
|1652  |      gpc5275          |gpc606_5_1634        |     7|
|1653  |      gpc5276          |gpc606_5_1635        |     7|
|1654  |      gpc5277          |gpc606_5_1636        |     7|
|1655  |      gpc5278          |gpc606_5_1637        |     7|
|1656  |      gpc5279          |gpc606_5_1638        |     7|
|1657  |      gpc528           |gpc606_5_1639        |     7|
|1658  |      gpc5280          |gpc615_5_1640        |     8|
|1659  |      gpc5281          |gpc615_5_1641        |     8|
|1660  |      gpc5282          |gpc615_5_1642        |     8|
|1661  |      gpc5283          |gpc606_5_1643        |     7|
|1662  |      gpc5284          |gpc606_5_1644        |     7|
|1663  |      gpc5285          |gpc606_5_1645        |     7|
|1664  |      gpc5286          |gpc1406_5_1646       |     8|
|1665  |      gpc5287          |gpc207_4_1647        |     8|
|1666  |      gpc5288          |gpc615_5_1648        |     8|
|1667  |      gpc5289          |gpc615_5_1649        |     8|
|1668  |      gpc529           |gpc606_5_1650        |     7|
|1669  |      gpc5290          |gpc615_5_1651        |     8|
|1670  |      gpc5291          |gpc135_4_1652        |     5|
|1671  |      gpc5292          |gpc135_4_1653        |     5|
|1672  |      gpc5293          |gpc135_4_1654        |     5|
|1673  |      gpc5294          |gpc606_5_1655        |     7|
|1674  |      gpc5295          |gpc606_5_1656        |     7|
|1675  |      gpc5296          |gpc606_5_1657        |     7|
|1676  |      gpc5297          |gpc615_5_1658        |     8|
|1677  |      gpc5298          |gpc615_5_1659        |     8|
|1678  |      gpc5299          |gpc615_5_1660        |     8|
|1679  |      gpc53            |gpc606_5_1661        |     7|
|1680  |      gpc530           |gpc606_5_1662        |     7|
|1681  |      gpc5300          |gpc615_5_1663        |     8|
|1682  |      gpc5301          |gpc615_5_1664        |     8|
|1683  |      gpc5302          |gpc215_4_1665        |     7|
|1684  |      gpc5303          |gpc215_4_1666        |     7|
|1685  |      gpc5304          |gpc606_5_1667        |     7|
|1686  |      gpc5305          |gpc615_5_1668        |     8|
|1687  |      gpc5306          |gpc623_5_1669        |     8|
|1688  |      gpc5307          |gpc606_5_1670        |     7|
|1689  |      gpc5308          |gpc606_5_1671        |     7|
|1690  |      gpc5309          |gpc2135_5_1672       |     7|
|1691  |      gpc531           |gpc606_5_1673        |     7|
|1692  |      gpc5310          |gpc615_5_1674        |     8|
|1693  |      gpc5311          |gpc615_5_1675        |     8|
|1694  |      gpc5312          |gpc615_5_1676        |     8|
|1695  |      gpc5313          |gpc615_5_1677        |     8|
|1696  |      gpc5314          |gpc615_5_1678        |     8|
|1697  |      gpc5315          |gpc615_5_1679        |     8|
|1698  |      gpc5316          |gpc623_5_1680        |     8|
|1699  |      gpc5317          |gpc615_5_1681        |     8|
|1700  |      gpc5318          |gpc2135_5_1682       |     7|
|1701  |      gpc5319          |gpc2135_5_1683       |     7|
|1702  |      gpc532           |gpc606_5_1684        |     7|
|1703  |      gpc5320          |gpc2135_5_1685       |     7|
|1704  |      gpc5321          |gpc606_5_1686        |     7|
|1705  |      gpc5322          |gpc606_5_1687        |     7|
|1706  |      gpc5323          |gpc606_5_1688        |     7|
|1707  |      gpc5324          |gpc606_5_1689        |     7|
|1708  |      gpc5325          |gpc606_5_1690        |     7|
|1709  |      gpc5326          |gpc606_5_1691        |     7|
|1710  |      gpc5327          |gpc606_5_1692        |     7|
|1711  |      gpc5328          |gpc606_5_1693        |     7|
|1712  |      gpc5329          |gpc606_5_1694        |     7|
|1713  |      gpc533           |gpc606_5_1695        |     7|
|1714  |      gpc5330          |gpc606_5_1696        |     7|
|1715  |      gpc5331          |gpc606_5_1697        |     7|
|1716  |      gpc5332          |gpc606_5_1698        |     7|
|1717  |      gpc5333          |gpc606_5_1699        |     7|
|1718  |      gpc5334          |gpc606_5_1700        |     7|
|1719  |      gpc5335          |gpc606_5_1701        |     7|
|1720  |      gpc5336          |gpc606_5_1702        |     7|
|1721  |      gpc534           |gpc606_5_1703        |     7|
|1722  |      gpc535           |gpc606_5_1704        |     7|
|1723  |      gpc536           |gpc606_5_1705        |     7|
|1724  |      gpc537           |gpc606_5_1706        |     7|
|1725  |      gpc538           |gpc615_5_1707        |     8|
|1726  |      gpc539           |gpc615_5_1708        |     8|
|1727  |      gpc54            |gpc606_5_1709        |     7|
|1728  |      gpc540           |gpc615_5_1710        |     8|
|1729  |      gpc541           |gpc606_5_1711        |     7|
|1730  |      gpc542           |gpc606_5_1712        |     7|
|1731  |      gpc543           |gpc606_5_1713        |     7|
|1732  |      gpc544           |gpc615_5_1714        |     8|
|1733  |      gpc545           |gpc615_5_1715        |     8|
|1734  |      gpc546           |gpc615_5_1716        |     8|
|1735  |      gpc547           |gpc615_5_1717        |     8|
|1736  |      gpc548           |gpc615_5_1718        |     8|
|1737  |      gpc549           |gpc615_5_1719        |     8|
|1738  |      gpc55            |gpc606_5_1720        |     7|
|1739  |      gpc550           |gpc615_5_1721        |     8|
|1740  |      gpc551           |gpc615_5_1722        |     8|
|1741  |      gpc552           |gpc615_5_1723        |     8|
|1742  |      gpc553           |gpc615_5_1724        |     8|
|1743  |      gpc554           |gpc615_5_1725        |     8|
|1744  |      gpc555           |gpc615_5_1726        |     8|
|1745  |      gpc5557          |gpc2135_5_1727       |     7|
|1746  |      gpc5558          |gpc606_5_1728        |     7|
|1747  |      gpc5559          |gpc2135_5_1729       |     7|
|1748  |      gpc556           |gpc615_5_1730        |     8|
|1749  |      gpc5560          |gpc615_5_1731        |     8|
|1750  |      gpc5561          |gpc615_5_1732        |     8|
|1751  |      gpc5562          |gpc1163_5_1733       |     6|
|1752  |      gpc5563          |gpc117_4_1734        |     6|
|1753  |      gpc5564          |gpc117_4_1735        |     6|
|1754  |      gpc5565          |gpc117_4_1736        |     6|
|1755  |      gpc5566          |gpc606_5_1737        |     7|
|1756  |      gpc5567          |gpc615_5_1738        |     8|
|1757  |      gpc5568          |gpc606_5_1739        |     7|
|1758  |      gpc5569          |gpc606_5_1740        |     7|
|1759  |      gpc557           |gpc2116_5            |     6|
|1760  |      gpc5570          |gpc615_5_1741        |     8|
|1761  |      gpc5571          |gpc606_5_1742        |     7|
|1762  |      gpc5572          |gpc615_5_1743        |     8|
|1763  |      gpc5573          |gpc207_4_1744        |     8|
|1764  |      gpc5574          |gpc207_4_1745        |     8|
|1765  |      gpc5575          |gpc606_5_1746        |     7|
|1766  |      gpc5576          |gpc615_5_1747        |     8|
|1767  |      gpc5577          |gpc623_5_1748        |     8|
|1768  |      gpc5578          |gpc135_4_1749        |     5|
|1769  |      gpc5579          |gpc2135_5_1750       |     7|
|1770  |      gpc558           |gpc606_5_1751        |     7|
|1771  |      gpc5580          |gpc2135_5_1752       |     7|
|1772  |      gpc5581          |gpc606_5_1753        |     7|
|1773  |      gpc5582          |gpc23_3              |     5|
|1774  |      gpc5583          |gpc7_3_1754          |     6|
|1775  |      gpc5584          |gpc615_5_1755        |     8|
|1776  |      gpc5585          |gpc1343_5_1756       |     7|
|1777  |      gpc5586          |gpc1423_5            |     9|
|1778  |      gpc5587          |gpc606_5_1757        |     7|
|1779  |      gpc5588          |gpc615_5_1758        |     8|
|1780  |      gpc5589          |gpc615_5_1759        |     8|
|1781  |      gpc559           |gpc606_5_1760        |     7|
|1782  |      gpc5590          |gpc606_5_1761        |     7|
|1783  |      gpc5591          |gpc606_5_1762        |     7|
|1784  |      gpc5592          |gpc606_5_1763        |     7|
|1785  |      gpc5593          |gpc606_5_1764        |     7|
|1786  |      gpc5594          |gpc615_5_1765        |     8|
|1787  |      gpc5595          |gpc606_5_1766        |     7|
|1788  |      gpc5596          |gpc606_5_1767        |     7|
|1789  |      gpc5597          |gpc606_5_1768        |     7|
|1790  |      gpc5598          |gpc606_5_1769        |     7|
|1791  |      gpc5599          |gpc606_5_1770        |     7|
|1792  |      gpc56            |gpc606_5_1771        |     7|
|1793  |      gpc560           |gpc606_5_1772        |     7|
|1794  |      gpc5600          |gpc606_5_1773        |     7|
|1795  |      gpc5601          |gpc615_5_1774        |     8|
|1796  |      gpc5602          |gpc615_5_1775        |     8|
|1797  |      gpc5603          |gpc606_5_1776        |     7|
|1798  |      gpc5604          |gpc606_5_1777        |     7|
|1799  |      gpc5605          |gpc615_5_1778        |     8|
|1800  |      gpc5606          |gpc615_5_1779        |     8|
|1801  |      gpc5607          |gpc615_5_1780        |     8|
|1802  |      gpc5608          |gpc606_5_1781        |     7|
|1803  |      gpc5609          |gpc606_5_1782        |     7|
|1804  |      gpc561           |gpc606_5_1783        |     7|
|1805  |      gpc5610          |gpc606_5_1784        |     7|
|1806  |      gpc5611          |gpc606_5_1785        |     7|
|1807  |      gpc5612          |gpc606_5_1786        |     7|
|1808  |      gpc5613          |gpc615_5_1787        |     8|
|1809  |      gpc5614          |gpc7_3_1788          |     6|
|1810  |      gpc5615          |gpc606_5_1789        |     7|
|1811  |      gpc5616          |gpc207_4_1790        |     8|
|1812  |      gpc5617          |gpc207_4_1791        |     8|
|1813  |      gpc5618          |gpc207_4_1792        |     8|
|1814  |      gpc5619          |gpc606_5_1793        |     7|
|1815  |      gpc562           |gpc606_5_1794        |     7|
|1816  |      gpc5620          |gpc606_5_1795        |     7|
|1817  |      gpc5621          |gpc7_3_1796          |     6|
|1818  |      gpc5622          |gpc7_3_1797          |     6|
|1819  |      gpc5623          |gpc7_3_1798          |     6|
|1820  |      gpc5624          |gpc606_5_1799        |     7|
|1821  |      gpc5625          |gpc606_5_1800        |     7|
|1822  |      gpc5626          |gpc606_5_1801        |     7|
|1823  |      gpc5627          |gpc606_5_1802        |     7|
|1824  |      gpc5628          |gpc117_4_1803        |     6|
|1825  |      gpc5629          |gpc117_4_1804        |     6|
|1826  |      gpc563           |gpc606_5_1805        |     7|
|1827  |      gpc5630          |gpc606_5_1806        |     7|
|1828  |      gpc5631          |gpc606_5_1807        |     7|
|1829  |      gpc5632          |gpc606_5_1808        |     7|
|1830  |      gpc5633          |gpc207_4_1809        |     8|
|1831  |      gpc564           |gpc606_5_1810        |     7|
|1832  |      gpc565           |gpc606_5_1811        |     7|
|1833  |      gpc566           |gpc606_5_1812        |     7|
|1834  |      gpc567           |gpc606_5_1813        |     7|
|1835  |      gpc568           |gpc606_5_1814        |     7|
|1836  |      gpc569           |gpc606_5_1815        |     7|
|1837  |      gpc57            |gpc606_5_1816        |     7|
|1838  |      gpc570           |gpc606_5_1817        |     7|
|1839  |      gpc571           |gpc606_5_1818        |     7|
|1840  |      gpc572           |gpc606_5_1819        |     7|
|1841  |      gpc573           |gpc606_5_1820        |     7|
|1842  |      gpc5737          |gpc223_4_1821        |     7|
|1843  |      gpc5738          |gpc615_5_1822        |     8|
|1844  |      gpc5739          |gpc615_5_1823        |     8|
|1845  |      gpc574           |gpc606_5_1824        |     7|
|1846  |      gpc5740          |gpc207_4_1825        |     8|
|1847  |      gpc5741          |gpc615_5_1826        |     8|
|1848  |      gpc5742          |gpc606_5_1827        |     7|
|1849  |      gpc5743          |gpc7_3_1828          |     6|
|1850  |      gpc5744          |gpc615_5_1829        |     8|
|1851  |      gpc5745          |gpc1415_5_1830       |     9|
|1852  |      gpc5746          |gpc615_5_1831        |     8|
|1853  |      gpc5747          |gpc615_5_1832        |     8|
|1854  |      gpc5748          |gpc615_5_1833        |     8|
|1855  |      gpc5749          |gpc207_4_1834        |     8|
|1856  |      gpc575           |gpc606_5_1835        |     7|
|1857  |      gpc5750          |gpc1325_5            |     9|
|1858  |      gpc5751          |gpc615_5_1836        |     8|
|1859  |      gpc5752          |gpc2135_5_1837       |     7|
|1860  |      gpc5753          |gpc615_5_1838        |     8|
|1861  |      gpc5754          |gpc117_4_1839        |     6|
|1862  |      gpc5755          |gpc623_5_1840        |     8|
|1863  |      gpc5756          |gpc606_5_1841        |     7|
|1864  |      gpc5757          |gpc1163_5_1842       |     6|
|1865  |      gpc5758          |gpc1415_5_1843       |     9|
|1866  |      gpc5759          |gpc135_4_1844        |     5|
|1867  |      gpc576           |gpc606_5_1845        |     7|
|1868  |      gpc5760          |gpc606_5_1846        |     7|
|1869  |      gpc5761          |gpc2135_5_1847       |     7|
|1870  |      gpc5762          |gpc623_5_1848        |     8|
|1871  |      gpc5763          |gpc223_4_1849        |     7|
|1872  |      gpc5764          |gpc606_5_1850        |     7|
|1873  |      gpc5765          |gpc615_5_1851        |     8|
|1874  |      gpc5766          |gpc615_5_1852        |     8|
|1875  |      gpc5767          |gpc1163_5_1853       |     6|
|1876  |      gpc5768          |gpc615_5_1854        |     8|
|1877  |      gpc5769          |gpc615_5_1855        |     8|
|1878  |      gpc577           |gpc606_5_1856        |     7|
|1879  |      gpc5770          |gpc3_2               |     3|
|1880  |      gpc5771          |gpc606_5_1857        |     7|
|1881  |      gpc5772          |gpc606_5_1858        |     7|
|1882  |      gpc5773          |gpc606_5_1859        |     7|
|1883  |      gpc5774          |gpc606_5_1860        |     7|
|1884  |      gpc578           |gpc606_5_1861        |     7|
|1885  |      gpc579           |gpc606_5_1862        |     7|
|1886  |      gpc58            |gpc606_5_1863        |     7|
|1887  |      gpc580           |gpc606_5_1864        |     7|
|1888  |      gpc581           |gpc606_5_1865        |     7|
|1889  |      gpc582           |gpc606_5_1866        |     7|
|1890  |      gpc583           |gpc606_5_1867        |     7|
|1891  |      gpc584           |gpc606_5_1868        |     7|
|1892  |      gpc585           |gpc606_5_1869        |     7|
|1893  |      gpc5852          |gpc135_4_1870        |     5|
|1894  |      gpc5853          |gpc1343_5_1871       |     7|
|1895  |      gpc5854          |gpc1423_5_1872       |     9|
|1896  |      gpc5855          |gpc615_5_1873        |     8|
|1897  |      gpc5856          |gpc623_5_1874        |     8|
|1898  |      gpc5857          |gpc2223_5            |     9|
|1899  |      gpc5858          |gpc1343_5_1875       |     7|
|1900  |      gpc5859          |gpc3_2_1876          |     3|
|1901  |      gpc586           |gpc606_5_1877        |     7|
|1902  |      gpc5860          |gpc1415_5_1878       |     9|
|1903  |      gpc5861          |gpc1343_5_1879       |     7|
|1904  |      gpc5862          |gpc1423_5_1880       |     9|
|1905  |      gpc5863          |gpc1343_5_1881       |     7|
|1906  |      gpc5864          |gpc1343_5_1882       |     7|
|1907  |      gpc5865          |gpc1325_5_1883       |     9|
|1908  |      gpc5866          |gpc223_4_1884        |     7|
|1909  |      gpc5867          |gpc1343_5_1885       |     7|
|1910  |      gpc5868          |gpc623_5_1886        |     8|
|1911  |      gpc5869          |gpc2135_5_1887       |     7|
|1912  |      gpc587           |gpc606_5_1888        |     7|
|1913  |      gpc5870          |gpc1343_5_1889       |     7|
|1914  |      gpc5871          |gpc1343_5_1890       |     7|
|1915  |      gpc5872          |gpc135_4_1891        |     5|
|1916  |      gpc5873          |gpc1406_5_1892       |     8|
|1917  |      gpc5874          |gpc1415_5_1893       |     9|
|1918  |      gpc5875          |gpc23_3_1894         |     5|
|1919  |      gpc5876          |gpc1343_5_1895       |     7|
|1920  |      gpc5877          |gpc2223_5_1896       |     9|
|1921  |      gpc588           |gpc606_5_1897        |     7|
|1922  |      gpc589           |gpc606_5_1898        |     7|
|1923  |      gpc59            |gpc606_5_1899        |     7|
|1924  |      gpc590           |gpc606_5_1900        |     7|
|1925  |      gpc591           |gpc606_5_1901        |     7|
|1926  |      gpc592           |gpc606_5_1902        |     7|
|1927  |      gpc593           |gpc606_5_1903        |     7|
|1928  |      gpc594           |gpc606_5_1904        |     7|
|1929  |      gpc595           |gpc606_5_1905        |     7|
|1930  |      gpc596           |gpc606_5_1906        |     7|
|1931  |      gpc597           |gpc606_5_1907        |     7|
|1932  |      gpc598           |gpc606_5_1908        |     7|
|1933  |      gpc599           |gpc606_5_1909        |     7|
|1934  |      gpc6             |gpc2135_5_1910       |     7|
|1935  |      gpc60            |gpc606_5_1911        |     7|
|1936  |      gpc600           |gpc606_5_1912        |     7|
|1937  |      gpc601           |gpc606_5_1913        |     7|
|1938  |      gpc602           |gpc606_5_1914        |     7|
|1939  |      gpc603           |gpc606_5_1915        |     7|
|1940  |      gpc604           |gpc606_5_1916        |     7|
|1941  |      gpc605           |gpc606_5_1917        |     7|
|1942  |      gpc606           |gpc606_5_1918        |     7|
|1943  |      gpc607           |gpc606_5_1919        |     7|
|1944  |      gpc608           |gpc606_5_1920        |     7|
|1945  |      gpc609           |gpc606_5_1921        |     7|
|1946  |      gpc61            |gpc606_5_1922        |     7|
|1947  |      gpc610           |gpc606_5_1923        |     7|
|1948  |      gpc611           |gpc606_5_1924        |     7|
|1949  |      gpc612           |gpc606_5_1925        |     7|
|1950  |      gpc613           |gpc606_5_1926        |     7|
|1951  |      gpc614           |gpc606_5_1927        |     7|
|1952  |      gpc615           |gpc606_5_1928        |     7|
|1953  |      gpc616           |gpc615_5_1929        |     8|
|1954  |      gpc617           |gpc615_5_1930        |     8|
|1955  |      gpc618           |gpc615_5_1931        |     8|
|1956  |      gpc619           |gpc615_5_1932        |     8|
|1957  |      gpc62            |gpc606_5_1933        |     7|
|1958  |      gpc620           |gpc615_5_1934        |     8|
|1959  |      gpc621           |gpc615_5_1935        |     8|
|1960  |      gpc622           |gpc615_5_1936        |     8|
|1961  |      gpc623           |gpc615_5_1937        |     8|
|1962  |      gpc624           |gpc615_5_1938        |     8|
|1963  |      gpc625           |gpc615_5_1939        |     8|
|1964  |      gpc626           |gpc615_5_1940        |     8|
|1965  |      gpc627           |gpc615_5_1941        |     8|
|1966  |      gpc628           |gpc615_5_1942        |     8|
|1967  |      gpc629           |gpc615_5_1943        |     8|
|1968  |      gpc63            |gpc615_5_1944        |     8|
|1969  |      gpc630           |gpc615_5_1945        |     8|
|1970  |      gpc631           |gpc615_5_1946        |     8|
|1971  |      gpc632           |gpc615_5_1947        |     8|
|1972  |      gpc633           |gpc615_5_1948        |     8|
|1973  |      gpc634           |gpc615_5_1949        |     8|
|1974  |      gpc635           |gpc615_5_1950        |     8|
|1975  |      gpc636           |gpc615_5_1951        |     8|
|1976  |      gpc637           |gpc615_5_1952        |     8|
|1977  |      gpc638           |gpc615_5_1953        |     8|
|1978  |      gpc639           |gpc615_5_1954        |     8|
|1979  |      gpc64            |gpc615_5_1955        |     8|
|1980  |      gpc640           |gpc615_5_1956        |     8|
|1981  |      gpc641           |gpc615_5_1957        |     8|
|1982  |      gpc642           |gpc615_5_1958        |     8|
|1983  |      gpc643           |gpc606_5_1959        |     7|
|1984  |      gpc644           |gpc606_5_1960        |     7|
|1985  |      gpc645           |gpc606_5_1961        |     7|
|1986  |      gpc646           |gpc606_5_1962        |     7|
|1987  |      gpc647           |gpc606_5_1963        |     7|
|1988  |      gpc648           |gpc606_5_1964        |     7|
|1989  |      gpc649           |gpc606_5_1965        |     7|
|1990  |      gpc65            |gpc615_5_1966        |     8|
|1991  |      gpc650           |gpc606_5_1967        |     7|
|1992  |      gpc651           |gpc606_5_1968        |     7|
|1993  |      gpc652           |gpc606_5_1969        |     7|
|1994  |      gpc653           |gpc606_5_1970        |     7|
|1995  |      gpc654           |gpc606_5_1971        |     7|
|1996  |      gpc655           |gpc606_5_1972        |     7|
|1997  |      gpc656           |gpc606_5_1973        |     7|
|1998  |      gpc657           |gpc606_5_1974        |     7|
|1999  |      gpc658           |gpc606_5_1975        |     7|
|2000  |      gpc659           |gpc606_5_1976        |     7|
|2001  |      gpc66            |gpc615_5_1977        |     8|
|2002  |      gpc660           |gpc606_5_1978        |     7|
|2003  |      gpc661           |gpc606_5_1979        |     7|
|2004  |      gpc662           |gpc606_5_1980        |     7|
|2005  |      gpc663           |gpc606_5_1981        |     7|
|2006  |      gpc664           |gpc606_5_1982        |     7|
|2007  |      gpc665           |gpc606_5_1983        |     7|
|2008  |      gpc666           |gpc606_5_1984        |     7|
|2009  |      gpc667           |gpc606_5_1985        |     7|
|2010  |      gpc668           |gpc606_5_1986        |     7|
|2011  |      gpc669           |gpc606_5_1987        |     7|
|2012  |      gpc67            |gpc615_5_1988        |     8|
|2013  |      gpc670           |gpc606_5_1989        |     7|
|2014  |      gpc671           |gpc606_5_1990        |     7|
|2015  |      gpc672           |gpc606_5_1991        |     7|
|2016  |      gpc673           |gpc606_5_1992        |     7|
|2017  |      gpc674           |gpc606_5_1993        |     7|
|2018  |      gpc675           |gpc606_5_1994        |     7|
|2019  |      gpc676           |gpc606_5_1995        |     7|
|2020  |      gpc677           |gpc606_5_1996        |     7|
|2021  |      gpc678           |gpc606_5_1997        |     7|
|2022  |      gpc679           |gpc606_5_1998        |     7|
|2023  |      gpc68            |gpc615_5_1999        |     8|
|2024  |      gpc680           |gpc606_5_2000        |     7|
|2025  |      gpc681           |gpc606_5_2001        |     7|
|2026  |      gpc682           |gpc606_5_2002        |     7|
|2027  |      gpc683           |gpc606_5_2003        |     7|
|2028  |      gpc684           |gpc606_5_2004        |     7|
|2029  |      gpc685           |gpc606_5_2005        |     7|
|2030  |      gpc686           |gpc606_5_2006        |     7|
|2031  |      gpc687           |gpc606_5_2007        |     7|
|2032  |      gpc688           |gpc606_5_2008        |     7|
|2033  |      gpc689           |gpc606_5_2009        |     7|
|2034  |      gpc69            |gpc615_5_2010        |     8|
|2035  |      gpc690           |gpc606_5_2011        |     7|
|2036  |      gpc691           |gpc606_5_2012        |     7|
|2037  |      gpc692           |gpc606_5_2013        |     7|
|2038  |      gpc693           |gpc606_5_2014        |     7|
|2039  |      gpc694           |gpc606_5_2015        |     7|
|2040  |      gpc695           |gpc606_5_2016        |     7|
|2041  |      gpc696           |gpc606_5_2017        |     7|
|2042  |      gpc697           |gpc606_5_2018        |     7|
|2043  |      gpc698           |gpc615_5_2019        |     8|
|2044  |      gpc699           |gpc615_5_2020        |     8|
|2045  |      gpc7             |gpc2135_5_2021       |     7|
|2046  |      gpc70            |gpc615_5_2022        |     8|
|2047  |      gpc700           |gpc615_5_2023        |     8|
|2048  |      gpc701           |gpc615_5_2024        |     8|
|2049  |      gpc702           |gpc615_5_2025        |     8|
|2050  |      gpc703           |gpc615_5_2026        |     8|
|2051  |      gpc704           |gpc615_5_2027        |     8|
|2052  |      gpc705           |gpc615_5_2028        |     8|
|2053  |      gpc706           |gpc615_5_2029        |     8|
|2054  |      gpc707           |gpc615_5_2030        |     8|
|2055  |      gpc708           |gpc615_5_2031        |     8|
|2056  |      gpc709           |gpc615_5_2032        |     8|
|2057  |      gpc71            |gpc615_5_2033        |     8|
|2058  |      gpc710           |gpc615_5_2034        |     8|
|2059  |      gpc711           |gpc615_5_2035        |     8|
|2060  |      gpc712           |gpc615_5_2036        |     8|
|2061  |      gpc713           |gpc615_5_2037        |     8|
|2062  |      gpc714           |gpc615_5_2038        |     8|
|2063  |      gpc715           |gpc615_5_2039        |     8|
|2064  |      gpc716           |gpc615_5_2040        |     8|
|2065  |      gpc717           |gpc615_5_2041        |     8|
|2066  |      gpc718           |gpc615_5_2042        |     8|
|2067  |      gpc719           |gpc615_5_2043        |     8|
|2068  |      gpc72            |gpc615_5_2044        |     8|
|2069  |      gpc720           |gpc615_5_2045        |     8|
|2070  |      gpc721           |gpc615_5_2046        |     8|
|2071  |      gpc722           |gpc615_5_2047        |     8|
|2072  |      gpc723           |gpc615_5_2048        |     8|
|2073  |      gpc724           |gpc615_5_2049        |     8|
|2074  |      gpc725           |gpc615_5_2050        |     8|
|2075  |      gpc726           |gpc207_4_2051        |     8|
|2076  |      gpc727           |gpc606_5_2052        |     7|
|2077  |      gpc728           |gpc606_5_2053        |     7|
|2078  |      gpc729           |gpc606_5_2054        |     7|
|2079  |      gpc73            |gpc615_5_2055        |     8|
|2080  |      gpc730           |gpc606_5_2056        |     7|
|2081  |      gpc731           |gpc606_5_2057        |     7|
|2082  |      gpc732           |gpc606_5_2058        |     7|
|2083  |      gpc733           |gpc606_5_2059        |     7|
|2084  |      gpc734           |gpc606_5_2060        |     7|
|2085  |      gpc735           |gpc606_5_2061        |     7|
|2086  |      gpc736           |gpc606_5_2062        |     7|
|2087  |      gpc737           |gpc606_5_2063        |     7|
|2088  |      gpc738           |gpc606_5_2064        |     7|
|2089  |      gpc739           |gpc606_5_2065        |     7|
|2090  |      gpc74            |gpc615_5_2066        |     8|
|2091  |      gpc740           |gpc606_5_2067        |     7|
|2092  |      gpc741           |gpc606_5_2068        |     7|
|2093  |      gpc742           |gpc606_5_2069        |     7|
|2094  |      gpc743           |gpc606_5_2070        |     7|
|2095  |      gpc744           |gpc606_5_2071        |     7|
|2096  |      gpc745           |gpc606_5_2072        |     7|
|2097  |      gpc746           |gpc606_5_2073        |     7|
|2098  |      gpc747           |gpc606_5_2074        |     7|
|2099  |      gpc748           |gpc606_5_2075        |     7|
|2100  |      gpc749           |gpc606_5_2076        |     7|
|2101  |      gpc75            |gpc615_5_2077        |     8|
|2102  |      gpc750           |gpc606_5_2078        |     7|
|2103  |      gpc751           |gpc606_5_2079        |     7|
|2104  |      gpc752           |gpc606_5_2080        |     7|
|2105  |      gpc753           |gpc606_5_2081        |     7|
|2106  |      gpc754           |gpc606_5_2082        |     7|
|2107  |      gpc755           |gpc606_5_2083        |     7|
|2108  |      gpc756           |gpc606_5_2084        |     7|
|2109  |      gpc757           |gpc606_5_2085        |     7|
|2110  |      gpc758           |gpc606_5_2086        |     7|
|2111  |      gpc759           |gpc606_5_2087        |     7|
|2112  |      gpc76            |gpc615_5_2088        |     8|
|2113  |      gpc760           |gpc606_5_2089        |     7|
|2114  |      gpc761           |gpc606_5_2090        |     7|
|2115  |      gpc762           |gpc606_5_2091        |     7|
|2116  |      gpc763           |gpc606_5_2092        |     7|
|2117  |      gpc764           |gpc606_5_2093        |     7|
|2118  |      gpc765           |gpc606_5_2094        |     7|
|2119  |      gpc766           |gpc606_5_2095        |     7|
|2120  |      gpc767           |gpc606_5_2096        |     7|
|2121  |      gpc768           |gpc606_5_2097        |     7|
|2122  |      gpc769           |gpc606_5_2098        |     7|
|2123  |      gpc77            |gpc615_5_2099        |     8|
|2124  |      gpc770           |gpc606_5_2100        |     7|
|2125  |      gpc771           |gpc606_5_2101        |     7|
|2126  |      gpc772           |gpc606_5_2102        |     7|
|2127  |      gpc773           |gpc615_5_2103        |     8|
|2128  |      gpc774           |gpc615_5_2104        |     8|
|2129  |      gpc775           |gpc615_5_2105        |     8|
|2130  |      gpc776           |gpc615_5_2106        |     8|
|2131  |      gpc777           |gpc615_5_2107        |     8|
|2132  |      gpc778           |gpc615_5_2108        |     8|
|2133  |      gpc779           |gpc615_5_2109        |     8|
|2134  |      gpc78            |gpc615_5_2110        |     8|
|2135  |      gpc780           |gpc615_5_2111        |     8|
|2136  |      gpc781           |gpc615_5_2112        |     8|
|2137  |      gpc782           |gpc615_5_2113        |     8|
|2138  |      gpc783           |gpc615_5_2114        |     8|
|2139  |      gpc784           |gpc615_5_2115        |     8|
|2140  |      gpc785           |gpc615_5_2116        |     8|
|2141  |      gpc786           |gpc615_5_2117        |     8|
|2142  |      gpc787           |gpc615_5_2118        |     8|
|2143  |      gpc788           |gpc615_5_2119        |     8|
|2144  |      gpc789           |gpc615_5_2120        |     8|
|2145  |      gpc79            |gpc615_5_2121        |     8|
|2146  |      gpc790           |gpc615_5_2122        |     8|
|2147  |      gpc791           |gpc615_5_2123        |     8|
|2148  |      gpc792           |gpc615_5_2124        |     8|
|2149  |      gpc793           |gpc615_5_2125        |     8|
|2150  |      gpc794           |gpc615_5_2126        |     8|
|2151  |      gpc795           |gpc623_5_2127        |     8|
|2152  |      gpc796           |gpc615_5_2128        |     8|
|2153  |      gpc797           |gpc615_5_2129        |     8|
|2154  |      gpc798           |gpc615_5_2130        |     8|
|2155  |      gpc799           |gpc615_5_2131        |     8|
|2156  |      gpc8             |gpc2135_5_2132       |     7|
|2157  |      gpc80            |gpc615_5_2133        |     8|
|2158  |      gpc800           |gpc606_5_2134        |     7|
|2159  |      gpc801           |gpc606_5_2135        |     7|
|2160  |      gpc802           |gpc606_5_2136        |     7|
|2161  |      gpc803           |gpc606_5_2137        |     7|
|2162  |      gpc804           |gpc606_5_2138        |     7|
|2163  |      gpc805           |gpc606_5_2139        |     7|
|2164  |      gpc806           |gpc606_5_2140        |     7|
|2165  |      gpc807           |gpc606_5_2141        |     7|
|2166  |      gpc808           |gpc606_5_2142        |     7|
|2167  |      gpc809           |gpc606_5_2143        |     7|
|2168  |      gpc81            |gpc615_5_2144        |     8|
|2169  |      gpc810           |gpc606_5_2145        |     7|
|2170  |      gpc811           |gpc606_5_2146        |     7|
|2171  |      gpc812           |gpc606_5_2147        |     7|
|2172  |      gpc813           |gpc606_5_2148        |     7|
|2173  |      gpc814           |gpc606_5_2149        |     7|
|2174  |      gpc815           |gpc606_5_2150        |     7|
|2175  |      gpc816           |gpc606_5_2151        |     7|
|2176  |      gpc817           |gpc606_5_2152        |     7|
|2177  |      gpc818           |gpc606_5_2153        |     7|
|2178  |      gpc819           |gpc606_5_2154        |     7|
|2179  |      gpc82            |gpc615_5_2155        |     8|
|2180  |      gpc820           |gpc606_5_2156        |     7|
|2181  |      gpc821           |gpc606_5_2157        |     7|
|2182  |      gpc822           |gpc606_5_2158        |     7|
|2183  |      gpc823           |gpc606_5_2159        |     7|
|2184  |      gpc824           |gpc606_5_2160        |     7|
|2185  |      gpc825           |gpc606_5_2161        |     7|
|2186  |      gpc826           |gpc606_5_2162        |     7|
|2187  |      gpc827           |gpc606_5_2163        |     7|
|2188  |      gpc828           |gpc606_5_2164        |     7|
|2189  |      gpc829           |gpc606_5_2165        |     7|
|2190  |      gpc83            |gpc615_5_2166        |     8|
|2191  |      gpc830           |gpc606_5_2167        |     7|
|2192  |      gpc831           |gpc606_5_2168        |     7|
|2193  |      gpc832           |gpc606_5_2169        |     7|
|2194  |      gpc833           |gpc606_5_2170        |     7|
|2195  |      gpc834           |gpc606_5_2171        |     7|
|2196  |      gpc835           |gpc606_5_2172        |     7|
|2197  |      gpc836           |gpc606_5_2173        |     7|
|2198  |      gpc837           |gpc606_5_2174        |     7|
|2199  |      gpc838           |gpc606_5_2175        |     7|
|2200  |      gpc839           |gpc615_5_2176        |     8|
|2201  |      gpc84            |gpc615_5_2177        |     8|
|2202  |      gpc840           |gpc615_5_2178        |     8|
|2203  |      gpc841           |gpc615_5_2179        |     8|
|2204  |      gpc842           |gpc615_5_2180        |     8|
|2205  |      gpc843           |gpc615_5_2181        |     8|
|2206  |      gpc844           |gpc615_5_2182        |     8|
|2207  |      gpc845           |gpc615_5_2183        |     8|
|2208  |      gpc846           |gpc615_5_2184        |     8|
|2209  |      gpc847           |gpc615_5_2185        |     8|
|2210  |      gpc848           |gpc615_5_2186        |     8|
|2211  |      gpc849           |gpc615_5_2187        |     8|
|2212  |      gpc85            |gpc615_5_2188        |     8|
|2213  |      gpc850           |gpc615_5_2189        |     8|
|2214  |      gpc851           |gpc615_5_2190        |     8|
|2215  |      gpc852           |gpc615_5_2191        |     8|
|2216  |      gpc853           |gpc615_5_2192        |     8|
|2217  |      gpc854           |gpc615_5_2193        |     8|
|2218  |      gpc855           |gpc615_5_2194        |     8|
|2219  |      gpc856           |gpc615_5_2195        |     8|
|2220  |      gpc857           |gpc615_5_2196        |     8|
|2221  |      gpc858           |gpc615_5_2197        |     8|
|2222  |      gpc859           |gpc615_5_2198        |     8|
|2223  |      gpc86            |gpc615_5_2199        |     8|
|2224  |      gpc860           |gpc615_5_2200        |     8|
|2225  |      gpc861           |gpc615_5_2201        |     8|
|2226  |      gpc862           |gpc615_5_2202        |     8|
|2227  |      gpc863           |gpc615_5_2203        |     8|
|2228  |      gpc864           |gpc615_5_2204        |     8|
|2229  |      gpc865           |gpc615_5_2205        |     8|
|2230  |      gpc866           |gpc615_5_2206        |     8|
|2231  |      gpc867           |gpc615_5_2207        |     8|
|2232  |      gpc868           |gpc615_5_2208        |     8|
|2233  |      gpc869           |gpc606_5_2209        |     7|
|2234  |      gpc87            |gpc615_5_2210        |     8|
|2235  |      gpc870           |gpc606_5_2211        |     7|
|2236  |      gpc871           |gpc606_5_2212        |     7|
|2237  |      gpc872           |gpc606_5_2213        |     7|
|2238  |      gpc873           |gpc606_5_2214        |     7|
|2239  |      gpc874           |gpc606_5_2215        |     7|
|2240  |      gpc875           |gpc606_5_2216        |     7|
|2241  |      gpc876           |gpc606_5_2217        |     7|
|2242  |      gpc877           |gpc606_5_2218        |     7|
|2243  |      gpc878           |gpc606_5_2219        |     7|
|2244  |      gpc879           |gpc606_5_2220        |     7|
|2245  |      gpc88            |gpc615_5_2221        |     8|
|2246  |      gpc880           |gpc606_5_2222        |     7|
|2247  |      gpc881           |gpc606_5_2223        |     7|
|2248  |      gpc882           |gpc606_5_2224        |     7|
|2249  |      gpc883           |gpc606_5_2225        |     7|
|2250  |      gpc884           |gpc606_5_2226        |     7|
|2251  |      gpc885           |gpc606_5_2227        |     7|
|2252  |      gpc886           |gpc606_5_2228        |     7|
|2253  |      gpc887           |gpc606_5_2229        |     7|
|2254  |      gpc888           |gpc606_5_2230        |     7|
|2255  |      gpc889           |gpc606_5_2231        |     7|
|2256  |      gpc89            |gpc615_5_2232        |     8|
|2257  |      gpc890           |gpc606_5_2233        |     7|
|2258  |      gpc891           |gpc606_5_2234        |     7|
|2259  |      gpc892           |gpc606_5_2235        |     7|
|2260  |      gpc893           |gpc606_5_2236        |     7|
|2261  |      gpc894           |gpc606_5_2237        |     7|
|2262  |      gpc895           |gpc606_5_2238        |     7|
|2263  |      gpc896           |gpc606_5_2239        |     7|
|2264  |      gpc897           |gpc606_5_2240        |     7|
|2265  |      gpc898           |gpc606_5_2241        |     7|
|2266  |      gpc899           |gpc606_5_2242        |     7|
|2267  |      gpc9             |gpc2135_5_2243       |     7|
|2268  |      gpc90            |gpc615_5_2244        |     8|
|2269  |      gpc900           |gpc606_5_2245        |     7|
|2270  |      gpc901           |gpc606_5_2246        |     7|
|2271  |      gpc902           |gpc606_5_2247        |     7|
|2272  |      gpc903           |gpc606_5_2248        |     7|
|2273  |      gpc904           |gpc606_5_2249        |     7|
|2274  |      gpc905           |gpc606_5_2250        |     7|
|2275  |      gpc906           |gpc606_5_2251        |     7|
|2276  |      gpc907           |gpc606_5_2252        |     7|
|2277  |      gpc908           |gpc606_5_2253        |     7|
|2278  |      gpc909           |gpc606_5_2254        |     7|
|2279  |      gpc91            |gpc615_5_2255        |     8|
|2280  |      gpc910           |gpc606_5_2256        |     7|
|2281  |      gpc911           |gpc606_5_2257        |     7|
|2282  |      gpc912           |gpc606_5_2258        |     7|
|2283  |      gpc913           |gpc606_5_2259        |     7|
|2284  |      gpc914           |gpc606_5_2260        |     7|
|2285  |      gpc915           |gpc606_5_2261        |     7|
|2286  |      gpc916           |gpc606_5_2262        |     7|
|2287  |      gpc917           |gpc606_5_2263        |     7|
|2288  |      gpc918           |gpc615_5_2264        |     8|
|2289  |      gpc919           |gpc615_5_2265        |     8|
|2290  |      gpc92            |gpc615_5_2266        |     8|
|2291  |      gpc920           |gpc615_5_2267        |     8|
|2292  |      gpc921           |gpc615_5_2268        |     8|
|2293  |      gpc922           |gpc606_5_2269        |     7|
|2294  |      gpc923           |gpc606_5_2270        |     7|
|2295  |      gpc924           |gpc606_5_2271        |     7|
|2296  |      gpc925           |gpc606_5_2272        |     7|
|2297  |      gpc926           |gpc606_5_2273        |     7|
|2298  |      gpc927           |gpc606_5_2274        |     7|
|2299  |      gpc928           |gpc606_5_2275        |     7|
|2300  |      gpc929           |gpc606_5_2276        |     7|
|2301  |      gpc93            |gpc615_5_2277        |     8|
|2302  |      gpc930           |gpc606_5_2278        |     7|
|2303  |      gpc931           |gpc606_5_2279        |     7|
|2304  |      gpc932           |gpc606_5_2280        |     7|
|2305  |      gpc933           |gpc606_5_2281        |     7|
|2306  |      gpc934           |gpc606_5_2282        |     7|
|2307  |      gpc935           |gpc606_5_2283        |     7|
|2308  |      gpc936           |gpc615_5_2284        |     8|
|2309  |      gpc937           |gpc615_5_2285        |     8|
|2310  |      gpc938           |gpc615_5_2286        |     8|
|2311  |      gpc939           |gpc615_5_2287        |     8|
|2312  |      gpc94            |gpc615_5_2288        |     8|
|2313  |      gpc940           |gpc615_5_2289        |     8|
|2314  |      gpc941           |gpc615_5_2290        |     8|
|2315  |      gpc942           |gpc615_5_2291        |     8|
|2316  |      gpc943           |gpc606_5_2292        |     7|
|2317  |      gpc944           |gpc606_5_2293        |     7|
|2318  |      gpc945           |gpc615_5_2294        |     8|
|2319  |      gpc946           |gpc615_5_2295        |     8|
|2320  |      gpc947           |gpc615_5_2296        |     8|
|2321  |      gpc948           |gpc615_5_2297        |     8|
|2322  |      gpc949           |gpc615_5_2298        |     8|
|2323  |      gpc95            |gpc615_5_2299        |     8|
|2324  |      gpc950           |gpc615_5_2300        |     8|
|2325  |      gpc951           |gpc615_5_2301        |     8|
|2326  |      gpc952           |gpc615_5_2302        |     8|
|2327  |      gpc953           |gpc615_5_2303        |     8|
|2328  |      gpc954           |gpc615_5_2304        |     8|
|2329  |      gpc955           |gpc615_5_2305        |     8|
|2330  |      gpc956           |gpc615_5_2306        |     8|
|2331  |      gpc957           |gpc615_5_2307        |     8|
|2332  |      gpc958           |gpc615_5_2308        |     8|
|2333  |      gpc959           |gpc615_5_2309        |     8|
|2334  |      gpc96            |gpc606_5_2310        |     7|
|2335  |      gpc960           |gpc615_5_2311        |     8|
|2336  |      gpc961           |gpc615_5_2312        |     8|
|2337  |      gpc962           |gpc615_5_2313        |     8|
|2338  |      gpc963           |gpc615_5_2314        |     8|
|2339  |      gpc964           |gpc615_5_2315        |     8|
|2340  |      gpc965           |gpc615_5_2316        |     8|
|2341  |      gpc966           |gpc615_5_2317        |     8|
|2342  |      gpc967           |gpc615_5_2318        |     8|
|2343  |      gpc968           |gpc615_5_2319        |     8|
|2344  |      gpc969           |gpc615_5_2320        |     8|
|2345  |      gpc97            |gpc606_5_2321        |     7|
|2346  |      gpc970           |gpc615_5_2322        |     8|
|2347  |      gpc971           |gpc615_5_2323        |     8|
|2348  |      gpc972           |gpc615_5_2324        |     8|
|2349  |      gpc973           |gpc615_5_2325        |     8|
|2350  |      gpc974           |gpc606_5_2326        |     7|
|2351  |      gpc975           |gpc606_5_2327        |     7|
|2352  |      gpc976           |gpc606_5_2328        |     7|
|2353  |      gpc977           |gpc606_5_2329        |     7|
|2354  |      gpc978           |gpc606_5_2330        |     7|
|2355  |      gpc979           |gpc606_5_2331        |     7|
|2356  |      gpc98            |gpc606_5_2332        |     7|
|2357  |      gpc980           |gpc606_5_2333        |     7|
|2358  |      gpc981           |gpc606_5_2334        |     7|
|2359  |      gpc982           |gpc606_5_2335        |     7|
|2360  |      gpc983           |gpc606_5_2336        |     7|
|2361  |      gpc984           |gpc606_5_2337        |     7|
|2362  |      gpc985           |gpc606_5_2338        |     7|
|2363  |      gpc986           |gpc606_5_2339        |     7|
|2364  |      gpc987           |gpc606_5_2340        |     7|
|2365  |      gpc988           |gpc606_5_2341        |     7|
|2366  |      gpc989           |gpc606_5_2342        |     7|
|2367  |      gpc99            |gpc606_5_2343        |     7|
|2368  |      gpc990           |gpc606_5_2344        |     7|
|2369  |      gpc991           |gpc606_5_2345        |     7|
|2370  |      gpc992           |gpc606_5_2346        |     7|
|2371  |      gpc993           |gpc606_5_2347        |     7|
|2372  |      gpc994           |gpc606_5_2348        |     7|
|2373  |      gpc995           |gpc606_5_2349        |     7|
|2374  |      gpc996           |gpc606_5_2350        |     7|
|2375  |      gpc997           |gpc606_5_2351        |     7|
|2376  |      gpc998           |gpc606_5_2352        |     7|
|2377  |      gpc999           |gpc606_5_2353        |     7|
|2378  |    rowadder2_1inst    |rowadder2_1_72       |   162|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.125 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8051
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.133 ; gain = 722.117 ; free physical = 1856 ; free virtual = 8051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2078.094 ; gain = 0.000 ; free physical = 2145 ; free virtual = 8340
INFO: [Netlist 29-17] Analyzing 6335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.621 ; gain = 0.000 ; free physical = 2023 ; free virtual = 8218
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3943 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3943 instances

Synth Design complete | Checksum: 7b846ad8
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2278.656 ; gain = 935.555 ; free physical = 2022 ; free virtual = 8217
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1613.421; main = 1417.645; forked = 338.280
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3070.426; main = 2278.625; forked = 995.297
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2302.633 ; gain = 0.000 ; free physical = 2019 ; free virtual = 8219
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:30:23 2024...
[Sat Aug 10 01:30:26 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3354 ; free virtual = 9537
[Sat Aug 10 01:30:26 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:30:26 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1728.219 ; gain = 0.000 ; free physical = 2488 ; free virtual = 8672
INFO: [Netlist 29-17] Analyzing 6335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1845.969 ; gain = 7.250 ; free physical = 2371 ; free virtual = 8555
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.969 ; gain = 0.000 ; free physical = 2371 ; free virtual = 8555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3943 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3943 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1968.469 ; gain = 122.465 ; free physical = 2338 ; free virtual = 8521

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14b596f0a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.320 ; gain = 498.852 ; free physical = 1904 ; free virtual = 8087

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14b596f0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.125 ; gain = 0.000 ; free physical = 1596 ; free virtual = 7779

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14b596f0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.125 ; gain = 0.000 ; free physical = 1596 ; free virtual = 7779
Phase 1 Initialization | Checksum: 14b596f0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.125 ; gain = 0.000 ; free physical = 1596 ; free virtual = 7779

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14b596f0a

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2776.125 ; gain = 0.000 ; free physical = 1596 ; free virtual = 7779

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14b596f0a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2776.125 ; gain = 0.000 ; free physical = 1592 ; free virtual = 7776
Phase 2 Timer Update And Timing Data Collection | Checksum: 14b596f0a

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2776.125 ; gain = 0.000 ; free physical = 1592 ; free virtual = 7776

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 13166d0e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2832.152 ; gain = 56.027 ; free physical = 1592 ; free virtual = 7775
Retarget | Checksum: 13166d0e1
INFO: [Opt 31-389] Phase Retarget created 39 cells and removed 85 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14032d1c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2832.152 ; gain = 56.027 ; free physical = 1592 ; free virtual = 7775
Constant propagation | Checksum: 14032d1c9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 55 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c6c606df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2832.152 ; gain = 56.027 ; free physical = 1591 ; free virtual = 7775
Sweep | Checksum: 1c6c606df
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c6c606df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2864.168 ; gain = 88.043 ; free physical = 1591 ; free virtual = 7775
BUFG optimization | Checksum: 1c6c606df
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c6c606df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2864.168 ; gain = 88.043 ; free physical = 1591 ; free virtual = 7775
Shift Register Optimization | Checksum: 1c6c606df
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c6c606df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.168 ; gain = 88.043 ; free physical = 1591 ; free virtual = 7774
Post Processing Netlist | Checksum: 1c6c606df
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: a5077b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.168 ; gain = 88.043 ; free physical = 1591 ; free virtual = 7774

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2864.168 ; gain = 0.000 ; free physical = 1591 ; free virtual = 7774
Phase 9.2 Verifying Netlist Connectivity | Checksum: a5077b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.168 ; gain = 88.043 ; free physical = 1591 ; free virtual = 7774
Phase 9 Finalization | Checksum: a5077b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.168 ; gain = 88.043 ; free physical = 1591 ; free virtual = 7774
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              39  |              85  |                                              0  |
|  Constant propagation         |               0  |              55  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a5077b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.168 ; gain = 88.043 ; free physical = 1591 ; free virtual = 7774
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.168 ; gain = 0.000 ; free physical = 1591 ; free virtual = 7774

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a5077b91

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.168 ; gain = 0.000 ; free physical = 1590 ; free virtual = 7774

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a5077b91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.168 ; gain = 0.000 ; free physical = 1590 ; free virtual = 7774

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.168 ; gain = 0.000 ; free physical = 1590 ; free virtual = 7774
Ending Netlist Obfuscation Task | Checksum: a5077b91

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.168 ; gain = 0.000 ; free physical = 1590 ; free virtual = 7774
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2864.168 ; gain = 1018.164 ; free physical = 1590 ; free virtual = 7774
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2944.207 ; gain = 0.000 ; free physical = 1568 ; free virtual = 7757
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1562 ; free virtual = 7750
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8bb90626

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1562 ; free virtual = 7750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1562 ; free virtual = 7750

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eefb211a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1539 ; free virtual = 7728

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f8e7147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1532 ; free virtual = 7721

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f8e7147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1532 ; free virtual = 7721
Phase 1 Placer Initialization | Checksum: 13f8e7147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1532 ; free virtual = 7720

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13f8e7147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1531 ; free virtual = 7720

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13f8e7147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1531 ; free virtual = 7720

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13f8e7147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2960.215 ; gain = 0.000 ; free physical = 1531 ; free virtual = 7720

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: ffd087bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.711 ; gain = 31.496 ; free physical = 1467 ; free virtual = 7655
Phase 2 Global Placement | Checksum: ffd087bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.711 ; gain = 31.496 ; free physical = 1467 ; free virtual = 7655

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ffd087bc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.711 ; gain = 31.496 ; free physical = 1467 ; free virtual = 7655

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1562f6c85

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.711 ; gain = 31.496 ; free physical = 1473 ; free virtual = 7661

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c2dc7dcf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.711 ; gain = 31.496 ; free physical = 1473 ; free virtual = 7661

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c2dc7dcf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.711 ; gain = 31.496 ; free physical = 1473 ; free virtual = 7661

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: efdeb0ad

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7649

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: efdeb0ad

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7649

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: efdeb0ad

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7649
Phase 3 Detail Placement | Checksum: efdeb0ad

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7649

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: efdeb0ad

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7650

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: efdeb0ad

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7650

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: efdeb0ad

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7650
Phase 4.3 Placer Reporting | Checksum: efdeb0ad

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7650

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1461 ; free virtual = 7650

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7650
Phase 4 Post Placement Optimization and Clean-Up | Checksum: efdeb0ad

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7650
Ending Placer Task | Checksum: b1692b6e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2998.738 ; gain = 38.523 ; free physical = 1461 ; free virtual = 7650
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2998.738 ; gain = 54.531 ; free physical = 1461 ; free virtual = 7650
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1465 ; free virtual = 7654
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1457 ; free virtual = 7645
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7651
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1433 ; free virtual = 7649
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1433 ; free virtual = 7649
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1433 ; free virtual = 7649
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1431 ; free virtual = 7649
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7649
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2998.738 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7649
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1450 ; free virtual = 7645
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7638
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7631
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7631
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1408 ; free virtual = 7631
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1406 ; free virtual = 7631
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1406 ; free virtual = 7630
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3014.449 ; gain = 0.000 ; free physical = 1406 ; free virtual = 7630
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 25b02548 ConstDB: 0 ShapeSum: 8bb90626 RouteDB: 0
Post Restoration Checksum: NetGraph: 51b0664e | NumContArr: 6006ef0a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 237094a92

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.578 ; gain = 62.656 ; free physical = 1300 ; free virtual = 7503

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 237094a92

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.578 ; gain = 94.656 ; free physical = 1268 ; free virtual = 7471

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 237094a92

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.578 ; gain = 94.656 ; free physical = 1268 ; free virtual = 7471
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28334
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28334
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30f9cac03

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1216 ; free virtual = 7419

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 30f9cac03

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1216 ; free virtual = 7419

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 35ca60dc7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1216 ; free virtual = 7419
Phase 3 Initial Routing | Checksum: 35ca60dc7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1216 ; free virtual = 7419

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2ade00b3d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1203 ; free virtual = 7407
Phase 4 Rip-up And Reroute | Checksum: 2ade00b3d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1203 ; free virtual = 7407

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2ade00b3d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1203 ; free virtual = 7407

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2ade00b3d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1203 ; free virtual = 7407
Phase 6 Post Hold Fix | Checksum: 2ade00b3d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1203 ; free virtual = 7407

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.39439 %
  Global Horizontal Routing Utilization  = 5.05193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2ade00b3d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1203 ; free virtual = 7407

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ade00b3d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1202 ; free virtual = 7407

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2f082d5c3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1200 ; free virtual = 7404
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 206ae5ca3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1200 ; free virtual = 7404
Ending Routing Task | Checksum: 206ae5ca3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3222.062 ; gain = 143.141 ; free physical = 1199 ; free virtual = 7404

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3222.062 ; gain = 207.613 ; free physical = 1199 ; free virtual = 7404
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3352.746 ; gain = 0.000 ; free physical = 1103 ; free virtual = 7326
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3352.746 ; gain = 0.000 ; free physical = 1078 ; free virtual = 7326
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.746 ; gain = 0.000 ; free physical = 1078 ; free virtual = 7326
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3352.746 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7326
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3352.746 ; gain = 0.000 ; free physical = 1072 ; free virtual = 7326
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.746 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7326
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.746 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7326
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:31:25 2024...
[Sat Aug 10 01:31:31 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.68 ; elapsed = 00:01:05 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3290 ; free virtual = 9519
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3293 ; free virtual = 9522
INFO: [Netlist 29-17] Analyzing 6335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
Read PlaceDB: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
Read Physdb Files: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
Restored from archive | CPU: 0.790000 secs | Memory: 35.957520 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2538.699 ; gain = 0.000 ; free physical = 3288 ; free virtual = 9517
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3943 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3943 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_486_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:31:37 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:31:37 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2698365
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.605 ; gain = 408.598 ; free physical = 2073 ; free virtual = 8259
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_486_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:111]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:208]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:208]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_21' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:6737]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_21' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:6737]
WARNING: [Synth 8-689] width (21) of port connection 'dst0' does not match port width (22) of module 'rowadder2_1_21' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:205]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_486_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:111]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.574 ; gain = 516.566 ; free physical = 1938 ; free virtual = 8125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.449 ; gain = 528.441 ; free physical = 1938 ; free virtual = 8124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.453 ; gain = 536.445 ; free physical = 1937 ; free virtual = 8123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.391 ; gain = 542.383 ; free physical = 1927 ; free virtual = 8115
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              486 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.922 ; gain = 645.914 ; free physical = 1824 ; free virtual = 8017
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1820 ; free virtual = 8014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1815 ; free virtual = 8008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   845|
|3     |LUT1   |     8|
|4     |LUT2   |   168|
|5     |LUT4   |   758|
|6     |LUT5   |  2758|
|7     |LUT6   |  1528|
|8     |FDRE   |  5832|
|9     |IBUF   |    13|
|10    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 11932|
|2     |  compressor2_1_486_12 |compressor2_1_486_12 |  6065|
|3     |    compressor_inst    |compressor           |  6017|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc1163_5            |     6|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc1000          |gpc606_5_1           |     7|
|9     |      gpc1001          |gpc606_5_2           |     7|
|10    |      gpc1002          |gpc606_5_3           |     7|
|11    |      gpc1003          |gpc606_5_4           |     7|
|12    |      gpc1004          |gpc606_5_5           |     7|
|13    |      gpc101           |gpc606_5_6           |     7|
|14    |      gpc102           |gpc606_5_7           |     7|
|15    |      gpc103           |gpc606_5_8           |     7|
|16    |      gpc104           |gpc606_5_9           |     7|
|17    |      gpc105           |gpc606_5_10          |     7|
|18    |      gpc106           |gpc606_5_11          |     7|
|19    |      gpc107           |gpc606_5_12          |     7|
|20    |      gpc108           |gpc606_5_13          |     7|
|21    |      gpc109           |gpc606_5_14          |     7|
|22    |      gpc11            |gpc1163_5_15         |     6|
|23    |      gpc110           |gpc606_5_16          |     7|
|24    |      gpc1103          |gpc606_5_17          |     7|
|25    |      gpc1104          |gpc606_5_18          |     7|
|26    |      gpc1105          |gpc606_5_19          |     7|
|27    |      gpc1106          |gpc606_5_20          |     7|
|28    |      gpc1107          |gpc615_5             |     8|
|29    |      gpc1108          |gpc615_5_21          |     8|
|30    |      gpc1109          |gpc615_5_22          |     8|
|31    |      gpc111           |gpc606_5_23          |     7|
|32    |      gpc1110          |gpc606_5_24          |     7|
|33    |      gpc1111          |gpc606_5_25          |     7|
|34    |      gpc1112          |gpc606_5_26          |     7|
|35    |      gpc1113          |gpc606_5_27          |     7|
|36    |      gpc1114          |gpc606_5_28          |     7|
|37    |      gpc1115          |gpc606_5_29          |     7|
|38    |      gpc1116          |gpc606_5_30          |     7|
|39    |      gpc1117          |gpc606_5_31          |     7|
|40    |      gpc1118          |gpc615_5_32          |     8|
|41    |      gpc1119          |gpc615_5_33          |     8|
|42    |      gpc112           |gpc606_5_34          |     7|
|43    |      gpc1120          |gpc615_5_35          |     8|
|44    |      gpc1121          |gpc615_5_36          |     8|
|45    |      gpc1122          |gpc615_5_37          |     8|
|46    |      gpc1123          |gpc606_5_38          |     7|
|47    |      gpc1124          |gpc606_5_39          |     7|
|48    |      gpc1125          |gpc606_5_40          |     7|
|49    |      gpc1126          |gpc606_5_41          |     7|
|50    |      gpc1127          |gpc606_5_42          |     7|
|51    |      gpc1128          |gpc606_5_43          |     7|
|52    |      gpc1129          |gpc2135_5_44         |     7|
|53    |      gpc113           |gpc606_5_45          |     7|
|54    |      gpc1130          |gpc2135_5_46         |     7|
|55    |      gpc1131          |gpc2135_5_47         |     7|
|56    |      gpc1132          |gpc2135_5_48         |     7|
|57    |      gpc1133          |gpc606_5_49          |     7|
|58    |      gpc1134          |gpc606_5_50          |     7|
|59    |      gpc1135          |gpc606_5_51          |     7|
|60    |      gpc1136          |gpc615_5_52          |     8|
|61    |      gpc1137          |gpc606_5_53          |     7|
|62    |      gpc1138          |gpc606_5_54          |     7|
|63    |      gpc1139          |gpc606_5_55          |     7|
|64    |      gpc114           |gpc606_5_56          |     7|
|65    |      gpc1140          |gpc606_5_57          |     7|
|66    |      gpc1141          |gpc606_5_58          |     7|
|67    |      gpc1142          |gpc606_5_59          |     7|
|68    |      gpc1143          |gpc606_5_60          |     7|
|69    |      gpc115           |gpc606_5_61          |     7|
|70    |      gpc116           |gpc606_5_62          |     7|
|71    |      gpc117           |gpc606_5_63          |     7|
|72    |      gpc118           |gpc606_5_64          |     7|
|73    |      gpc1184          |gpc1163_5_65         |     6|
|74    |      gpc1185          |gpc623_5             |     8|
|75    |      gpc1186          |gpc606_5_66          |     7|
|76    |      gpc1187          |gpc615_5_67          |     8|
|77    |      gpc1188          |gpc615_5_68          |     8|
|78    |      gpc1189          |gpc615_5_69          |     8|
|79    |      gpc119           |gpc606_5_70          |     7|
|80    |      gpc1190          |gpc606_5_71          |     7|
|81    |      gpc1191          |gpc2135_5_72         |     7|
|82    |      gpc1192          |gpc2135_5_73         |     7|
|83    |      gpc1193          |gpc7_3               |     6|
|84    |      gpc1194          |gpc2135_5_74         |     7|
|85    |      gpc1195          |gpc606_5_75          |     7|
|86    |      gpc1196          |gpc615_5_76          |     8|
|87    |      gpc1197          |gpc615_5_77          |     8|
|88    |      gpc1198          |gpc606_5_78          |     7|
|89    |      gpc1199          |gpc606_5_79          |     7|
|90    |      gpc12            |gpc1163_5_80         |     6|
|91    |      gpc120           |gpc606_5_81          |     7|
|92    |      gpc1200          |gpc606_5_82          |     7|
|93    |      gpc1201          |gpc615_5_83          |     8|
|94    |      gpc121           |gpc606_5_84          |     7|
|95    |      gpc122           |gpc606_5_85          |     7|
|96    |      gpc123           |gpc606_5_86          |     7|
|97    |      gpc124           |gpc606_5_87          |     7|
|98    |      gpc1242          |gpc117_4             |     6|
|99    |      gpc1243          |gpc215_4             |     7|
|100   |      gpc1244          |gpc615_5_88          |     8|
|101   |      gpc1245          |gpc623_5_89          |     8|
|102   |      gpc1246          |gpc1163_5_90         |     6|
|103   |      gpc1247          |gpc615_5_91          |     8|
|104   |      gpc1248          |gpc1163_5_92         |     6|
|105   |      gpc1249          |gpc615_5_93          |     8|
|106   |      gpc125           |gpc606_5_94          |     7|
|107   |      gpc1250          |gpc1163_5_95         |     6|
|108   |      gpc126           |gpc606_5_96          |     7|
|109   |      gpc127           |gpc606_5_97          |     7|
|110   |      gpc128           |gpc606_5_98          |     7|
|111   |      gpc1283          |gpc606_5_99          |     7|
|112   |      gpc1284          |gpc1415_5            |     9|
|113   |      gpc1285          |gpc623_5_100         |     8|
|114   |      gpc1286          |gpc1343_5            |     7|
|115   |      gpc1287          |gpc207_4             |     8|
|116   |      gpc1288          |gpc1406_5            |     8|
|117   |      gpc1289          |gpc135_4             |     5|
|118   |      gpc129           |gpc606_5_101         |     7|
|119   |      gpc13            |gpc1163_5_102        |     6|
|120   |      gpc130           |gpc606_5_103         |     7|
|121   |      gpc131           |gpc606_5_104         |     7|
|122   |      gpc132           |gpc606_5_105         |     7|
|123   |      gpc133           |gpc606_5_106         |     7|
|124   |      gpc134           |gpc606_5_107         |     7|
|125   |      gpc135           |gpc606_5_108         |     7|
|126   |      gpc136           |gpc606_5_109         |     7|
|127   |      gpc137           |gpc606_5_110         |     7|
|128   |      gpc138           |gpc606_5_111         |     7|
|129   |      gpc139           |gpc606_5_112         |     7|
|130   |      gpc14            |gpc1163_5_113        |     6|
|131   |      gpc140           |gpc606_5_114         |     7|
|132   |      gpc141           |gpc606_5_115         |     7|
|133   |      gpc142           |gpc606_5_116         |     7|
|134   |      gpc143           |gpc606_5_117         |     7|
|135   |      gpc144           |gpc606_5_118         |     7|
|136   |      gpc145           |gpc606_5_119         |     7|
|137   |      gpc146           |gpc606_5_120         |     7|
|138   |      gpc147           |gpc606_5_121         |     7|
|139   |      gpc148           |gpc606_5_122         |     7|
|140   |      gpc149           |gpc606_5_123         |     7|
|141   |      gpc15            |gpc1163_5_124        |     6|
|142   |      gpc150           |gpc606_5_125         |     7|
|143   |      gpc151           |gpc606_5_126         |     7|
|144   |      gpc152           |gpc606_5_127         |     7|
|145   |      gpc153           |gpc606_5_128         |     7|
|146   |      gpc154           |gpc606_5_129         |     7|
|147   |      gpc155           |gpc615_5_130         |     8|
|148   |      gpc156           |gpc615_5_131         |     8|
|149   |      gpc157           |gpc615_5_132         |     8|
|150   |      gpc158           |gpc615_5_133         |     8|
|151   |      gpc159           |gpc615_5_134         |     8|
|152   |      gpc16            |gpc1163_5_135        |     6|
|153   |      gpc160           |gpc606_5_136         |     7|
|154   |      gpc161           |gpc606_5_137         |     7|
|155   |      gpc162           |gpc606_5_138         |     7|
|156   |      gpc163           |gpc606_5_139         |     7|
|157   |      gpc164           |gpc606_5_140         |     7|
|158   |      gpc165           |gpc606_5_141         |     7|
|159   |      gpc166           |gpc606_5_142         |     7|
|160   |      gpc167           |gpc606_5_143         |     7|
|161   |      gpc168           |gpc606_5_144         |     7|
|162   |      gpc169           |gpc606_5_145         |     7|
|163   |      gpc17            |gpc207_4_146         |     8|
|164   |      gpc170           |gpc606_5_147         |     7|
|165   |      gpc171           |gpc606_5_148         |     7|
|166   |      gpc172           |gpc606_5_149         |     7|
|167   |      gpc173           |gpc606_5_150         |     7|
|168   |      gpc174           |gpc606_5_151         |     7|
|169   |      gpc175           |gpc606_5_152         |     7|
|170   |      gpc176           |gpc606_5_153         |     7|
|171   |      gpc177           |gpc606_5_154         |     7|
|172   |      gpc178           |gpc606_5_155         |     7|
|173   |      gpc179           |gpc606_5_156         |     7|
|174   |      gpc18            |gpc606_5_157         |     7|
|175   |      gpc180           |gpc606_5_158         |     7|
|176   |      gpc181           |gpc606_5_159         |     7|
|177   |      gpc182           |gpc606_5_160         |     7|
|178   |      gpc183           |gpc606_5_161         |     7|
|179   |      gpc184           |gpc606_5_162         |     7|
|180   |      gpc185           |gpc606_5_163         |     7|
|181   |      gpc186           |gpc606_5_164         |     7|
|182   |      gpc187           |gpc606_5_165         |     7|
|183   |      gpc188           |gpc606_5_166         |     7|
|184   |      gpc189           |gpc606_5_167         |     7|
|185   |      gpc19            |gpc606_5_168         |     7|
|186   |      gpc190           |gpc606_5_169         |     7|
|187   |      gpc191           |gpc606_5_170         |     7|
|188   |      gpc192           |gpc606_5_171         |     7|
|189   |      gpc193           |gpc606_5_172         |     7|
|190   |      gpc194           |gpc606_5_173         |     7|
|191   |      gpc195           |gpc606_5_174         |     7|
|192   |      gpc196           |gpc606_5_175         |     7|
|193   |      gpc197           |gpc606_5_176         |     7|
|194   |      gpc198           |gpc606_5_177         |     7|
|195   |      gpc199           |gpc606_5_178         |     7|
|196   |      gpc2             |gpc2135_5_179        |     7|
|197   |      gpc20            |gpc606_5_180         |     7|
|198   |      gpc200           |gpc606_5_181         |     7|
|199   |      gpc201           |gpc606_5_182         |     7|
|200   |      gpc202           |gpc606_5_183         |     7|
|201   |      gpc203           |gpc606_5_184         |     7|
|202   |      gpc204           |gpc606_5_185         |     7|
|203   |      gpc205           |gpc606_5_186         |     7|
|204   |      gpc206           |gpc606_5_187         |     7|
|205   |      gpc207           |gpc606_5_188         |     7|
|206   |      gpc208           |gpc606_5_189         |     7|
|207   |      gpc209           |gpc606_5_190         |     7|
|208   |      gpc21            |gpc606_5_191         |     7|
|209   |      gpc210           |gpc606_5_192         |     7|
|210   |      gpc211           |gpc606_5_193         |     7|
|211   |      gpc212           |gpc606_5_194         |     7|
|212   |      gpc213           |gpc606_5_195         |     7|
|213   |      gpc214           |gpc606_5_196         |     7|
|214   |      gpc215           |gpc606_5_197         |     7|
|215   |      gpc216           |gpc606_5_198         |     7|
|216   |      gpc217           |gpc606_5_199         |     7|
|217   |      gpc218           |gpc606_5_200         |     7|
|218   |      gpc219           |gpc606_5_201         |     7|
|219   |      gpc22            |gpc606_5_202         |     7|
|220   |      gpc220           |gpc606_5_203         |     7|
|221   |      gpc221           |gpc606_5_204         |     7|
|222   |      gpc222           |gpc606_5_205         |     7|
|223   |      gpc223           |gpc606_5_206         |     7|
|224   |      gpc224           |gpc606_5_207         |     7|
|225   |      gpc225           |gpc606_5_208         |     7|
|226   |      gpc226           |gpc606_5_209         |     7|
|227   |      gpc227           |gpc606_5_210         |     7|
|228   |      gpc228           |gpc606_5_211         |     7|
|229   |      gpc229           |gpc606_5_212         |     7|
|230   |      gpc23            |gpc606_5_213         |     7|
|231   |      gpc230           |gpc606_5_214         |     7|
|232   |      gpc231           |gpc615_5_215         |     8|
|233   |      gpc232           |gpc615_5_216         |     8|
|234   |      gpc233           |gpc615_5_217         |     8|
|235   |      gpc234           |gpc615_5_218         |     8|
|236   |      gpc235           |gpc615_5_219         |     8|
|237   |      gpc236           |gpc615_5_220         |     8|
|238   |      gpc237           |gpc606_5_221         |     7|
|239   |      gpc238           |gpc606_5_222         |     7|
|240   |      gpc239           |gpc606_5_223         |     7|
|241   |      gpc24            |gpc606_5_224         |     7|
|242   |      gpc240           |gpc606_5_225         |     7|
|243   |      gpc241           |gpc606_5_226         |     7|
|244   |      gpc242           |gpc606_5_227         |     7|
|245   |      gpc243           |gpc606_5_228         |     7|
|246   |      gpc244           |gpc606_5_229         |     7|
|247   |      gpc245           |gpc606_5_230         |     7|
|248   |      gpc246           |gpc606_5_231         |     7|
|249   |      gpc247           |gpc606_5_232         |     7|
|250   |      gpc248           |gpc606_5_233         |     7|
|251   |      gpc249           |gpc606_5_234         |     7|
|252   |      gpc25            |gpc606_5_235         |     7|
|253   |      gpc250           |gpc606_5_236         |     7|
|254   |      gpc251           |gpc606_5_237         |     7|
|255   |      gpc252           |gpc606_5_238         |     7|
|256   |      gpc253           |gpc606_5_239         |     7|
|257   |      gpc254           |gpc606_5_240         |     7|
|258   |      gpc255           |gpc606_5_241         |     7|
|259   |      gpc256           |gpc606_5_242         |     7|
|260   |      gpc257           |gpc606_5_243         |     7|
|261   |      gpc258           |gpc606_5_244         |     7|
|262   |      gpc259           |gpc606_5_245         |     7|
|263   |      gpc26            |gpc606_5_246         |     7|
|264   |      gpc260           |gpc606_5_247         |     7|
|265   |      gpc261           |gpc606_5_248         |     7|
|266   |      gpc262           |gpc606_5_249         |     7|
|267   |      gpc263           |gpc606_5_250         |     7|
|268   |      gpc264           |gpc606_5_251         |     7|
|269   |      gpc265           |gpc606_5_252         |     7|
|270   |      gpc266           |gpc606_5_253         |     7|
|271   |      gpc267           |gpc606_5_254         |     7|
|272   |      gpc268           |gpc606_5_255         |     7|
|273   |      gpc269           |gpc606_5_256         |     7|
|274   |      gpc27            |gpc606_5_257         |     7|
|275   |      gpc270           |gpc606_5_258         |     7|
|276   |      gpc271           |gpc606_5_259         |     7|
|277   |      gpc272           |gpc606_5_260         |     7|
|278   |      gpc273           |gpc606_5_261         |     7|
|279   |      gpc274           |gpc606_5_262         |     7|
|280   |      gpc275           |gpc606_5_263         |     7|
|281   |      gpc276           |gpc606_5_264         |     7|
|282   |      gpc277           |gpc606_5_265         |     7|
|283   |      gpc278           |gpc606_5_266         |     7|
|284   |      gpc279           |gpc606_5_267         |     7|
|285   |      gpc28            |gpc606_5_268         |     7|
|286   |      gpc280           |gpc606_5_269         |     7|
|287   |      gpc281           |gpc606_5_270         |     7|
|288   |      gpc282           |gpc606_5_271         |     7|
|289   |      gpc283           |gpc606_5_272         |     7|
|290   |      gpc284           |gpc606_5_273         |     7|
|291   |      gpc285           |gpc606_5_274         |     7|
|292   |      gpc286           |gpc606_5_275         |     7|
|293   |      gpc287           |gpc606_5_276         |     7|
|294   |      gpc288           |gpc606_5_277         |     7|
|295   |      gpc289           |gpc606_5_278         |     7|
|296   |      gpc29            |gpc606_5_279         |     7|
|297   |      gpc290           |gpc606_5_280         |     7|
|298   |      gpc291           |gpc606_5_281         |     7|
|299   |      gpc292           |gpc606_5_282         |     7|
|300   |      gpc293           |gpc606_5_283         |     7|
|301   |      gpc294           |gpc606_5_284         |     7|
|302   |      gpc295           |gpc606_5_285         |     7|
|303   |      gpc296           |gpc606_5_286         |     7|
|304   |      gpc297           |gpc606_5_287         |     7|
|305   |      gpc298           |gpc606_5_288         |     7|
|306   |      gpc299           |gpc606_5_289         |     7|
|307   |      gpc3             |gpc2135_5_290        |     7|
|308   |      gpc30            |gpc606_5_291         |     7|
|309   |      gpc300           |gpc606_5_292         |     7|
|310   |      gpc301           |gpc606_5_293         |     7|
|311   |      gpc302           |gpc606_5_294         |     7|
|312   |      gpc303           |gpc606_5_295         |     7|
|313   |      gpc304           |gpc606_5_296         |     7|
|314   |      gpc305           |gpc606_5_297         |     7|
|315   |      gpc306           |gpc606_5_298         |     7|
|316   |      gpc307           |gpc606_5_299         |     7|
|317   |      gpc308           |gpc606_5_300         |     7|
|318   |      gpc309           |gpc606_5_301         |     7|
|319   |      gpc31            |gpc606_5_302         |     7|
|320   |      gpc310           |gpc606_5_303         |     7|
|321   |      gpc311           |gpc606_5_304         |     7|
|322   |      gpc312           |gpc606_5_305         |     7|
|323   |      gpc313           |gpc606_5_306         |     7|
|324   |      gpc314           |gpc606_5_307         |     7|
|325   |      gpc315           |gpc606_5_308         |     7|
|326   |      gpc316           |gpc606_5_309         |     7|
|327   |      gpc317           |gpc606_5_310         |     7|
|328   |      gpc318           |gpc606_5_311         |     7|
|329   |      gpc319           |gpc606_5_312         |     7|
|330   |      gpc32            |gpc606_5_313         |     7|
|331   |      gpc320           |gpc606_5_314         |     7|
|332   |      gpc321           |gpc606_5_315         |     7|
|333   |      gpc322           |gpc606_5_316         |     7|
|334   |      gpc323           |gpc606_5_317         |     7|
|335   |      gpc324           |gpc606_5_318         |     7|
|336   |      gpc325           |gpc606_5_319         |     7|
|337   |      gpc326           |gpc606_5_320         |     7|
|338   |      gpc327           |gpc606_5_321         |     7|
|339   |      gpc328           |gpc606_5_322         |     7|
|340   |      gpc329           |gpc606_5_323         |     7|
|341   |      gpc33            |gpc606_5_324         |     7|
|342   |      gpc330           |gpc606_5_325         |     7|
|343   |      gpc331           |gpc606_5_326         |     7|
|344   |      gpc332           |gpc606_5_327         |     7|
|345   |      gpc333           |gpc606_5_328         |     7|
|346   |      gpc334           |gpc606_5_329         |     7|
|347   |      gpc335           |gpc606_5_330         |     7|
|348   |      gpc336           |gpc606_5_331         |     7|
|349   |      gpc337           |gpc606_5_332         |     7|
|350   |      gpc338           |gpc606_5_333         |     7|
|351   |      gpc339           |gpc606_5_334         |     7|
|352   |      gpc34            |gpc606_5_335         |     7|
|353   |      gpc340           |gpc606_5_336         |     7|
|354   |      gpc341           |gpc606_5_337         |     7|
|355   |      gpc342           |gpc606_5_338         |     7|
|356   |      gpc343           |gpc606_5_339         |     7|
|357   |      gpc344           |gpc606_5_340         |     7|
|358   |      gpc345           |gpc606_5_341         |     7|
|359   |      gpc346           |gpc606_5_342         |     7|
|360   |      gpc347           |gpc606_5_343         |     7|
|361   |      gpc348           |gpc606_5_344         |     7|
|362   |      gpc349           |gpc606_5_345         |     7|
|363   |      gpc35            |gpc606_5_346         |     7|
|364   |      gpc350           |gpc606_5_347         |     7|
|365   |      gpc351           |gpc606_5_348         |     7|
|366   |      gpc352           |gpc606_5_349         |     7|
|367   |      gpc353           |gpc606_5_350         |     7|
|368   |      gpc354           |gpc606_5_351         |     7|
|369   |      gpc355           |gpc606_5_352         |     7|
|370   |      gpc356           |gpc606_5_353         |     7|
|371   |      gpc357           |gpc606_5_354         |     7|
|372   |      gpc358           |gpc606_5_355         |     7|
|373   |      gpc359           |gpc606_5_356         |     7|
|374   |      gpc36            |gpc606_5_357         |     7|
|375   |      gpc360           |gpc606_5_358         |     7|
|376   |      gpc361           |gpc606_5_359         |     7|
|377   |      gpc362           |gpc606_5_360         |     7|
|378   |      gpc363           |gpc606_5_361         |     7|
|379   |      gpc364           |gpc606_5_362         |     7|
|380   |      gpc365           |gpc606_5_363         |     7|
|381   |      gpc366           |gpc606_5_364         |     7|
|382   |      gpc367           |gpc606_5_365         |     7|
|383   |      gpc368           |gpc606_5_366         |     7|
|384   |      gpc369           |gpc606_5_367         |     7|
|385   |      gpc37            |gpc606_5_368         |     7|
|386   |      gpc370           |gpc606_5_369         |     7|
|387   |      gpc371           |gpc606_5_370         |     7|
|388   |      gpc372           |gpc606_5_371         |     7|
|389   |      gpc373           |gpc606_5_372         |     7|
|390   |      gpc374           |gpc606_5_373         |     7|
|391   |      gpc375           |gpc606_5_374         |     7|
|392   |      gpc376           |gpc606_5_375         |     7|
|393   |      gpc377           |gpc606_5_376         |     7|
|394   |      gpc378           |gpc606_5_377         |     7|
|395   |      gpc379           |gpc606_5_378         |     7|
|396   |      gpc38            |gpc606_5_379         |     7|
|397   |      gpc380           |gpc606_5_380         |     7|
|398   |      gpc381           |gpc606_5_381         |     7|
|399   |      gpc382           |gpc606_5_382         |     7|
|400   |      gpc383           |gpc606_5_383         |     7|
|401   |      gpc384           |gpc606_5_384         |     7|
|402   |      gpc385           |gpc606_5_385         |     7|
|403   |      gpc386           |gpc606_5_386         |     7|
|404   |      gpc387           |gpc606_5_387         |     7|
|405   |      gpc388           |gpc606_5_388         |     7|
|406   |      gpc389           |gpc606_5_389         |     7|
|407   |      gpc39            |gpc606_5_390         |     7|
|408   |      gpc390           |gpc606_5_391         |     7|
|409   |      gpc391           |gpc606_5_392         |     7|
|410   |      gpc392           |gpc606_5_393         |     7|
|411   |      gpc393           |gpc606_5_394         |     7|
|412   |      gpc394           |gpc606_5_395         |     7|
|413   |      gpc395           |gpc606_5_396         |     7|
|414   |      gpc396           |gpc606_5_397         |     7|
|415   |      gpc397           |gpc606_5_398         |     7|
|416   |      gpc398           |gpc606_5_399         |     7|
|417   |      gpc399           |gpc606_5_400         |     7|
|418   |      gpc4             |gpc2135_5_401        |     7|
|419   |      gpc40            |gpc606_5_402         |     7|
|420   |      gpc400           |gpc606_5_403         |     7|
|421   |      gpc401           |gpc606_5_404         |     7|
|422   |      gpc402           |gpc606_5_405         |     7|
|423   |      gpc403           |gpc606_5_406         |     7|
|424   |      gpc404           |gpc606_5_407         |     7|
|425   |      gpc405           |gpc606_5_408         |     7|
|426   |      gpc406           |gpc606_5_409         |     7|
|427   |      gpc407           |gpc606_5_410         |     7|
|428   |      gpc408           |gpc606_5_411         |     7|
|429   |      gpc409           |gpc606_5_412         |     7|
|430   |      gpc41            |gpc606_5_413         |     7|
|431   |      gpc410           |gpc606_5_414         |     7|
|432   |      gpc411           |gpc606_5_415         |     7|
|433   |      gpc412           |gpc606_5_416         |     7|
|434   |      gpc413           |gpc606_5_417         |     7|
|435   |      gpc414           |gpc606_5_418         |     7|
|436   |      gpc415           |gpc606_5_419         |     7|
|437   |      gpc416           |gpc606_5_420         |     7|
|438   |      gpc417           |gpc606_5_421         |     7|
|439   |      gpc418           |gpc606_5_422         |     7|
|440   |      gpc419           |gpc606_5_423         |     7|
|441   |      gpc42            |gpc606_5_424         |     7|
|442   |      gpc420           |gpc606_5_425         |     7|
|443   |      gpc421           |gpc606_5_426         |     7|
|444   |      gpc422           |gpc606_5_427         |     7|
|445   |      gpc423           |gpc606_5_428         |     7|
|446   |      gpc424           |gpc606_5_429         |     7|
|447   |      gpc425           |gpc606_5_430         |     7|
|448   |      gpc426           |gpc606_5_431         |     7|
|449   |      gpc427           |gpc606_5_432         |     7|
|450   |      gpc428           |gpc606_5_433         |     7|
|451   |      gpc429           |gpc606_5_434         |     7|
|452   |      gpc43            |gpc606_5_435         |     7|
|453   |      gpc430           |gpc606_5_436         |     7|
|454   |      gpc431           |gpc606_5_437         |     7|
|455   |      gpc432           |gpc606_5_438         |     7|
|456   |      gpc433           |gpc606_5_439         |     7|
|457   |      gpc434           |gpc606_5_440         |     7|
|458   |      gpc435           |gpc606_5_441         |     7|
|459   |      gpc436           |gpc606_5_442         |     7|
|460   |      gpc437           |gpc606_5_443         |     7|
|461   |      gpc438           |gpc606_5_444         |     7|
|462   |      gpc439           |gpc606_5_445         |     7|
|463   |      gpc44            |gpc606_5_446         |     7|
|464   |      gpc440           |gpc606_5_447         |     7|
|465   |      gpc441           |gpc606_5_448         |     7|
|466   |      gpc442           |gpc606_5_449         |     7|
|467   |      gpc443           |gpc606_5_450         |     7|
|468   |      gpc444           |gpc606_5_451         |     7|
|469   |      gpc445           |gpc606_5_452         |     7|
|470   |      gpc446           |gpc606_5_453         |     7|
|471   |      gpc447           |gpc606_5_454         |     7|
|472   |      gpc448           |gpc606_5_455         |     7|
|473   |      gpc449           |gpc606_5_456         |     7|
|474   |      gpc45            |gpc606_5_457         |     7|
|475   |      gpc450           |gpc606_5_458         |     7|
|476   |      gpc451           |gpc606_5_459         |     7|
|477   |      gpc452           |gpc606_5_460         |     7|
|478   |      gpc453           |gpc606_5_461         |     7|
|479   |      gpc454           |gpc606_5_462         |     7|
|480   |      gpc455           |gpc606_5_463         |     7|
|481   |      gpc456           |gpc606_5_464         |     7|
|482   |      gpc457           |gpc606_5_465         |     7|
|483   |      gpc458           |gpc606_5_466         |     7|
|484   |      gpc459           |gpc606_5_467         |     7|
|485   |      gpc46            |gpc606_5_468         |     7|
|486   |      gpc460           |gpc606_5_469         |     7|
|487   |      gpc461           |gpc606_5_470         |     7|
|488   |      gpc462           |gpc606_5_471         |     7|
|489   |      gpc463           |gpc606_5_472         |     7|
|490   |      gpc464           |gpc606_5_473         |     7|
|491   |      gpc465           |gpc606_5_474         |     7|
|492   |      gpc466           |gpc606_5_475         |     7|
|493   |      gpc467           |gpc606_5_476         |     7|
|494   |      gpc468           |gpc606_5_477         |     7|
|495   |      gpc469           |gpc606_5_478         |     7|
|496   |      gpc47            |gpc606_5_479         |     7|
|497   |      gpc470           |gpc606_5_480         |     7|
|498   |      gpc471           |gpc606_5_481         |     7|
|499   |      gpc472           |gpc606_5_482         |     7|
|500   |      gpc473           |gpc606_5_483         |     7|
|501   |      gpc474           |gpc606_5_484         |     7|
|502   |      gpc475           |gpc606_5_485         |     7|
|503   |      gpc476           |gpc606_5_486         |     7|
|504   |      gpc477           |gpc606_5_487         |     7|
|505   |      gpc48            |gpc606_5_488         |     7|
|506   |      gpc49            |gpc606_5_489         |     7|
|507   |      gpc5             |gpc2135_5_490        |     7|
|508   |      gpc50            |gpc606_5_491         |     7|
|509   |      gpc51            |gpc606_5_492         |     7|
|510   |      gpc52            |gpc606_5_493         |     7|
|511   |      gpc53            |gpc606_5_494         |     7|
|512   |      gpc54            |gpc606_5_495         |     7|
|513   |      gpc55            |gpc606_5_496         |     7|
|514   |      gpc56            |gpc606_5_497         |     7|
|515   |      gpc57            |gpc606_5_498         |     7|
|516   |      gpc58            |gpc606_5_499         |     7|
|517   |      gpc59            |gpc606_5_500         |     7|
|518   |      gpc594           |gpc1163_5_501        |     6|
|519   |      gpc595           |gpc1163_5_502        |     6|
|520   |      gpc596           |gpc1163_5_503        |     6|
|521   |      gpc597           |gpc1163_5_504        |     6|
|522   |      gpc598           |gpc1163_5_505        |     6|
|523   |      gpc599           |gpc1163_5_506        |     6|
|524   |      gpc6             |gpc2135_5_507        |     7|
|525   |      gpc60            |gpc606_5_508         |     7|
|526   |      gpc600           |gpc1163_5_509        |     6|
|527   |      gpc601           |gpc1163_5_510        |     6|
|528   |      gpc602           |gpc1163_5_511        |     6|
|529   |      gpc603           |gpc1163_5_512        |     6|
|530   |      gpc604           |gpc1163_5_513        |     6|
|531   |      gpc605           |gpc1163_5_514        |     6|
|532   |      gpc606           |gpc1163_5_515        |     6|
|533   |      gpc607           |gpc1163_5_516        |     6|
|534   |      gpc608           |gpc1163_5_517        |     6|
|535   |      gpc609           |gpc1163_5_518        |     6|
|536   |      gpc61            |gpc606_5_519         |     7|
|537   |      gpc610           |gpc1163_5_520        |     6|
|538   |      gpc611           |gpc1163_5_521        |     6|
|539   |      gpc612           |gpc1163_5_522        |     6|
|540   |      gpc613           |gpc1163_5_523        |     6|
|541   |      gpc614           |gpc606_5_524         |     7|
|542   |      gpc615           |gpc606_5_525         |     7|
|543   |      gpc616           |gpc606_5_526         |     7|
|544   |      gpc617           |gpc606_5_527         |     7|
|545   |      gpc618           |gpc606_5_528         |     7|
|546   |      gpc619           |gpc606_5_529         |     7|
|547   |      gpc62            |gpc606_5_530         |     7|
|548   |      gpc620           |gpc606_5_531         |     7|
|549   |      gpc621           |gpc606_5_532         |     7|
|550   |      gpc622           |gpc615_5_533         |     8|
|551   |      gpc623           |gpc615_5_534         |     8|
|552   |      gpc624           |gpc615_5_535         |     8|
|553   |      gpc625           |gpc615_5_536         |     8|
|554   |      gpc626           |gpc615_5_537         |     8|
|555   |      gpc627           |gpc615_5_538         |     8|
|556   |      gpc628           |gpc615_5_539         |     8|
|557   |      gpc629           |gpc615_5_540         |     8|
|558   |      gpc63            |gpc606_5_541         |     7|
|559   |      gpc630           |gpc615_5_542         |     8|
|560   |      gpc631           |gpc615_5_543         |     8|
|561   |      gpc632           |gpc615_5_544         |     8|
|562   |      gpc633           |gpc615_5_545         |     8|
|563   |      gpc634           |gpc615_5_546         |     8|
|564   |      gpc635           |gpc615_5_547         |     8|
|565   |      gpc636           |gpc615_5_548         |     8|
|566   |      gpc637           |gpc615_5_549         |     8|
|567   |      gpc638           |gpc615_5_550         |     8|
|568   |      gpc639           |gpc615_5_551         |     8|
|569   |      gpc64            |gpc606_5_552         |     7|
|570   |      gpc640           |gpc615_5_553         |     8|
|571   |      gpc641           |gpc615_5_554         |     8|
|572   |      gpc642           |gpc615_5_555         |     8|
|573   |      gpc643           |gpc615_5_556         |     8|
|574   |      gpc644           |gpc615_5_557         |     8|
|575   |      gpc645           |gpc615_5_558         |     8|
|576   |      gpc646           |gpc615_5_559         |     8|
|577   |      gpc647           |gpc615_5_560         |     8|
|578   |      gpc648           |gpc615_5_561         |     8|
|579   |      gpc649           |gpc615_5_562         |     8|
|580   |      gpc65            |gpc606_5_563         |     7|
|581   |      gpc650           |gpc615_5_564         |     8|
|582   |      gpc651           |gpc615_5_565         |     8|
|583   |      gpc652           |gpc615_5_566         |     8|
|584   |      gpc653           |gpc615_5_567         |     8|
|585   |      gpc654           |gpc615_5_568         |     8|
|586   |      gpc655           |gpc615_5_569         |     8|
|587   |      gpc656           |gpc615_5_570         |     8|
|588   |      gpc657           |gpc615_5_571         |     8|
|589   |      gpc658           |gpc615_5_572         |     8|
|590   |      gpc659           |gpc615_5_573         |     8|
|591   |      gpc66            |gpc606_5_574         |     7|
|592   |      gpc660           |gpc615_5_575         |     8|
|593   |      gpc661           |gpc615_5_576         |     8|
|594   |      gpc662           |gpc615_5_577         |     8|
|595   |      gpc663           |gpc615_5_578         |     8|
|596   |      gpc664           |gpc615_5_579         |     8|
|597   |      gpc665           |gpc615_5_580         |     8|
|598   |      gpc666           |gpc615_5_581         |     8|
|599   |      gpc667           |gpc615_5_582         |     8|
|600   |      gpc668           |gpc615_5_583         |     8|
|601   |      gpc669           |gpc615_5_584         |     8|
|602   |      gpc67            |gpc606_5_585         |     7|
|603   |      gpc670           |gpc615_5_586         |     8|
|604   |      gpc671           |gpc615_5_587         |     8|
|605   |      gpc672           |gpc615_5_588         |     8|
|606   |      gpc673           |gpc615_5_589         |     8|
|607   |      gpc674           |gpc615_5_590         |     8|
|608   |      gpc675           |gpc615_5_591         |     8|
|609   |      gpc676           |gpc615_5_592         |     8|
|610   |      gpc677           |gpc615_5_593         |     8|
|611   |      gpc678           |gpc606_5_594         |     7|
|612   |      gpc679           |gpc606_5_595         |     7|
|613   |      gpc68            |gpc606_5_596         |     7|
|614   |      gpc680           |gpc606_5_597         |     7|
|615   |      gpc681           |gpc606_5_598         |     7|
|616   |      gpc682           |gpc606_5_599         |     7|
|617   |      gpc683           |gpc606_5_600         |     7|
|618   |      gpc684           |gpc606_5_601         |     7|
|619   |      gpc685           |gpc606_5_602         |     7|
|620   |      gpc686           |gpc606_5_603         |     7|
|621   |      gpc687           |gpc606_5_604         |     7|
|622   |      gpc688           |gpc606_5_605         |     7|
|623   |      gpc689           |gpc606_5_606         |     7|
|624   |      gpc69            |gpc606_5_607         |     7|
|625   |      gpc690           |gpc606_5_608         |     7|
|626   |      gpc691           |gpc606_5_609         |     7|
|627   |      gpc692           |gpc606_5_610         |     7|
|628   |      gpc693           |gpc606_5_611         |     7|
|629   |      gpc694           |gpc606_5_612         |     7|
|630   |      gpc695           |gpc606_5_613         |     7|
|631   |      gpc696           |gpc606_5_614         |     7|
|632   |      gpc697           |gpc606_5_615         |     7|
|633   |      gpc698           |gpc606_5_616         |     7|
|634   |      gpc699           |gpc606_5_617         |     7|
|635   |      gpc7             |gpc2135_5_618        |     7|
|636   |      gpc70            |gpc606_5_619         |     7|
|637   |      gpc700           |gpc606_5_620         |     7|
|638   |      gpc701           |gpc606_5_621         |     7|
|639   |      gpc702           |gpc606_5_622         |     7|
|640   |      gpc703           |gpc606_5_623         |     7|
|641   |      gpc704           |gpc606_5_624         |     7|
|642   |      gpc705           |gpc606_5_625         |     7|
|643   |      gpc706           |gpc606_5_626         |     7|
|644   |      gpc707           |gpc606_5_627         |     7|
|645   |      gpc708           |gpc606_5_628         |     7|
|646   |      gpc709           |gpc606_5_629         |     7|
|647   |      gpc71            |gpc606_5_630         |     7|
|648   |      gpc710           |gpc606_5_631         |     7|
|649   |      gpc711           |gpc615_5_632         |     8|
|650   |      gpc712           |gpc615_5_633         |     8|
|651   |      gpc713           |gpc615_5_634         |     8|
|652   |      gpc714           |gpc615_5_635         |     8|
|653   |      gpc715           |gpc615_5_636         |     8|
|654   |      gpc716           |gpc615_5_637         |     8|
|655   |      gpc717           |gpc615_5_638         |     8|
|656   |      gpc718           |gpc615_5_639         |     8|
|657   |      gpc719           |gpc615_5_640         |     8|
|658   |      gpc72            |gpc606_5_641         |     7|
|659   |      gpc720           |gpc615_5_642         |     8|
|660   |      gpc721           |gpc615_5_643         |     8|
|661   |      gpc722           |gpc615_5_644         |     8|
|662   |      gpc723           |gpc615_5_645         |     8|
|663   |      gpc724           |gpc615_5_646         |     8|
|664   |      gpc725           |gpc615_5_647         |     8|
|665   |      gpc726           |gpc615_5_648         |     8|
|666   |      gpc727           |gpc615_5_649         |     8|
|667   |      gpc728           |gpc615_5_650         |     8|
|668   |      gpc729           |gpc615_5_651         |     8|
|669   |      gpc73            |gpc606_5_652         |     7|
|670   |      gpc730           |gpc615_5_653         |     8|
|671   |      gpc731           |gpc615_5_654         |     8|
|672   |      gpc732           |gpc615_5_655         |     8|
|673   |      gpc733           |gpc615_5_656         |     8|
|674   |      gpc734           |gpc615_5_657         |     8|
|675   |      gpc735           |gpc615_5_658         |     8|
|676   |      gpc736           |gpc615_5_659         |     8|
|677   |      gpc737           |gpc606_5_660         |     7|
|678   |      gpc738           |gpc606_5_661         |     7|
|679   |      gpc739           |gpc606_5_662         |     7|
|680   |      gpc74            |gpc606_5_663         |     7|
|681   |      gpc740           |gpc606_5_664         |     7|
|682   |      gpc741           |gpc606_5_665         |     7|
|683   |      gpc742           |gpc606_5_666         |     7|
|684   |      gpc743           |gpc606_5_667         |     7|
|685   |      gpc744           |gpc615_5_668         |     8|
|686   |      gpc745           |gpc615_5_669         |     8|
|687   |      gpc746           |gpc615_5_670         |     8|
|688   |      gpc747           |gpc615_5_671         |     8|
|689   |      gpc748           |gpc615_5_672         |     8|
|690   |      gpc749           |gpc606_5_673         |     7|
|691   |      gpc75            |gpc606_5_674         |     7|
|692   |      gpc750           |gpc606_5_675         |     7|
|693   |      gpc751           |gpc606_5_676         |     7|
|694   |      gpc752           |gpc606_5_677         |     7|
|695   |      gpc753           |gpc606_5_678         |     7|
|696   |      gpc754           |gpc606_5_679         |     7|
|697   |      gpc755           |gpc606_5_680         |     7|
|698   |      gpc756           |gpc615_5_681         |     8|
|699   |      gpc757           |gpc615_5_682         |     8|
|700   |      gpc758           |gpc615_5_683         |     8|
|701   |      gpc759           |gpc615_5_684         |     8|
|702   |      gpc76            |gpc606_5_685         |     7|
|703   |      gpc760           |gpc615_5_686         |     8|
|704   |      gpc761           |gpc615_5_687         |     8|
|705   |      gpc762           |gpc615_5_688         |     8|
|706   |      gpc763           |gpc615_5_689         |     8|
|707   |      gpc764           |gpc615_5_690         |     8|
|708   |      gpc765           |gpc615_5_691         |     8|
|709   |      gpc766           |gpc615_5_692         |     8|
|710   |      gpc767           |gpc606_5_693         |     7|
|711   |      gpc768           |gpc606_5_694         |     7|
|712   |      gpc769           |gpc606_5_695         |     7|
|713   |      gpc77            |gpc606_5_696         |     7|
|714   |      gpc770           |gpc606_5_697         |     7|
|715   |      gpc771           |gpc606_5_698         |     7|
|716   |      gpc772           |gpc606_5_699         |     7|
|717   |      gpc773           |gpc606_5_700         |     7|
|718   |      gpc774           |gpc606_5_701         |     7|
|719   |      gpc775           |gpc606_5_702         |     7|
|720   |      gpc776           |gpc606_5_703         |     7|
|721   |      gpc777           |gpc606_5_704         |     7|
|722   |      gpc778           |gpc606_5_705         |     7|
|723   |      gpc779           |gpc606_5_706         |     7|
|724   |      gpc78            |gpc606_5_707         |     7|
|725   |      gpc780           |gpc606_5_708         |     7|
|726   |      gpc781           |gpc606_5_709         |     7|
|727   |      gpc782           |gpc615_5_710         |     8|
|728   |      gpc783           |gpc615_5_711         |     8|
|729   |      gpc784           |gpc615_5_712         |     8|
|730   |      gpc785           |gpc615_5_713         |     8|
|731   |      gpc786           |gpc615_5_714         |     8|
|732   |      gpc787           |gpc615_5_715         |     8|
|733   |      gpc788           |gpc615_5_716         |     8|
|734   |      gpc789           |gpc615_5_717         |     8|
|735   |      gpc79            |gpc606_5_718         |     7|
|736   |      gpc790           |gpc615_5_719         |     8|
|737   |      gpc791           |gpc615_5_720         |     8|
|738   |      gpc792           |gpc615_5_721         |     8|
|739   |      gpc793           |gpc615_5_722         |     8|
|740   |      gpc8             |gpc2135_5_723        |     7|
|741   |      gpc80            |gpc606_5_724         |     7|
|742   |      gpc81            |gpc606_5_725         |     7|
|743   |      gpc82            |gpc606_5_726         |     7|
|744   |      gpc83            |gpc606_5_727         |     7|
|745   |      gpc84            |gpc606_5_728         |     7|
|746   |      gpc85            |gpc606_5_729         |     7|
|747   |      gpc86            |gpc606_5_730         |     7|
|748   |      gpc87            |gpc606_5_731         |     7|
|749   |      gpc88            |gpc606_5_732         |     7|
|750   |      gpc89            |gpc606_5_733         |     7|
|751   |      gpc9             |gpc2135_5_734        |     7|
|752   |      gpc90            |gpc606_5_735         |     7|
|753   |      gpc91            |gpc606_5_736         |     7|
|754   |      gpc919           |gpc1163_5_737        |     6|
|755   |      gpc92            |gpc606_5_738         |     7|
|756   |      gpc920           |gpc606_5_739         |     7|
|757   |      gpc921           |gpc606_5_740         |     7|
|758   |      gpc922           |gpc606_5_741         |     7|
|759   |      gpc923           |gpc606_5_742         |     7|
|760   |      gpc924           |gpc606_5_743         |     7|
|761   |      gpc925           |gpc606_5_744         |     7|
|762   |      gpc926           |gpc606_5_745         |     7|
|763   |      gpc927           |gpc606_5_746         |     7|
|764   |      gpc928           |gpc606_5_747         |     7|
|765   |      gpc929           |gpc615_5_748         |     8|
|766   |      gpc93            |gpc606_5_749         |     7|
|767   |      gpc930           |gpc615_5_750         |     8|
|768   |      gpc931           |gpc615_5_751         |     8|
|769   |      gpc932           |gpc615_5_752         |     8|
|770   |      gpc933           |gpc615_5_753         |     8|
|771   |      gpc934           |gpc615_5_754         |     8|
|772   |      gpc935           |gpc615_5_755         |     8|
|773   |      gpc936           |gpc615_5_756         |     8|
|774   |      gpc937           |gpc615_5_757         |     8|
|775   |      gpc938           |gpc615_5_758         |     8|
|776   |      gpc939           |gpc615_5_759         |     8|
|777   |      gpc94            |gpc606_5_760         |     7|
|778   |      gpc940           |gpc615_5_761         |     8|
|779   |      gpc941           |gpc615_5_762         |     8|
|780   |      gpc942           |gpc615_5_763         |     8|
|781   |      gpc943           |gpc615_5_764         |     8|
|782   |      gpc944           |gpc606_5_765         |     7|
|783   |      gpc945           |gpc606_5_766         |     7|
|784   |      gpc946           |gpc606_5_767         |     7|
|785   |      gpc947           |gpc606_5_768         |     7|
|786   |      gpc948           |gpc606_5_769         |     7|
|787   |      gpc949           |gpc606_5_770         |     7|
|788   |      gpc95            |gpc606_5_771         |     7|
|789   |      gpc950           |gpc606_5_772         |     7|
|790   |      gpc951           |gpc606_5_773         |     7|
|791   |      gpc952           |gpc615_5_774         |     8|
|792   |      gpc953           |gpc615_5_775         |     8|
|793   |      gpc954           |gpc615_5_776         |     8|
|794   |      gpc955           |gpc615_5_777         |     8|
|795   |      gpc956           |gpc615_5_778         |     8|
|796   |      gpc957           |gpc615_5_779         |     8|
|797   |      gpc958           |gpc615_5_780         |     8|
|798   |      gpc959           |gpc615_5_781         |     8|
|799   |      gpc96            |gpc606_5_782         |     7|
|800   |      gpc960           |gpc615_5_783         |     8|
|801   |      gpc961           |gpc615_5_784         |     8|
|802   |      gpc962           |gpc615_5_785         |     8|
|803   |      gpc963           |gpc615_5_786         |     8|
|804   |      gpc964           |gpc615_5_787         |     8|
|805   |      gpc965           |gpc606_5_788         |     7|
|806   |      gpc966           |gpc606_5_789         |     7|
|807   |      gpc967           |gpc606_5_790         |     7|
|808   |      gpc968           |gpc606_5_791         |     7|
|809   |      gpc969           |gpc615_5_792         |     8|
|810   |      gpc97            |gpc606_5_793         |     7|
|811   |      gpc970           |gpc615_5_794         |     8|
|812   |      gpc971           |gpc615_5_795         |     8|
|813   |      gpc972           |gpc615_5_796         |     8|
|814   |      gpc973           |gpc615_5_797         |     8|
|815   |      gpc974           |gpc606_5_798         |     7|
|816   |      gpc975           |gpc1163_5_799        |     6|
|817   |      gpc976           |gpc1163_5_800        |     6|
|818   |      gpc977           |gpc1163_5_801        |     6|
|819   |      gpc978           |gpc1163_5_802        |     6|
|820   |      gpc979           |gpc615_5_803         |     8|
|821   |      gpc98            |gpc606_5_804         |     7|
|822   |      gpc980           |gpc615_5_805         |     8|
|823   |      gpc981           |gpc615_5_806         |     8|
|824   |      gpc982           |gpc606_5_807         |     7|
|825   |      gpc983           |gpc606_5_808         |     7|
|826   |      gpc984           |gpc606_5_809         |     7|
|827   |      gpc985           |gpc606_5_810         |     7|
|828   |      gpc986           |gpc606_5_811         |     7|
|829   |      gpc987           |gpc606_5_812         |     7|
|830   |      gpc988           |gpc606_5_813         |     7|
|831   |      gpc989           |gpc606_5_814         |     7|
|832   |      gpc99            |gpc606_5_815         |     7|
|833   |      gpc990           |gpc606_5_816         |     7|
|834   |      gpc991           |gpc606_5_817         |     7|
|835   |      gpc992           |gpc606_5_818         |     7|
|836   |      gpc993           |gpc606_5_819         |     7|
|837   |      gpc994           |gpc606_5_820         |     7|
|838   |      gpc995           |gpc606_5_821         |     7|
|839   |      gpc996           |gpc606_5_822         |     7|
|840   |      gpc997           |gpc606_5_823         |     7|
|841   |      gpc998           |gpc606_5_824         |     7|
|842   |      gpc999           |gpc615_5_825         |     8|
|843   |    rowadder2_1inst    |rowadder2_1_21       |    48|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.828 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8007
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.836 ; gain = 655.820 ; free physical = 1814 ; free virtual = 8007
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2026.672 ; gain = 0.000 ; free physical = 2098 ; free virtual = 8292
INFO: [Netlist 29-17] Analyzing 2373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.262 ; gain = 0.000 ; free physical = 1999 ; free virtual = 8193
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1528 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1528 instances

Synth Design complete | Checksum: b3946164
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2180.297 ; gain = 837.164 ; free physical = 1999 ; free virtual = 8192
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1325.920; main = 1325.920; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2180.266; main = 2180.266; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2204.273 ; gain = 0.000 ; free physical = 1997 ; free virtual = 8193
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:31:56 2024...
[Sat Aug 10 01:31:59 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3229 ; free virtual = 9417
[Sat Aug 10 01:31:59 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:31:59 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1693.211 ; gain = 0.000 ; free physical = 2404 ; free virtual = 8591
INFO: [Netlist 29-17] Analyzing 2373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1786.773 ; gain = 3.000 ; free physical = 2308 ; free virtual = 8495
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.773 ; gain = 0.000 ; free physical = 2307 ; free virtual = 8494
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1528 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1528 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.3 . Memory (MB): peak = 1916.242 ; gain = 129.434 ; free physical = 2274 ; free virtual = 8462

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e7ed77b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.094 ; gain = 487.852 ; free physical = 1858 ; free virtual = 8045

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e7ed77b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.898 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7740

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e7ed77b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.898 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7740
Phase 1 Initialization | Checksum: e7ed77b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.898 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7740

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e7ed77b0

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2711.898 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7740

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e7ed77b0

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2711.898 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7739
Phase 2 Timer Update And Timing Data Collection | Checksum: e7ed77b0

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2711.898 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7739

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cb8f1d01

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2767.926 ; gain = 56.027 ; free physical = 1551 ; free virtual = 7738
Retarget | Checksum: 1cb8f1d01
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 12 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 151c35ce1

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2767.926 ; gain = 56.027 ; free physical = 1551 ; free virtual = 7738
Constant propagation | Checksum: 151c35ce1
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 6 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 11544774a

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2767.926 ; gain = 56.027 ; free physical = 1550 ; free virtual = 7738
Sweep | Checksum: 11544774a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 11544774a

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2799.941 ; gain = 88.043 ; free physical = 1550 ; free virtual = 7737
BUFG optimization | Checksum: 11544774a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11544774a

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2799.941 ; gain = 88.043 ; free physical = 1550 ; free virtual = 7737
Shift Register Optimization | Checksum: 11544774a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11544774a

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2799.941 ; gain = 88.043 ; free physical = 1550 ; free virtual = 7737
Post Processing Netlist | Checksum: 11544774a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 372a0fda

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2799.941 ; gain = 88.043 ; free physical = 1550 ; free virtual = 7737

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.941 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7737
Phase 9.2 Verifying Netlist Connectivity | Checksum: 372a0fda

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2799.941 ; gain = 88.043 ; free physical = 1550 ; free virtual = 7737
Phase 9 Finalization | Checksum: 372a0fda

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2799.941 ; gain = 88.043 ; free physical = 1550 ; free virtual = 7737
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              12  |                                              0  |
|  Constant propagation         |               0  |               6  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 372a0fda

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2799.941 ; gain = 88.043 ; free physical = 1550 ; free virtual = 7737
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.941 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7737

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 372a0fda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.941 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7737

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 372a0fda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.941 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7737

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.941 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7737
Ending Netlist Obfuscation Task | Checksum: 372a0fda

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.941 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7737
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2799.941 ; gain = 1013.133 ; free physical = 1550 ; free virtual = 7737
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1545 ; free virtual = 7732
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7729
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 05be1151

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7729
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7729

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d578d793

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1525 ; free virtual = 7712

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18e9c18d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1522 ; free virtual = 7709

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18e9c18d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1522 ; free virtual = 7709
Phase 1 Placer Initialization | Checksum: 18e9c18d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1521 ; free virtual = 7708

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18e9c18d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1520 ; free virtual = 7707

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18e9c18d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1520 ; free virtual = 7707

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18e9c18d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1520 ; free virtual = 7707

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: dea536cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1474 ; free virtual = 7661
Phase 2 Global Placement | Checksum: dea536cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1474 ; free virtual = 7661

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dea536cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1474 ; free virtual = 7661

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ef77c15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1473 ; free virtual = 7660

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 105e52f42

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1473 ; free virtual = 7660

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 105e52f42

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1473 ; free virtual = 7660

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: a2e76563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a2e76563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a2e76563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655
Phase 3 Detail Placement | Checksum: a2e76563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: a2e76563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a2e76563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: a2e76563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655
Phase 4.3 Placer Reporting | Checksum: a2e76563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a2e76563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655
Ending Placer Task | Checksum: 7848e033

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1468 ; free virtual = 7655
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1465 ; free virtual = 7652
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7646
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1463 ; free virtual = 7651
Wrote PlaceDB: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1460 ; free virtual = 7657
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1460 ; free virtual = 7657
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1460 ; free virtual = 7657
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7657
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7657
Write Physdb Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2895.988 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7657
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2908.918 ; gain = 0.000 ; free physical = 1462 ; free virtual = 7652
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2912.625 ; gain = 3.707 ; free physical = 1459 ; free virtual = 7650
Wrote PlaceDB: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2912.625 ; gain = 3.707 ; free physical = 1440 ; free virtual = 7639
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.625 ; gain = 0.000 ; free physical = 1440 ; free virtual = 7639
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2912.625 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7639
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2912.625 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7639
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2912.625 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7639
Write Physdb Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2912.625 ; gain = 3.707 ; free physical = 1439 ; free virtual = 7639
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 728acee2 ConstDB: 0 ShapeSum: 5be1151 RouteDB: 0
Post Restoration Checksum: NetGraph: 881f4032 | NumContArr: 25907a79 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23301afe5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.047 ; gain = 62.656 ; free physical = 1301 ; free virtual = 7494

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23301afe5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.047 ; gain = 95.656 ; free physical = 1269 ; free virtual = 7462

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23301afe5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3070.047 ; gain = 95.656 ; free physical = 1269 ; free virtual = 7462
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10058
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10058
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2e376bb39

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1231 ; free virtual = 7423

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2e376bb39

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1231 ; free virtual = 7423

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2e98b1ce4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423
Phase 3 Initial Routing | Checksum: 2e98b1ce4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2da101782

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423
Phase 4 Rip-up And Reroute | Checksum: 2da101782

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2da101782

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2da101782

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423
Phase 6 Post Hold Fix | Checksum: 2da101782

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.21857 %
  Global Horizontal Routing Utilization  = 1.77082 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2da101782

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2da101782

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 303d72f32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: eaf3624a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423
Ending Routing Task | Checksum: eaf3624a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.844 ; gain = 138.453 ; free physical = 1230 ; free virtual = 7423

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3112.844 ; gain = 200.219 ; free physical = 1230 ; free virtual = 7423
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3212.637 ; gain = 0.000 ; free physical = 1186 ; free virtual = 7385
Wrote PlaceDB: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3212.637 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7384
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.637 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7384
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3212.637 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7385
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.637 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7385
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3212.637 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7385
Write Physdb Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3212.637 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7385
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:32:37 2024...
[Sat Aug 10 01:32:43 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:44 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3251 ; free virtual = 9447
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
INFO: [Netlist 29-17] Analyzing 2373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
Read PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
Read Physdb Files: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
Restored from archive | CPU: 0.270000 secs | Memory: 12.437195 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3250 ; free virtual = 9446
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1528 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1528 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_54_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:32:47 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:32:47 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2719450
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.637 ; gain = 408.629 ; free physical = 2105 ; free virtual = 8281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_54_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:105]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:191]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:191]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_17' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1162]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_17' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1162]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_54_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:105]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1842.605 ; gain = 487.598 ; free physical = 2003 ; free virtual = 8180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1860.418 ; gain = 505.410 ; free physical = 2003 ; free virtual = 8180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.422 ; gain = 513.414 ; free physical = 2003 ; free virtual = 8179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.328 ; gain = 522.320 ; free physical = 1994 ; free virtual = 8171
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1883 ; free virtual = 8063
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1881 ; free virtual = 8061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1873 ; free virtual = 8054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    95|
|3     |LUT2   |    58|
|4     |LUT4   |   158|
|5     |LUT5   |   244|
|6     |LUT6   |   147|
|7     |FDRE   |   648|
|8     |IBUF   |    13|
|9     |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  1382|
|2     |  compressor2_1_54_12 |compressor2_1_54_12 |   702|
|3     |    compressor_inst   |compressor          |   663|
|4     |      gpc0            |gpc606_5            |     7|
|5     |      gpc1            |gpc606_5_0          |     7|
|6     |      gpc10           |gpc606_5_1          |     7|
|7     |      gpc100          |gpc606_5_2          |     7|
|8     |      gpc11           |gpc606_5_3          |     7|
|9     |      gpc12           |gpc606_5_4          |     7|
|10    |      gpc129          |gpc2135_5           |     7|
|11    |      gpc13           |gpc606_5_5          |     7|
|12    |      gpc130          |gpc606_5_6          |     7|
|13    |      gpc131          |gpc615_5            |     8|
|14    |      gpc132          |gpc615_5_7          |     8|
|15    |      gpc133          |gpc615_5_8          |     8|
|16    |      gpc134          |gpc615_5_9          |     8|
|17    |      gpc135          |gpc606_5_10         |     7|
|18    |      gpc136          |gpc615_5_11         |     8|
|19    |      gpc137          |gpc606_5_12         |     7|
|20    |      gpc138          |gpc1325_5           |     9|
|21    |      gpc14           |gpc606_5_13         |     7|
|22    |      gpc15           |gpc606_5_14         |     7|
|23    |      gpc16           |gpc615_5_15         |     8|
|24    |      gpc160          |gpc1163_5           |     6|
|25    |      gpc161          |gpc615_5_16         |     8|
|26    |      gpc162          |gpc1343_5           |     7|
|27    |      gpc163          |gpc1343_5_17        |     7|
|28    |      gpc164          |gpc1163_5_18        |     6|
|29    |      gpc165          |gpc1325_5_19        |     9|
|30    |      gpc17           |gpc615_5_20         |     8|
|31    |      gpc18           |gpc606_5_21         |     7|
|32    |      gpc19           |gpc606_5_22         |     7|
|33    |      gpc2            |gpc606_5_23         |     7|
|34    |      gpc20           |gpc606_5_24         |     7|
|35    |      gpc21           |gpc606_5_25         |     7|
|36    |      gpc22           |gpc606_5_26         |     7|
|37    |      gpc23           |gpc606_5_27         |     7|
|38    |      gpc24           |gpc606_5_28         |     7|
|39    |      gpc25           |gpc615_5_29         |     8|
|40    |      gpc26           |gpc606_5_30         |     7|
|41    |      gpc27           |gpc606_5_31         |     7|
|42    |      gpc28           |gpc606_5_32         |     7|
|43    |      gpc29           |gpc615_5_33         |     8|
|44    |      gpc3            |gpc606_5_34         |     7|
|45    |      gpc30           |gpc615_5_35         |     8|
|46    |      gpc31           |gpc615_5_36         |     8|
|47    |      gpc32           |gpc615_5_37         |     8|
|48    |      gpc33           |gpc615_5_38         |     8|
|49    |      gpc34           |gpc606_5_39         |     7|
|50    |      gpc35           |gpc2135_5_40        |     7|
|51    |      gpc36           |gpc2135_5_41        |     7|
|52    |      gpc37           |gpc1406_5           |     8|
|53    |      gpc38           |gpc606_5_42         |     7|
|54    |      gpc39           |gpc606_5_43         |     7|
|55    |      gpc4            |gpc615_5_44         |     8|
|56    |      gpc40           |gpc606_5_45         |     7|
|57    |      gpc41           |gpc615_5_46         |     8|
|58    |      gpc42           |gpc615_5_47         |     8|
|59    |      gpc43           |gpc615_5_48         |     8|
|60    |      gpc44           |gpc615_5_49         |     8|
|61    |      gpc45           |gpc606_5_50         |     7|
|62    |      gpc46           |gpc606_5_51         |     7|
|63    |      gpc47           |gpc606_5_52         |     7|
|64    |      gpc48           |gpc615_5_53         |     8|
|65    |      gpc49           |gpc615_5_54         |     8|
|66    |      gpc5            |gpc615_5_55         |     8|
|67    |      gpc50           |gpc615_5_56         |     8|
|68    |      gpc51           |gpc615_5_57         |     8|
|69    |      gpc6            |gpc615_5_58         |     8|
|70    |      gpc7            |gpc615_5_59         |     8|
|71    |      gpc79           |gpc2135_5_60        |     7|
|72    |      gpc8            |gpc606_5_61         |     7|
|73    |      gpc80           |gpc2135_5_62        |     7|
|74    |      gpc81           |gpc1163_5_63        |     6|
|75    |      gpc82           |gpc615_5_64         |     8|
|76    |      gpc83           |gpc615_5_65         |     8|
|77    |      gpc84           |gpc615_5_66         |     8|
|78    |      gpc85           |gpc615_5_67         |     8|
|79    |      gpc86           |gpc615_5_68         |     8|
|80    |      gpc87           |gpc1163_5_69        |     6|
|81    |      gpc88           |gpc606_5_70         |     7|
|82    |      gpc89           |gpc606_5_71         |     7|
|83    |      gpc9            |gpc606_5_72         |     7|
|84    |      gpc90           |gpc606_5_73         |     7|
|85    |      gpc91           |gpc615_5_74         |     8|
|86    |      gpc92           |gpc615_5_75         |     8|
|87    |      gpc93           |gpc1163_5_76        |     6|
|88    |      gpc94           |gpc606_5_77         |     7|
|89    |      gpc95           |gpc606_5_78         |     7|
|90    |      gpc96           |gpc606_5_79         |     7|
|91    |      gpc97           |gpc606_5_80         |     7|
|92    |      gpc98           |gpc606_5_81         |     7|
|93    |      gpc99           |gpc606_5_82         |     7|
|94    |    rowadder2_1inst   |rowadder2_1_17      |    39|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.766 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.773 ; gain = 637.758 ; free physical = 1872 ; free virtual = 8052
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2000.703 ; gain = 0.000 ; free physical = 2151 ; free virtual = 8331
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2140.387 ; gain = 0.000 ; free physical = 2075 ; free virtual = 8256
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 147 instances

Synth Design complete | Checksum: 187d6531
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2140.422 ; gain = 797.289 ; free physical = 2074 ; free virtual = 8255
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1284.901; main = 1284.901; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2140.391; main = 2140.391; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2164.398 ; gain = 0.000 ; free physical = 2074 ; free virtual = 8254
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:33:02 2024...
[Sat Aug 10 01:33:05 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3269 ; free virtual = 9445
[Sat Aug 10 01:33:05 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:33:05 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.215 ; gain = 0.000 ; free physical = 2473 ; free virtual = 8649
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1759.965 ; gain = 1.000 ; free physical = 2384 ; free virtual = 8560
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1759.965 ; gain = 0.000 ; free physical = 2384 ; free virtual = 8560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 147 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1878.527 ; gain = 118.527 ; free physical = 2353 ; free virtual = 8530

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 48890df3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2378.387 ; gain = 499.859 ; free physical = 1940 ; free virtual = 8116

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 48890df3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.254 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7811

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 48890df3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.254 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7811
Phase 1 Initialization | Checksum: 48890df3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.254 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7811

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 48890df3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.254 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7811

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 48890df3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.254 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7811
Phase 2 Timer Update And Timing Data Collection | Checksum: 48890df3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.254 ; gain = 0.000 ; free physical = 1635 ; free virtual = 7811

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 4dfd1a29

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2738.281 ; gain = 56.027 ; free physical = 1634 ; free virtual = 7810
Retarget | Checksum: 4dfd1a29
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 7367c3fb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2738.281 ; gain = 56.027 ; free physical = 1634 ; free virtual = 7810
Constant propagation | Checksum: 7367c3fb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 7557c5ca

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2738.281 ; gain = 56.027 ; free physical = 1634 ; free virtual = 7810
Sweep | Checksum: 7557c5ca
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 7557c5ca

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.297 ; gain = 88.043 ; free physical = 1634 ; free virtual = 7810
BUFG optimization | Checksum: 7557c5ca
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 7557c5ca

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.297 ; gain = 88.043 ; free physical = 1634 ; free virtual = 7810
Shift Register Optimization | Checksum: 7557c5ca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 7557c5ca

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.297 ; gain = 88.043 ; free physical = 1634 ; free virtual = 7810
Post Processing Netlist | Checksum: 7557c5ca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: ee35509b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2770.297 ; gain = 88.043 ; free physical = 1634 ; free virtual = 7810

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.297 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7810
Phase 9.2 Verifying Netlist Connectivity | Checksum: ee35509b

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2770.297 ; gain = 88.043 ; free physical = 1634 ; free virtual = 7810
Phase 9 Finalization | Checksum: ee35509b

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2770.297 ; gain = 88.043 ; free physical = 1634 ; free virtual = 7810
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               3  |                                              0  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ee35509b

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2770.297 ; gain = 88.043 ; free physical = 1634 ; free virtual = 7810
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.297 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7810

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ee35509b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.297 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7810

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ee35509b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.297 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7810

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.297 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7810
Ending Netlist Obfuscation Task | Checksum: ee35509b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.297 ; gain = 0.000 ; free physical = 1634 ; free virtual = 7810
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1626 ; free virtual = 7802
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7796
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: edb2e118

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7796
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7796

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1135897f3

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1602 ; free virtual = 7779

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bece2e09

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1602 ; free virtual = 7779

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bece2e09

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1602 ; free virtual = 7779
Phase 1 Placer Initialization | Checksum: 1bece2e09

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1602 ; free virtual = 7779

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bece2e09

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1601 ; free virtual = 7778

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bece2e09

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1601 ; free virtual = 7778

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bece2e09

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1601 ; free virtual = 7778

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1e7776833

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1538 ; free virtual = 7715
Phase 2 Global Placement | Checksum: 1e7776833

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1538 ; free virtual = 7715

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7776833

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1544 ; free virtual = 7720

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ba2f9384

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1544 ; free virtual = 7720

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 248a6f730

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1544 ; free virtual = 7720

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 248a6f730

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1544 ; free virtual = 7720

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724
Phase 3 Detail Placement | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724
Phase 4.3 Placer Reporting | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fb16f497

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724
Ending Placer Task | Checksum: 10d5d26cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1547 ; free virtual = 7724
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1545 ; free virtual = 7721
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1539 ; free virtual = 7715
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1544 ; free virtual = 7720
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7720
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7720
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1541 ; free virtual = 7719
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1541 ; free virtual = 7719
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1540 ; free virtual = 7719
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2802.312 ; gain = 0.000 ; free physical = 1540 ; free virtual = 7719
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2812.309 ; gain = 0.000 ; free physical = 1544 ; free virtual = 7721
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.043 ; gain = 11.875 ; free physical = 1544 ; free virtual = 7721
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2871.043 ; gain = 8.906 ; free physical = 1539 ; free virtual = 7717
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.043 ; gain = 0.000 ; free physical = 1538 ; free virtual = 7716
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.043 ; gain = 0.000 ; free physical = 1538 ; free virtual = 7716
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.043 ; gain = 0.000 ; free physical = 1538 ; free virtual = 7716
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.043 ; gain = 0.000 ; free physical = 1538 ; free virtual = 7716
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2871.043 ; gain = 11.875 ; free physical = 1538 ; free virtual = 7716
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1faa45b7 ConstDB: 0 ShapeSum: edb2e118 RouteDB: 0
Post Restoration Checksum: NetGraph: 36dc463b | NumContArr: d9c64062 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 295f47bd7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2989.465 ; gain = 57.656 ; free physical = 1394 ; free virtual = 7572

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 295f47bd7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3022.465 ; gain = 90.656 ; free physical = 1362 ; free virtual = 7540

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 295f47bd7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3022.465 ; gain = 90.656 ; free physical = 1362 ; free virtual = 7540
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1132
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1132
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ad24602a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2ad24602a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 26aa38a98

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503
Phase 3 Initial Routing | Checksum: 26aa38a98

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2ffde2c7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503
Phase 4 Rip-up And Reroute | Checksum: 2ffde2c7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2ffde2c7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2ffde2c7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503
Phase 6 Post Hold Fix | Checksum: 2ffde2c7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.115028 %
  Global Horizontal Routing Utilization  = 0.139315 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2ffde2c7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7503

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ffde2c7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7502

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 35680f9fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7502
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1944cc26c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7502
Ending Routing Task | Checksum: 1944cc26c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.293 ; gain = 127.484 ; free physical = 1325 ; free virtual = 7502

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3059.293 ; gain = 188.250 ; free physical = 1325 ; free virtual = 7502
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.113 ; gain = 0.000 ; free physical = 1294 ; free virtual = 7473
Wrote PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3147.113 ; gain = 0.000 ; free physical = 1293 ; free virtual = 7473
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.113 ; gain = 0.000 ; free physical = 1293 ; free virtual = 7473
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3147.113 ; gain = 0.000 ; free physical = 1293 ; free virtual = 7473
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.113 ; gain = 0.000 ; free physical = 1293 ; free virtual = 7473
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.113 ; gain = 0.000 ; free physical = 1293 ; free virtual = 7474
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3147.113 ; gain = 0.000 ; free physical = 1293 ; free virtual = 7474
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:33:35 2024...
[Sat Aug 10 01:33:41 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:36 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Read PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Read Physdb Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Restored from archive | CPU: 0.040000 secs | Memory: 1.470825 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9443
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 147 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_64_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:33:43 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:33:43 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2735642
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1763.578 ; gain = 408.598 ; free physical = 2017 ; free virtual = 8245
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_64_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:105]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:193]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'dst' does not match port width (4) of module 'gpc117_4' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1091]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:193]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_18' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1102]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_18' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1102]
WARNING: [Synth 8-689] width (18) of port connection 'dst0' does not match port width (19) of module 'rowadder2_1_18' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:190]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_64_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:105]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.547 ; gain = 488.566 ; free physical = 1939 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.359 ; gain = 506.379 ; free physical = 1939 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1869.363 ; gain = 514.383 ; free physical = 1938 ; free virtual = 8141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1878.270 ; gain = 523.289 ; free physical = 1923 ; free virtual = 8127
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1818 ; free virtual = 8021
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1818 ; free virtual = 8020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1813 ; free virtual = 8015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   118|
|3     |LUT1   |    26|
|4     |LUT2   |    60|
|5     |LUT4   |   238|
|6     |LUT5   |   246|
|7     |LUT6   |   179|
|8     |FDRE   |   768|
|9     |IBUF   |    13|
|10    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  1667|
|2     |  compressor2_1_64_12 |compressor2_1_64_12 |   867|
|3     |    compressor_inst   |compressor          |   826|
|4     |      gpc0            |gpc135_4            |     5|
|5     |      gpc1            |gpc117_4            |     6|
|6     |      gpc10           |gpc615_5            |     8|
|7     |      gpc102          |gpc1415_5           |     9|
|8     |      gpc103          |gpc615_5_0          |     8|
|9     |      gpc104          |gpc615_5_1          |     8|
|10    |      gpc105          |gpc615_5_2          |     8|
|11    |      gpc106          |gpc615_5_3          |     8|
|12    |      gpc107          |gpc615_5_4          |     8|
|13    |      gpc108          |gpc606_5            |     7|
|14    |      gpc109          |gpc7_3              |     6|
|15    |      gpc11           |gpc606_5_5          |     7|
|16    |      gpc110          |gpc135_4_6          |     5|
|17    |      gpc111          |gpc606_5_7          |     7|
|18    |      gpc112          |gpc606_5_8          |     7|
|19    |      gpc12           |gpc606_5_9          |     7|
|20    |      gpc13           |gpc606_5_10         |     7|
|21    |      gpc133          |gpc1343_5           |     7|
|22    |      gpc134          |gpc1415_5_11        |     9|
|23    |      gpc135          |gpc1343_5_12        |     7|
|24    |      gpc136          |gpc1343_5_13        |     7|
|25    |      gpc137          |gpc1163_5           |     6|
|26    |      gpc138          |gpc1325_5           |     9|
|27    |      gpc139          |gpc117_4_14         |     6|
|28    |      gpc14           |gpc606_5_15         |     7|
|29    |      gpc15           |gpc606_5_16         |     7|
|30    |      gpc16           |gpc606_5_17         |     7|
|31    |      gpc17           |gpc615_5_18         |     8|
|32    |      gpc18           |gpc615_5_19         |     8|
|33    |      gpc19           |gpc615_5_20         |     8|
|34    |      gpc2            |gpc117_4_21         |     6|
|35    |      gpc20           |gpc615_5_22         |     8|
|36    |      gpc21           |gpc615_5_23         |     8|
|37    |      gpc22           |gpc615_5_24         |     8|
|38    |      gpc23           |gpc615_5_25         |     8|
|39    |      gpc24           |gpc606_5_26         |     7|
|40    |      gpc25           |gpc615_5_27         |     8|
|41    |      gpc26           |gpc615_5_28         |     8|
|42    |      gpc27           |gpc615_5_29         |     8|
|43    |      gpc28           |gpc615_5_30         |     8|
|44    |      gpc29           |gpc615_5_31         |     8|
|45    |      gpc3            |gpc117_4_32         |     6|
|46    |      gpc30           |gpc615_5_33         |     8|
|47    |      gpc31           |gpc615_5_34         |     8|
|48    |      gpc32           |gpc615_5_35         |     8|
|49    |      gpc33           |gpc606_5_36         |     7|
|50    |      gpc34           |gpc606_5_37         |     7|
|51    |      gpc35           |gpc606_5_38         |     7|
|52    |      gpc36           |gpc606_5_39         |     7|
|53    |      gpc37           |gpc606_5_40         |     7|
|54    |      gpc38           |gpc615_5_41         |     8|
|55    |      gpc39           |gpc615_5_42         |     8|
|56    |      gpc4            |gpc117_4_43         |     6|
|57    |      gpc40           |gpc615_5_44         |     8|
|58    |      gpc41           |gpc615_5_45         |     8|
|59    |      gpc42           |gpc606_5_46         |     7|
|60    |      gpc43           |gpc606_5_47         |     7|
|61    |      gpc44           |gpc2135_5           |     7|
|62    |      gpc45           |gpc615_5_48         |     8|
|63    |      gpc46           |gpc207_4            |     8|
|64    |      gpc47           |gpc606_5_49         |     7|
|65    |      gpc48           |gpc606_5_50         |     7|
|66    |      gpc49           |gpc606_5_51         |     7|
|67    |      gpc5            |gpc615_5_52         |     8|
|68    |      gpc50           |gpc606_5_53         |     7|
|69    |      gpc51           |gpc606_5_54         |     7|
|70    |      gpc52           |gpc606_5_55         |     7|
|71    |      gpc53           |gpc615_5_56         |     8|
|72    |      gpc54           |gpc606_5_57         |     7|
|73    |      gpc55           |gpc606_5_58         |     7|
|74    |      gpc56           |gpc606_5_59         |     7|
|75    |      gpc57           |gpc606_5_60         |     7|
|76    |      gpc58           |gpc606_5_61         |     7|
|77    |      gpc59           |gpc606_5_62         |     7|
|78    |      gpc6            |gpc615_5_63         |     8|
|79    |      gpc60           |gpc615_5_64         |     8|
|80    |      gpc61           |gpc615_5_65         |     8|
|81    |      gpc62           |gpc615_5_66         |     8|
|82    |      gpc63           |gpc615_5_67         |     8|
|83    |      gpc64           |gpc135_4_68         |     5|
|84    |      gpc65           |gpc117_4_69         |     6|
|85    |      gpc69           |gpc2135_5_70        |     7|
|86    |      gpc7            |gpc615_5_71         |     8|
|87    |      gpc70           |gpc615_5_72         |     8|
|88    |      gpc71           |gpc2135_5_73        |     7|
|89    |      gpc72           |gpc2135_5_74        |     7|
|90    |      gpc73           |gpc1406_5           |     8|
|91    |      gpc74           |gpc615_5_75         |     8|
|92    |      gpc75           |gpc615_5_76         |     8|
|93    |      gpc76           |gpc615_5_77         |     8|
|94    |      gpc77           |gpc615_5_78         |     8|
|95    |      gpc78           |gpc615_5_79         |     8|
|96    |      gpc79           |gpc7_3_80           |     6|
|97    |      gpc8            |gpc615_5_81         |     8|
|98    |      gpc80           |gpc615_5_82         |     8|
|99    |      gpc81           |gpc615_5_83         |     8|
|100   |      gpc82           |gpc623_5            |     8|
|101   |      gpc83           |gpc615_5_84         |     8|
|102   |      gpc84           |gpc615_5_85         |     8|
|103   |      gpc85           |gpc615_5_86         |     8|
|104   |      gpc86           |gpc615_5_87         |     8|
|105   |      gpc87           |gpc135_4_88         |     5|
|106   |      gpc88           |gpc117_4_89         |     6|
|107   |      gpc89           |gpc117_4_90         |     6|
|108   |      gpc9            |gpc615_5_91         |     8|
|109   |      gpc90           |gpc117_4_92         |     6|
|110   |      gpc91           |gpc117_4_93         |     6|
|111   |      gpc92           |gpc1163_5_94        |     6|
|112   |      gpc93           |gpc606_5_95         |     7|
|113   |      gpc94           |gpc606_5_96         |     7|
|114   |      gpc95           |gpc606_5_97         |     7|
|115   |      gpc96           |gpc606_5_98         |     7|
|116   |      gpc97           |gpc606_5_99         |     7|
|117   |    rowadder2_1inst   |rowadder2_1_18      |    41|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.676 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.684 ; gain = 639.695 ; free physical = 1816 ; free virtual = 8018
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.613 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8297
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.266 ; gain = 0.000 ; free physical = 2010 ; free virtual = 8212
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 179 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 179 instances

Synth Design complete | Checksum: 5e078c9f
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.301 ; gain = 798.195 ; free physical = 2010 ; free virtual = 8211
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1285.549; main = 1285.549; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2141.270; main = 2141.270; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.277 ; gain = 0.000 ; free physical = 2010 ; free virtual = 8211
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:33:59 2024...
[Sat Aug 10 01:34:03 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3230 ; free virtual = 9433
[Sat Aug 10 01:34:03 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:34:03 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.676 ; gain = 0.000 ; free physical = 2373 ; free virtual = 8587
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.457 ; gain = 1.000 ; free physical = 2281 ; free virtual = 8494
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.457 ; gain = 0.000 ; free physical = 2281 ; free virtual = 8494
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 179 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 179 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1876.020 ; gain = 115.527 ; free physical = 2253 ; free virtual = 8471

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f21d31d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2378.871 ; gain = 502.852 ; free physical = 1869 ; free virtual = 8057

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f21d31d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.738 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7753

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f21d31d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.738 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7753
Phase 1 Initialization | Checksum: f21d31d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.738 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7753

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f21d31d3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2681.738 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7753

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f21d31d3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.738 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7753
Phase 2 Timer Update And Timing Data Collection | Checksum: f21d31d3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.738 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7753

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1288ff0d3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2737.766 ; gain = 56.027 ; free physical = 1564 ; free virtual = 7753
Retarget | Checksum: 1288ff0d3
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ebf6d187

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2737.766 ; gain = 56.027 ; free physical = 1564 ; free virtual = 7753
Constant propagation | Checksum: ebf6d187
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 15 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 123495f39

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2737.766 ; gain = 56.027 ; free physical = 1564 ; free virtual = 7753
Sweep | Checksum: 123495f39
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 123495f39

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2769.781 ; gain = 88.043 ; free physical = 1564 ; free virtual = 7753
BUFG optimization | Checksum: 123495f39
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 123495f39

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2769.781 ; gain = 88.043 ; free physical = 1564 ; free virtual = 7753
Shift Register Optimization | Checksum: 123495f39
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 123495f39

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2769.781 ; gain = 88.043 ; free physical = 1564 ; free virtual = 7753
Post Processing Netlist | Checksum: 123495f39
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e3765974

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2769.781 ; gain = 88.043 ; free physical = 1564 ; free virtual = 7753

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.781 ; gain = 0.000 ; free physical = 1564 ; free virtual = 7753
Phase 9.2 Verifying Netlist Connectivity | Checksum: e3765974

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2769.781 ; gain = 88.043 ; free physical = 1564 ; free virtual = 7753
Phase 9 Finalization | Checksum: e3765974

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2769.781 ; gain = 88.043 ; free physical = 1564 ; free virtual = 7753
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              14  |                                              0  |
|  Constant propagation         |               0  |              15  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e3765974

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2769.781 ; gain = 88.043 ; free physical = 1564 ; free virtual = 7753
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.781 ; gain = 0.000 ; free physical = 1564 ; free virtual = 7753

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e3765974

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.781 ; gain = 0.000 ; free physical = 1564 ; free virtual = 7753

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e3765974

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.781 ; gain = 0.000 ; free physical = 1564 ; free virtual = 7753

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.781 ; gain = 0.000 ; free physical = 1564 ; free virtual = 7753
Ending Netlist Obfuscation Task | Checksum: e3765974

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.781 ; gain = 0.000 ; free physical = 1564 ; free virtual = 7753
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1550 ; free virtual = 7743
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7736
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0820146f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7736
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1542 ; free virtual = 7736

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2dc5cb4a

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1528 ; free virtual = 7722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1045cee06

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1528 ; free virtual = 7722

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1045cee06

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1528 ; free virtual = 7722
Phase 1 Placer Initialization | Checksum: 1045cee06

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1527 ; free virtual = 7721

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1045cee06

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1526 ; free virtual = 7720

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1045cee06

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1526 ; free virtual = 7720

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1045cee06

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1526 ; free virtual = 7720

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: a4ebf297

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7678
Phase 2 Global Placement | Checksum: a4ebf297

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7678

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a4ebf297

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7678

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1357639a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7678

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10ce783b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7678

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10ce783b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7678

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16d398124

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16d398124

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16d398124

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674
Phase 3 Detail Placement | Checksum: 16d398124

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16d398124

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16d398124

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16d398124

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674
Phase 4.3 Placer Reporting | Checksum: 16d398124

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16d398124

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674
Ending Placer Task | Checksum: 103b3f589

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7674
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1486 ; free virtual = 7675
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1481 ; free virtual = 7670
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1486 ; free virtual = 7675
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1488 ; free virtual = 7678
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1488 ; free virtual = 7678
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1487 ; free virtual = 7678
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1487 ; free virtual = 7678
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1487 ; free virtual = 7678
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2801.797 ; gain = 0.000 ; free physical = 1487 ; free virtual = 7678
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2808.824 ; gain = 0.000 ; free physical = 1483 ; free virtual = 7672
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.559 ; gain = 12.875 ; free physical = 1483 ; free virtual = 7672
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2868.559 ; gain = 9.906 ; free physical = 1476 ; free virtual = 7667
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.559 ; gain = 0.000 ; free physical = 1476 ; free virtual = 7667
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.559 ; gain = 0.000 ; free physical = 1475 ; free virtual = 7665
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.559 ; gain = 0.000 ; free physical = 1474 ; free virtual = 7665
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.559 ; gain = 0.000 ; free physical = 1473 ; free virtual = 7664
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2868.559 ; gain = 9.906 ; free physical = 1473 ; free virtual = 7664
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fb93e11a ConstDB: 0 ShapeSum: 820146f RouteDB: 0
Post Restoration Checksum: NetGraph: 5ee98851 | NumContArr: 5bf22757 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2402da4e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2989.980 ; gain = 59.656 ; free physical = 1298 ; free virtual = 7492

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2402da4e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3022.980 ; gain = 92.656 ; free physical = 1266 ; free virtual = 7460

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2402da4e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3022.980 ; gain = 92.656 ; free physical = 1266 ; free virtual = 7460
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1347
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1347
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b347e6af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7422

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2b347e6af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7422

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 29af5f4de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421
Phase 3 Initial Routing | Checksum: 29af5f4de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2de12c768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421
Phase 4 Rip-up And Reroute | Checksum: 2de12c768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2de12c768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2de12c768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421
Phase 6 Post Hold Fix | Checksum: 2de12c768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.133481 %
  Global Horizontal Routing Utilization  = 0.170858 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2de12c768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2de12c768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22cc3f909

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 15986c3ed

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421
Ending Routing Task | Checksum: 15986c3ed

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.465 ; gain = 131.141 ; free physical = 1227 ; free virtual = 7421

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3061.465 ; gain = 192.906 ; free physical = 1227 ; free virtual = 7421
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3155.445 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7412
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3155.445 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7412
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.445 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7412
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3155.445 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7412
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3155.445 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7412
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.445 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7412
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3155.445 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7412
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:34:34 2024...
[Sat Aug 10 01:34:39 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:37 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3195 ; free virtual = 9396
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3195 ; free virtual = 9396
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
Read PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
Read Physdb Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
Restored from archive | CPU: 0.050000 secs | Memory: 1.702545 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3194 ; free virtual = 9395
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 178 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_162_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:34:42 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:34:42 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2752451
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.246 ; gain = 407.629 ; free physical = 2022 ; free virtual = 8221
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_162_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:137]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:249]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:249]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_23' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4129]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_23' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4129]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_162_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:137]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.215 ; gain = 498.598 ; free physical = 1911 ; free virtual = 8111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.059 ; gain = 513.441 ; free physical = 1911 ; free virtual = 8112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1877.062 ; gain = 521.445 ; free physical = 1910 ; free virtual = 8111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1885.969 ; gain = 530.352 ; free physical = 1898 ; free virtual = 8099
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1797 ; free virtual = 8003
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1793 ; free virtual = 7998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1786 ; free virtual = 7991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   377|
|3     |LUT1   |     8|
|4     |LUT2   |   100|
|5     |LUT4   |   436|
|6     |LUT5   |  1168|
|7     |LUT6   |   649|
|8     |FDRE   |  2592|
|9     |IBUF   |    17|
|10    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |  5372|
|2     |  compressor2_1_162_16 |compressor2_1_162_16 |  2738|
|3     |    compressor_inst    |compressor           |  2686|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc1163_5            |     6|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc101           |gpc606_5_1           |     7|
|9     |      gpc102           |gpc606_5_2           |     7|
|10    |      gpc103           |gpc606_5_3           |     7|
|11    |      gpc104           |gpc606_5_4           |     7|
|12    |      gpc105           |gpc606_5_5           |     7|
|13    |      gpc106           |gpc606_5_6           |     7|
|14    |      gpc107           |gpc606_5_7           |     7|
|15    |      gpc108           |gpc606_5_8           |     7|
|16    |      gpc109           |gpc606_5_9           |     7|
|17    |      gpc11            |gpc1163_5_10         |     6|
|18    |      gpc110           |gpc606_5_11          |     7|
|19    |      gpc111           |gpc606_5_12          |     7|
|20    |      gpc112           |gpc606_5_13          |     7|
|21    |      gpc113           |gpc606_5_14          |     7|
|22    |      gpc114           |gpc615_5             |     8|
|23    |      gpc115           |gpc615_5_15          |     8|
|24    |      gpc116           |gpc615_5_16          |     8|
|25    |      gpc117           |gpc615_5_17          |     8|
|26    |      gpc118           |gpc615_5_18          |     8|
|27    |      gpc119           |gpc615_5_19          |     8|
|28    |      gpc12            |gpc1163_5_20         |     6|
|29    |      gpc120           |gpc615_5_21          |     8|
|30    |      gpc121           |gpc615_5_22          |     8|
|31    |      gpc122           |gpc615_5_23          |     8|
|32    |      gpc123           |gpc615_5_24          |     8|
|33    |      gpc124           |gpc615_5_25          |     8|
|34    |      gpc125           |gpc615_5_26          |     8|
|35    |      gpc126           |gpc615_5_27          |     8|
|36    |      gpc127           |gpc615_5_28          |     8|
|37    |      gpc128           |gpc615_5_29          |     8|
|38    |      gpc129           |gpc606_5_30          |     7|
|39    |      gpc13            |gpc1163_5_31         |     6|
|40    |      gpc130           |gpc606_5_32          |     7|
|41    |      gpc131           |gpc606_5_33          |     7|
|42    |      gpc132           |gpc606_5_34          |     7|
|43    |      gpc133           |gpc606_5_35          |     7|
|44    |      gpc134           |gpc606_5_36          |     7|
|45    |      gpc135           |gpc606_5_37          |     7|
|46    |      gpc136           |gpc606_5_38          |     7|
|47    |      gpc137           |gpc606_5_39          |     7|
|48    |      gpc138           |gpc606_5_40          |     7|
|49    |      gpc139           |gpc606_5_41          |     7|
|50    |      gpc14            |gpc606_5_42          |     7|
|51    |      gpc140           |gpc606_5_43          |     7|
|52    |      gpc141           |gpc606_5_44          |     7|
|53    |      gpc142           |gpc606_5_45          |     7|
|54    |      gpc143           |gpc606_5_46          |     7|
|55    |      gpc144           |gpc606_5_47          |     7|
|56    |      gpc145           |gpc606_5_48          |     7|
|57    |      gpc146           |gpc606_5_49          |     7|
|58    |      gpc147           |gpc606_5_50          |     7|
|59    |      gpc148           |gpc606_5_51          |     7|
|60    |      gpc149           |gpc606_5_52          |     7|
|61    |      gpc15            |gpc606_5_53          |     7|
|62    |      gpc150           |gpc606_5_54          |     7|
|63    |      gpc151           |gpc615_5_55          |     8|
|64    |      gpc152           |gpc615_5_56          |     8|
|65    |      gpc153           |gpc615_5_57          |     8|
|66    |      gpc154           |gpc615_5_58          |     8|
|67    |      gpc155           |gpc615_5_59          |     8|
|68    |      gpc156           |gpc615_5_60          |     8|
|69    |      gpc157           |gpc615_5_61          |     8|
|70    |      gpc158           |gpc615_5_62          |     8|
|71    |      gpc159           |gpc606_5_63          |     7|
|72    |      gpc16            |gpc606_5_64          |     7|
|73    |      gpc160           |gpc606_5_65          |     7|
|74    |      gpc161           |gpc606_5_66          |     7|
|75    |      gpc162           |gpc606_5_67          |     7|
|76    |      gpc163           |gpc606_5_68          |     7|
|77    |      gpc164           |gpc606_5_69          |     7|
|78    |      gpc165           |gpc606_5_70          |     7|
|79    |      gpc166           |gpc606_5_71          |     7|
|80    |      gpc167           |gpc606_5_72          |     7|
|81    |      gpc168           |gpc606_5_73          |     7|
|82    |      gpc169           |gpc606_5_74          |     7|
|83    |      gpc17            |gpc606_5_75          |     7|
|84    |      gpc170           |gpc606_5_76          |     7|
|85    |      gpc171           |gpc606_5_77          |     7|
|86    |      gpc172           |gpc606_5_78          |     7|
|87    |      gpc173           |gpc606_5_79          |     7|
|88    |      gpc174           |gpc606_5_80          |     7|
|89    |      gpc175           |gpc606_5_81          |     7|
|90    |      gpc176           |gpc606_5_82          |     7|
|91    |      gpc177           |gpc606_5_83          |     7|
|92    |      gpc178           |gpc606_5_84          |     7|
|93    |      gpc179           |gpc606_5_85          |     7|
|94    |      gpc18            |gpc606_5_86          |     7|
|95    |      gpc180           |gpc606_5_87          |     7|
|96    |      gpc181           |gpc606_5_88          |     7|
|97    |      gpc182           |gpc606_5_89          |     7|
|98    |      gpc183           |gpc606_5_90          |     7|
|99    |      gpc184           |gpc606_5_91          |     7|
|100   |      gpc185           |gpc606_5_92          |     7|
|101   |      gpc186           |gpc606_5_93          |     7|
|102   |      gpc187           |gpc606_5_94          |     7|
|103   |      gpc188           |gpc606_5_95          |     7|
|104   |      gpc189           |gpc606_5_96          |     7|
|105   |      gpc19            |gpc606_5_97          |     7|
|106   |      gpc190           |gpc606_5_98          |     7|
|107   |      gpc191           |gpc606_5_99          |     7|
|108   |      gpc192           |gpc606_5_100         |     7|
|109   |      gpc193           |gpc606_5_101         |     7|
|110   |      gpc194           |gpc606_5_102         |     7|
|111   |      gpc195           |gpc606_5_103         |     7|
|112   |      gpc196           |gpc606_5_104         |     7|
|113   |      gpc197           |gpc606_5_105         |     7|
|114   |      gpc198           |gpc606_5_106         |     7|
|115   |      gpc199           |gpc606_5_107         |     7|
|116   |      gpc2             |gpc2135_5_108        |     7|
|117   |      gpc20            |gpc606_5_109         |     7|
|118   |      gpc200           |gpc606_5_110         |     7|
|119   |      gpc201           |gpc606_5_111         |     7|
|120   |      gpc202           |gpc606_5_112         |     7|
|121   |      gpc203           |gpc606_5_113         |     7|
|122   |      gpc204           |gpc606_5_114         |     7|
|123   |      gpc205           |gpc606_5_115         |     7|
|124   |      gpc206           |gpc606_5_116         |     7|
|125   |      gpc207           |gpc117_4             |     6|
|126   |      gpc208           |gpc117_4_117         |     6|
|127   |      gpc21            |gpc606_5_118         |     7|
|128   |      gpc22            |gpc606_5_119         |     7|
|129   |      gpc23            |gpc606_5_120         |     7|
|130   |      gpc24            |gpc606_5_121         |     7|
|131   |      gpc25            |gpc606_5_122         |     7|
|132   |      gpc26            |gpc606_5_123         |     7|
|133   |      gpc27            |gpc606_5_124         |     7|
|134   |      gpc28            |gpc606_5_125         |     7|
|135   |      gpc29            |gpc606_5_126         |     7|
|136   |      gpc3             |gpc2135_5_127        |     7|
|137   |      gpc30            |gpc606_5_128         |     7|
|138   |      gpc31            |gpc606_5_129         |     7|
|139   |      gpc315           |gpc606_5_130         |     7|
|140   |      gpc316           |gpc606_5_131         |     7|
|141   |      gpc317           |gpc615_5_132         |     8|
|142   |      gpc318           |gpc615_5_133         |     8|
|143   |      gpc319           |gpc615_5_134         |     8|
|144   |      gpc32            |gpc606_5_135         |     7|
|145   |      gpc320           |gpc606_5_136         |     7|
|146   |      gpc321           |gpc606_5_137         |     7|
|147   |      gpc322           |gpc606_5_138         |     7|
|148   |      gpc323           |gpc606_5_139         |     7|
|149   |      gpc324           |gpc615_5_140         |     8|
|150   |      gpc325           |gpc615_5_141         |     8|
|151   |      gpc326           |gpc615_5_142         |     8|
|152   |      gpc327           |gpc615_5_143         |     8|
|153   |      gpc328           |gpc615_5_144         |     8|
|154   |      gpc329           |gpc615_5_145         |     8|
|155   |      gpc33            |gpc606_5_146         |     7|
|156   |      gpc330           |gpc615_5_147         |     8|
|157   |      gpc331           |gpc615_5_148         |     8|
|158   |      gpc332           |gpc615_5_149         |     8|
|159   |      gpc333           |gpc615_5_150         |     8|
|160   |      gpc334           |gpc615_5_151         |     8|
|161   |      gpc335           |gpc615_5_152         |     8|
|162   |      gpc336           |gpc615_5_153         |     8|
|163   |      gpc337           |gpc615_5_154         |     8|
|164   |      gpc338           |gpc615_5_155         |     8|
|165   |      gpc339           |gpc615_5_156         |     8|
|166   |      gpc34            |gpc606_5_157         |     7|
|167   |      gpc340           |gpc615_5_158         |     8|
|168   |      gpc341           |gpc606_5_159         |     7|
|169   |      gpc342           |gpc606_5_160         |     7|
|170   |      gpc343           |gpc606_5_161         |     7|
|171   |      gpc344           |gpc615_5_162         |     8|
|172   |      gpc345           |gpc606_5_163         |     7|
|173   |      gpc346           |gpc606_5_164         |     7|
|174   |      gpc347           |gpc606_5_165         |     7|
|175   |      gpc348           |gpc606_5_166         |     7|
|176   |      gpc349           |gpc606_5_167         |     7|
|177   |      gpc35            |gpc606_5_168         |     7|
|178   |      gpc350           |gpc615_5_169         |     8|
|179   |      gpc351           |gpc615_5_170         |     8|
|180   |      gpc352           |gpc615_5_171         |     8|
|181   |      gpc353           |gpc615_5_172         |     8|
|182   |      gpc354           |gpc615_5_173         |     8|
|183   |      gpc355           |gpc615_5_174         |     8|
|184   |      gpc356           |gpc615_5_175         |     8|
|185   |      gpc357           |gpc615_5_176         |     8|
|186   |      gpc358           |gpc615_5_177         |     8|
|187   |      gpc359           |gpc606_5_178         |     7|
|188   |      gpc36            |gpc606_5_179         |     7|
|189   |      gpc360           |gpc606_5_180         |     7|
|190   |      gpc361           |gpc606_5_181         |     7|
|191   |      gpc362           |gpc606_5_182         |     7|
|192   |      gpc363           |gpc606_5_183         |     7|
|193   |      gpc364           |gpc606_5_184         |     7|
|194   |      gpc365           |gpc606_5_185         |     7|
|195   |      gpc366           |gpc606_5_186         |     7|
|196   |      gpc367           |gpc606_5_187         |     7|
|197   |      gpc368           |gpc615_5_188         |     8|
|198   |      gpc369           |gpc615_5_189         |     8|
|199   |      gpc37            |gpc606_5_190         |     7|
|200   |      gpc370           |gpc615_5_191         |     8|
|201   |      gpc371           |gpc615_5_192         |     8|
|202   |      gpc372           |gpc1343_5            |     7|
|203   |      gpc373           |gpc615_5_193         |     8|
|204   |      gpc374           |gpc615_5_194         |     8|
|205   |      gpc375           |gpc615_5_195         |     8|
|206   |      gpc376           |gpc615_5_196         |     8|
|207   |      gpc377           |gpc615_5_197         |     8|
|208   |      gpc378           |gpc615_5_198         |     8|
|209   |      gpc379           |gpc615_5_199         |     8|
|210   |      gpc38            |gpc606_5_200         |     7|
|211   |      gpc380           |gpc615_5_201         |     8|
|212   |      gpc381           |gpc606_5_202         |     7|
|213   |      gpc382           |gpc606_5_203         |     7|
|214   |      gpc383           |gpc606_5_204         |     7|
|215   |      gpc384           |gpc606_5_205         |     7|
|216   |      gpc385           |gpc606_5_206         |     7|
|217   |      gpc386           |gpc606_5_207         |     7|
|218   |      gpc387           |gpc606_5_208         |     7|
|219   |      gpc388           |gpc606_5_209         |     7|
|220   |      gpc389           |gpc606_5_210         |     7|
|221   |      gpc39            |gpc606_5_211         |     7|
|222   |      gpc390           |gpc606_5_212         |     7|
|223   |      gpc391           |gpc606_5_213         |     7|
|224   |      gpc392           |gpc606_5_214         |     7|
|225   |      gpc393           |gpc606_5_215         |     7|
|226   |      gpc394           |gpc606_5_216         |     7|
|227   |      gpc395           |gpc606_5_217         |     7|
|228   |      gpc396           |gpc606_5_218         |     7|
|229   |      gpc397           |gpc615_5_219         |     8|
|230   |      gpc398           |gpc615_5_220         |     8|
|231   |      gpc4             |gpc2135_5_221        |     7|
|232   |      gpc40            |gpc606_5_222         |     7|
|233   |      gpc41            |gpc606_5_223         |     7|
|234   |      gpc42            |gpc606_5_224         |     7|
|235   |      gpc43            |gpc606_5_225         |     7|
|236   |      gpc44            |gpc606_5_226         |     7|
|237   |      gpc45            |gpc606_5_227         |     7|
|238   |      gpc46            |gpc606_5_228         |     7|
|239   |      gpc47            |gpc606_5_229         |     7|
|240   |      gpc48            |gpc606_5_230         |     7|
|241   |      gpc49            |gpc606_5_231         |     7|
|242   |      gpc5             |gpc2135_5_232        |     7|
|243   |      gpc50            |gpc606_5_233         |     7|
|244   |      gpc51            |gpc606_5_234         |     7|
|245   |      gpc52            |gpc606_5_235         |     7|
|246   |      gpc53            |gpc606_5_236         |     7|
|247   |      gpc54            |gpc606_5_237         |     7|
|248   |      gpc544           |gpc1163_5_238        |     6|
|249   |      gpc545           |gpc1163_5_239        |     6|
|250   |      gpc546           |gpc606_5_240         |     7|
|251   |      gpc547           |gpc606_5_241         |     7|
|252   |      gpc548           |gpc606_5_242         |     7|
|253   |      gpc549           |gpc615_5_243         |     8|
|254   |      gpc55            |gpc606_5_244         |     7|
|255   |      gpc550           |gpc615_5_245         |     8|
|256   |      gpc551           |gpc606_5_246         |     7|
|257   |      gpc552           |gpc606_5_247         |     7|
|258   |      gpc553           |gpc606_5_248         |     7|
|259   |      gpc554           |gpc606_5_249         |     7|
|260   |      gpc555           |gpc606_5_250         |     7|
|261   |      gpc556           |gpc606_5_251         |     7|
|262   |      gpc557           |gpc606_5_252         |     7|
|263   |      gpc558           |gpc615_5_253         |     8|
|264   |      gpc559           |gpc615_5_254         |     8|
|265   |      gpc56            |gpc606_5_255         |     7|
|266   |      gpc560           |gpc615_5_256         |     8|
|267   |      gpc561           |gpc615_5_257         |     8|
|268   |      gpc562           |gpc615_5_258         |     8|
|269   |      gpc563           |gpc606_5_259         |     7|
|270   |      gpc564           |gpc606_5_260         |     7|
|271   |      gpc565           |gpc606_5_261         |     7|
|272   |      gpc566           |gpc606_5_262         |     7|
|273   |      gpc567           |gpc606_5_263         |     7|
|274   |      gpc568           |gpc606_5_264         |     7|
|275   |      gpc569           |gpc615_5_265         |     8|
|276   |      gpc57            |gpc606_5_266         |     7|
|277   |      gpc570           |gpc615_5_267         |     8|
|278   |      gpc571           |gpc615_5_268         |     8|
|279   |      gpc572           |gpc606_5_269         |     7|
|280   |      gpc573           |gpc606_5_270         |     7|
|281   |      gpc574           |gpc606_5_271         |     7|
|282   |      gpc575           |gpc606_5_272         |     7|
|283   |      gpc576           |gpc606_5_273         |     7|
|284   |      gpc577           |gpc606_5_274         |     7|
|285   |      gpc578           |gpc606_5_275         |     7|
|286   |      gpc579           |gpc606_5_276         |     7|
|287   |      gpc58            |gpc606_5_277         |     7|
|288   |      gpc580           |gpc615_5_278         |     8|
|289   |      gpc581           |gpc615_5_279         |     8|
|290   |      gpc582           |gpc615_5_280         |     8|
|291   |      gpc583           |gpc615_5_281         |     8|
|292   |      gpc584           |gpc615_5_282         |     8|
|293   |      gpc585           |gpc615_5_283         |     8|
|294   |      gpc586           |gpc606_5_284         |     7|
|295   |      gpc59            |gpc606_5_285         |     7|
|296   |      gpc6             |gpc2135_5_286        |     7|
|297   |      gpc60            |gpc606_5_287         |     7|
|298   |      gpc61            |gpc606_5_288         |     7|
|299   |      gpc62            |gpc606_5_289         |     7|
|300   |      gpc63            |gpc606_5_290         |     7|
|301   |      gpc64            |gpc606_5_291         |     7|
|302   |      gpc640           |gpc615_5_292         |     8|
|303   |      gpc641           |gpc615_5_293         |     8|
|304   |      gpc642           |gpc615_5_294         |     8|
|305   |      gpc643           |gpc615_5_295         |     8|
|306   |      gpc644           |gpc615_5_296         |     8|
|307   |      gpc645           |gpc615_5_297         |     8|
|308   |      gpc646           |gpc615_5_298         |     8|
|309   |      gpc647           |gpc615_5_299         |     8|
|310   |      gpc648           |gpc606_5_300         |     7|
|311   |      gpc649           |gpc606_5_301         |     7|
|312   |      gpc65            |gpc606_5_302         |     7|
|313   |      gpc650           |gpc606_5_303         |     7|
|314   |      gpc651           |gpc1406_5            |     8|
|315   |      gpc652           |gpc615_5_304         |     8|
|316   |      gpc653           |gpc615_5_305         |     8|
|317   |      gpc654           |gpc606_5_306         |     7|
|318   |      gpc655           |gpc615_5_307         |     8|
|319   |      gpc656           |gpc623_5             |     8|
|320   |      gpc657           |gpc615_5_308         |     8|
|321   |      gpc66            |gpc606_5_309         |     7|
|322   |      gpc67            |gpc606_5_310         |     7|
|323   |      gpc68            |gpc606_5_311         |     7|
|324   |      gpc69            |gpc606_5_312         |     7|
|325   |      gpc7             |gpc2135_5_313        |     7|
|326   |      gpc70            |gpc606_5_314         |     7|
|327   |      gpc71            |gpc606_5_315         |     7|
|328   |      gpc714           |gpc606_5_316         |     7|
|329   |      gpc715           |gpc615_5_317         |     8|
|330   |      gpc716           |gpc1343_5_318        |     7|
|331   |      gpc717           |gpc1343_5_319        |     7|
|332   |      gpc718           |gpc1343_5_320        |     7|
|333   |      gpc719           |gpc7_3               |     6|
|334   |      gpc72            |gpc606_5_321         |     7|
|335   |      gpc720           |gpc1343_5_322        |     7|
|336   |      gpc721           |gpc207_4             |     8|
|337   |      gpc722           |gpc615_5_323         |     8|
|338   |      gpc723           |gpc615_5_324         |     8|
|339   |      gpc73            |gpc606_5_325         |     7|
|340   |      gpc74            |gpc606_5_326         |     7|
|341   |      gpc75            |gpc606_5_327         |     7|
|342   |      gpc76            |gpc606_5_328         |     7|
|343   |      gpc765           |gpc615_5_329         |     8|
|344   |      gpc766           |gpc135_4             |     5|
|345   |      gpc767           |gpc1343_5_330        |     7|
|346   |      gpc768           |gpc1163_5_331        |     6|
|347   |      gpc769           |gpc1343_5_332        |     7|
|348   |      gpc77            |gpc606_5_333         |     7|
|349   |      gpc770           |gpc606_5_334         |     7|
|350   |      gpc771           |gpc1406_5_335        |     8|
|351   |      gpc78            |gpc606_5_336         |     7|
|352   |      gpc79            |gpc606_5_337         |     7|
|353   |      gpc8             |gpc1163_5_338        |     6|
|354   |      gpc80            |gpc606_5_339         |     7|
|355   |      gpc81            |gpc606_5_340         |     7|
|356   |      gpc82            |gpc606_5_341         |     7|
|357   |      gpc83            |gpc606_5_342         |     7|
|358   |      gpc84            |gpc606_5_343         |     7|
|359   |      gpc85            |gpc606_5_344         |     7|
|360   |      gpc86            |gpc606_5_345         |     7|
|361   |      gpc87            |gpc606_5_346         |     7|
|362   |      gpc88            |gpc606_5_347         |     7|
|363   |      gpc89            |gpc606_5_348         |     7|
|364   |      gpc9             |gpc1163_5_349        |     6|
|365   |      gpc90            |gpc606_5_350         |     7|
|366   |      gpc91            |gpc606_5_351         |     7|
|367   |      gpc92            |gpc606_5_352         |     7|
|368   |      gpc93            |gpc606_5_353         |     7|
|369   |      gpc94            |gpc606_5_354         |     7|
|370   |      gpc95            |gpc606_5_355         |     7|
|371   |      gpc96            |gpc606_5_356         |     7|
|372   |      gpc97            |gpc606_5_357         |     7|
|373   |      gpc98            |gpc606_5_358         |     7|
|374   |      gpc99            |gpc606_5_359         |     7|
|375   |    rowadder2_1inst    |rowadder2_1_23       |    52|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.469 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.477 ; gain = 639.852 ; free physical = 1785 ; free virtual = 7991
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2007.375 ; gain = 0.000 ; free physical = 2069 ; free virtual = 8275
INFO: [Netlist 29-17] Analyzing 1026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2154.996 ; gain = 0.000 ; free physical = 1964 ; free virtual = 8177
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 649 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 649 instances

Synth Design complete | Checksum: 96e792be
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.031 ; gain = 805.352 ; free physical = 1964 ; free virtual = 8177
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1298.379; main = 1298.379; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2155.000; main = 2155.000; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2179.008 ; gain = 0.000 ; free physical = 1964 ; free virtual = 8177
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:34:58 2024...
[Sat Aug 10 01:35:02 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3190 ; free virtual = 9390
[Sat Aug 10 01:35:02 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:35:02 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.016 ; gain = 0.000 ; free physical = 2355 ; free virtual = 8559
INFO: [Netlist 29-17] Analyzing 1026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1769.672 ; gain = 1.000 ; free physical = 2264 ; free virtual = 8468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.672 ; gain = 0.000 ; free physical = 2264 ; free virtual = 8468
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 649 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 649 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1884.234 ; gain = 114.527 ; free physical = 2237 ; free virtual = 8441

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: aa7131f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.086 ; gain = 503.852 ; free physical = 1813 ; free virtual = 8017

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: aa7131f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.891 ; gain = 0.000 ; free physical = 1510 ; free virtual = 7714

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: aa7131f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.891 ; gain = 0.000 ; free physical = 1510 ; free virtual = 7714
Phase 1 Initialization | Checksum: aa7131f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.891 ; gain = 0.000 ; free physical = 1510 ; free virtual = 7714

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: aa7131f2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2693.891 ; gain = 0.000 ; free physical = 1510 ; free virtual = 7714

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: aa7131f2

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.891 ; gain = 0.000 ; free physical = 1510 ; free virtual = 7714
Phase 2 Timer Update And Timing Data Collection | Checksum: aa7131f2

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.891 ; gain = 0.000 ; free physical = 1510 ; free virtual = 7714

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ea372300

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2749.918 ; gain = 56.027 ; free physical = 1509 ; free virtual = 7713
Retarget | Checksum: ea372300
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 7 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 73d1ce40

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2749.918 ; gain = 56.027 ; free physical = 1509 ; free virtual = 7713
Constant propagation | Checksum: 73d1ce40
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 7 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 75c4c4a7

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2749.918 ; gain = 56.027 ; free physical = 1508 ; free virtual = 7713
Sweep | Checksum: 75c4c4a7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 75c4c4a7

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2781.934 ; gain = 88.043 ; free physical = 1508 ; free virtual = 7713
BUFG optimization | Checksum: 75c4c4a7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 75c4c4a7

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2781.934 ; gain = 88.043 ; free physical = 1508 ; free virtual = 7713
Shift Register Optimization | Checksum: 75c4c4a7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 75c4c4a7

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2781.934 ; gain = 88.043 ; free physical = 1508 ; free virtual = 7713
Post Processing Netlist | Checksum: 75c4c4a7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 52599db1

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2781.934 ; gain = 88.043 ; free physical = 1508 ; free virtual = 7713

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 1508 ; free virtual = 7713
Phase 9.2 Verifying Netlist Connectivity | Checksum: 52599db1

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2781.934 ; gain = 88.043 ; free physical = 1508 ; free virtual = 7713
Phase 9 Finalization | Checksum: 52599db1

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2781.934 ; gain = 88.043 ; free physical = 1508 ; free virtual = 7713
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               7  |                                              0  |
|  Constant propagation         |               0  |               7  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 52599db1

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2781.934 ; gain = 88.043 ; free physical = 1508 ; free virtual = 7713
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 1508 ; free virtual = 7713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 52599db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 1508 ; free virtual = 7713

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 52599db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 1508 ; free virtual = 7713

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 1508 ; free virtual = 7713
Ending Netlist Obfuscation Task | Checksum: 52599db1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 1508 ; free virtual = 7713
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2781.934 ; gain = 1012.227 ; free physical = 1508 ; free virtual = 7713
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1480 ; free virtual = 7685
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1461 ; free virtual = 7671
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 387df1a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1461 ; free virtual = 7671
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1461 ; free virtual = 7671

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 974a9db2

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1448 ; free virtual = 7658

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1430893af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7657

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1430893af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7657
Phase 1 Placer Initialization | Checksum: 1430893af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7657

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1430893af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7657

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1430893af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7657

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1430893af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7657

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 173476b92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1429 ; free virtual = 7634
Phase 2 Global Placement | Checksum: 173476b92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1429 ; free virtual = 7634

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 173476b92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1429 ; free virtual = 7634

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17739310f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1429 ; free virtual = 7634

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1955a519d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1429 ; free virtual = 7634

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1955a519d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1429 ; free virtual = 7634

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: de10718d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1431 ; free virtual = 7636

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: de10718d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: de10718d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635
Phase 3 Detail Placement | Checksum: de10718d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: de10718d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: de10718d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: de10718d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635
Phase 4.3 Placer Reporting | Checksum: de10718d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635
Phase 4 Post Placement Optimization and Clean-Up | Checksum: de10718d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635
Ending Placer Task | Checksum: 451fc131

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1430 ; free virtual = 7635
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1426 ; free virtual = 7632
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1422 ; free virtual = 7628
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1427 ; free virtual = 7633
Wrote PlaceDB: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1423 ; free virtual = 7632
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1423 ; free virtual = 7632
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1423 ; free virtual = 7633
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1423 ; free virtual = 7633
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1422 ; free virtual = 7633
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2813.949 ; gain = 0.000 ; free physical = 1422 ; free virtual = 7633
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2823.945 ; gain = 0.000 ; free physical = 1424 ; free virtual = 7630
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.680 ; gain = 9.906 ; free physical = 1423 ; free virtual = 7630
Wrote PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2883.680 ; gain = 9.906 ; free physical = 1410 ; free virtual = 7620
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.680 ; gain = 0.000 ; free physical = 1410 ; free virtual = 7620
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.680 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7620
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.680 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7620
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.680 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7620
Write Physdb Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2883.680 ; gain = 9.906 ; free physical = 1409 ; free virtual = 7620
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ca1cf90 ConstDB: 0 ShapeSum: 387df1a1 RouteDB: 0
Post Restoration Checksum: NetGraph: cdcb1908 | NumContArr: a76a7327 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2fa878169

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3008.102 ; gain = 62.656 ; free physical = 1272 ; free virtual = 7480

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2fa878169

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3040.102 ; gain = 94.656 ; free physical = 1240 ; free virtual = 7448

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2fa878169

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3040.102 ; gain = 94.656 ; free physical = 1240 ; free virtual = 7448
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4486
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4486
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f6cb2995

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2f6cb2995

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2caf5c102

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407
Phase 3 Initial Routing | Checksum: 2caf5c102

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 270540adc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407
Phase 4 Rip-up And Reroute | Checksum: 270540adc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 270540adc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 270540adc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407
Phase 6 Post Hold Fix | Checksum: 270540adc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.492188 %
  Global Horizontal Routing Utilization  = 0.662049 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 270540adc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7407

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 270540adc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1198 ; free virtual = 7406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 307e247d6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1192 ; free virtual = 7405
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1c84221ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1192 ; free virtual = 7405
Ending Routing Task | Checksum: 1c84221ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 135.797 ; free physical = 1192 ; free virtual = 7405

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.242 ; gain = 197.562 ; free physical = 1192 ; free virtual = 7405
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3166.164 ; gain = 0.000 ; free physical = 1163 ; free virtual = 7374
Wrote PlaceDB: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3166.164 ; gain = 0.000 ; free physical = 1160 ; free virtual = 7375
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.164 ; gain = 0.000 ; free physical = 1160 ; free virtual = 7375
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3166.164 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7374
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.164 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7374
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.164 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7374
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3166.164 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7374
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:35:35 2024...
[Sat Aug 10 01:35:41 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:39 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3152 ; free virtual = 9364
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3147 ; free virtual = 9364
INFO: [Netlist 29-17] Analyzing 1026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3146 ; free virtual = 9363
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3146 ; free virtual = 9363
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3146 ; free virtual = 9363
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3154 ; free virtual = 9371
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3154 ; free virtual = 9371
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3154 ; free virtual = 9371
Read Physdb Files: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3154 ; free virtual = 9371
Restored from archive | CPU: 0.140000 secs | Memory: 5.675476 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3154 ; free virtual = 9371
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3154 ; free virtual = 9371
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 649 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 649 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_64_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:35:44 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:35:44 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2773145
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1762.770 ; gain = 409.566 ; free physical = 2000 ; free virtual = 8204
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_64_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:133]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:241]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:241]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_22' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:2135]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_22' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:2135]
WARNING: [Synth 8-689] width (22) of port connection 'dst0' does not match port width (23) of module 'rowadder2_1_22' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:238]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_64_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:133]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.707 ; gain = 490.504 ; free physical = 1895 ; free virtual = 8100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.520 ; gain = 508.316 ; free physical = 1890 ; free virtual = 8100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.523 ; gain = 516.320 ; free physical = 1890 ; free virtual = 8100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1877.531 ; gain = 524.328 ; free physical = 1879 ; free virtual = 8090
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1776 ; free virtual = 7985
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1774 ; free virtual = 7984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1767 ; free virtual = 7976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   150|
|3     |LUT1   |     2|
|4     |LUT2   |    74|
|5     |LUT4   |   242|
|6     |LUT5   |   418|
|7     |LUT6   |   230|
|8     |FDRE   |  1024|
|9     |IBUF   |    17|
|10    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  2180|
|2     |  compressor2_1_64_16 |compressor2_1_64_16 |  1116|
|3     |    compressor_inst   |compressor          |  1066|
|4     |      gpc0            |gpc2135_5           |     7|
|5     |      gpc1            |gpc606_5            |     7|
|6     |      gpc10           |gpc606_5_0          |     7|
|7     |      gpc11           |gpc606_5_1          |     7|
|8     |      gpc12           |gpc606_5_2          |     7|
|9     |      gpc13           |gpc606_5_3          |     7|
|10    |      gpc14           |gpc606_5_4          |     7|
|11    |      gpc15           |gpc606_5_5          |     7|
|12    |      gpc156          |gpc2135_5_6         |     7|
|13    |      gpc157          |gpc2135_5_7         |     7|
|14    |      gpc158          |gpc2135_5_8         |     7|
|15    |      gpc159          |gpc2135_5_9         |     7|
|16    |      gpc16           |gpc606_5_10         |     7|
|17    |      gpc160          |gpc615_5            |     8|
|18    |      gpc161          |gpc615_5_11         |     8|
|19    |      gpc162          |gpc615_5_12         |     8|
|20    |      gpc163          |gpc615_5_13         |     8|
|21    |      gpc164          |gpc615_5_14         |     8|
|22    |      gpc165          |gpc615_5_15         |     8|
|23    |      gpc166          |gpc615_5_16         |     8|
|24    |      gpc167          |gpc615_5_17         |     8|
|25    |      gpc168          |gpc615_5_18         |     8|
|26    |      gpc169          |gpc615_5_19         |     8|
|27    |      gpc17           |gpc615_5_20         |     8|
|28    |      gpc170          |gpc615_5_21         |     8|
|29    |      gpc171          |gpc615_5_22         |     8|
|30    |      gpc172          |gpc615_5_23         |     8|
|31    |      gpc173          |gpc615_5_24         |     8|
|32    |      gpc174          |gpc615_5_25         |     8|
|33    |      gpc175          |gpc615_5_26         |     8|
|34    |      gpc176          |gpc606_5_27         |     7|
|35    |      gpc177          |gpc606_5_28         |     7|
|36    |      gpc178          |gpc606_5_29         |     7|
|37    |      gpc179          |gpc606_5_30         |     7|
|38    |      gpc18           |gpc615_5_31         |     8|
|39    |      gpc180          |gpc606_5_32         |     7|
|40    |      gpc181          |gpc606_5_33         |     7|
|41    |      gpc182          |gpc606_5_34         |     7|
|42    |      gpc183          |gpc606_5_35         |     7|
|43    |      gpc184          |gpc606_5_36         |     7|
|44    |      gpc185          |gpc606_5_37         |     7|
|45    |      gpc186          |gpc606_5_38         |     7|
|46    |      gpc187          |gpc606_5_39         |     7|
|47    |      gpc188          |gpc606_5_40         |     7|
|48    |      gpc189          |gpc606_5_41         |     7|
|49    |      gpc19           |gpc615_5_42         |     8|
|50    |      gpc2            |gpc606_5_43         |     7|
|51    |      gpc20           |gpc606_5_44         |     7|
|52    |      gpc21           |gpc606_5_45         |     7|
|53    |      gpc22           |gpc606_5_46         |     7|
|54    |      gpc23           |gpc615_5_47         |     8|
|55    |      gpc24           |gpc615_5_48         |     8|
|56    |      gpc25           |gpc615_5_49         |     8|
|57    |      gpc26           |gpc615_5_50         |     8|
|58    |      gpc262          |gpc1163_5           |     6|
|59    |      gpc263          |gpc1163_5_51        |     6|
|60    |      gpc264          |gpc606_5_52         |     7|
|61    |      gpc265          |gpc606_5_53         |     7|
|62    |      gpc266          |gpc615_5_54         |     8|
|63    |      gpc267          |gpc615_5_55         |     8|
|64    |      gpc268          |gpc606_5_56         |     7|
|65    |      gpc269          |gpc606_5_57         |     7|
|66    |      gpc27           |gpc606_5_58         |     7|
|67    |      gpc270          |gpc1163_5_59        |     6|
|68    |      gpc271          |gpc606_5_60         |     7|
|69    |      gpc272          |gpc606_5_61         |     7|
|70    |      gpc273          |gpc606_5_62         |     7|
|71    |      gpc274          |gpc615_5_63         |     8|
|72    |      gpc275          |gpc615_5_64         |     8|
|73    |      gpc276          |gpc606_5_65         |     7|
|74    |      gpc277          |gpc615_5_66         |     8|
|75    |      gpc278          |gpc615_5_67         |     8|
|76    |      gpc279          |gpc606_5_68         |     7|
|77    |      gpc28           |gpc606_5_69         |     7|
|78    |      gpc29           |gpc606_5_70         |     7|
|79    |      gpc3            |gpc606_5_71         |     7|
|80    |      gpc30           |gpc606_5_72         |     7|
|81    |      gpc31           |gpc606_5_73         |     7|
|82    |      gpc311          |gpc606_5_74         |     7|
|83    |      gpc312          |gpc615_5_75         |     8|
|84    |      gpc313          |gpc207_4            |     8|
|85    |      gpc314          |gpc615_5_76         |     8|
|86    |      gpc315          |gpc615_5_77         |     8|
|87    |      gpc316          |gpc606_5_78         |     7|
|88    |      gpc317          |gpc615_5_79         |     8|
|89    |      gpc318          |gpc615_5_80         |     8|
|90    |      gpc32           |gpc606_5_81         |     7|
|91    |      gpc33           |gpc606_5_82         |     7|
|92    |      gpc34           |gpc615_5_83         |     8|
|93    |      gpc348          |gpc1325_5           |     9|
|94    |      gpc349          |gpc1343_5           |     7|
|95    |      gpc35           |gpc615_5_84         |     8|
|96    |      gpc350          |gpc623_5            |     8|
|97    |      gpc351          |gpc1343_5_85        |     7|
|98    |      gpc352          |gpc1423_5           |     9|
|99    |      gpc36           |gpc615_5_86         |     8|
|100   |      gpc37           |gpc615_5_87         |     8|
|101   |      gpc38           |gpc615_5_88         |     8|
|102   |      gpc39           |gpc615_5_89         |     8|
|103   |      gpc4            |gpc606_5_90         |     7|
|104   |      gpc40           |gpc606_5_91         |     7|
|105   |      gpc41           |gpc606_5_92         |     7|
|106   |      gpc42           |gpc606_5_93         |     7|
|107   |      gpc43           |gpc606_5_94         |     7|
|108   |      gpc44           |gpc615_5_95         |     8|
|109   |      gpc45           |gpc615_5_96         |     8|
|110   |      gpc46           |gpc615_5_97         |     8|
|111   |      gpc47           |gpc615_5_98         |     8|
|112   |      gpc48           |gpc606_5_99         |     7|
|113   |      gpc49           |gpc606_5_100        |     7|
|114   |      gpc5            |gpc606_5_101        |     7|
|115   |      gpc50           |gpc606_5_102        |     7|
|116   |      gpc51           |gpc606_5_103        |     7|
|117   |      gpc52           |gpc606_5_104        |     7|
|118   |      gpc53           |gpc606_5_105        |     7|
|119   |      gpc54           |gpc606_5_106        |     7|
|120   |      gpc55           |gpc606_5_107        |     7|
|121   |      gpc56           |gpc606_5_108        |     7|
|122   |      gpc57           |gpc606_5_109        |     7|
|123   |      gpc58           |gpc615_5_110        |     8|
|124   |      gpc59           |gpc606_5_111        |     7|
|125   |      gpc6            |gpc606_5_112        |     7|
|126   |      gpc60           |gpc606_5_113        |     7|
|127   |      gpc61           |gpc606_5_114        |     7|
|128   |      gpc62           |gpc606_5_115        |     7|
|129   |      gpc63           |gpc606_5_116        |     7|
|130   |      gpc64           |gpc606_5_117        |     7|
|131   |      gpc65           |gpc606_5_118        |     7|
|132   |      gpc66           |gpc615_5_119        |     8|
|133   |      gpc67           |gpc615_5_120        |     8|
|134   |      gpc68           |gpc615_5_121        |     8|
|135   |      gpc69           |gpc606_5_122        |     7|
|136   |      gpc7            |gpc606_5_123        |     7|
|137   |      gpc70           |gpc606_5_124        |     7|
|138   |      gpc71           |gpc606_5_125        |     7|
|139   |      gpc72           |gpc615_5_126        |     8|
|140   |      gpc73           |gpc615_5_127        |     8|
|141   |      gpc74           |gpc615_5_128        |     8|
|142   |      gpc75           |gpc615_5_129        |     8|
|143   |      gpc76           |gpc615_5_130        |     8|
|144   |      gpc77           |gpc615_5_131        |     8|
|145   |      gpc78           |gpc615_5_132        |     8|
|146   |      gpc8            |gpc606_5_133        |     7|
|147   |      gpc9            |gpc606_5_134        |     7|
|148   |    rowadder2_1inst   |rowadder2_1_22      |    50|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.938 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.945 ; gain = 641.734 ; free physical = 1765 ; free virtual = 7975
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2002.875 ; gain = 0.000 ; free physical = 2048 ; free virtual = 8258
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.559 ; gain = 0.000 ; free physical = 1967 ; free virtual = 8182
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 230 instances

Synth Design complete | Checksum: b0637a6c
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2142.594 ; gain = 792.359 ; free physical = 1967 ; free virtual = 8182
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1288.127; main = 1288.127; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2142.562; main = 2142.562; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2166.570 ; gain = 0.000 ; free physical = 1967 ; free virtual = 8182
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:35:59 2024...
[Sat Aug 10 01:36:03 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3164 ; free virtual = 9370
[Sat Aug 10 01:36:03 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:36:03 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.016 ; gain = 0.000 ; free physical = 2362 ; free virtual = 8568
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.734 ; gain = 1.000 ; free physical = 2271 ; free virtual = 8477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.734 ; gain = 0.000 ; free physical = 2271 ; free virtual = 8477
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 230 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1877.328 ; gain = 115.559 ; free physical = 2247 ; free virtual = 8453

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4eee567

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2379.188 ; gain = 501.859 ; free physical = 1785 ; free virtual = 7999

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f4eee567

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.992 ; gain = 0.000 ; free physical = 1482 ; free virtual = 7695

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f4eee567

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.992 ; gain = 0.000 ; free physical = 1482 ; free virtual = 7695
Phase 1 Initialization | Checksum: f4eee567

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.992 ; gain = 0.000 ; free physical = 1482 ; free virtual = 7695

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f4eee567

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2686.992 ; gain = 0.000 ; free physical = 1482 ; free virtual = 7695

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f4eee567

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.992 ; gain = 0.000 ; free physical = 1481 ; free virtual = 7694
Phase 2 Timer Update And Timing Data Collection | Checksum: f4eee567

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.992 ; gain = 0.000 ; free physical = 1481 ; free virtual = 7694

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d6113eaa

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2743.020 ; gain = 56.027 ; free physical = 1480 ; free virtual = 7693
Retarget | Checksum: d6113eaa
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 12 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 11558a35c

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2743.020 ; gain = 56.027 ; free physical = 1480 ; free virtual = 7693
Constant propagation | Checksum: 11558a35c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 6 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1362ecac0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2743.020 ; gain = 56.027 ; free physical = 1480 ; free virtual = 7693
Sweep | Checksum: 1362ecac0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1362ecac0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2775.035 ; gain = 88.043 ; free physical = 1480 ; free virtual = 7693
BUFG optimization | Checksum: 1362ecac0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1362ecac0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2775.035 ; gain = 88.043 ; free physical = 1480 ; free virtual = 7693
Shift Register Optimization | Checksum: 1362ecac0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1362ecac0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2775.035 ; gain = 88.043 ; free physical = 1480 ; free virtual = 7693
Post Processing Netlist | Checksum: 1362ecac0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e83350d5

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2775.035 ; gain = 88.043 ; free physical = 1480 ; free virtual = 7693

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.035 ; gain = 0.000 ; free physical = 1480 ; free virtual = 7693
Phase 9.2 Verifying Netlist Connectivity | Checksum: e83350d5

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2775.035 ; gain = 88.043 ; free physical = 1480 ; free virtual = 7693
Phase 9 Finalization | Checksum: e83350d5

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2775.035 ; gain = 88.043 ; free physical = 1480 ; free virtual = 7693
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              12  |                                              0  |
|  Constant propagation         |               0  |               6  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e83350d5

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2775.035 ; gain = 88.043 ; free physical = 1480 ; free virtual = 7693
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.035 ; gain = 0.000 ; free physical = 1480 ; free virtual = 7693

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e83350d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.035 ; gain = 0.000 ; free physical = 1480 ; free virtual = 7693

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e83350d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.035 ; gain = 0.000 ; free physical = 1480 ; free virtual = 7693

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.035 ; gain = 0.000 ; free physical = 1480 ; free virtual = 7693
Ending Netlist Obfuscation Task | Checksum: e83350d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.035 ; gain = 0.000 ; free physical = 1480 ; free virtual = 7693
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1463 ; free virtual = 7676
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 572e4fd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7677
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1459 ; free virtual = 7677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8fa498a

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1441 ; free virtual = 7660

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b5143a5f

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1440 ; free virtual = 7659

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b5143a5f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1440 ; free virtual = 7659
Phase 1 Placer Initialization | Checksum: 1b5143a5f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1440 ; free virtual = 7658

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b5143a5f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7657

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b5143a5f

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7657

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b5143a5f

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7657

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1aaf857f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7622
Phase 2 Global Placement | Checksum: 1aaf857f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7622

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aaf857f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7622

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1351b3d4b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7622

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e3f9b5b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7622

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e3f9b5b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7622

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618
Phase 3 Detail Placement | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618
Phase 4.3 Placer Reporting | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 216d533e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618
Ending Placer Task | Checksum: 12e8a0e6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1400 ; free virtual = 7618
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1398 ; free virtual = 7616
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1402 ; free virtual = 7621
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1411 ; free virtual = 7629
Wrote PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1407 ; free virtual = 7626
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1407 ; free virtual = 7626
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7624
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7624
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7624
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2871.082 ; gain = 0.000 ; free physical = 1404 ; free virtual = 7624
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1402 ; free virtual = 7616
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1402 ; free virtual = 7616
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1395 ; free virtual = 7610
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1395 ; free virtual = 7610
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1393 ; free virtual = 7608
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1393 ; free virtual = 7609
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1392 ; free virtual = 7608
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2879.012 ; gain = 0.000 ; free physical = 1392 ; free virtual = 7608
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d75bbe9c ConstDB: 0 ShapeSum: 572e4fd0 RouteDB: 0
Post Restoration Checksum: NetGraph: 4353ff66 | NumContArr: 97936aa2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 260395f42

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2994.266 ; gain = 60.656 ; free physical = 1244 ; free virtual = 7459

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 260395f42

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.266 ; gain = 93.656 ; free physical = 1212 ; free virtual = 7427

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 260395f42

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.266 ; gain = 93.656 ; free physical = 1212 ; free virtual = 7427
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1786
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1786
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29c8de53f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29c8de53f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2a3d7d774

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393
Phase 3 Initial Routing | Checksum: 2a3d7d774

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2cc6dcc68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393
Phase 4 Rip-up And Reroute | Checksum: 2cc6dcc68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2cc6dcc68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2cc6dcc68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393
Phase 6 Post Hold Fix | Checksum: 2cc6dcc68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.187753 %
  Global Horizontal Routing Utilization  = 0.226627 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2cc6dcc68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7393

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cc6dcc68

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7392

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23e8ead22

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7392
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 160060bad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7392
Ending Routing Task | Checksum: 160060bad

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3060.781 ; gain = 127.172 ; free physical = 1178 ; free virtual = 7392

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3060.781 ; gain = 181.770 ; free physical = 1178 ; free virtual = 7392
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.762 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7376
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3156.762 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7376
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.762 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7376
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.762 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7375
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.762 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7375
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.762 ; gain = 0.000 ; free physical = 1151 ; free virtual = 7375
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3156.762 ; gain = 0.000 ; free physical = 1151 ; free virtual = 7375
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:36:33 2024...
[Sat Aug 10 01:36:38 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:36 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3136 ; free virtual = 9353
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
Read PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
Read Physdb Files: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
Restored from archive | CPU: 0.060000 secs | Memory: 2.300888 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3131 ; free virtual = 9353
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 230 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_512_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:36:42 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:36:42 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2790582
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.246 ; gain = 409.598 ; free physical = 1974 ; free virtual = 8188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_512_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:475]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:832]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc606_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:53477]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:832]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_73' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:53556]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_73' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:53556]
WARNING: [Synth 8-689] width (73) of port connection 'dst0' does not match port width (74) of module 'rowadder2_1_73' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:829]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_512_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:475]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2043.723 ; gain = 690.074 ; free physical = 1660 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.723 ; gain = 690.074 ; free physical = 1659 ; free virtual = 7878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2051.727 ; gain = 698.078 ; free physical = 1659 ; free virtual = 7878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2180.305 ; gain = 826.656 ; free physical = 1558 ; free virtual = 7783
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.305 ; gain = 826.656 ; free physical = 1504 ; free virtual = 7762
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.305 ; gain = 826.656 ; free physical = 1498 ; free virtual = 7758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1473 ; free virtual = 7731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1465 ; free virtual = 7729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1465 ; free virtual = 7729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1485 ; free virtual = 7741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1485 ; free virtual = 7741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1485 ; free virtual = 7741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1485 ; free virtual = 7741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  4825|
|3     |LUT1   |   318|
|4     |LUT2   |  1122|
|5     |LUT4   |  6782|
|6     |LUT5   | 13960|
|7     |LUT6   |  8129|
|8     |FDRE   | 32768|
|9     |IBUF   |    65|
|10    |OBUF   |    73|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 68043|
|2     |  compressor2_1_512_64 |compressor2_1_512_64 | 35136|
|3     |    compressor_inst    |compressor           | 34971|
|4     |      gpc0             |gpc117_4             |     6|
|5     |      gpc1             |gpc117_4_0           |     6|
|6     |      gpc10            |gpc1163_5            |     6|
|7     |      gpc100           |gpc615_5             |     8|
|8     |      gpc1000          |gpc606_5             |     7|
|9     |      gpc10000         |gpc2135_5            |     7|
|10    |      gpc10001         |gpc2135_5_1          |     7|
|11    |      gpc10002         |gpc606_5_2           |     7|
|12    |      gpc10003         |gpc606_5_3           |     7|
|13    |      gpc10004         |gpc606_5_4           |     7|
|14    |      gpc10005         |gpc1415_5            |     9|
|15    |      gpc10006         |gpc1415_5_5          |     9|
|16    |      gpc10007         |gpc1415_5_6          |     9|
|17    |      gpc10008         |gpc1415_5_7          |     9|
|18    |      gpc10009         |gpc606_5_8           |     7|
|19    |      gpc1001          |gpc606_5_9           |     7|
|20    |      gpc10010         |gpc606_5_10          |     7|
|21    |      gpc10011         |gpc606_5_11          |     7|
|22    |      gpc10012         |gpc606_5_12          |     7|
|23    |      gpc10013         |gpc207_4             |     8|
|24    |      gpc10014         |gpc207_4_13          |     8|
|25    |      gpc10015         |gpc606_5_14          |     7|
|26    |      gpc10016         |gpc606_5_15          |     7|
|27    |      gpc10017         |gpc606_5_16          |     7|
|28    |      gpc10018         |gpc1163_5_17         |     6|
|29    |      gpc10019         |gpc1163_5_18         |     6|
|30    |      gpc1002          |gpc606_5_19          |     7|
|31    |      gpc10020         |gpc1163_5_20         |     6|
|32    |      gpc10021         |gpc606_5_21          |     7|
|33    |      gpc10022         |gpc606_5_22          |     7|
|34    |      gpc10023         |gpc606_5_23          |     7|
|35    |      gpc10024         |gpc606_5_24          |     7|
|36    |      gpc10025         |gpc606_5_25          |     7|
|37    |      gpc10026         |gpc606_5_26          |     7|
|38    |      gpc10027         |gpc606_5_27          |     7|
|39    |      gpc10028         |gpc1406_5            |     8|
|40    |      gpc10029         |gpc606_5_28          |     7|
|41    |      gpc1003          |gpc606_5_29          |     7|
|42    |      gpc10030         |gpc1406_5_30         |     8|
|43    |      gpc10031         |gpc606_5_31          |     7|
|44    |      gpc10032         |gpc606_5_32          |     7|
|45    |      gpc10033         |gpc606_5_33          |     7|
|46    |      gpc10034         |gpc606_5_34          |     7|
|47    |      gpc10035         |gpc606_5_35          |     7|
|48    |      gpc10036         |gpc606_5_36          |     7|
|49    |      gpc10037         |gpc606_5_37          |     7|
|50    |      gpc10038         |gpc606_5_38          |     7|
|51    |      gpc10039         |gpc606_5_39          |     7|
|52    |      gpc1004          |gpc606_5_40          |     7|
|53    |      gpc10040         |gpc606_5_41          |     7|
|54    |      gpc10041         |gpc606_5_42          |     7|
|55    |      gpc10042         |gpc606_5_43          |     7|
|56    |      gpc10043         |gpc606_5_44          |     7|
|57    |      gpc10044         |gpc606_5_45          |     7|
|58    |      gpc10045         |gpc606_5_46          |     7|
|59    |      gpc10046         |gpc606_5_47          |     7|
|60    |      gpc10047         |gpc606_5_48          |     7|
|61    |      gpc10048         |gpc1163_5_49         |     6|
|62    |      gpc10049         |gpc606_5_50          |     7|
|63    |      gpc1005          |gpc606_5_51          |     7|
|64    |      gpc10050         |gpc606_5_52          |     7|
|65    |      gpc10051         |gpc606_5_53          |     7|
|66    |      gpc10052         |gpc606_5_54          |     7|
|67    |      gpc10053         |gpc606_5_55          |     7|
|68    |      gpc10054         |gpc606_5_56          |     7|
|69    |      gpc10055         |gpc606_5_57          |     7|
|70    |      gpc10056         |gpc606_5_58          |     7|
|71    |      gpc10057         |gpc606_5_59          |     7|
|72    |      gpc10058         |gpc606_5_60          |     7|
|73    |      gpc10059         |gpc606_5_61          |     7|
|74    |      gpc1006          |gpc606_5_62          |     7|
|75    |      gpc1007          |gpc606_5_63          |     7|
|76    |      gpc1008          |gpc606_5_64          |     7|
|77    |      gpc1009          |gpc606_5_65          |     7|
|78    |      gpc101           |gpc615_5_66          |     8|
|79    |      gpc1010          |gpc606_5_67          |     7|
|80    |      gpc1011          |gpc606_5_68          |     7|
|81    |      gpc1012          |gpc606_5_69          |     7|
|82    |      gpc1013          |gpc606_5_70          |     7|
|83    |      gpc1014          |gpc606_5_71          |     7|
|84    |      gpc1015          |gpc606_5_72          |     7|
|85    |      gpc1016          |gpc606_5_73          |     7|
|86    |      gpc1017          |gpc606_5_74          |     7|
|87    |      gpc1018          |gpc606_5_75          |     7|
|88    |      gpc1019          |gpc606_5_76          |     7|
|89    |      gpc102           |gpc615_5_77          |     8|
|90    |      gpc1020          |gpc606_5_78          |     7|
|91    |      gpc1021          |gpc606_5_79          |     7|
|92    |      gpc1022          |gpc606_5_80          |     7|
|93    |      gpc1023          |gpc606_5_81          |     7|
|94    |      gpc1024          |gpc606_5_82          |     7|
|95    |      gpc1025          |gpc606_5_83          |     7|
|96    |      gpc1026          |gpc606_5_84          |     7|
|97    |      gpc1027          |gpc606_5_85          |     7|
|98    |      gpc1028          |gpc606_5_86          |     7|
|99    |      gpc1029          |gpc615_5_87          |     8|
|100   |      gpc103           |gpc615_5_88          |     8|
|101   |      gpc1030          |gpc615_5_89          |     8|
|102   |      gpc1031          |gpc615_5_90          |     8|
|103   |      gpc1032          |gpc615_5_91          |     8|
|104   |      gpc1033          |gpc615_5_92          |     8|
|105   |      gpc1034          |gpc615_5_93          |     8|
|106   |      gpc1035          |gpc615_5_94          |     8|
|107   |      gpc1036          |gpc615_5_95          |     8|
|108   |      gpc1037          |gpc615_5_96          |     8|
|109   |      gpc1038          |gpc615_5_97          |     8|
|110   |      gpc1039          |gpc615_5_98          |     8|
|111   |      gpc104           |gpc615_5_99          |     8|
|112   |      gpc1040          |gpc615_5_100         |     8|
|113   |      gpc1041          |gpc615_5_101         |     8|
|114   |      gpc1042          |gpc615_5_102         |     8|
|115   |      gpc10425         |gpc606_5_103         |     7|
|116   |      gpc10426         |gpc1406_5_104        |     8|
|117   |      gpc10427         |gpc1163_5_105        |     6|
|118   |      gpc10428         |gpc606_5_106         |     7|
|119   |      gpc10429         |gpc606_5_107         |     7|
|120   |      gpc1043          |gpc615_5_108         |     8|
|121   |      gpc10430         |gpc606_5_109         |     7|
|122   |      gpc10431         |gpc606_5_110         |     7|
|123   |      gpc10432         |gpc606_5_111         |     7|
|124   |      gpc10433         |gpc606_5_112         |     7|
|125   |      gpc10434         |gpc606_5_113         |     7|
|126   |      gpc10435         |gpc606_5_114         |     7|
|127   |      gpc10436         |gpc606_5_115         |     7|
|128   |      gpc10437         |gpc615_5_116         |     8|
|129   |      gpc10438         |gpc615_5_117         |     8|
|130   |      gpc10439         |gpc1406_5_118        |     8|
|131   |      gpc1044          |gpc615_5_119         |     8|
|132   |      gpc10440         |gpc215_4             |     7|
|133   |      gpc10441         |gpc215_4_120         |     7|
|134   |      gpc10442         |gpc207_4_121         |     8|
|135   |      gpc10443         |gpc606_5_122         |     7|
|136   |      gpc10444         |gpc606_5_123         |     7|
|137   |      gpc10445         |gpc1163_5_124        |     6|
|138   |      gpc10446         |gpc615_5_125         |     8|
|139   |      gpc10447         |gpc615_5_126         |     8|
|140   |      gpc10448         |gpc615_5_127         |     8|
|141   |      gpc10449         |gpc615_5_128         |     8|
|142   |      gpc1045          |gpc615_5_129         |     8|
|143   |      gpc10450         |gpc615_5_130         |     8|
|144   |      gpc10451         |gpc615_5_131         |     8|
|145   |      gpc10452         |gpc615_5_132         |     8|
|146   |      gpc10453         |gpc615_5_133         |     8|
|147   |      gpc10454         |gpc615_5_134         |     8|
|148   |      gpc10455         |gpc615_5_135         |     8|
|149   |      gpc10456         |gpc615_5_136         |     8|
|150   |      gpc10457         |gpc615_5_137         |     8|
|151   |      gpc10458         |gpc615_5_138         |     8|
|152   |      gpc10459         |gpc606_5_139         |     7|
|153   |      gpc1046          |gpc615_5_140         |     8|
|154   |      gpc10460         |gpc2116_5            |     6|
|155   |      gpc10461         |gpc2116_5_141        |     6|
|156   |      gpc10462         |gpc2116_5_142        |     6|
|157   |      gpc10463         |gpc615_5_143         |     8|
|158   |      gpc10464         |gpc615_5_144         |     8|
|159   |      gpc10465         |gpc615_5_145         |     8|
|160   |      gpc10466         |gpc615_5_146         |     8|
|161   |      gpc10467         |gpc7_3               |     6|
|162   |      gpc10468         |gpc7_3_147           |     6|
|163   |      gpc10469         |gpc1163_5_148        |     6|
|164   |      gpc1047          |gpc615_5_149         |     8|
|165   |      gpc10470         |gpc1163_5_150        |     6|
|166   |      gpc10471         |gpc1163_5_151        |     6|
|167   |      gpc10472         |gpc615_5_152         |     8|
|168   |      gpc10473         |gpc615_5_153         |     8|
|169   |      gpc10474         |gpc615_5_154         |     8|
|170   |      gpc10475         |gpc606_5_155         |     7|
|171   |      gpc10476         |gpc606_5_156         |     7|
|172   |      gpc10477         |gpc207_4_157         |     8|
|173   |      gpc10478         |gpc207_4_158         |     8|
|174   |      gpc10479         |gpc615_5_159         |     8|
|175   |      gpc1048          |gpc615_5_160         |     8|
|176   |      gpc10480         |gpc606_5_161         |     7|
|177   |      gpc10481         |gpc606_5_162         |     7|
|178   |      gpc10482         |gpc606_5_163         |     7|
|179   |      gpc10483         |gpc606_5_164         |     7|
|180   |      gpc10484         |gpc207_4_165         |     8|
|181   |      gpc10485         |gpc207_4_166         |     8|
|182   |      gpc10486         |gpc615_5_167         |     8|
|183   |      gpc10487         |gpc615_5_168         |     8|
|184   |      gpc10488         |gpc606_5_169         |     7|
|185   |      gpc10489         |gpc606_5_170         |     7|
|186   |      gpc1049          |gpc615_5_171         |     8|
|187   |      gpc10490         |gpc606_5_172         |     7|
|188   |      gpc10491         |gpc606_5_173         |     7|
|189   |      gpc10492         |gpc606_5_174         |     7|
|190   |      gpc10493         |gpc606_5_175         |     7|
|191   |      gpc10494         |gpc606_5_176         |     7|
|192   |      gpc10495         |gpc1163_5_177        |     6|
|193   |      gpc10496         |gpc1163_5_178        |     6|
|194   |      gpc10497         |gpc1163_5_179        |     6|
|195   |      gpc10498         |gpc606_5_180         |     7|
|196   |      gpc10499         |gpc606_5_181         |     7|
|197   |      gpc105           |gpc615_5_182         |     8|
|198   |      gpc1050          |gpc615_5_183         |     8|
|199   |      gpc10500         |gpc606_5_184         |     7|
|200   |      gpc10501         |gpc606_5_185         |     7|
|201   |      gpc10502         |gpc135_4             |     5|
|202   |      gpc10503         |gpc135_4_186         |     5|
|203   |      gpc10504         |gpc135_4_187         |     5|
|204   |      gpc10505         |gpc615_5_188         |     8|
|205   |      gpc10506         |gpc606_5_189         |     7|
|206   |      gpc10507         |gpc606_5_190         |     7|
|207   |      gpc10508         |gpc606_5_191         |     7|
|208   |      gpc10509         |gpc606_5_192         |     7|
|209   |      gpc1051          |gpc615_5_193         |     8|
|210   |      gpc10510         |gpc606_5_194         |     7|
|211   |      gpc10511         |gpc7_3_195           |     6|
|212   |      gpc10512         |gpc615_5_196         |     8|
|213   |      gpc10513         |gpc135_4_197         |     5|
|214   |      gpc10514         |gpc135_4_198         |     5|
|215   |      gpc10515         |gpc135_4_199         |     5|
|216   |      gpc10516         |gpc135_4_200         |     5|
|217   |      gpc10517         |gpc135_4_201         |     5|
|218   |      gpc10518         |gpc606_5_202         |     7|
|219   |      gpc10519         |gpc2135_5_203        |     7|
|220   |      gpc1052          |gpc615_5_204         |     8|
|221   |      gpc10520         |gpc2135_5_205        |     7|
|222   |      gpc10521         |gpc2135_5_206        |     7|
|223   |      gpc10522         |gpc615_5_207         |     8|
|224   |      gpc10523         |gpc615_5_208         |     8|
|225   |      gpc10524         |gpc615_5_209         |     8|
|226   |      gpc10525         |gpc7_3_210           |     6|
|227   |      gpc10526         |gpc7_3_211           |     6|
|228   |      gpc10527         |gpc615_5_212         |     8|
|229   |      gpc10528         |gpc615_5_213         |     8|
|230   |      gpc10529         |gpc117_4_214         |     6|
|231   |      gpc1053          |gpc615_5_215         |     8|
|232   |      gpc10530         |gpc606_5_216         |     7|
|233   |      gpc10531         |gpc606_5_217         |     7|
|234   |      gpc10532         |gpc606_5_218         |     7|
|235   |      gpc10533         |gpc606_5_219         |     7|
|236   |      gpc10534         |gpc606_5_220         |     7|
|237   |      gpc10535         |gpc615_5_221         |     8|
|238   |      gpc10536         |gpc615_5_222         |     8|
|239   |      gpc10537         |gpc615_5_223         |     8|
|240   |      gpc10538         |gpc615_5_224         |     8|
|241   |      gpc10539         |gpc606_5_225         |     7|
|242   |      gpc1054          |gpc615_5_226         |     8|
|243   |      gpc10540         |gpc606_5_227         |     7|
|244   |      gpc10541         |gpc207_4_228         |     8|
|245   |      gpc10542         |gpc207_4_229         |     8|
|246   |      gpc10543         |gpc606_5_230         |     7|
|247   |      gpc10544         |gpc606_5_231         |     7|
|248   |      gpc10545         |gpc606_5_232         |     7|
|249   |      gpc10546         |gpc606_5_233         |     7|
|250   |      gpc10547         |gpc606_5_234         |     7|
|251   |      gpc10548         |gpc7_3_235           |     6|
|252   |      gpc10549         |gpc7_3_236           |     6|
|253   |      gpc1055          |gpc615_5_237         |     8|
|254   |      gpc10550         |gpc606_5_238         |     7|
|255   |      gpc10551         |gpc606_5_239         |     7|
|256   |      gpc10552         |gpc606_5_240         |     7|
|257   |      gpc10553         |gpc606_5_241         |     7|
|258   |      gpc10554         |gpc135_4_242         |     5|
|259   |      gpc10555         |gpc135_4_243         |     5|
|260   |      gpc10556         |gpc1163_5_244        |     6|
|261   |      gpc10557         |gpc1163_5_245        |     6|
|262   |      gpc10558         |gpc1163_5_246        |     6|
|263   |      gpc1056          |gpc615_5_247         |     8|
|264   |      gpc1057          |gpc615_5_248         |     8|
|265   |      gpc1058          |gpc615_5_249         |     8|
|266   |      gpc1059          |gpc615_5_250         |     8|
|267   |      gpc106           |gpc615_5_251         |     8|
|268   |      gpc1060          |gpc615_5_252         |     8|
|269   |      gpc1061          |gpc615_5_253         |     8|
|270   |      gpc1062          |gpc615_5_254         |     8|
|271   |      gpc1063          |gpc615_5_255         |     8|
|272   |      gpc1064          |gpc615_5_256         |     8|
|273   |      gpc1065          |gpc615_5_257         |     8|
|274   |      gpc1066          |gpc615_5_258         |     8|
|275   |      gpc1067          |gpc615_5_259         |     8|
|276   |      gpc1068          |gpc615_5_260         |     8|
|277   |      gpc1069          |gpc615_5_261         |     8|
|278   |      gpc107           |gpc615_5_262         |     8|
|279   |      gpc1070          |gpc615_5_263         |     8|
|280   |      gpc1071          |gpc615_5_264         |     8|
|281   |      gpc1072          |gpc615_5_265         |     8|
|282   |      gpc1073          |gpc615_5_266         |     8|
|283   |      gpc1074          |gpc615_5_267         |     8|
|284   |      gpc1075          |gpc615_5_268         |     8|
|285   |      gpc1076          |gpc615_5_269         |     8|
|286   |      gpc1077          |gpc615_5_270         |     8|
|287   |      gpc1078          |gpc615_5_271         |     8|
|288   |      gpc1079          |gpc615_5_272         |     8|
|289   |      gpc10797         |gpc615_5_273         |     8|
|290   |      gpc10798         |gpc207_4_274         |     8|
|291   |      gpc10799         |gpc606_5_275         |     7|
|292   |      gpc108           |gpc615_5_276         |     8|
|293   |      gpc1080          |gpc615_5_277         |     8|
|294   |      gpc10800         |gpc606_5_278         |     7|
|295   |      gpc10801         |gpc117_4_279         |     6|
|296   |      gpc10802         |gpc615_5_280         |     8|
|297   |      gpc10803         |gpc606_5_281         |     7|
|298   |      gpc10804         |gpc606_5_282         |     7|
|299   |      gpc10805         |gpc207_4_283         |     8|
|300   |      gpc10806         |gpc606_5_284         |     7|
|301   |      gpc10807         |gpc1406_5_285        |     8|
|302   |      gpc10808         |gpc1406_5_286        |     8|
|303   |      gpc10809         |gpc117_4_287         |     6|
|304   |      gpc1081          |gpc615_5_288         |     8|
|305   |      gpc10810         |gpc117_4_289         |     6|
|306   |      gpc10811         |gpc1343_5            |     7|
|307   |      gpc10812         |gpc1343_5_290        |     7|
|308   |      gpc10813         |gpc1343_5_291        |     7|
|309   |      gpc10814         |gpc1343_5_292        |     7|
|310   |      gpc10815         |gpc207_4_293         |     8|
|311   |      gpc10816         |gpc7_3_294           |     6|
|312   |      gpc10817         |gpc7_3_295           |     6|
|313   |      gpc10818         |gpc2135_5_296        |     7|
|314   |      gpc10819         |gpc7_3_297           |     6|
|315   |      gpc1082          |gpc615_5_298         |     8|
|316   |      gpc10820         |gpc1415_5_299        |     9|
|317   |      gpc10821         |gpc207_4_300         |     8|
|318   |      gpc10822         |gpc606_5_301         |     7|
|319   |      gpc10823         |gpc606_5_302         |     7|
|320   |      gpc10824         |gpc1343_5_303        |     7|
|321   |      gpc10825         |gpc1343_5_304        |     7|
|322   |      gpc10826         |gpc615_5_305         |     8|
|323   |      gpc10827         |gpc606_5_306         |     7|
|324   |      gpc10828         |gpc606_5_307         |     7|
|325   |      gpc10829         |gpc7_3_308           |     6|
|326   |      gpc1083          |gpc615_5_309         |     8|
|327   |      gpc10830         |gpc1415_5_310        |     9|
|328   |      gpc10831         |gpc1415_5_311        |     9|
|329   |      gpc10832         |gpc606_5_312         |     7|
|330   |      gpc10833         |gpc615_5_313         |     8|
|331   |      gpc10834         |gpc615_5_314         |     8|
|332   |      gpc10835         |gpc2135_5_315        |     7|
|333   |      gpc10836         |gpc2135_5_316        |     7|
|334   |      gpc10837         |gpc606_5_317         |     7|
|335   |      gpc10838         |gpc606_5_318         |     7|
|336   |      gpc10839         |gpc606_5_319         |     7|
|337   |      gpc1084          |gpc615_5_320         |     8|
|338   |      gpc10840         |gpc606_5_321         |     7|
|339   |      gpc10841         |gpc1325_5            |     9|
|340   |      gpc10842         |gpc615_5_322         |     8|
|341   |      gpc10843         |gpc7_3_323           |     6|
|342   |      gpc10844         |gpc7_3_324           |     6|
|343   |      gpc10845         |gpc7_3_325           |     6|
|344   |      gpc10846         |gpc606_5_326         |     7|
|345   |      gpc10847         |gpc606_5_327         |     7|
|346   |      gpc10848         |gpc606_5_328         |     7|
|347   |      gpc10849         |gpc615_5_329         |     8|
|348   |      gpc1085          |gpc615_5_330         |     8|
|349   |      gpc10850         |gpc606_5_331         |     7|
|350   |      gpc10851         |gpc606_5_332         |     7|
|351   |      gpc10852         |gpc207_4_333         |     8|
|352   |      gpc10853         |gpc207_4_334         |     8|
|353   |      gpc10854         |gpc606_5_335         |     7|
|354   |      gpc10855         |gpc606_5_336         |     7|
|355   |      gpc10856         |gpc606_5_337         |     7|
|356   |      gpc10857         |gpc606_5_338         |     7|
|357   |      gpc10858         |gpc1163_5_339        |     6|
|358   |      gpc10859         |gpc1163_5_340        |     6|
|359   |      gpc1086          |gpc7_3_341           |     6|
|360   |      gpc10860         |gpc606_5_342         |     7|
|361   |      gpc10861         |gpc606_5_343         |     7|
|362   |      gpc10862         |gpc606_5_344         |     7|
|363   |      gpc10863         |gpc606_5_345         |     7|
|364   |      gpc10864         |gpc606_5_346         |     7|
|365   |      gpc10865         |gpc1343_5_347        |     7|
|366   |      gpc10866         |gpc1343_5_348        |     7|
|367   |      gpc10867         |gpc606_5_349         |     7|
|368   |      gpc10868         |gpc117_4_350         |     6|
|369   |      gpc10869         |gpc606_5_351         |     7|
|370   |      gpc1087          |gpc7_3_352           |     6|
|371   |      gpc10870         |gpc615_5_353         |     8|
|372   |      gpc10871         |gpc2135_5_354        |     7|
|373   |      gpc10872         |gpc2135_5_355        |     7|
|374   |      gpc1088          |gpc615_5_356         |     8|
|375   |      gpc1089          |gpc615_5_357         |     8|
|376   |      gpc109           |gpc615_5_358         |     8|
|377   |      gpc1090          |gpc615_5_359         |     8|
|378   |      gpc1091          |gpc615_5_360         |     8|
|379   |      gpc1092          |gpc615_5_361         |     8|
|380   |      gpc1093          |gpc615_5_362         |     8|
|381   |      gpc1094          |gpc615_5_363         |     8|
|382   |      gpc1095          |gpc615_5_364         |     8|
|383   |      gpc10952         |gpc135_4_365         |     5|
|384   |      gpc10953         |gpc615_5_366         |     8|
|385   |      gpc10954         |gpc15_3              |     5|
|386   |      gpc10955         |gpc623_5             |     8|
|387   |      gpc10956         |gpc23_3              |     5|
|388   |      gpc10957         |gpc117_4_367         |     6|
|389   |      gpc10958         |gpc7_3_368           |     6|
|390   |      gpc10959         |gpc15_3_369          |     5|
|391   |      gpc1096          |gpc615_5_370         |     8|
|392   |      gpc10960         |gpc606_5_371         |     7|
|393   |      gpc10961         |gpc1163_5_372        |     6|
|394   |      gpc10962         |gpc1163_5_373        |     6|
|395   |      gpc10963         |gpc15_3_374          |     5|
|396   |      gpc10964         |gpc606_5_375         |     7|
|397   |      gpc10965         |gpc606_5_376         |     7|
|398   |      gpc10966         |gpc1406_5_377        |     8|
|399   |      gpc10967         |gpc135_4_378         |     5|
|400   |      gpc10968         |gpc15_3_379          |     5|
|401   |      gpc10969         |gpc117_4_380         |     6|
|402   |      gpc1097          |gpc615_5_381         |     8|
|403   |      gpc10970         |gpc15_3_382          |     5|
|404   |      gpc10971         |gpc3_2               |     3|
|405   |      gpc10972         |gpc2135_5_383        |     7|
|406   |      gpc10973         |gpc207_4_384         |     8|
|407   |      gpc10974         |gpc7_3_385           |     6|
|408   |      gpc10975         |gpc215_4_386         |     7|
|409   |      gpc10976         |gpc207_4_387         |     8|
|410   |      gpc10977         |gpc615_5_388         |     8|
|411   |      gpc10978         |gpc7_3_389           |     6|
|412   |      gpc10979         |gpc615_5_390         |     8|
|413   |      gpc1098          |gpc615_5_391         |     8|
|414   |      gpc10980         |gpc1343_5_392        |     7|
|415   |      gpc10981         |gpc15_3_393          |     5|
|416   |      gpc10982         |gpc1423_5            |     9|
|417   |      gpc10983         |gpc135_4_394         |     5|
|418   |      gpc10984         |gpc606_5_395         |     7|
|419   |      gpc10985         |gpc606_5_396         |     7|
|420   |      gpc10986         |gpc3_2_397           |     3|
|421   |      gpc10987         |gpc3_2_398           |     3|
|422   |      gpc10988         |gpc1163_5_399        |     6|
|423   |      gpc10989         |gpc117_4_400         |     6|
|424   |      gpc1099          |gpc615_5_401         |     8|
|425   |      gpc11            |gpc1163_5_402        |     6|
|426   |      gpc110           |gpc615_5_403         |     8|
|427   |      gpc1100          |gpc615_5_404         |     8|
|428   |      gpc1101          |gpc615_5_405         |     8|
|429   |      gpc1102          |gpc615_5_406         |     8|
|430   |      gpc1103          |gpc615_5_407         |     8|
|431   |      gpc1104          |gpc615_5_408         |     8|
|432   |      gpc1105          |gpc615_5_409         |     8|
|433   |      gpc1106          |gpc615_5_410         |     8|
|434   |      gpc1107          |gpc615_5_411         |     8|
|435   |      gpc1108          |gpc615_5_412         |     8|
|436   |      gpc1109          |gpc615_5_413         |     8|
|437   |      gpc111           |gpc615_5_414         |     8|
|438   |      gpc1110          |gpc615_5_415         |     8|
|439   |      gpc11106         |gpc615_5_416         |     8|
|440   |      gpc11107         |gpc1415_5_417        |     9|
|441   |      gpc11108         |gpc7_3_418           |     6|
|442   |      gpc11109         |gpc1415_5_419        |     9|
|443   |      gpc1111          |gpc615_5_420         |     8|
|444   |      gpc11110         |gpc3_2_421           |     3|
|445   |      gpc11111         |gpc7_3_422           |     6|
|446   |      gpc11112         |gpc623_5_423         |     8|
|447   |      gpc11113         |gpc623_5_424         |     8|
|448   |      gpc11114         |gpc2223_5            |     9|
|449   |      gpc11115         |gpc615_5_425         |     8|
|450   |      gpc11116         |gpc117_4_426         |     6|
|451   |      gpc11117         |gpc15_3_427          |     5|
|452   |      gpc11118         |gpc2223_5_428        |     9|
|453   |      gpc11119         |gpc207_4_429         |     8|
|454   |      gpc1112          |gpc615_5_430         |     8|
|455   |      gpc11120         |gpc207_4_431         |     8|
|456   |      gpc11121         |gpc3_2_432           |     3|
|457   |      gpc11122         |gpc2116_5_433        |     6|
|458   |      gpc11123         |gpc1415_5_434        |     9|
|459   |      gpc11124         |gpc207_4_435         |     8|
|460   |      gpc11125         |gpc207_4_436         |     8|
|461   |      gpc11126         |gpc207_4_437         |     8|
|462   |      gpc11127         |gpc1343_5_438        |     7|
|463   |      gpc11128         |gpc1415_5_439        |     9|
|464   |      gpc11129         |gpc2223_5_440        |     9|
|465   |      gpc1113          |gpc615_5_441         |     8|
|466   |      gpc11130         |gpc215_4_442         |     7|
|467   |      gpc11131         |gpc606_5_443         |     7|
|468   |      gpc11132         |gpc1163_5_444        |     6|
|469   |      gpc11133         |gpc606_5_445         |     7|
|470   |      gpc11134         |gpc606_5_446         |     7|
|471   |      gpc1114          |gpc615_5_447         |     8|
|472   |      gpc1115          |gpc615_5_448         |     8|
|473   |      gpc1116          |gpc615_5_449         |     8|
|474   |      gpc1117          |gpc615_5_450         |     8|
|475   |      gpc1118          |gpc615_5_451         |     8|
|476   |      gpc1119          |gpc615_5_452         |     8|
|477   |      gpc112           |gpc615_5_453         |     8|
|478   |      gpc1120          |gpc606_5_454         |     7|
|479   |      gpc1121          |gpc606_5_455         |     7|
|480   |      gpc1122          |gpc606_5_456         |     7|
|481   |      gpc1123          |gpc606_5_457         |     7|
|482   |      gpc1124          |gpc606_5_458         |     7|
|483   |      gpc1125          |gpc606_5_459         |     7|
|484   |      gpc1126          |gpc606_5_460         |     7|
|485   |      gpc1127          |gpc606_5_461         |     7|
|486   |      gpc1128          |gpc606_5_462         |     7|
|487   |      gpc1129          |gpc606_5_463         |     7|
|488   |      gpc113           |gpc615_5_464         |     8|
|489   |      gpc1130          |gpc606_5_465         |     7|
|490   |      gpc1131          |gpc606_5_466         |     7|
|491   |      gpc1132          |gpc606_5_467         |     7|
|492   |      gpc1133          |gpc606_5_468         |     7|
|493   |      gpc1134          |gpc606_5_469         |     7|
|494   |      gpc1135          |gpc606_5_470         |     7|
|495   |      gpc1136          |gpc606_5_471         |     7|
|496   |      gpc1137          |gpc606_5_472         |     7|
|497   |      gpc1138          |gpc606_5_473         |     7|
|498   |      gpc1139          |gpc606_5_474         |     7|
|499   |      gpc114           |gpc615_5_475         |     8|
|500   |      gpc1140          |gpc606_5_476         |     7|
|501   |      gpc1141          |gpc606_5_477         |     7|
|502   |      gpc1142          |gpc606_5_478         |     7|
|503   |      gpc1143          |gpc606_5_479         |     7|
|504   |      gpc1144          |gpc606_5_480         |     7|
|505   |      gpc1145          |gpc606_5_481         |     7|
|506   |      gpc1146          |gpc606_5_482         |     7|
|507   |      gpc1147          |gpc606_5_483         |     7|
|508   |      gpc1148          |gpc606_5_484         |     7|
|509   |      gpc1149          |gpc606_5_485         |     7|
|510   |      gpc115           |gpc615_5_486         |     8|
|511   |      gpc1150          |gpc606_5_487         |     7|
|512   |      gpc1151          |gpc606_5_488         |     7|
|513   |      gpc1152          |gpc606_5_489         |     7|
|514   |      gpc1153          |gpc606_5_490         |     7|
|515   |      gpc1154          |gpc606_5_491         |     7|
|516   |      gpc1155          |gpc606_5_492         |     7|
|517   |      gpc1156          |gpc606_5_493         |     7|
|518   |      gpc1157          |gpc606_5_494         |     7|
|519   |      gpc1158          |gpc606_5_495         |     7|
|520   |      gpc1159          |gpc606_5_496         |     7|
|521   |      gpc116           |gpc615_5_497         |     8|
|522   |      gpc1160          |gpc606_5_498         |     7|
|523   |      gpc1161          |gpc606_5_499         |     7|
|524   |      gpc1162          |gpc606_5_500         |     7|
|525   |      gpc1163          |gpc606_5_501         |     7|
|526   |      gpc1164          |gpc606_5_502         |     7|
|527   |      gpc1165          |gpc606_5_503         |     7|
|528   |      gpc1166          |gpc606_5_504         |     7|
|529   |      gpc1167          |gpc606_5_505         |     7|
|530   |      gpc1168          |gpc606_5_506         |     7|
|531   |      gpc1169          |gpc606_5_507         |     7|
|532   |      gpc117           |gpc615_5_508         |     8|
|533   |      gpc1170          |gpc606_5_509         |     7|
|534   |      gpc1171          |gpc606_5_510         |     7|
|535   |      gpc1172          |gpc606_5_511         |     7|
|536   |      gpc1173          |gpc606_5_512         |     7|
|537   |      gpc1174          |gpc606_5_513         |     7|
|538   |      gpc1175          |gpc606_5_514         |     7|
|539   |      gpc1176          |gpc606_5_515         |     7|
|540   |      gpc1177          |gpc606_5_516         |     7|
|541   |      gpc1178          |gpc606_5_517         |     7|
|542   |      gpc1179          |gpc606_5_518         |     7|
|543   |      gpc118           |gpc615_5_519         |     8|
|544   |      gpc1180          |gpc606_5_520         |     7|
|545   |      gpc1181          |gpc606_5_521         |     7|
|546   |      gpc1182          |gpc606_5_522         |     7|
|547   |      gpc1183          |gpc606_5_523         |     7|
|548   |      gpc1184          |gpc606_5_524         |     7|
|549   |      gpc1185          |gpc606_5_525         |     7|
|550   |      gpc1186          |gpc606_5_526         |     7|
|551   |      gpc1187          |gpc606_5_527         |     7|
|552   |      gpc1188          |gpc606_5_528         |     7|
|553   |      gpc1189          |gpc606_5_529         |     7|
|554   |      gpc119           |gpc7_3_530           |     6|
|555   |      gpc1190          |gpc606_5_531         |     7|
|556   |      gpc1191          |gpc606_5_532         |     7|
|557   |      gpc1192          |gpc606_5_533         |     7|
|558   |      gpc1193          |gpc606_5_534         |     7|
|559   |      gpc1194          |gpc606_5_535         |     7|
|560   |      gpc1195          |gpc606_5_536         |     7|
|561   |      gpc1196          |gpc606_5_537         |     7|
|562   |      gpc1197          |gpc606_5_538         |     7|
|563   |      gpc1198          |gpc606_5_539         |     7|
|564   |      gpc1199          |gpc606_5_540         |     7|
|565   |      gpc12            |gpc1163_5_541        |     6|
|566   |      gpc120           |gpc7_3_542           |     6|
|567   |      gpc1200          |gpc606_5_543         |     7|
|568   |      gpc1201          |gpc606_5_544         |     7|
|569   |      gpc1202          |gpc606_5_545         |     7|
|570   |      gpc1203          |gpc606_5_546         |     7|
|571   |      gpc1204          |gpc606_5_547         |     7|
|572   |      gpc1205          |gpc606_5_548         |     7|
|573   |      gpc1206          |gpc606_5_549         |     7|
|574   |      gpc1207          |gpc606_5_550         |     7|
|575   |      gpc1208          |gpc606_5_551         |     7|
|576   |      gpc1209          |gpc606_5_552         |     7|
|577   |      gpc121           |gpc606_5_553         |     7|
|578   |      gpc1210          |gpc606_5_554         |     7|
|579   |      gpc1211          |gpc606_5_555         |     7|
|580   |      gpc1212          |gpc606_5_556         |     7|
|581   |      gpc1213          |gpc606_5_557         |     7|
|582   |      gpc1214          |gpc606_5_558         |     7|
|583   |      gpc1215          |gpc606_5_559         |     7|
|584   |      gpc1216          |gpc606_5_560         |     7|
|585   |      gpc1217          |gpc606_5_561         |     7|
|586   |      gpc1218          |gpc606_5_562         |     7|
|587   |      gpc1219          |gpc606_5_563         |     7|
|588   |      gpc122           |gpc606_5_564         |     7|
|589   |      gpc1220          |gpc606_5_565         |     7|
|590   |      gpc1221          |gpc606_5_566         |     7|
|591   |      gpc1222          |gpc606_5_567         |     7|
|592   |      gpc1223          |gpc606_5_568         |     7|
|593   |      gpc1224          |gpc606_5_569         |     7|
|594   |      gpc1225          |gpc606_5_570         |     7|
|595   |      gpc1226          |gpc606_5_571         |     7|
|596   |      gpc1227          |gpc606_5_572         |     7|
|597   |      gpc1228          |gpc606_5_573         |     7|
|598   |      gpc1229          |gpc606_5_574         |     7|
|599   |      gpc123           |gpc606_5_575         |     7|
|600   |      gpc1230          |gpc606_5_576         |     7|
|601   |      gpc1231          |gpc606_5_577         |     7|
|602   |      gpc1232          |gpc606_5_578         |     7|
|603   |      gpc1233          |gpc606_5_579         |     7|
|604   |      gpc1234          |gpc606_5_580         |     7|
|605   |      gpc1235          |gpc606_5_581         |     7|
|606   |      gpc1236          |gpc606_5_582         |     7|
|607   |      gpc1237          |gpc606_5_583         |     7|
|608   |      gpc1238          |gpc606_5_584         |     7|
|609   |      gpc1239          |gpc606_5_585         |     7|
|610   |      gpc124           |gpc606_5_586         |     7|
|611   |      gpc1240          |gpc606_5_587         |     7|
|612   |      gpc1241          |gpc606_5_588         |     7|
|613   |      gpc1242          |gpc606_5_589         |     7|
|614   |      gpc1243          |gpc606_5_590         |     7|
|615   |      gpc1244          |gpc606_5_591         |     7|
|616   |      gpc1245          |gpc606_5_592         |     7|
|617   |      gpc1246          |gpc1415_5_593        |     9|
|618   |      gpc1247          |gpc615_5_594         |     8|
|619   |      gpc1248          |gpc615_5_595         |     8|
|620   |      gpc1249          |gpc615_5_596         |     8|
|621   |      gpc125           |gpc606_5_597         |     7|
|622   |      gpc1250          |gpc615_5_598         |     8|
|623   |      gpc1251          |gpc615_5_599         |     8|
|624   |      gpc1252          |gpc615_5_600         |     8|
|625   |      gpc1253          |gpc615_5_601         |     8|
|626   |      gpc1254          |gpc615_5_602         |     8|
|627   |      gpc1255          |gpc615_5_603         |     8|
|628   |      gpc1256          |gpc615_5_604         |     8|
|629   |      gpc1257          |gpc615_5_605         |     8|
|630   |      gpc1258          |gpc615_5_606         |     8|
|631   |      gpc1259          |gpc615_5_607         |     8|
|632   |      gpc126           |gpc606_5_608         |     7|
|633   |      gpc1260          |gpc615_5_609         |     8|
|634   |      gpc1261          |gpc615_5_610         |     8|
|635   |      gpc1262          |gpc615_5_611         |     8|
|636   |      gpc1263          |gpc615_5_612         |     8|
|637   |      gpc1264          |gpc615_5_613         |     8|
|638   |      gpc1265          |gpc615_5_614         |     8|
|639   |      gpc1266          |gpc615_5_615         |     8|
|640   |      gpc1267          |gpc615_5_616         |     8|
|641   |      gpc1268          |gpc615_5_617         |     8|
|642   |      gpc1269          |gpc615_5_618         |     8|
|643   |      gpc127           |gpc606_5_619         |     7|
|644   |      gpc1270          |gpc615_5_620         |     8|
|645   |      gpc1271          |gpc615_5_621         |     8|
|646   |      gpc1272          |gpc615_5_622         |     8|
|647   |      gpc1273          |gpc615_5_623         |     8|
|648   |      gpc1274          |gpc615_5_624         |     8|
|649   |      gpc1275          |gpc615_5_625         |     8|
|650   |      gpc1276          |gpc615_5_626         |     8|
|651   |      gpc1277          |gpc615_5_627         |     8|
|652   |      gpc1278          |gpc615_5_628         |     8|
|653   |      gpc1279          |gpc615_5_629         |     8|
|654   |      gpc128           |gpc606_5_630         |     7|
|655   |      gpc1280          |gpc615_5_631         |     8|
|656   |      gpc1281          |gpc615_5_632         |     8|
|657   |      gpc1282          |gpc606_5_633         |     7|
|658   |      gpc1283          |gpc606_5_634         |     7|
|659   |      gpc1284          |gpc606_5_635         |     7|
|660   |      gpc1285          |gpc606_5_636         |     7|
|661   |      gpc1286          |gpc606_5_637         |     7|
|662   |      gpc1287          |gpc606_5_638         |     7|
|663   |      gpc1288          |gpc606_5_639         |     7|
|664   |      gpc1289          |gpc606_5_640         |     7|
|665   |      gpc129           |gpc606_5_641         |     7|
|666   |      gpc1290          |gpc606_5_642         |     7|
|667   |      gpc1291          |gpc606_5_643         |     7|
|668   |      gpc1292          |gpc606_5_644         |     7|
|669   |      gpc1293          |gpc606_5_645         |     7|
|670   |      gpc1294          |gpc606_5_646         |     7|
|671   |      gpc1295          |gpc606_5_647         |     7|
|672   |      gpc1296          |gpc606_5_648         |     7|
|673   |      gpc1297          |gpc606_5_649         |     7|
|674   |      gpc1298          |gpc606_5_650         |     7|
|675   |      gpc1299          |gpc606_5_651         |     7|
|676   |      gpc13            |gpc1163_5_652        |     6|
|677   |      gpc130           |gpc606_5_653         |     7|
|678   |      gpc1300          |gpc606_5_654         |     7|
|679   |      gpc1301          |gpc606_5_655         |     7|
|680   |      gpc1302          |gpc606_5_656         |     7|
|681   |      gpc1303          |gpc606_5_657         |     7|
|682   |      gpc1304          |gpc606_5_658         |     7|
|683   |      gpc1305          |gpc606_5_659         |     7|
|684   |      gpc1306          |gpc606_5_660         |     7|
|685   |      gpc1307          |gpc606_5_661         |     7|
|686   |      gpc1308          |gpc606_5_662         |     7|
|687   |      gpc1309          |gpc606_5_663         |     7|
|688   |      gpc131           |gpc606_5_664         |     7|
|689   |      gpc1310          |gpc606_5_665         |     7|
|690   |      gpc1311          |gpc606_5_666         |     7|
|691   |      gpc1312          |gpc606_5_667         |     7|
|692   |      gpc1313          |gpc606_5_668         |     7|
|693   |      gpc1314          |gpc606_5_669         |     7|
|694   |      gpc1315          |gpc606_5_670         |     7|
|695   |      gpc1316          |gpc606_5_671         |     7|
|696   |      gpc1317          |gpc606_5_672         |     7|
|697   |      gpc1318          |gpc606_5_673         |     7|
|698   |      gpc1319          |gpc606_5_674         |     7|
|699   |      gpc132           |gpc606_5_675         |     7|
|700   |      gpc1320          |gpc606_5_676         |     7|
|701   |      gpc1321          |gpc606_5_677         |     7|
|702   |      gpc1322          |gpc606_5_678         |     7|
|703   |      gpc1323          |gpc606_5_679         |     7|
|704   |      gpc1324          |gpc606_5_680         |     7|
|705   |      gpc1325          |gpc606_5_681         |     7|
|706   |      gpc1326          |gpc615_5_682         |     8|
|707   |      gpc1327          |gpc615_5_683         |     8|
|708   |      gpc1328          |gpc615_5_684         |     8|
|709   |      gpc1329          |gpc615_5_685         |     8|
|710   |      gpc133           |gpc606_5_686         |     7|
|711   |      gpc1330          |gpc615_5_687         |     8|
|712   |      gpc1331          |gpc615_5_688         |     8|
|713   |      gpc1332          |gpc615_5_689         |     8|
|714   |      gpc1333          |gpc615_5_690         |     8|
|715   |      gpc1334          |gpc615_5_691         |     8|
|716   |      gpc1335          |gpc615_5_692         |     8|
|717   |      gpc1336          |gpc615_5_693         |     8|
|718   |      gpc1337          |gpc615_5_694         |     8|
|719   |      gpc1338          |gpc615_5_695         |     8|
|720   |      gpc1339          |gpc615_5_696         |     8|
|721   |      gpc134           |gpc606_5_697         |     7|
|722   |      gpc1340          |gpc615_5_698         |     8|
|723   |      gpc1341          |gpc615_5_699         |     8|
|724   |      gpc1342          |gpc615_5_700         |     8|
|725   |      gpc1343          |gpc615_5_701         |     8|
|726   |      gpc1344          |gpc615_5_702         |     8|
|727   |      gpc1345          |gpc615_5_703         |     8|
|728   |      gpc1346          |gpc615_5_704         |     8|
|729   |      gpc1347          |gpc615_5_705         |     8|
|730   |      gpc1348          |gpc615_5_706         |     8|
|731   |      gpc1349          |gpc615_5_707         |     8|
|732   |      gpc135           |gpc606_5_708         |     7|
|733   |      gpc1350          |gpc615_5_709         |     8|
|734   |      gpc1351          |gpc615_5_710         |     8|
|735   |      gpc1352          |gpc615_5_711         |     8|
|736   |      gpc1353          |gpc615_5_712         |     8|
|737   |      gpc1354          |gpc615_5_713         |     8|
|738   |      gpc1355          |gpc615_5_714         |     8|
|739   |      gpc1356          |gpc615_5_715         |     8|
|740   |      gpc1357          |gpc615_5_716         |     8|
|741   |      gpc1358          |gpc615_5_717         |     8|
|742   |      gpc1359          |gpc615_5_718         |     8|
|743   |      gpc136           |gpc606_5_719         |     7|
|744   |      gpc1360          |gpc615_5_720         |     8|
|745   |      gpc1361          |gpc615_5_721         |     8|
|746   |      gpc1362          |gpc615_5_722         |     8|
|747   |      gpc1363          |gpc615_5_723         |     8|
|748   |      gpc1364          |gpc615_5_724         |     8|
|749   |      gpc1365          |gpc615_5_725         |     8|
|750   |      gpc1366          |gpc615_5_726         |     8|
|751   |      gpc1367          |gpc615_5_727         |     8|
|752   |      gpc1368          |gpc615_5_728         |     8|
|753   |      gpc1369          |gpc615_5_729         |     8|
|754   |      gpc137           |gpc606_5_730         |     7|
|755   |      gpc1370          |gpc615_5_731         |     8|
|756   |      gpc1371          |gpc615_5_732         |     8|
|757   |      gpc1372          |gpc615_5_733         |     8|
|758   |      gpc1373          |gpc615_5_734         |     8|
|759   |      gpc1374          |gpc615_5_735         |     8|
|760   |      gpc1375          |gpc615_5_736         |     8|
|761   |      gpc1376          |gpc615_5_737         |     8|
|762   |      gpc1377          |gpc615_5_738         |     8|
|763   |      gpc1378          |gpc615_5_739         |     8|
|764   |      gpc1379          |gpc615_5_740         |     8|
|765   |      gpc138           |gpc615_5_741         |     8|
|766   |      gpc1380          |gpc615_5_742         |     8|
|767   |      gpc1381          |gpc615_5_743         |     8|
|768   |      gpc1382          |gpc1163_5_744        |     6|
|769   |      gpc1383          |gpc1163_5_745        |     6|
|770   |      gpc1384          |gpc615_5_746         |     8|
|771   |      gpc1385          |gpc615_5_747         |     8|
|772   |      gpc1386          |gpc615_5_748         |     8|
|773   |      gpc1387          |gpc615_5_749         |     8|
|774   |      gpc1388          |gpc615_5_750         |     8|
|775   |      gpc1389          |gpc615_5_751         |     8|
|776   |      gpc139           |gpc615_5_752         |     8|
|777   |      gpc1390          |gpc615_5_753         |     8|
|778   |      gpc1391          |gpc615_5_754         |     8|
|779   |      gpc1392          |gpc615_5_755         |     8|
|780   |      gpc1393          |gpc615_5_756         |     8|
|781   |      gpc1394          |gpc615_5_757         |     8|
|782   |      gpc1395          |gpc615_5_758         |     8|
|783   |      gpc1396          |gpc615_5_759         |     8|
|784   |      gpc1397          |gpc615_5_760         |     8|
|785   |      gpc1398          |gpc606_5_761         |     7|
|786   |      gpc1399          |gpc606_5_762         |     7|
|787   |      gpc14            |gpc1163_5_763        |     6|
|788   |      gpc140           |gpc615_5_764         |     8|
|789   |      gpc1400          |gpc606_5_765         |     7|
|790   |      gpc1401          |gpc606_5_766         |     7|
|791   |      gpc1402          |gpc606_5_767         |     7|
|792   |      gpc1403          |gpc606_5_768         |     7|
|793   |      gpc1404          |gpc606_5_769         |     7|
|794   |      gpc1405          |gpc606_5_770         |     7|
|795   |      gpc1406          |gpc606_5_771         |     7|
|796   |      gpc1407          |gpc606_5_772         |     7|
|797   |      gpc1408          |gpc606_5_773         |     7|
|798   |      gpc1409          |gpc606_5_774         |     7|
|799   |      gpc141           |gpc615_5_775         |     8|
|800   |      gpc1410          |gpc606_5_776         |     7|
|801   |      gpc1411          |gpc606_5_777         |     7|
|802   |      gpc1412          |gpc606_5_778         |     7|
|803   |      gpc1413          |gpc606_5_779         |     7|
|804   |      gpc1414          |gpc606_5_780         |     7|
|805   |      gpc1415          |gpc606_5_781         |     7|
|806   |      gpc1416          |gpc615_5_782         |     8|
|807   |      gpc1417          |gpc615_5_783         |     8|
|808   |      gpc1418          |gpc615_5_784         |     8|
|809   |      gpc1419          |gpc615_5_785         |     8|
|810   |      gpc142           |gpc615_5_786         |     8|
|811   |      gpc1420          |gpc615_5_787         |     8|
|812   |      gpc1421          |gpc606_5_788         |     7|
|813   |      gpc1422          |gpc606_5_789         |     7|
|814   |      gpc1423          |gpc606_5_790         |     7|
|815   |      gpc1424          |gpc606_5_791         |     7|
|816   |      gpc1425          |gpc606_5_792         |     7|
|817   |      gpc1426          |gpc606_5_793         |     7|
|818   |      gpc1427          |gpc606_5_794         |     7|
|819   |      gpc1428          |gpc606_5_795         |     7|
|820   |      gpc1429          |gpc606_5_796         |     7|
|821   |      gpc143           |gpc615_5_797         |     8|
|822   |      gpc1430          |gpc606_5_798         |     7|
|823   |      gpc1431          |gpc606_5_799         |     7|
|824   |      gpc1432          |gpc606_5_800         |     7|
|825   |      gpc1433          |gpc606_5_801         |     7|
|826   |      gpc1434          |gpc606_5_802         |     7|
|827   |      gpc1435          |gpc606_5_803         |     7|
|828   |      gpc1436          |gpc606_5_804         |     7|
|829   |      gpc1437          |gpc606_5_805         |     7|
|830   |      gpc1438          |gpc606_5_806         |     7|
|831   |      gpc1439          |gpc606_5_807         |     7|
|832   |      gpc144           |gpc615_5_808         |     8|
|833   |      gpc1440          |gpc606_5_809         |     7|
|834   |      gpc1441          |gpc606_5_810         |     7|
|835   |      gpc1442          |gpc606_5_811         |     7|
|836   |      gpc1443          |gpc606_5_812         |     7|
|837   |      gpc1444          |gpc606_5_813         |     7|
|838   |      gpc1445          |gpc606_5_814         |     7|
|839   |      gpc1446          |gpc606_5_815         |     7|
|840   |      gpc1447          |gpc606_5_816         |     7|
|841   |      gpc1448          |gpc606_5_817         |     7|
|842   |      gpc1449          |gpc606_5_818         |     7|
|843   |      gpc145           |gpc615_5_819         |     8|
|844   |      gpc1450          |gpc606_5_820         |     7|
|845   |      gpc1451          |gpc606_5_821         |     7|
|846   |      gpc1452          |gpc606_5_822         |     7|
|847   |      gpc1453          |gpc606_5_823         |     7|
|848   |      gpc1454          |gpc606_5_824         |     7|
|849   |      gpc1455          |gpc606_5_825         |     7|
|850   |      gpc1456          |gpc606_5_826         |     7|
|851   |      gpc1457          |gpc606_5_827         |     7|
|852   |      gpc1458          |gpc606_5_828         |     7|
|853   |      gpc1459          |gpc606_5_829         |     7|
|854   |      gpc146           |gpc615_5_830         |     8|
|855   |      gpc1460          |gpc606_5_831         |     7|
|856   |      gpc1461          |gpc606_5_832         |     7|
|857   |      gpc1462          |gpc615_5_833         |     8|
|858   |      gpc1463          |gpc615_5_834         |     8|
|859   |      gpc1464          |gpc615_5_835         |     8|
|860   |      gpc1465          |gpc615_5_836         |     8|
|861   |      gpc1466          |gpc615_5_837         |     8|
|862   |      gpc1467          |gpc615_5_838         |     8|
|863   |      gpc1468          |gpc606_5_839         |     7|
|864   |      gpc1469          |gpc606_5_840         |     7|
|865   |      gpc147           |gpc615_5_841         |     8|
|866   |      gpc1470          |gpc606_5_842         |     7|
|867   |      gpc1471          |gpc606_5_843         |     7|
|868   |      gpc1472          |gpc606_5_844         |     7|
|869   |      gpc1473          |gpc606_5_845         |     7|
|870   |      gpc1474          |gpc606_5_846         |     7|
|871   |      gpc1475          |gpc606_5_847         |     7|
|872   |      gpc1476          |gpc606_5_848         |     7|
|873   |      gpc1477          |gpc606_5_849         |     7|
|874   |      gpc1478          |gpc606_5_850         |     7|
|875   |      gpc1479          |gpc606_5_851         |     7|
|876   |      gpc148           |gpc615_5_852         |     8|
|877   |      gpc1480          |gpc606_5_853         |     7|
|878   |      gpc1481          |gpc606_5_854         |     7|
|879   |      gpc1482          |gpc606_5_855         |     7|
|880   |      gpc1483          |gpc606_5_856         |     7|
|881   |      gpc1484          |gpc606_5_857         |     7|
|882   |      gpc1485          |gpc606_5_858         |     7|
|883   |      gpc1486          |gpc606_5_859         |     7|
|884   |      gpc1487          |gpc606_5_860         |     7|
|885   |      gpc1488          |gpc606_5_861         |     7|
|886   |      gpc1489          |gpc606_5_862         |     7|
|887   |      gpc149           |gpc615_5_863         |     8|
|888   |      gpc1490          |gpc606_5_864         |     7|
|889   |      gpc1491          |gpc606_5_865         |     7|
|890   |      gpc1492          |gpc606_5_866         |     7|
|891   |      gpc1493          |gpc606_5_867         |     7|
|892   |      gpc1494          |gpc606_5_868         |     7|
|893   |      gpc1495          |gpc606_5_869         |     7|
|894   |      gpc1496          |gpc606_5_870         |     7|
|895   |      gpc1497          |gpc606_5_871         |     7|
|896   |      gpc1498          |gpc606_5_872         |     7|
|897   |      gpc1499          |gpc606_5_873         |     7|
|898   |      gpc15            |gpc1163_5_874        |     6|
|899   |      gpc150           |gpc615_5_875         |     8|
|900   |      gpc1500          |gpc606_5_876         |     7|
|901   |      gpc1501          |gpc606_5_877         |     7|
|902   |      gpc1502          |gpc606_5_878         |     7|
|903   |      gpc1503          |gpc606_5_879         |     7|
|904   |      gpc1504          |gpc606_5_880         |     7|
|905   |      gpc1505          |gpc606_5_881         |     7|
|906   |      gpc1506          |gpc606_5_882         |     7|
|907   |      gpc1507          |gpc606_5_883         |     7|
|908   |      gpc1508          |gpc606_5_884         |     7|
|909   |      gpc1509          |gpc615_5_885         |     8|
|910   |      gpc151           |gpc615_5_886         |     8|
|911   |      gpc1510          |gpc615_5_887         |     8|
|912   |      gpc1511          |gpc615_5_888         |     8|
|913   |      gpc1512          |gpc615_5_889         |     8|
|914   |      gpc1513          |gpc615_5_890         |     8|
|915   |      gpc1514          |gpc615_5_891         |     8|
|916   |      gpc1515          |gpc615_5_892         |     8|
|917   |      gpc1516          |gpc615_5_893         |     8|
|918   |      gpc1517          |gpc615_5_894         |     8|
|919   |      gpc1518          |gpc615_5_895         |     8|
|920   |      gpc1519          |gpc615_5_896         |     8|
|921   |      gpc152           |gpc615_5_897         |     8|
|922   |      gpc1520          |gpc615_5_898         |     8|
|923   |      gpc1521          |gpc615_5_899         |     8|
|924   |      gpc1522          |gpc615_5_900         |     8|
|925   |      gpc1523          |gpc615_5_901         |     8|
|926   |      gpc1524          |gpc615_5_902         |     8|
|927   |      gpc1525          |gpc615_5_903         |     8|
|928   |      gpc1526          |gpc615_5_904         |     8|
|929   |      gpc1527          |gpc615_5_905         |     8|
|930   |      gpc1528          |gpc615_5_906         |     8|
|931   |      gpc1529          |gpc615_5_907         |     8|
|932   |      gpc153           |gpc615_5_908         |     8|
|933   |      gpc1530          |gpc615_5_909         |     8|
|934   |      gpc1531          |gpc615_5_910         |     8|
|935   |      gpc1532          |gpc615_5_911         |     8|
|936   |      gpc1533          |gpc615_5_912         |     8|
|937   |      gpc1534          |gpc615_5_913         |     8|
|938   |      gpc1535          |gpc615_5_914         |     8|
|939   |      gpc1536          |gpc615_5_915         |     8|
|940   |      gpc1537          |gpc615_5_916         |     8|
|941   |      gpc1538          |gpc615_5_917         |     8|
|942   |      gpc1539          |gpc615_5_918         |     8|
|943   |      gpc154           |gpc615_5_919         |     8|
|944   |      gpc1540          |gpc615_5_920         |     8|
|945   |      gpc1541          |gpc615_5_921         |     8|
|946   |      gpc1542          |gpc615_5_922         |     8|
|947   |      gpc1543          |gpc615_5_923         |     8|
|948   |      gpc1544          |gpc615_5_924         |     8|
|949   |      gpc1545          |gpc615_5_925         |     8|
|950   |      gpc1546          |gpc615_5_926         |     8|
|951   |      gpc1547          |gpc615_5_927         |     8|
|952   |      gpc1548          |gpc615_5_928         |     8|
|953   |      gpc1549          |gpc615_5_929         |     8|
|954   |      gpc155           |gpc615_5_930         |     8|
|955   |      gpc1550          |gpc615_5_931         |     8|
|956   |      gpc1551          |gpc615_5_932         |     8|
|957   |      gpc1552          |gpc615_5_933         |     8|
|958   |      gpc1553          |gpc615_5_934         |     8|
|959   |      gpc1554          |gpc615_5_935         |     8|
|960   |      gpc1555          |gpc615_5_936         |     8|
|961   |      gpc1556          |gpc615_5_937         |     8|
|962   |      gpc1557          |gpc615_5_938         |     8|
|963   |      gpc1558          |gpc615_5_939         |     8|
|964   |      gpc1559          |gpc615_5_940         |     8|
|965   |      gpc156           |gpc615_5_941         |     8|
|966   |      gpc1560          |gpc615_5_942         |     8|
|967   |      gpc1561          |gpc615_5_943         |     8|
|968   |      gpc1562          |gpc615_5_944         |     8|
|969   |      gpc1563          |gpc615_5_945         |     8|
|970   |      gpc1564          |gpc615_5_946         |     8|
|971   |      gpc1565          |gpc615_5_947         |     8|
|972   |      gpc1566          |gpc615_5_948         |     8|
|973   |      gpc1567          |gpc615_5_949         |     8|
|974   |      gpc1568          |gpc615_5_950         |     8|
|975   |      gpc1569          |gpc615_5_951         |     8|
|976   |      gpc157           |gpc615_5_952         |     8|
|977   |      gpc1570          |gpc615_5_953         |     8|
|978   |      gpc1571          |gpc615_5_954         |     8|
|979   |      gpc1572          |gpc615_5_955         |     8|
|980   |      gpc1573          |gpc615_5_956         |     8|
|981   |      gpc1574          |gpc606_5_957         |     7|
|982   |      gpc1575          |gpc606_5_958         |     7|
|983   |      gpc1576          |gpc606_5_959         |     7|
|984   |      gpc1577          |gpc606_5_960         |     7|
|985   |      gpc1578          |gpc606_5_961         |     7|
|986   |      gpc1579          |gpc606_5_962         |     7|
|987   |      gpc158           |gpc615_5_963         |     8|
|988   |      gpc1580          |gpc606_5_964         |     7|
|989   |      gpc1581          |gpc606_5_965         |     7|
|990   |      gpc1582          |gpc606_5_966         |     7|
|991   |      gpc1583          |gpc606_5_967         |     7|
|992   |      gpc1584          |gpc606_5_968         |     7|
|993   |      gpc1585          |gpc606_5_969         |     7|
|994   |      gpc1586          |gpc606_5_970         |     7|
|995   |      gpc1587          |gpc606_5_971         |     7|
|996   |      gpc1588          |gpc606_5_972         |     7|
|997   |      gpc1589          |gpc606_5_973         |     7|
|998   |      gpc159           |gpc615_5_974         |     8|
|999   |      gpc1590          |gpc606_5_975         |     7|
|1000  |      gpc1591          |gpc606_5_976         |     7|
|1001  |      gpc1592          |gpc606_5_977         |     7|
|1002  |      gpc1593          |gpc606_5_978         |     7|
|1003  |      gpc1594          |gpc606_5_979         |     7|
|1004  |      gpc1595          |gpc606_5_980         |     7|
|1005  |      gpc1596          |gpc606_5_981         |     7|
|1006  |      gpc1597          |gpc606_5_982         |     7|
|1007  |      gpc1598          |gpc606_5_983         |     7|
|1008  |      gpc1599          |gpc606_5_984         |     7|
|1009  |      gpc16            |gpc1163_5_985        |     6|
|1010  |      gpc160           |gpc615_5_986         |     8|
|1011  |      gpc1600          |gpc606_5_987         |     7|
|1012  |      gpc1601          |gpc606_5_988         |     7|
|1013  |      gpc1602          |gpc606_5_989         |     7|
|1014  |      gpc1603          |gpc606_5_990         |     7|
|1015  |      gpc1604          |gpc606_5_991         |     7|
|1016  |      gpc1605          |gpc606_5_992         |     7|
|1017  |      gpc1606          |gpc606_5_993         |     7|
|1018  |      gpc1607          |gpc606_5_994         |     7|
|1019  |      gpc1608          |gpc606_5_995         |     7|
|1020  |      gpc1609          |gpc606_5_996         |     7|
|1021  |      gpc161           |gpc615_5_997         |     8|
|1022  |      gpc1610          |gpc606_5_998         |     7|
|1023  |      gpc1611          |gpc606_5_999         |     7|
|1024  |      gpc1612          |gpc606_5_1000        |     7|
|1025  |      gpc1613          |gpc606_5_1001        |     7|
|1026  |      gpc1614          |gpc606_5_1002        |     7|
|1027  |      gpc1615          |gpc606_5_1003        |     7|
|1028  |      gpc1616          |gpc606_5_1004        |     7|
|1029  |      gpc1617          |gpc606_5_1005        |     7|
|1030  |      gpc1618          |gpc606_5_1006        |     7|
|1031  |      gpc1619          |gpc606_5_1007        |     7|
|1032  |      gpc162           |gpc615_5_1008        |     8|
|1033  |      gpc1620          |gpc606_5_1009        |     7|
|1034  |      gpc1621          |gpc606_5_1010        |     7|
|1035  |      gpc1622          |gpc606_5_1011        |     7|
|1036  |      gpc1623          |gpc606_5_1012        |     7|
|1037  |      gpc1624          |gpc606_5_1013        |     7|
|1038  |      gpc1625          |gpc606_5_1014        |     7|
|1039  |      gpc1626          |gpc606_5_1015        |     7|
|1040  |      gpc1627          |gpc606_5_1016        |     7|
|1041  |      gpc1628          |gpc606_5_1017        |     7|
|1042  |      gpc1629          |gpc606_5_1018        |     7|
|1043  |      gpc163           |gpc615_5_1019        |     8|
|1044  |      gpc1630          |gpc606_5_1020        |     7|
|1045  |      gpc1631          |gpc606_5_1021        |     7|
|1046  |      gpc1632          |gpc606_5_1022        |     7|
|1047  |      gpc1633          |gpc606_5_1023        |     7|
|1048  |      gpc1634          |gpc606_5_1024        |     7|
|1049  |      gpc1635          |gpc606_5_1025        |     7|
|1050  |      gpc1636          |gpc606_5_1026        |     7|
|1051  |      gpc1637          |gpc606_5_1027        |     7|
|1052  |      gpc1638          |gpc606_5_1028        |     7|
|1053  |      gpc1639          |gpc606_5_1029        |     7|
|1054  |      gpc164           |gpc615_5_1030        |     8|
|1055  |      gpc1640          |gpc606_5_1031        |     7|
|1056  |      gpc1641          |gpc606_5_1032        |     7|
|1057  |      gpc1642          |gpc606_5_1033        |     7|
|1058  |      gpc1643          |gpc606_5_1034        |     7|
|1059  |      gpc1644          |gpc606_5_1035        |     7|
|1060  |      gpc1645          |gpc606_5_1036        |     7|
|1061  |      gpc1646          |gpc606_5_1037        |     7|
|1062  |      gpc1647          |gpc606_5_1038        |     7|
|1063  |      gpc1648          |gpc606_5_1039        |     7|
|1064  |      gpc1649          |gpc606_5_1040        |     7|
|1065  |      gpc165           |gpc615_5_1041        |     8|
|1066  |      gpc1650          |gpc606_5_1042        |     7|
|1067  |      gpc1651          |gpc606_5_1043        |     7|
|1068  |      gpc1652          |gpc606_5_1044        |     7|
|1069  |      gpc1653          |gpc606_5_1045        |     7|
|1070  |      gpc1654          |gpc606_5_1046        |     7|
|1071  |      gpc1655          |gpc606_5_1047        |     7|
|1072  |      gpc1656          |gpc606_5_1048        |     7|
|1073  |      gpc1657          |gpc606_5_1049        |     7|
|1074  |      gpc1658          |gpc606_5_1050        |     7|
|1075  |      gpc1659          |gpc606_5_1051        |     7|
|1076  |      gpc166           |gpc615_5_1052        |     8|
|1077  |      gpc1660          |gpc615_5_1053        |     8|
|1078  |      gpc1661          |gpc615_5_1054        |     8|
|1079  |      gpc1662          |gpc615_5_1055        |     8|
|1080  |      gpc1663          |gpc615_5_1056        |     8|
|1081  |      gpc1664          |gpc615_5_1057        |     8|
|1082  |      gpc1665          |gpc615_5_1058        |     8|
|1083  |      gpc1666          |gpc615_5_1059        |     8|
|1084  |      gpc1667          |gpc615_5_1060        |     8|
|1085  |      gpc1668          |gpc615_5_1061        |     8|
|1086  |      gpc1669          |gpc615_5_1062        |     8|
|1087  |      gpc167           |gpc615_5_1063        |     8|
|1088  |      gpc1670          |gpc615_5_1064        |     8|
|1089  |      gpc1671          |gpc615_5_1065        |     8|
|1090  |      gpc1672          |gpc615_5_1066        |     8|
|1091  |      gpc1673          |gpc615_5_1067        |     8|
|1092  |      gpc1674          |gpc615_5_1068        |     8|
|1093  |      gpc1675          |gpc615_5_1069        |     8|
|1094  |      gpc1676          |gpc615_5_1070        |     8|
|1095  |      gpc1677          |gpc606_5_1071        |     7|
|1096  |      gpc1678          |gpc606_5_1072        |     7|
|1097  |      gpc1679          |gpc606_5_1073        |     7|
|1098  |      gpc168           |gpc615_5_1074        |     8|
|1099  |      gpc1680          |gpc606_5_1075        |     7|
|1100  |      gpc1681          |gpc606_5_1076        |     7|
|1101  |      gpc1682          |gpc606_5_1077        |     7|
|1102  |      gpc1683          |gpc606_5_1078        |     7|
|1103  |      gpc1684          |gpc606_5_1079        |     7|
|1104  |      gpc1685          |gpc606_5_1080        |     7|
|1105  |      gpc1686          |gpc606_5_1081        |     7|
|1106  |      gpc1687          |gpc606_5_1082        |     7|
|1107  |      gpc1688          |gpc606_5_1083        |     7|
|1108  |      gpc1689          |gpc606_5_1084        |     7|
|1109  |      gpc169           |gpc615_5_1085        |     8|
|1110  |      gpc1690          |gpc615_5_1086        |     8|
|1111  |      gpc1691          |gpc615_5_1087        |     8|
|1112  |      gpc1692          |gpc615_5_1088        |     8|
|1113  |      gpc1693          |gpc615_5_1089        |     8|
|1114  |      gpc1694          |gpc615_5_1090        |     8|
|1115  |      gpc1695          |gpc615_5_1091        |     8|
|1116  |      gpc1696          |gpc615_5_1092        |     8|
|1117  |      gpc1697          |gpc615_5_1093        |     8|
|1118  |      gpc1698          |gpc615_5_1094        |     8|
|1119  |      gpc1699          |gpc615_5_1095        |     8|
|1120  |      gpc17            |gpc1163_5_1096       |     6|
|1121  |      gpc170           |gpc615_5_1097        |     8|
|1122  |      gpc1700          |gpc615_5_1098        |     8|
|1123  |      gpc1701          |gpc615_5_1099        |     8|
|1124  |      gpc1702          |gpc615_5_1100        |     8|
|1125  |      gpc1703          |gpc615_5_1101        |     8|
|1126  |      gpc1704          |gpc615_5_1102        |     8|
|1127  |      gpc1705          |gpc615_5_1103        |     8|
|1128  |      gpc1706          |gpc615_5_1104        |     8|
|1129  |      gpc1707          |gpc615_5_1105        |     8|
|1130  |      gpc1708          |gpc615_5_1106        |     8|
|1131  |      gpc1709          |gpc615_5_1107        |     8|
|1132  |      gpc171           |gpc615_5_1108        |     8|
|1133  |      gpc1710          |gpc615_5_1109        |     8|
|1134  |      gpc1711          |gpc615_5_1110        |     8|
|1135  |      gpc1712          |gpc615_5_1111        |     8|
|1136  |      gpc1713          |gpc615_5_1112        |     8|
|1137  |      gpc1714          |gpc615_5_1113        |     8|
|1138  |      gpc1715          |gpc615_5_1114        |     8|
|1139  |      gpc1716          |gpc615_5_1115        |     8|
|1140  |      gpc1717          |gpc615_5_1116        |     8|
|1141  |      gpc1718          |gpc615_5_1117        |     8|
|1142  |      gpc1719          |gpc615_5_1118        |     8|
|1143  |      gpc172           |gpc615_5_1119        |     8|
|1144  |      gpc1720          |gpc615_5_1120        |     8|
|1145  |      gpc1721          |gpc615_5_1121        |     8|
|1146  |      gpc1722          |gpc615_5_1122        |     8|
|1147  |      gpc1723          |gpc615_5_1123        |     8|
|1148  |      gpc1724          |gpc615_5_1124        |     8|
|1149  |      gpc1725          |gpc615_5_1125        |     8|
|1150  |      gpc1726          |gpc615_5_1126        |     8|
|1151  |      gpc1727          |gpc615_5_1127        |     8|
|1152  |      gpc1728          |gpc615_5_1128        |     8|
|1153  |      gpc1729          |gpc615_5_1129        |     8|
|1154  |      gpc173           |gpc615_5_1130        |     8|
|1155  |      gpc1730          |gpc615_5_1131        |     8|
|1156  |      gpc1731          |gpc615_5_1132        |     8|
|1157  |      gpc1732          |gpc615_5_1133        |     8|
|1158  |      gpc1733          |gpc615_5_1134        |     8|
|1159  |      gpc1734          |gpc615_5_1135        |     8|
|1160  |      gpc1735          |gpc615_5_1136        |     8|
|1161  |      gpc1736          |gpc606_5_1137        |     7|
|1162  |      gpc1737          |gpc606_5_1138        |     7|
|1163  |      gpc1738          |gpc606_5_1139        |     7|
|1164  |      gpc1739          |gpc606_5_1140        |     7|
|1165  |      gpc174           |gpc615_5_1141        |     8|
|1166  |      gpc1740          |gpc606_5_1142        |     7|
|1167  |      gpc1741          |gpc606_5_1143        |     7|
|1168  |      gpc1742          |gpc606_5_1144        |     7|
|1169  |      gpc1743          |gpc606_5_1145        |     7|
|1170  |      gpc1744          |gpc606_5_1146        |     7|
|1171  |      gpc1745          |gpc606_5_1147        |     7|
|1172  |      gpc1746          |gpc606_5_1148        |     7|
|1173  |      gpc1747          |gpc606_5_1149        |     7|
|1174  |      gpc1748          |gpc606_5_1150        |     7|
|1175  |      gpc1749          |gpc606_5_1151        |     7|
|1176  |      gpc175           |gpc615_5_1152        |     8|
|1177  |      gpc1750          |gpc606_5_1153        |     7|
|1178  |      gpc1751          |gpc606_5_1154        |     7|
|1179  |      gpc1752          |gpc606_5_1155        |     7|
|1180  |      gpc1753          |gpc606_5_1156        |     7|
|1181  |      gpc1754          |gpc606_5_1157        |     7|
|1182  |      gpc1755          |gpc606_5_1158        |     7|
|1183  |      gpc1756          |gpc606_5_1159        |     7|
|1184  |      gpc1757          |gpc606_5_1160        |     7|
|1185  |      gpc1758          |gpc606_5_1161        |     7|
|1186  |      gpc1759          |gpc606_5_1162        |     7|
|1187  |      gpc176           |gpc615_5_1163        |     8|
|1188  |      gpc1760          |gpc606_5_1164        |     7|
|1189  |      gpc1761          |gpc606_5_1165        |     7|
|1190  |      gpc1762          |gpc606_5_1166        |     7|
|1191  |      gpc1763          |gpc606_5_1167        |     7|
|1192  |      gpc1764          |gpc606_5_1168        |     7|
|1193  |      gpc1765          |gpc606_5_1169        |     7|
|1194  |      gpc1766          |gpc606_5_1170        |     7|
|1195  |      gpc1767          |gpc606_5_1171        |     7|
|1196  |      gpc1768          |gpc606_5_1172        |     7|
|1197  |      gpc1769          |gpc606_5_1173        |     7|
|1198  |      gpc177           |gpc615_5_1174        |     8|
|1199  |      gpc1770          |gpc606_5_1175        |     7|
|1200  |      gpc1771          |gpc606_5_1176        |     7|
|1201  |      gpc1772          |gpc606_5_1177        |     7|
|1202  |      gpc1773          |gpc606_5_1178        |     7|
|1203  |      gpc1774          |gpc606_5_1179        |     7|
|1204  |      gpc1775          |gpc606_5_1180        |     7|
|1205  |      gpc1776          |gpc606_5_1181        |     7|
|1206  |      gpc1777          |gpc606_5_1182        |     7|
|1207  |      gpc1778          |gpc606_5_1183        |     7|
|1208  |      gpc1779          |gpc606_5_1184        |     7|
|1209  |      gpc178           |gpc615_5_1185        |     8|
|1210  |      gpc1780          |gpc606_5_1186        |     7|
|1211  |      gpc1781          |gpc606_5_1187        |     7|
|1212  |      gpc1782          |gpc606_5_1188        |     7|
|1213  |      gpc1783          |gpc606_5_1189        |     7|
|1214  |      gpc1784          |gpc606_5_1190        |     7|
|1215  |      gpc1785          |gpc606_5_1191        |     7|
|1216  |      gpc1786          |gpc606_5_1192        |     7|
|1217  |      gpc1787          |gpc606_5_1193        |     7|
|1218  |      gpc1788          |gpc606_5_1194        |     7|
|1219  |      gpc1789          |gpc606_5_1195        |     7|
|1220  |      gpc179           |gpc615_5_1196        |     8|
|1221  |      gpc1790          |gpc606_5_1197        |     7|
|1222  |      gpc1791          |gpc606_5_1198        |     7|
|1223  |      gpc1792          |gpc606_5_1199        |     7|
|1224  |      gpc1793          |gpc606_5_1200        |     7|
|1225  |      gpc1794          |gpc606_5_1201        |     7|
|1226  |      gpc1795          |gpc606_5_1202        |     7|
|1227  |      gpc1796          |gpc606_5_1203        |     7|
|1228  |      gpc1797          |gpc606_5_1204        |     7|
|1229  |      gpc1798          |gpc606_5_1205        |     7|
|1230  |      gpc1799          |gpc606_5_1206        |     7|
|1231  |      gpc18            |gpc1163_5_1207       |     6|
|1232  |      gpc180           |gpc615_5_1208        |     8|
|1233  |      gpc1800          |gpc606_5_1209        |     7|
|1234  |      gpc1801          |gpc606_5_1210        |     7|
|1235  |      gpc1802          |gpc606_5_1211        |     7|
|1236  |      gpc1803          |gpc615_5_1212        |     8|
|1237  |      gpc1804          |gpc615_5_1213        |     8|
|1238  |      gpc1805          |gpc615_5_1214        |     8|
|1239  |      gpc1806          |gpc615_5_1215        |     8|
|1240  |      gpc1807          |gpc615_5_1216        |     8|
|1241  |      gpc1808          |gpc615_5_1217        |     8|
|1242  |      gpc1809          |gpc615_5_1218        |     8|
|1243  |      gpc181           |gpc615_5_1219        |     8|
|1244  |      gpc1810          |gpc615_5_1220        |     8|
|1245  |      gpc1811          |gpc615_5_1221        |     8|
|1246  |      gpc1812          |gpc615_5_1222        |     8|
|1247  |      gpc1813          |gpc615_5_1223        |     8|
|1248  |      gpc1814          |gpc615_5_1224        |     8|
|1249  |      gpc1815          |gpc615_5_1225        |     8|
|1250  |      gpc1816          |gpc615_5_1226        |     8|
|1251  |      gpc1817          |gpc615_5_1227        |     8|
|1252  |      gpc1818          |gpc615_5_1228        |     8|
|1253  |      gpc1819          |gpc615_5_1229        |     8|
|1254  |      gpc182           |gpc606_5_1230        |     7|
|1255  |      gpc1820          |gpc615_5_1231        |     8|
|1256  |      gpc1821          |gpc615_5_1232        |     8|
|1257  |      gpc1822          |gpc615_5_1233        |     8|
|1258  |      gpc1823          |gpc615_5_1234        |     8|
|1259  |      gpc1824          |gpc615_5_1235        |     8|
|1260  |      gpc1825          |gpc615_5_1236        |     8|
|1261  |      gpc1826          |gpc615_5_1237        |     8|
|1262  |      gpc1827          |gpc615_5_1238        |     8|
|1263  |      gpc1828          |gpc615_5_1239        |     8|
|1264  |      gpc1829          |gpc606_5_1240        |     7|
|1265  |      gpc183           |gpc606_5_1241        |     7|
|1266  |      gpc1830          |gpc606_5_1242        |     7|
|1267  |      gpc1831          |gpc606_5_1243        |     7|
|1268  |      gpc1832          |gpc606_5_1244        |     7|
|1269  |      gpc1833          |gpc606_5_1245        |     7|
|1270  |      gpc1834          |gpc606_5_1246        |     7|
|1271  |      gpc1835          |gpc606_5_1247        |     7|
|1272  |      gpc1836          |gpc606_5_1248        |     7|
|1273  |      gpc1837          |gpc606_5_1249        |     7|
|1274  |      gpc1838          |gpc606_5_1250        |     7|
|1275  |      gpc1839          |gpc606_5_1251        |     7|
|1276  |      gpc184           |gpc606_5_1252        |     7|
|1277  |      gpc1840          |gpc606_5_1253        |     7|
|1278  |      gpc1841          |gpc615_5_1254        |     8|
|1279  |      gpc1842          |gpc615_5_1255        |     8|
|1280  |      gpc1843          |gpc615_5_1256        |     8|
|1281  |      gpc1844          |gpc615_5_1257        |     8|
|1282  |      gpc1845          |gpc615_5_1258        |     8|
|1283  |      gpc1846          |gpc615_5_1259        |     8|
|1284  |      gpc1847          |gpc615_5_1260        |     8|
|1285  |      gpc1848          |gpc615_5_1261        |     8|
|1286  |      gpc1849          |gpc615_5_1262        |     8|
|1287  |      gpc185           |gpc606_5_1263        |     7|
|1288  |      gpc1850          |gpc615_5_1264        |     8|
|1289  |      gpc1851          |gpc615_5_1265        |     8|
|1290  |      gpc1852          |gpc615_5_1266        |     8|
|1291  |      gpc1853          |gpc615_5_1267        |     8|
|1292  |      gpc1854          |gpc615_5_1268        |     8|
|1293  |      gpc1855          |gpc615_5_1269        |     8|
|1294  |      gpc1856          |gpc615_5_1270        |     8|
|1295  |      gpc1857          |gpc615_5_1271        |     8|
|1296  |      gpc1858          |gpc615_5_1272        |     8|
|1297  |      gpc1859          |gpc615_5_1273        |     8|
|1298  |      gpc186           |gpc606_5_1274        |     7|
|1299  |      gpc1860          |gpc615_5_1275        |     8|
|1300  |      gpc1861          |gpc615_5_1276        |     8|
|1301  |      gpc1862          |gpc615_5_1277        |     8|
|1302  |      gpc1863          |gpc615_5_1278        |     8|
|1303  |      gpc1864          |gpc615_5_1279        |     8|
|1304  |      gpc1865          |gpc615_5_1280        |     8|
|1305  |      gpc1866          |gpc615_5_1281        |     8|
|1306  |      gpc1867          |gpc615_5_1282        |     8|
|1307  |      gpc1868          |gpc615_5_1283        |     8|
|1308  |      gpc1869          |gpc615_5_1284        |     8|
|1309  |      gpc187           |gpc606_5_1285        |     7|
|1310  |      gpc1870          |gpc615_5_1286        |     8|
|1311  |      gpc1871          |gpc615_5_1287        |     8|
|1312  |      gpc1872          |gpc615_5_1288        |     8|
|1313  |      gpc1873          |gpc615_5_1289        |     8|
|1314  |      gpc1874          |gpc615_5_1290        |     8|
|1315  |      gpc1875          |gpc615_5_1291        |     8|
|1316  |      gpc1876          |gpc615_5_1292        |     8|
|1317  |      gpc1877          |gpc615_5_1293        |     8|
|1318  |      gpc1878          |gpc615_5_1294        |     8|
|1319  |      gpc1879          |gpc615_5_1295        |     8|
|1320  |      gpc188           |gpc606_5_1296        |     7|
|1321  |      gpc1880          |gpc606_5_1297        |     7|
|1322  |      gpc1881          |gpc606_5_1298        |     7|
|1323  |      gpc1882          |gpc606_5_1299        |     7|
|1324  |      gpc1883          |gpc606_5_1300        |     7|
|1325  |      gpc1884          |gpc606_5_1301        |     7|
|1326  |      gpc1885          |gpc606_5_1302        |     7|
|1327  |      gpc1886          |gpc606_5_1303        |     7|
|1328  |      gpc1887          |gpc606_5_1304        |     7|
|1329  |      gpc1888          |gpc606_5_1305        |     7|
|1330  |      gpc1889          |gpc606_5_1306        |     7|
|1331  |      gpc189           |gpc606_5_1307        |     7|
|1332  |      gpc1890          |gpc606_5_1308        |     7|
|1333  |      gpc1891          |gpc606_5_1309        |     7|
|1334  |      gpc1892          |gpc606_5_1310        |     7|
|1335  |      gpc1893          |gpc606_5_1311        |     7|
|1336  |      gpc1894          |gpc606_5_1312        |     7|
|1337  |      gpc1895          |gpc606_5_1313        |     7|
|1338  |      gpc1896          |gpc606_5_1314        |     7|
|1339  |      gpc1897          |gpc606_5_1315        |     7|
|1340  |      gpc1898          |gpc606_5_1316        |     7|
|1341  |      gpc1899          |gpc606_5_1317        |     7|
|1342  |      gpc19            |gpc1163_5_1318       |     6|
|1343  |      gpc190           |gpc606_5_1319        |     7|
|1344  |      gpc1900          |gpc606_5_1320        |     7|
|1345  |      gpc1901          |gpc606_5_1321        |     7|
|1346  |      gpc1902          |gpc606_5_1322        |     7|
|1347  |      gpc1903          |gpc606_5_1323        |     7|
|1348  |      gpc1904          |gpc606_5_1324        |     7|
|1349  |      gpc1905          |gpc606_5_1325        |     7|
|1350  |      gpc1906          |gpc606_5_1326        |     7|
|1351  |      gpc1907          |gpc606_5_1327        |     7|
|1352  |      gpc1908          |gpc606_5_1328        |     7|
|1353  |      gpc1909          |gpc606_5_1329        |     7|
|1354  |      gpc191           |gpc606_5_1330        |     7|
|1355  |      gpc1910          |gpc606_5_1331        |     7|
|1356  |      gpc1911          |gpc606_5_1332        |     7|
|1357  |      gpc1912          |gpc606_5_1333        |     7|
|1358  |      gpc1913          |gpc606_5_1334        |     7|
|1359  |      gpc1914          |gpc606_5_1335        |     7|
|1360  |      gpc1915          |gpc606_5_1336        |     7|
|1361  |      gpc1916          |gpc606_5_1337        |     7|
|1362  |      gpc1917          |gpc606_5_1338        |     7|
|1363  |      gpc1918          |gpc606_5_1339        |     7|
|1364  |      gpc1919          |gpc606_5_1340        |     7|
|1365  |      gpc192           |gpc606_5_1341        |     7|
|1366  |      gpc1920          |gpc606_5_1342        |     7|
|1367  |      gpc1921          |gpc606_5_1343        |     7|
|1368  |      gpc1922          |gpc606_5_1344        |     7|
|1369  |      gpc1923          |gpc606_5_1345        |     7|
|1370  |      gpc1924          |gpc606_5_1346        |     7|
|1371  |      gpc1925          |gpc606_5_1347        |     7|
|1372  |      gpc1926          |gpc606_5_1348        |     7|
|1373  |      gpc1927          |gpc606_5_1349        |     7|
|1374  |      gpc1928          |gpc606_5_1350        |     7|
|1375  |      gpc1929          |gpc606_5_1351        |     7|
|1376  |      gpc193           |gpc606_5_1352        |     7|
|1377  |      gpc1930          |gpc606_5_1353        |     7|
|1378  |      gpc1931          |gpc606_5_1354        |     7|
|1379  |      gpc1932          |gpc606_5_1355        |     7|
|1380  |      gpc1933          |gpc606_5_1356        |     7|
|1381  |      gpc1934          |gpc606_5_1357        |     7|
|1382  |      gpc1935          |gpc606_5_1358        |     7|
|1383  |      gpc1936          |gpc606_5_1359        |     7|
|1384  |      gpc1937          |gpc606_5_1360        |     7|
|1385  |      gpc1938          |gpc606_5_1361        |     7|
|1386  |      gpc1939          |gpc606_5_1362        |     7|
|1387  |      gpc194           |gpc606_5_1363        |     7|
|1388  |      gpc1940          |gpc606_5_1364        |     7|
|1389  |      gpc1941          |gpc606_5_1365        |     7|
|1390  |      gpc1942          |gpc606_5_1366        |     7|
|1391  |      gpc1943          |gpc606_5_1367        |     7|
|1392  |      gpc1944          |gpc606_5_1368        |     7|
|1393  |      gpc1945          |gpc606_5_1369        |     7|
|1394  |      gpc1946          |gpc606_5_1370        |     7|
|1395  |      gpc1947          |gpc606_5_1371        |     7|
|1396  |      gpc1948          |gpc606_5_1372        |     7|
|1397  |      gpc1949          |gpc606_5_1373        |     7|
|1398  |      gpc195           |gpc606_5_1374        |     7|
|1399  |      gpc1950          |gpc606_5_1375        |     7|
|1400  |      gpc1951          |gpc606_5_1376        |     7|
|1401  |      gpc1952          |gpc606_5_1377        |     7|
|1402  |      gpc1953          |gpc606_5_1378        |     7|
|1403  |      gpc1954          |gpc606_5_1379        |     7|
|1404  |      gpc1955          |gpc606_5_1380        |     7|
|1405  |      gpc1956          |gpc606_5_1381        |     7|
|1406  |      gpc1957          |gpc606_5_1382        |     7|
|1407  |      gpc1958          |gpc606_5_1383        |     7|
|1408  |      gpc1959          |gpc606_5_1384        |     7|
|1409  |      gpc196           |gpc606_5_1385        |     7|
|1410  |      gpc1960          |gpc606_5_1386        |     7|
|1411  |      gpc1961          |gpc606_5_1387        |     7|
|1412  |      gpc1962          |gpc606_5_1388        |     7|
|1413  |      gpc1963          |gpc606_5_1389        |     7|
|1414  |      gpc1964          |gpc606_5_1390        |     7|
|1415  |      gpc1965          |gpc606_5_1391        |     7|
|1416  |      gpc1966          |gpc606_5_1392        |     7|
|1417  |      gpc1967          |gpc606_5_1393        |     7|
|1418  |      gpc1968          |gpc606_5_1394        |     7|
|1419  |      gpc1969          |gpc606_5_1395        |     7|
|1420  |      gpc197           |gpc606_5_1396        |     7|
|1421  |      gpc1970          |gpc606_5_1397        |     7|
|1422  |      gpc1971          |gpc606_5_1398        |     7|
|1423  |      gpc1972          |gpc606_5_1399        |     7|
|1424  |      gpc1973          |gpc606_5_1400        |     7|
|1425  |      gpc1974          |gpc606_5_1401        |     7|
|1426  |      gpc1975          |gpc606_5_1402        |     7|
|1427  |      gpc1976          |gpc606_5_1403        |     7|
|1428  |      gpc1977          |gpc606_5_1404        |     7|
|1429  |      gpc1978          |gpc606_5_1405        |     7|
|1430  |      gpc1979          |gpc606_5_1406        |     7|
|1431  |      gpc198           |gpc606_5_1407        |     7|
|1432  |      gpc1980          |gpc606_5_1408        |     7|
|1433  |      gpc1981          |gpc606_5_1409        |     7|
|1434  |      gpc1982          |gpc606_5_1410        |     7|
|1435  |      gpc1983          |gpc606_5_1411        |     7|
|1436  |      gpc1984          |gpc606_5_1412        |     7|
|1437  |      gpc1985          |gpc606_5_1413        |     7|
|1438  |      gpc1986          |gpc606_5_1414        |     7|
|1439  |      gpc1987          |gpc606_5_1415        |     7|
|1440  |      gpc1988          |gpc606_5_1416        |     7|
|1441  |      gpc1989          |gpc606_5_1417        |     7|
|1442  |      gpc199           |gpc606_5_1418        |     7|
|1443  |      gpc1990          |gpc606_5_1419        |     7|
|1444  |      gpc1991          |gpc606_5_1420        |     7|
|1445  |      gpc1992          |gpc606_5_1421        |     7|
|1446  |      gpc1993          |gpc606_5_1422        |     7|
|1447  |      gpc1994          |gpc606_5_1423        |     7|
|1448  |      gpc1995          |gpc606_5_1424        |     7|
|1449  |      gpc1996          |gpc606_5_1425        |     7|
|1450  |      gpc1997          |gpc606_5_1426        |     7|
|1451  |      gpc1998          |gpc606_5_1427        |     7|
|1452  |      gpc1999          |gpc606_5_1428        |     7|
|1453  |      gpc2             |gpc117_4_1429        |     6|
|1454  |      gpc20            |gpc1163_5_1430       |     6|
|1455  |      gpc200           |gpc606_5_1431        |     7|
|1456  |      gpc2000          |gpc606_5_1432        |     7|
|1457  |      gpc2001          |gpc606_5_1433        |     7|
|1458  |      gpc2002          |gpc606_5_1434        |     7|
|1459  |      gpc2003          |gpc606_5_1435        |     7|
|1460  |      gpc2004          |gpc606_5_1436        |     7|
|1461  |      gpc2005          |gpc606_5_1437        |     7|
|1462  |      gpc2006          |gpc606_5_1438        |     7|
|1463  |      gpc2007          |gpc606_5_1439        |     7|
|1464  |      gpc2008          |gpc606_5_1440        |     7|
|1465  |      gpc2009          |gpc606_5_1441        |     7|
|1466  |      gpc201           |gpc606_5_1442        |     7|
|1467  |      gpc2010          |gpc606_5_1443        |     7|
|1468  |      gpc2011          |gpc606_5_1444        |     7|
|1469  |      gpc2012          |gpc606_5_1445        |     7|
|1470  |      gpc2013          |gpc606_5_1446        |     7|
|1471  |      gpc2014          |gpc606_5_1447        |     7|
|1472  |      gpc2015          |gpc606_5_1448        |     7|
|1473  |      gpc2016          |gpc606_5_1449        |     7|
|1474  |      gpc2017          |gpc606_5_1450        |     7|
|1475  |      gpc2018          |gpc606_5_1451        |     7|
|1476  |      gpc2019          |gpc606_5_1452        |     7|
|1477  |      gpc202           |gpc606_5_1453        |     7|
|1478  |      gpc2020          |gpc606_5_1454        |     7|
|1479  |      gpc2021          |gpc606_5_1455        |     7|
|1480  |      gpc2022          |gpc606_5_1456        |     7|
|1481  |      gpc2023          |gpc606_5_1457        |     7|
|1482  |      gpc2024          |gpc606_5_1458        |     7|
|1483  |      gpc2025          |gpc606_5_1459        |     7|
|1484  |      gpc2026          |gpc606_5_1460        |     7|
|1485  |      gpc2027          |gpc606_5_1461        |     7|
|1486  |      gpc2028          |gpc606_5_1462        |     7|
|1487  |      gpc2029          |gpc606_5_1463        |     7|
|1488  |      gpc203           |gpc606_5_1464        |     7|
|1489  |      gpc2030          |gpc606_5_1465        |     7|
|1490  |      gpc2031          |gpc606_5_1466        |     7|
|1491  |      gpc2032          |gpc615_5_1467        |     8|
|1492  |      gpc2033          |gpc615_5_1468        |     8|
|1493  |      gpc2034          |gpc615_5_1469        |     8|
|1494  |      gpc2035          |gpc615_5_1470        |     8|
|1495  |      gpc2036          |gpc615_5_1471        |     8|
|1496  |      gpc2037          |gpc615_5_1472        |     8|
|1497  |      gpc2038          |gpc615_5_1473        |     8|
|1498  |      gpc2039          |gpc615_5_1474        |     8|
|1499  |      gpc204           |gpc606_5_1475        |     7|
|1500  |      gpc2040          |gpc615_5_1476        |     8|
|1501  |      gpc2041          |gpc615_5_1477        |     8|
|1502  |      gpc2042          |gpc615_5_1478        |     8|
|1503  |      gpc2043          |gpc615_5_1479        |     8|
|1504  |      gpc2044          |gpc623_5_1480        |     8|
|1505  |      gpc2045          |gpc606_5_1481        |     7|
|1506  |      gpc2046          |gpc606_5_1482        |     7|
|1507  |      gpc2047          |gpc606_5_1483        |     7|
|1508  |      gpc2048          |gpc606_5_1484        |     7|
|1509  |      gpc2049          |gpc606_5_1485        |     7|
|1510  |      gpc205           |gpc606_5_1486        |     7|
|1511  |      gpc2050          |gpc606_5_1487        |     7|
|1512  |      gpc2051          |gpc606_5_1488        |     7|
|1513  |      gpc2052          |gpc606_5_1489        |     7|
|1514  |      gpc2053          |gpc606_5_1490        |     7|
|1515  |      gpc2054          |gpc606_5_1491        |     7|
|1516  |      gpc2055          |gpc606_5_1492        |     7|
|1517  |      gpc2056          |gpc606_5_1493        |     7|
|1518  |      gpc2057          |gpc606_5_1494        |     7|
|1519  |      gpc2058          |gpc606_5_1495        |     7|
|1520  |      gpc2059          |gpc606_5_1496        |     7|
|1521  |      gpc206           |gpc606_5_1497        |     7|
|1522  |      gpc2060          |gpc606_5_1498        |     7|
|1523  |      gpc2061          |gpc606_5_1499        |     7|
|1524  |      gpc2062          |gpc606_5_1500        |     7|
|1525  |      gpc2063          |gpc606_5_1501        |     7|
|1526  |      gpc2064          |gpc606_5_1502        |     7|
|1527  |      gpc2065          |gpc606_5_1503        |     7|
|1528  |      gpc2066          |gpc606_5_1504        |     7|
|1529  |      gpc2067          |gpc606_5_1505        |     7|
|1530  |      gpc2068          |gpc606_5_1506        |     7|
|1531  |      gpc2069          |gpc606_5_1507        |     7|
|1532  |      gpc207           |gpc606_5_1508        |     7|
|1533  |      gpc2070          |gpc606_5_1509        |     7|
|1534  |      gpc2071          |gpc606_5_1510        |     7|
|1535  |      gpc2072          |gpc606_5_1511        |     7|
|1536  |      gpc2073          |gpc606_5_1512        |     7|
|1537  |      gpc2074          |gpc606_5_1513        |     7|
|1538  |      gpc2075          |gpc606_5_1514        |     7|
|1539  |      gpc2076          |gpc606_5_1515        |     7|
|1540  |      gpc2077          |gpc606_5_1516        |     7|
|1541  |      gpc2078          |gpc606_5_1517        |     7|
|1542  |      gpc2079          |gpc606_5_1518        |     7|
|1543  |      gpc208           |gpc606_5_1519        |     7|
|1544  |      gpc2080          |gpc606_5_1520        |     7|
|1545  |      gpc2081          |gpc606_5_1521        |     7|
|1546  |      gpc2082          |gpc606_5_1522        |     7|
|1547  |      gpc2083          |gpc606_5_1523        |     7|
|1548  |      gpc2084          |gpc606_5_1524        |     7|
|1549  |      gpc2085          |gpc606_5_1525        |     7|
|1550  |      gpc2086          |gpc606_5_1526        |     7|
|1551  |      gpc2087          |gpc606_5_1527        |     7|
|1552  |      gpc2088          |gpc606_5_1528        |     7|
|1553  |      gpc2089          |gpc606_5_1529        |     7|
|1554  |      gpc209           |gpc606_5_1530        |     7|
|1555  |      gpc2090          |gpc606_5_1531        |     7|
|1556  |      gpc2091          |gpc606_5_1532        |     7|
|1557  |      gpc2092          |gpc606_5_1533        |     7|
|1558  |      gpc2093          |gpc606_5_1534        |     7|
|1559  |      gpc2094          |gpc606_5_1535        |     7|
|1560  |      gpc2095          |gpc606_5_1536        |     7|
|1561  |      gpc2096          |gpc606_5_1537        |     7|
|1562  |      gpc2097          |gpc606_5_1538        |     7|
|1563  |      gpc2098          |gpc606_5_1539        |     7|
|1564  |      gpc2099          |gpc606_5_1540        |     7|
|1565  |      gpc21            |gpc1163_5_1541       |     6|
|1566  |      gpc210           |gpc606_5_1542        |     7|
|1567  |      gpc2100          |gpc606_5_1543        |     7|
|1568  |      gpc2101          |gpc615_5_1544        |     8|
|1569  |      gpc2102          |gpc606_5_1545        |     7|
|1570  |      gpc2103          |gpc606_5_1546        |     7|
|1571  |      gpc2104          |gpc606_5_1547        |     7|
|1572  |      gpc2105          |gpc615_5_1548        |     8|
|1573  |      gpc2106          |gpc615_5_1549        |     8|
|1574  |      gpc2107          |gpc615_5_1550        |     8|
|1575  |      gpc2108          |gpc615_5_1551        |     8|
|1576  |      gpc2109          |gpc615_5_1552        |     8|
|1577  |      gpc211           |gpc606_5_1553        |     7|
|1578  |      gpc2110          |gpc615_5_1554        |     8|
|1579  |      gpc2111          |gpc615_5_1555        |     8|
|1580  |      gpc2112          |gpc615_5_1556        |     8|
|1581  |      gpc2113          |gpc615_5_1557        |     8|
|1582  |      gpc2114          |gpc615_5_1558        |     8|
|1583  |      gpc2115          |gpc615_5_1559        |     8|
|1584  |      gpc2116          |gpc615_5_1560        |     8|
|1585  |      gpc2117          |gpc615_5_1561        |     8|
|1586  |      gpc2118          |gpc615_5_1562        |     8|
|1587  |      gpc2119          |gpc615_5_1563        |     8|
|1588  |      gpc212           |gpc606_5_1564        |     7|
|1589  |      gpc2120          |gpc615_5_1565        |     8|
|1590  |      gpc2121          |gpc615_5_1566        |     8|
|1591  |      gpc2122          |gpc615_5_1567        |     8|
|1592  |      gpc2123          |gpc615_5_1568        |     8|
|1593  |      gpc2124          |gpc615_5_1569        |     8|
|1594  |      gpc2125          |gpc615_5_1570        |     8|
|1595  |      gpc2126          |gpc615_5_1571        |     8|
|1596  |      gpc2127          |gpc615_5_1572        |     8|
|1597  |      gpc2128          |gpc615_5_1573        |     8|
|1598  |      gpc2129          |gpc615_5_1574        |     8|
|1599  |      gpc213           |gpc606_5_1575        |     7|
|1600  |      gpc2130          |gpc615_5_1576        |     8|
|1601  |      gpc2131          |gpc615_5_1577        |     8|
|1602  |      gpc2132          |gpc615_5_1578        |     8|
|1603  |      gpc2133          |gpc615_5_1579        |     8|
|1604  |      gpc2134          |gpc615_5_1580        |     8|
|1605  |      gpc2135          |gpc615_5_1581        |     8|
|1606  |      gpc2136          |gpc615_5_1582        |     8|
|1607  |      gpc2137          |gpc615_5_1583        |     8|
|1608  |      gpc2138          |gpc615_5_1584        |     8|
|1609  |      gpc2139          |gpc615_5_1585        |     8|
|1610  |      gpc214           |gpc606_5_1586        |     7|
|1611  |      gpc2140          |gpc615_5_1587        |     8|
|1612  |      gpc2141          |gpc615_5_1588        |     8|
|1613  |      gpc2142          |gpc615_5_1589        |     8|
|1614  |      gpc2143          |gpc615_5_1590        |     8|
|1615  |      gpc2144          |gpc615_5_1591        |     8|
|1616  |      gpc2145          |gpc606_5_1592        |     7|
|1617  |      gpc2146          |gpc606_5_1593        |     7|
|1618  |      gpc2147          |gpc606_5_1594        |     7|
|1619  |      gpc2148          |gpc606_5_1595        |     7|
|1620  |      gpc2149          |gpc606_5_1596        |     7|
|1621  |      gpc215           |gpc606_5_1597        |     7|
|1622  |      gpc2150          |gpc606_5_1598        |     7|
|1623  |      gpc2151          |gpc606_5_1599        |     7|
|1624  |      gpc2152          |gpc606_5_1600        |     7|
|1625  |      gpc2153          |gpc606_5_1601        |     7|
|1626  |      gpc2154          |gpc606_5_1602        |     7|
|1627  |      gpc2155          |gpc606_5_1603        |     7|
|1628  |      gpc2156          |gpc606_5_1604        |     7|
|1629  |      gpc2157          |gpc606_5_1605        |     7|
|1630  |      gpc2158          |gpc606_5_1606        |     7|
|1631  |      gpc2159          |gpc606_5_1607        |     7|
|1632  |      gpc216           |gpc606_5_1608        |     7|
|1633  |      gpc2160          |gpc606_5_1609        |     7|
|1634  |      gpc2161          |gpc606_5_1610        |     7|
|1635  |      gpc2162          |gpc606_5_1611        |     7|
|1636  |      gpc2163          |gpc606_5_1612        |     7|
|1637  |      gpc2164          |gpc606_5_1613        |     7|
|1638  |      gpc2165          |gpc606_5_1614        |     7|
|1639  |      gpc2166          |gpc606_5_1615        |     7|
|1640  |      gpc2167          |gpc606_5_1616        |     7|
|1641  |      gpc2168          |gpc606_5_1617        |     7|
|1642  |      gpc2169          |gpc606_5_1618        |     7|
|1643  |      gpc217           |gpc606_5_1619        |     7|
|1644  |      gpc2170          |gpc606_5_1620        |     7|
|1645  |      gpc2171          |gpc606_5_1621        |     7|
|1646  |      gpc2172          |gpc606_5_1622        |     7|
|1647  |      gpc2173          |gpc606_5_1623        |     7|
|1648  |      gpc2174          |gpc606_5_1624        |     7|
|1649  |      gpc2175          |gpc606_5_1625        |     7|
|1650  |      gpc2176          |gpc606_5_1626        |     7|
|1651  |      gpc2177          |gpc606_5_1627        |     7|
|1652  |      gpc2178          |gpc606_5_1628        |     7|
|1653  |      gpc2179          |gpc606_5_1629        |     7|
|1654  |      gpc218           |gpc606_5_1630        |     7|
|1655  |      gpc2180          |gpc606_5_1631        |     7|
|1656  |      gpc2181          |gpc606_5_1632        |     7|
|1657  |      gpc2182          |gpc606_5_1633        |     7|
|1658  |      gpc2183          |gpc606_5_1634        |     7|
|1659  |      gpc2184          |gpc606_5_1635        |     7|
|1660  |      gpc2185          |gpc606_5_1636        |     7|
|1661  |      gpc2186          |gpc606_5_1637        |     7|
|1662  |      gpc2187          |gpc606_5_1638        |     7|
|1663  |      gpc2188          |gpc606_5_1639        |     7|
|1664  |      gpc2189          |gpc606_5_1640        |     7|
|1665  |      gpc219           |gpc606_5_1641        |     7|
|1666  |      gpc2190          |gpc606_5_1642        |     7|
|1667  |      gpc2191          |gpc606_5_1643        |     7|
|1668  |      gpc2192          |gpc606_5_1644        |     7|
|1669  |      gpc2193          |gpc606_5_1645        |     7|
|1670  |      gpc2194          |gpc606_5_1646        |     7|
|1671  |      gpc2195          |gpc606_5_1647        |     7|
|1672  |      gpc2196          |gpc606_5_1648        |     7|
|1673  |      gpc2197          |gpc606_5_1649        |     7|
|1674  |      gpc2198          |gpc615_5_1650        |     8|
|1675  |      gpc2199          |gpc615_5_1651        |     8|
|1676  |      gpc22            |gpc1163_5_1652       |     6|
|1677  |      gpc220           |gpc606_5_1653        |     7|
|1678  |      gpc2200          |gpc615_5_1654        |     8|
|1679  |      gpc2201          |gpc615_5_1655        |     8|
|1680  |      gpc2202          |gpc615_5_1656        |     8|
|1681  |      gpc2203          |gpc615_5_1657        |     8|
|1682  |      gpc2204          |gpc606_5_1658        |     7|
|1683  |      gpc2205          |gpc606_5_1659        |     7|
|1684  |      gpc2206          |gpc606_5_1660        |     7|
|1685  |      gpc2207          |gpc606_5_1661        |     7|
|1686  |      gpc2208          |gpc606_5_1662        |     7|
|1687  |      gpc2209          |gpc606_5_1663        |     7|
|1688  |      gpc221           |gpc606_5_1664        |     7|
|1689  |      gpc2210          |gpc606_5_1665        |     7|
|1690  |      gpc2211          |gpc606_5_1666        |     7|
|1691  |      gpc2212          |gpc606_5_1667        |     7|
|1692  |      gpc2213          |gpc606_5_1668        |     7|
|1693  |      gpc2214          |gpc606_5_1669        |     7|
|1694  |      gpc2215          |gpc606_5_1670        |     7|
|1695  |      gpc2216          |gpc606_5_1671        |     7|
|1696  |      gpc2217          |gpc606_5_1672        |     7|
|1697  |      gpc2218          |gpc606_5_1673        |     7|
|1698  |      gpc2219          |gpc606_5_1674        |     7|
|1699  |      gpc222           |gpc606_5_1675        |     7|
|1700  |      gpc2220          |gpc606_5_1676        |     7|
|1701  |      gpc2221          |gpc606_5_1677        |     7|
|1702  |      gpc2222          |gpc606_5_1678        |     7|
|1703  |      gpc2223          |gpc606_5_1679        |     7|
|1704  |      gpc2224          |gpc606_5_1680        |     7|
|1705  |      gpc2225          |gpc606_5_1681        |     7|
|1706  |      gpc2226          |gpc606_5_1682        |     7|
|1707  |      gpc2227          |gpc606_5_1683        |     7|
|1708  |      gpc2228          |gpc606_5_1684        |     7|
|1709  |      gpc2229          |gpc606_5_1685        |     7|
|1710  |      gpc223           |gpc606_5_1686        |     7|
|1711  |      gpc2230          |gpc606_5_1687        |     7|
|1712  |      gpc2231          |gpc606_5_1688        |     7|
|1713  |      gpc2232          |gpc606_5_1689        |     7|
|1714  |      gpc2233          |gpc606_5_1690        |     7|
|1715  |      gpc2234          |gpc606_5_1691        |     7|
|1716  |      gpc2235          |gpc606_5_1692        |     7|
|1717  |      gpc2236          |gpc606_5_1693        |     7|
|1718  |      gpc2237          |gpc606_5_1694        |     7|
|1719  |      gpc2238          |gpc606_5_1695        |     7|
|1720  |      gpc2239          |gpc606_5_1696        |     7|
|1721  |      gpc224           |gpc606_5_1697        |     7|
|1722  |      gpc2240          |gpc606_5_1698        |     7|
|1723  |      gpc2241          |gpc606_5_1699        |     7|
|1724  |      gpc2242          |gpc606_5_1700        |     7|
|1725  |      gpc2243          |gpc606_5_1701        |     7|
|1726  |      gpc2244          |gpc606_5_1702        |     7|
|1727  |      gpc2245          |gpc606_5_1703        |     7|
|1728  |      gpc2246          |gpc606_5_1704        |     7|
|1729  |      gpc2247          |gpc606_5_1705        |     7|
|1730  |      gpc2248          |gpc606_5_1706        |     7|
|1731  |      gpc2249          |gpc606_5_1707        |     7|
|1732  |      gpc225           |gpc606_5_1708        |     7|
|1733  |      gpc2250          |gpc606_5_1709        |     7|
|1734  |      gpc2251          |gpc606_5_1710        |     7|
|1735  |      gpc2252          |gpc606_5_1711        |     7|
|1736  |      gpc2253          |gpc606_5_1712        |     7|
|1737  |      gpc2254          |gpc606_5_1713        |     7|
|1738  |      gpc2255          |gpc606_5_1714        |     7|
|1739  |      gpc2256          |gpc606_5_1715        |     7|
|1740  |      gpc2257          |gpc606_5_1716        |     7|
|1741  |      gpc2258          |gpc606_5_1717        |     7|
|1742  |      gpc2259          |gpc606_5_1718        |     7|
|1743  |      gpc226           |gpc606_5_1719        |     7|
|1744  |      gpc2260          |gpc2135_5_1720       |     7|
|1745  |      gpc2261          |gpc2135_5_1721       |     7|
|1746  |      gpc2262          |gpc2135_5_1722       |     7|
|1747  |      gpc2263          |gpc2135_5_1723       |     7|
|1748  |      gpc2264          |gpc2135_5_1724       |     7|
|1749  |      gpc2265          |gpc2135_5_1725       |     7|
|1750  |      gpc2266          |gpc2135_5_1726       |     7|
|1751  |      gpc2267          |gpc2135_5_1727       |     7|
|1752  |      gpc2268          |gpc2135_5_1728       |     7|
|1753  |      gpc2269          |gpc2135_5_1729       |     7|
|1754  |      gpc227           |gpc606_5_1730        |     7|
|1755  |      gpc2270          |gpc2135_5_1731       |     7|
|1756  |      gpc2271          |gpc2135_5_1732       |     7|
|1757  |      gpc2272          |gpc2135_5_1733       |     7|
|1758  |      gpc2273          |gpc2135_5_1734       |     7|
|1759  |      gpc2274          |gpc2135_5_1735       |     7|
|1760  |      gpc2275          |gpc2135_5_1736       |     7|
|1761  |      gpc2276          |gpc1163_5_1737       |     6|
|1762  |      gpc2277          |gpc1163_5_1738       |     6|
|1763  |      gpc2278          |gpc1163_5_1739       |     6|
|1764  |      gpc2279          |gpc1163_5_1740       |     6|
|1765  |      gpc228           |gpc606_5_1741        |     7|
|1766  |      gpc2280          |gpc1163_5_1742       |     6|
|1767  |      gpc2281          |gpc1163_5_1743       |     6|
|1768  |      gpc2282          |gpc1163_5_1744       |     6|
|1769  |      gpc2283          |gpc1163_5_1745       |     6|
|1770  |      gpc2284          |gpc1163_5_1746       |     6|
|1771  |      gpc2285          |gpc1163_5_1747       |     6|
|1772  |      gpc2286          |gpc1163_5_1748       |     6|
|1773  |      gpc2287          |gpc1163_5_1749       |     6|
|1774  |      gpc2288          |gpc1163_5_1750       |     6|
|1775  |      gpc2289          |gpc1163_5_1751       |     6|
|1776  |      gpc229           |gpc606_5_1752        |     7|
|1777  |      gpc2290          |gpc1163_5_1753       |     6|
|1778  |      gpc2291          |gpc1163_5_1754       |     6|
|1779  |      gpc2292          |gpc1163_5_1755       |     6|
|1780  |      gpc2293          |gpc1163_5_1756       |     6|
|1781  |      gpc2294          |gpc1163_5_1757       |     6|
|1782  |      gpc2295          |gpc1163_5_1758       |     6|
|1783  |      gpc2296          |gpc1163_5_1759       |     6|
|1784  |      gpc2297          |gpc606_5_1760        |     7|
|1785  |      gpc2298          |gpc606_5_1761        |     7|
|1786  |      gpc2299          |gpc606_5_1762        |     7|
|1787  |      gpc23            |gpc1163_5_1763       |     6|
|1788  |      gpc230           |gpc606_5_1764        |     7|
|1789  |      gpc2300          |gpc606_5_1765        |     7|
|1790  |      gpc2301          |gpc606_5_1766        |     7|
|1791  |      gpc2302          |gpc606_5_1767        |     7|
|1792  |      gpc2303          |gpc606_5_1768        |     7|
|1793  |      gpc2304          |gpc606_5_1769        |     7|
|1794  |      gpc2305          |gpc606_5_1770        |     7|
|1795  |      gpc2306          |gpc606_5_1771        |     7|
|1796  |      gpc2307          |gpc606_5_1772        |     7|
|1797  |      gpc2308          |gpc606_5_1773        |     7|
|1798  |      gpc2309          |gpc606_5_1774        |     7|
|1799  |      gpc231           |gpc606_5_1775        |     7|
|1800  |      gpc2310          |gpc606_5_1776        |     7|
|1801  |      gpc2311          |gpc606_5_1777        |     7|
|1802  |      gpc2312          |gpc606_5_1778        |     7|
|1803  |      gpc2313          |gpc606_5_1779        |     7|
|1804  |      gpc2314          |gpc606_5_1780        |     7|
|1805  |      gpc2315          |gpc606_5_1781        |     7|
|1806  |      gpc2316          |gpc606_5_1782        |     7|
|1807  |      gpc2317          |gpc606_5_1783        |     7|
|1808  |      gpc2318          |gpc606_5_1784        |     7|
|1809  |      gpc2319          |gpc606_5_1785        |     7|
|1810  |      gpc232           |gpc606_5_1786        |     7|
|1811  |      gpc2320          |gpc606_5_1787        |     7|
|1812  |      gpc2321          |gpc606_5_1788        |     7|
|1813  |      gpc2322          |gpc615_5_1789        |     8|
|1814  |      gpc2323          |gpc615_5_1790        |     8|
|1815  |      gpc2324          |gpc615_5_1791        |     8|
|1816  |      gpc2325          |gpc615_5_1792        |     8|
|1817  |      gpc2326          |gpc606_5_1793        |     7|
|1818  |      gpc2327          |gpc606_5_1794        |     7|
|1819  |      gpc2328          |gpc606_5_1795        |     7|
|1820  |      gpc2329          |gpc606_5_1796        |     7|
|1821  |      gpc233           |gpc606_5_1797        |     7|
|1822  |      gpc2330          |gpc606_5_1798        |     7|
|1823  |      gpc2331          |gpc606_5_1799        |     7|
|1824  |      gpc2332          |gpc606_5_1800        |     7|
|1825  |      gpc2333          |gpc606_5_1801        |     7|
|1826  |      gpc2334          |gpc606_5_1802        |     7|
|1827  |      gpc2335          |gpc606_5_1803        |     7|
|1828  |      gpc2336          |gpc606_5_1804        |     7|
|1829  |      gpc2337          |gpc606_5_1805        |     7|
|1830  |      gpc2338          |gpc606_5_1806        |     7|
|1831  |      gpc2339          |gpc606_5_1807        |     7|
|1832  |      gpc234           |gpc606_5_1808        |     7|
|1833  |      gpc2340          |gpc606_5_1809        |     7|
|1834  |      gpc2341          |gpc606_5_1810        |     7|
|1835  |      gpc2342          |gpc606_5_1811        |     7|
|1836  |      gpc2343          |gpc606_5_1812        |     7|
|1837  |      gpc2344          |gpc606_5_1813        |     7|
|1838  |      gpc2345          |gpc606_5_1814        |     7|
|1839  |      gpc2346          |gpc606_5_1815        |     7|
|1840  |      gpc2347          |gpc606_5_1816        |     7|
|1841  |      gpc2348          |gpc606_5_1817        |     7|
|1842  |      gpc2349          |gpc606_5_1818        |     7|
|1843  |      gpc235           |gpc606_5_1819        |     7|
|1844  |      gpc2350          |gpc606_5_1820        |     7|
|1845  |      gpc2351          |gpc606_5_1821        |     7|
|1846  |      gpc2352          |gpc606_5_1822        |     7|
|1847  |      gpc2353          |gpc606_5_1823        |     7|
|1848  |      gpc2354          |gpc606_5_1824        |     7|
|1849  |      gpc2355          |gpc615_5_1825        |     8|
|1850  |      gpc2356          |gpc615_5_1826        |     8|
|1851  |      gpc2357          |gpc615_5_1827        |     8|
|1852  |      gpc2358          |gpc615_5_1828        |     8|
|1853  |      gpc2359          |gpc615_5_1829        |     8|
|1854  |      gpc236           |gpc606_5_1830        |     7|
|1855  |      gpc2360          |gpc615_5_1831        |     8|
|1856  |      gpc2361          |gpc615_5_1832        |     8|
|1857  |      gpc2362          |gpc615_5_1833        |     8|
|1858  |      gpc2363          |gpc615_5_1834        |     8|
|1859  |      gpc2364          |gpc615_5_1835        |     8|
|1860  |      gpc2365          |gpc615_5_1836        |     8|
|1861  |      gpc2366          |gpc615_5_1837        |     8|
|1862  |      gpc2367          |gpc615_5_1838        |     8|
|1863  |      gpc2368          |gpc615_5_1839        |     8|
|1864  |      gpc2369          |gpc615_5_1840        |     8|
|1865  |      gpc237           |gpc606_5_1841        |     7|
|1866  |      gpc2370          |gpc615_5_1842        |     8|
|1867  |      gpc2371          |gpc615_5_1843        |     8|
|1868  |      gpc2372          |gpc615_5_1844        |     8|
|1869  |      gpc2373          |gpc615_5_1845        |     8|
|1870  |      gpc2374          |gpc615_5_1846        |     8|
|1871  |      gpc2375          |gpc615_5_1847        |     8|
|1872  |      gpc2376          |gpc615_5_1848        |     8|
|1873  |      gpc2377          |gpc615_5_1849        |     8|
|1874  |      gpc2378          |gpc615_5_1850        |     8|
|1875  |      gpc2379          |gpc615_5_1851        |     8|
|1876  |      gpc238           |gpc606_5_1852        |     7|
|1877  |      gpc2380          |gpc615_5_1853        |     8|
|1878  |      gpc2381          |gpc615_5_1854        |     8|
|1879  |      gpc2382          |gpc615_5_1855        |     8|
|1880  |      gpc2383          |gpc615_5_1856        |     8|
|1881  |      gpc2384          |gpc615_5_1857        |     8|
|1882  |      gpc2385          |gpc615_5_1858        |     8|
|1883  |      gpc2386          |gpc615_5_1859        |     8|
|1884  |      gpc2387          |gpc615_5_1860        |     8|
|1885  |      gpc2388          |gpc615_5_1861        |     8|
|1886  |      gpc2389          |gpc615_5_1862        |     8|
|1887  |      gpc239           |gpc606_5_1863        |     7|
|1888  |      gpc2390          |gpc615_5_1864        |     8|
|1889  |      gpc2391          |gpc615_5_1865        |     8|
|1890  |      gpc2392          |gpc615_5_1866        |     8|
|1891  |      gpc2393          |gpc615_5_1867        |     8|
|1892  |      gpc2394          |gpc606_5_1868        |     7|
|1893  |      gpc2395          |gpc606_5_1869        |     7|
|1894  |      gpc2396          |gpc606_5_1870        |     7|
|1895  |      gpc2397          |gpc606_5_1871        |     7|
|1896  |      gpc2398          |gpc606_5_1872        |     7|
|1897  |      gpc2399          |gpc606_5_1873        |     7|
|1898  |      gpc24            |gpc1163_5_1874       |     6|
|1899  |      gpc240           |gpc606_5_1875        |     7|
|1900  |      gpc2400          |gpc606_5_1876        |     7|
|1901  |      gpc2401          |gpc606_5_1877        |     7|
|1902  |      gpc2402          |gpc606_5_1878        |     7|
|1903  |      gpc2403          |gpc606_5_1879        |     7|
|1904  |      gpc2404          |gpc606_5_1880        |     7|
|1905  |      gpc2405          |gpc606_5_1881        |     7|
|1906  |      gpc2406          |gpc606_5_1882        |     7|
|1907  |      gpc2407          |gpc606_5_1883        |     7|
|1908  |      gpc2408          |gpc606_5_1884        |     7|
|1909  |      gpc2409          |gpc606_5_1885        |     7|
|1910  |      gpc241           |gpc606_5_1886        |     7|
|1911  |      gpc2410          |gpc606_5_1887        |     7|
|1912  |      gpc2411          |gpc606_5_1888        |     7|
|1913  |      gpc2412          |gpc606_5_1889        |     7|
|1914  |      gpc2413          |gpc606_5_1890        |     7|
|1915  |      gpc2414          |gpc606_5_1891        |     7|
|1916  |      gpc2415          |gpc606_5_1892        |     7|
|1917  |      gpc2416          |gpc606_5_1893        |     7|
|1918  |      gpc2417          |gpc606_5_1894        |     7|
|1919  |      gpc2418          |gpc606_5_1895        |     7|
|1920  |      gpc2419          |gpc606_5_1896        |     7|
|1921  |      gpc242           |gpc606_5_1897        |     7|
|1922  |      gpc2420          |gpc606_5_1898        |     7|
|1923  |      gpc2421          |gpc606_5_1899        |     7|
|1924  |      gpc2422          |gpc606_5_1900        |     7|
|1925  |      gpc2423          |gpc606_5_1901        |     7|
|1926  |      gpc2424          |gpc606_5_1902        |     7|
|1927  |      gpc2425          |gpc606_5_1903        |     7|
|1928  |      gpc2426          |gpc606_5_1904        |     7|
|1929  |      gpc2427          |gpc606_5_1905        |     7|
|1930  |      gpc2428          |gpc606_5_1906        |     7|
|1931  |      gpc2429          |gpc606_5_1907        |     7|
|1932  |      gpc243           |gpc606_5_1908        |     7|
|1933  |      gpc2430          |gpc606_5_1909        |     7|
|1934  |      gpc2431          |gpc606_5_1910        |     7|
|1935  |      gpc2432          |gpc606_5_1911        |     7|
|1936  |      gpc2433          |gpc606_5_1912        |     7|
|1937  |      gpc2434          |gpc606_5_1913        |     7|
|1938  |      gpc2435          |gpc606_5_1914        |     7|
|1939  |      gpc2436          |gpc606_5_1915        |     7|
|1940  |      gpc2437          |gpc606_5_1916        |     7|
|1941  |      gpc2438          |gpc606_5_1917        |     7|
|1942  |      gpc2439          |gpc606_5_1918        |     7|
|1943  |      gpc244           |gpc606_5_1919        |     7|
|1944  |      gpc2440          |gpc606_5_1920        |     7|
|1945  |      gpc2441          |gpc606_5_1921        |     7|
|1946  |      gpc2442          |gpc606_5_1922        |     7|
|1947  |      gpc2443          |gpc606_5_1923        |     7|
|1948  |      gpc2444          |gpc606_5_1924        |     7|
|1949  |      gpc2445          |gpc606_5_1925        |     7|
|1950  |      gpc2446          |gpc606_5_1926        |     7|
|1951  |      gpc2447          |gpc606_5_1927        |     7|
|1952  |      gpc2448          |gpc606_5_1928        |     7|
|1953  |      gpc2449          |gpc606_5_1929        |     7|
|1954  |      gpc245           |gpc606_5_1930        |     7|
|1955  |      gpc2450          |gpc606_5_1931        |     7|
|1956  |      gpc246           |gpc606_5_1932        |     7|
|1957  |      gpc247           |gpc606_5_1933        |     7|
|1958  |      gpc248           |gpc606_5_1934        |     7|
|1959  |      gpc249           |gpc606_5_1935        |     7|
|1960  |      gpc25            |gpc1163_5_1936       |     6|
|1961  |      gpc250           |gpc606_5_1937        |     7|
|1962  |      gpc251           |gpc606_5_1938        |     7|
|1963  |      gpc252           |gpc606_5_1939        |     7|
|1964  |      gpc253           |gpc606_5_1940        |     7|
|1965  |      gpc254           |gpc606_5_1941        |     7|
|1966  |      gpc255           |gpc606_5_1942        |     7|
|1967  |      gpc256           |gpc606_5_1943        |     7|
|1968  |      gpc257           |gpc606_5_1944        |     7|
|1969  |      gpc258           |gpc606_5_1945        |     7|
|1970  |      gpc259           |gpc606_5_1946        |     7|
|1971  |      gpc26            |gpc1163_5_1947       |     6|
|1972  |      gpc260           |gpc606_5_1948        |     7|
|1973  |      gpc261           |gpc606_5_1949        |     7|
|1974  |      gpc262           |gpc606_5_1950        |     7|
|1975  |      gpc263           |gpc606_5_1951        |     7|
|1976  |      gpc264           |gpc606_5_1952        |     7|
|1977  |      gpc265           |gpc606_5_1953        |     7|
|1978  |      gpc266           |gpc606_5_1954        |     7|
|1979  |      gpc267           |gpc606_5_1955        |     7|
|1980  |      gpc268           |gpc606_5_1956        |     7|
|1981  |      gpc269           |gpc606_5_1957        |     7|
|1982  |      gpc27            |gpc1163_5_1958       |     6|
|1983  |      gpc270           |gpc606_5_1959        |     7|
|1984  |      gpc271           |gpc606_5_1960        |     7|
|1985  |      gpc272           |gpc606_5_1961        |     7|
|1986  |      gpc273           |gpc606_5_1962        |     7|
|1987  |      gpc274           |gpc606_5_1963        |     7|
|1988  |      gpc275           |gpc606_5_1964        |     7|
|1989  |      gpc276           |gpc606_5_1965        |     7|
|1990  |      gpc277           |gpc606_5_1966        |     7|
|1991  |      gpc278           |gpc606_5_1967        |     7|
|1992  |      gpc279           |gpc606_5_1968        |     7|
|1993  |      gpc28            |gpc1163_5_1969       |     6|
|1994  |      gpc280           |gpc606_5_1970        |     7|
|1995  |      gpc281           |gpc606_5_1971        |     7|
|1996  |      gpc282           |gpc606_5_1972        |     7|
|1997  |      gpc283           |gpc606_5_1973        |     7|
|1998  |      gpc284           |gpc606_5_1974        |     7|
|1999  |      gpc285           |gpc606_5_1975        |     7|
|2000  |      gpc286           |gpc606_5_1976        |     7|
|2001  |      gpc287           |gpc606_5_1977        |     7|
|2002  |      gpc288           |gpc606_5_1978        |     7|
|2003  |      gpc289           |gpc606_5_1979        |     7|
|2004  |      gpc29            |gpc1163_5_1980       |     6|
|2005  |      gpc290           |gpc606_5_1981        |     7|
|2006  |      gpc291           |gpc606_5_1982        |     7|
|2007  |      gpc292           |gpc606_5_1983        |     7|
|2008  |      gpc293           |gpc606_5_1984        |     7|
|2009  |      gpc294           |gpc615_5_1985        |     8|
|2010  |      gpc295           |gpc615_5_1986        |     8|
|2011  |      gpc296           |gpc615_5_1987        |     8|
|2012  |      gpc297           |gpc615_5_1988        |     8|
|2013  |      gpc298           |gpc615_5_1989        |     8|
|2014  |      gpc299           |gpc615_5_1990        |     8|
|2015  |      gpc3             |gpc117_4_1991        |     6|
|2016  |      gpc30            |gpc1163_5_1992       |     6|
|2017  |      gpc300           |gpc615_5_1993        |     8|
|2018  |      gpc301           |gpc615_5_1994        |     8|
|2019  |      gpc302           |gpc615_5_1995        |     8|
|2020  |      gpc303           |gpc615_5_1996        |     8|
|2021  |      gpc304           |gpc615_5_1997        |     8|
|2022  |      gpc305           |gpc615_5_1998        |     8|
|2023  |      gpc306           |gpc615_5_1999        |     8|
|2024  |      gpc307           |gpc615_5_2000        |     8|
|2025  |      gpc308           |gpc615_5_2001        |     8|
|2026  |      gpc309           |gpc615_5_2002        |     8|
|2027  |      gpc31            |gpc1163_5_2003       |     6|
|2028  |      gpc310           |gpc615_5_2004        |     8|
|2029  |      gpc311           |gpc615_5_2005        |     8|
|2030  |      gpc312           |gpc615_5_2006        |     8|
|2031  |      gpc313           |gpc615_5_2007        |     8|
|2032  |      gpc314           |gpc615_5_2008        |     8|
|2033  |      gpc315           |gpc615_5_2009        |     8|
|2034  |      gpc316           |gpc615_5_2010        |     8|
|2035  |      gpc317           |gpc615_5_2011        |     8|
|2036  |      gpc318           |gpc615_5_2012        |     8|
|2037  |      gpc319           |gpc615_5_2013        |     8|
|2038  |      gpc32            |gpc1163_5_2014       |     6|
|2039  |      gpc320           |gpc615_5_2015        |     8|
|2040  |      gpc321           |gpc615_5_2016        |     8|
|2041  |      gpc322           |gpc615_5_2017        |     8|
|2042  |      gpc323           |gpc615_5_2018        |     8|
|2043  |      gpc324           |gpc615_5_2019        |     8|
|2044  |      gpc325           |gpc615_5_2020        |     8|
|2045  |      gpc326           |gpc615_5_2021        |     8|
|2046  |      gpc327           |gpc615_5_2022        |     8|
|2047  |      gpc328           |gpc615_5_2023        |     8|
|2048  |      gpc329           |gpc615_5_2024        |     8|
|2049  |      gpc33            |gpc1163_5_2025       |     6|
|2050  |      gpc330           |gpc606_5_2026        |     7|
|2051  |      gpc331           |gpc606_5_2027        |     7|
|2052  |      gpc332           |gpc606_5_2028        |     7|
|2053  |      gpc333           |gpc606_5_2029        |     7|
|2054  |      gpc334           |gpc606_5_2030        |     7|
|2055  |      gpc335           |gpc606_5_2031        |     7|
|2056  |      gpc336           |gpc606_5_2032        |     7|
|2057  |      gpc337           |gpc606_5_2033        |     7|
|2058  |      gpc338           |gpc606_5_2034        |     7|
|2059  |      gpc339           |gpc606_5_2035        |     7|
|2060  |      gpc34            |gpc1163_5_2036       |     6|
|2061  |      gpc340           |gpc606_5_2037        |     7|
|2062  |      gpc341           |gpc606_5_2038        |     7|
|2063  |      gpc342           |gpc606_5_2039        |     7|
|2064  |      gpc343           |gpc606_5_2040        |     7|
|2065  |      gpc344           |gpc606_5_2041        |     7|
|2066  |      gpc345           |gpc606_5_2042        |     7|
|2067  |      gpc346           |gpc606_5_2043        |     7|
|2068  |      gpc347           |gpc606_5_2044        |     7|
|2069  |      gpc348           |gpc606_5_2045        |     7|
|2070  |      gpc349           |gpc606_5_2046        |     7|
|2071  |      gpc35            |gpc1163_5_2047       |     6|
|2072  |      gpc350           |gpc606_5_2048        |     7|
|2073  |      gpc351           |gpc606_5_2049        |     7|
|2074  |      gpc352           |gpc606_5_2050        |     7|
|2075  |      gpc353           |gpc606_5_2051        |     7|
|2076  |      gpc354           |gpc606_5_2052        |     7|
|2077  |      gpc355           |gpc606_5_2053        |     7|
|2078  |      gpc356           |gpc606_5_2054        |     7|
|2079  |      gpc357           |gpc606_5_2055        |     7|
|2080  |      gpc358           |gpc606_5_2056        |     7|
|2081  |      gpc359           |gpc606_5_2057        |     7|
|2082  |      gpc36            |gpc1163_5_2058       |     6|
|2083  |      gpc360           |gpc606_5_2059        |     7|
|2084  |      gpc361           |gpc606_5_2060        |     7|
|2085  |      gpc362           |gpc606_5_2061        |     7|
|2086  |      gpc363           |gpc606_5_2062        |     7|
|2087  |      gpc364           |gpc606_5_2063        |     7|
|2088  |      gpc365           |gpc606_5_2064        |     7|
|2089  |      gpc366           |gpc606_5_2065        |     7|
|2090  |      gpc367           |gpc606_5_2066        |     7|
|2091  |      gpc368           |gpc606_5_2067        |     7|
|2092  |      gpc369           |gpc606_5_2068        |     7|
|2093  |      gpc37            |gpc1163_5_2069       |     6|
|2094  |      gpc370           |gpc606_5_2070        |     7|
|2095  |      gpc371           |gpc606_5_2071        |     7|
|2096  |      gpc372           |gpc606_5_2072        |     7|
|2097  |      gpc373           |gpc606_5_2073        |     7|
|2098  |      gpc374           |gpc606_5_2074        |     7|
|2099  |      gpc375           |gpc606_5_2075        |     7|
|2100  |      gpc376           |gpc606_5_2076        |     7|
|2101  |      gpc377           |gpc606_5_2077        |     7|
|2102  |      gpc378           |gpc606_5_2078        |     7|
|2103  |      gpc379           |gpc606_5_2079        |     7|
|2104  |      gpc38            |gpc1163_5_2080       |     6|
|2105  |      gpc380           |gpc606_5_2081        |     7|
|2106  |      gpc381           |gpc606_5_2082        |     7|
|2107  |      gpc382           |gpc606_5_2083        |     7|
|2108  |      gpc383           |gpc606_5_2084        |     7|
|2109  |      gpc384           |gpc606_5_2085        |     7|
|2110  |      gpc385           |gpc606_5_2086        |     7|
|2111  |      gpc386           |gpc606_5_2087        |     7|
|2112  |      gpc387           |gpc606_5_2088        |     7|
|2113  |      gpc388           |gpc606_5_2089        |     7|
|2114  |      gpc389           |gpc606_5_2090        |     7|
|2115  |      gpc39            |gpc1163_5_2091       |     6|
|2116  |      gpc390           |gpc606_5_2092        |     7|
|2117  |      gpc391           |gpc606_5_2093        |     7|
|2118  |      gpc392           |gpc606_5_2094        |     7|
|2119  |      gpc393           |gpc606_5_2095        |     7|
|2120  |      gpc394           |gpc606_5_2096        |     7|
|2121  |      gpc395           |gpc606_5_2097        |     7|
|2122  |      gpc396           |gpc606_5_2098        |     7|
|2123  |      gpc397           |gpc606_5_2099        |     7|
|2124  |      gpc398           |gpc606_5_2100        |     7|
|2125  |      gpc399           |gpc606_5_2101        |     7|
|2126  |      gpc4             |gpc117_4_2102        |     6|
|2127  |      gpc40            |gpc1163_5_2103       |     6|
|2128  |      gpc400           |gpc606_5_2104        |     7|
|2129  |      gpc401           |gpc606_5_2105        |     7|
|2130  |      gpc402           |gpc606_5_2106        |     7|
|2131  |      gpc403           |gpc606_5_2107        |     7|
|2132  |      gpc404           |gpc606_5_2108        |     7|
|2133  |      gpc405           |gpc606_5_2109        |     7|
|2134  |      gpc406           |gpc606_5_2110        |     7|
|2135  |      gpc407           |gpc606_5_2111        |     7|
|2136  |      gpc408           |gpc606_5_2112        |     7|
|2137  |      gpc409           |gpc606_5_2113        |     7|
|2138  |      gpc41            |gpc1163_5_2114       |     6|
|2139  |      gpc410           |gpc606_5_2115        |     7|
|2140  |      gpc411           |gpc606_5_2116        |     7|
|2141  |      gpc412           |gpc606_5_2117        |     7|
|2142  |      gpc413           |gpc606_5_2118        |     7|
|2143  |      gpc414           |gpc606_5_2119        |     7|
|2144  |      gpc415           |gpc606_5_2120        |     7|
|2145  |      gpc416           |gpc606_5_2121        |     7|
|2146  |      gpc417           |gpc606_5_2122        |     7|
|2147  |      gpc418           |gpc606_5_2123        |     7|
|2148  |      gpc419           |gpc606_5_2124        |     7|
|2149  |      gpc42            |gpc1163_5_2125       |     6|
|2150  |      gpc420           |gpc606_5_2126        |     7|
|2151  |      gpc421           |gpc606_5_2127        |     7|
|2152  |      gpc422           |gpc606_5_2128        |     7|
|2153  |      gpc423           |gpc615_5_2129        |     8|
|2154  |      gpc424           |gpc615_5_2130        |     8|
|2155  |      gpc425           |gpc615_5_2131        |     8|
|2156  |      gpc426           |gpc615_5_2132        |     8|
|2157  |      gpc427           |gpc615_5_2133        |     8|
|2158  |      gpc428           |gpc615_5_2134        |     8|
|2159  |      gpc429           |gpc615_5_2135        |     8|
|2160  |      gpc43            |gpc1163_5_2136       |     6|
|2161  |      gpc430           |gpc615_5_2137        |     8|
|2162  |      gpc431           |gpc615_5_2138        |     8|
|2163  |      gpc432           |gpc615_5_2139        |     8|
|2164  |      gpc433           |gpc615_5_2140        |     8|
|2165  |      gpc434           |gpc615_5_2141        |     8|
|2166  |      gpc435           |gpc615_5_2142        |     8|
|2167  |      gpc436           |gpc615_5_2143        |     8|
|2168  |      gpc437           |gpc615_5_2144        |     8|
|2169  |      gpc438           |gpc615_5_2145        |     8|
|2170  |      gpc439           |gpc615_5_2146        |     8|
|2171  |      gpc44            |gpc1163_5_2147       |     6|
|2172  |      gpc440           |gpc615_5_2148        |     8|
|2173  |      gpc441           |gpc615_5_2149        |     8|
|2174  |      gpc442           |gpc615_5_2150        |     8|
|2175  |      gpc443           |gpc615_5_2151        |     8|
|2176  |      gpc444           |gpc615_5_2152        |     8|
|2177  |      gpc445           |gpc615_5_2153        |     8|
|2178  |      gpc446           |gpc615_5_2154        |     8|
|2179  |      gpc447           |gpc615_5_2155        |     8|
|2180  |      gpc448           |gpc615_5_2156        |     8|
|2181  |      gpc449           |gpc615_5_2157        |     8|
|2182  |      gpc45            |gpc1163_5_2158       |     6|
|2183  |      gpc450           |gpc615_5_2159        |     8|
|2184  |      gpc451           |gpc615_5_2160        |     8|
|2185  |      gpc452           |gpc615_5_2161        |     8|
|2186  |      gpc453           |gpc615_5_2162        |     8|
|2187  |      gpc454           |gpc615_5_2163        |     8|
|2188  |      gpc455           |gpc615_5_2164        |     8|
|2189  |      gpc456           |gpc615_5_2165        |     8|
|2190  |      gpc457           |gpc615_5_2166        |     8|
|2191  |      gpc458           |gpc615_5_2167        |     8|
|2192  |      gpc459           |gpc615_5_2168        |     8|
|2193  |      gpc46            |gpc1163_5_2169       |     6|
|2194  |      gpc460           |gpc615_5_2170        |     8|
|2195  |      gpc461           |gpc615_5_2171        |     8|
|2196  |      gpc462           |gpc615_5_2172        |     8|
|2197  |      gpc463           |gpc615_5_2173        |     8|
|2198  |      gpc464           |gpc615_5_2174        |     8|
|2199  |      gpc465           |gpc615_5_2175        |     8|
|2200  |      gpc466           |gpc615_5_2176        |     8|
|2201  |      gpc467           |gpc615_5_2177        |     8|
|2202  |      gpc468           |gpc615_5_2178        |     8|
|2203  |      gpc469           |gpc615_5_2179        |     8|
|2204  |      gpc47            |gpc1163_5_2180       |     6|
|2205  |      gpc470           |gpc615_5_2181        |     8|
|2206  |      gpc471           |gpc615_5_2182        |     8|
|2207  |      gpc472           |gpc615_5_2183        |     8|
|2208  |      gpc473           |gpc615_5_2184        |     8|
|2209  |      gpc474           |gpc615_5_2185        |     8|
|2210  |      gpc475           |gpc615_5_2186        |     8|
|2211  |      gpc476           |gpc615_5_2187        |     8|
|2212  |      gpc477           |gpc615_5_2188        |     8|
|2213  |      gpc478           |gpc615_5_2189        |     8|
|2214  |      gpc479           |gpc615_5_2190        |     8|
|2215  |      gpc48            |gpc1163_5_2191       |     6|
|2216  |      gpc480           |gpc615_5_2192        |     8|
|2217  |      gpc481           |gpc615_5_2193        |     8|
|2218  |      gpc482           |gpc615_5_2194        |     8|
|2219  |      gpc483           |gpc615_5_2195        |     8|
|2220  |      gpc484           |gpc615_5_2196        |     8|
|2221  |      gpc485           |gpc606_5_2197        |     7|
|2222  |      gpc486           |gpc606_5_2198        |     7|
|2223  |      gpc487           |gpc606_5_2199        |     7|
|2224  |      gpc488           |gpc606_5_2200        |     7|
|2225  |      gpc489           |gpc606_5_2201        |     7|
|2226  |      gpc49            |gpc1163_5_2202       |     6|
|2227  |      gpc490           |gpc606_5_2203        |     7|
|2228  |      gpc491           |gpc606_5_2204        |     7|
|2229  |      gpc492           |gpc606_5_2205        |     7|
|2230  |      gpc493           |gpc606_5_2206        |     7|
|2231  |      gpc494           |gpc606_5_2207        |     7|
|2232  |      gpc495           |gpc606_5_2208        |     7|
|2233  |      gpc496           |gpc606_5_2209        |     7|
|2234  |      gpc497           |gpc606_5_2210        |     7|
|2235  |      gpc498           |gpc606_5_2211        |     7|
|2236  |      gpc499           |gpc606_5_2212        |     7|
|2237  |      gpc5             |gpc117_4_2213        |     6|
|2238  |      gpc50            |gpc1163_5_2214       |     6|
|2239  |      gpc500           |gpc606_5_2215        |     7|
|2240  |      gpc501           |gpc606_5_2216        |     7|
|2241  |      gpc502           |gpc606_5_2217        |     7|
|2242  |      gpc503           |gpc606_5_2218        |     7|
|2243  |      gpc504           |gpc606_5_2219        |     7|
|2244  |      gpc505           |gpc606_5_2220        |     7|
|2245  |      gpc506           |gpc606_5_2221        |     7|
|2246  |      gpc507           |gpc606_5_2222        |     7|
|2247  |      gpc508           |gpc606_5_2223        |     7|
|2248  |      gpc509           |gpc606_5_2224        |     7|
|2249  |      gpc51            |gpc1163_5_2225       |     6|
|2250  |      gpc510           |gpc606_5_2226        |     7|
|2251  |      gpc511           |gpc606_5_2227        |     7|
|2252  |      gpc512           |gpc606_5_2228        |     7|
|2253  |      gpc513           |gpc606_5_2229        |     7|
|2254  |      gpc514           |gpc606_5_2230        |     7|
|2255  |      gpc515           |gpc606_5_2231        |     7|
|2256  |      gpc516           |gpc606_5_2232        |     7|
|2257  |      gpc517           |gpc606_5_2233        |     7|
|2258  |      gpc518           |gpc606_5_2234        |     7|
|2259  |      gpc519           |gpc606_5_2235        |     7|
|2260  |      gpc52            |gpc1163_5_2236       |     6|
|2261  |      gpc520           |gpc606_5_2237        |     7|
|2262  |      gpc521           |gpc606_5_2238        |     7|
|2263  |      gpc522           |gpc606_5_2239        |     7|
|2264  |      gpc523           |gpc606_5_2240        |     7|
|2265  |      gpc524           |gpc606_5_2241        |     7|
|2266  |      gpc525           |gpc606_5_2242        |     7|
|2267  |      gpc526           |gpc606_5_2243        |     7|
|2268  |      gpc527           |gpc606_5_2244        |     7|
|2269  |      gpc528           |gpc606_5_2245        |     7|
|2270  |      gpc529           |gpc606_5_2246        |     7|
|2271  |      gpc53            |gpc1163_5_2247       |     6|
|2272  |      gpc530           |gpc606_5_2248        |     7|
|2273  |      gpc531           |gpc606_5_2249        |     7|
|2274  |      gpc532           |gpc606_5_2250        |     7|
|2275  |      gpc533           |gpc606_5_2251        |     7|
|2276  |      gpc534           |gpc606_5_2252        |     7|
|2277  |      gpc535           |gpc606_5_2253        |     7|
|2278  |      gpc536           |gpc606_5_2254        |     7|
|2279  |      gpc537           |gpc606_5_2255        |     7|
|2280  |      gpc538           |gpc606_5_2256        |     7|
|2281  |      gpc539           |gpc606_5_2257        |     7|
|2282  |      gpc54            |gpc1163_5_2258       |     6|
|2283  |      gpc540           |gpc606_5_2259        |     7|
|2284  |      gpc541           |gpc606_5_2260        |     7|
|2285  |      gpc542           |gpc606_5_2261        |     7|
|2286  |      gpc543           |gpc606_5_2262        |     7|
|2287  |      gpc544           |gpc606_5_2263        |     7|
|2288  |      gpc545           |gpc606_5_2264        |     7|
|2289  |      gpc546           |gpc606_5_2265        |     7|
|2290  |      gpc547           |gpc606_5_2266        |     7|
|2291  |      gpc548           |gpc606_5_2267        |     7|
|2292  |      gpc549           |gpc606_5_2268        |     7|
|2293  |      gpc55            |gpc1163_5_2269       |     6|
|2294  |      gpc550           |gpc606_5_2270        |     7|
|2295  |      gpc551           |gpc606_5_2271        |     7|
|2296  |      gpc552           |gpc606_5_2272        |     7|
|2297  |      gpc553           |gpc606_5_2273        |     7|
|2298  |      gpc554           |gpc606_5_2274        |     7|
|2299  |      gpc555           |gpc606_5_2275        |     7|
|2300  |      gpc556           |gpc606_5_2276        |     7|
|2301  |      gpc557           |gpc606_5_2277        |     7|
|2302  |      gpc558           |gpc606_5_2278        |     7|
|2303  |      gpc559           |gpc606_5_2279        |     7|
|2304  |      gpc56            |gpc1163_5_2280       |     6|
|2305  |      gpc560           |gpc606_5_2281        |     7|
|2306  |      gpc561           |gpc606_5_2282        |     7|
|2307  |      gpc562           |gpc606_5_2283        |     7|
|2308  |      gpc563           |gpc606_5_2284        |     7|
|2309  |      gpc564           |gpc606_5_2285        |     7|
|2310  |      gpc565           |gpc606_5_2286        |     7|
|2311  |      gpc566           |gpc606_5_2287        |     7|
|2312  |      gpc567           |gpc606_5_2288        |     7|
|2313  |      gpc568           |gpc606_5_2289        |     7|
|2314  |      gpc569           |gpc606_5_2290        |     7|
|2315  |      gpc57            |gpc606_5_2291        |     7|
|2316  |      gpc570           |gpc606_5_2292        |     7|
|2317  |      gpc571           |gpc606_5_2293        |     7|
|2318  |      gpc572           |gpc606_5_2294        |     7|
|2319  |      gpc573           |gpc606_5_2295        |     7|
|2320  |      gpc574           |gpc606_5_2296        |     7|
|2321  |      gpc575           |gpc606_5_2297        |     7|
|2322  |      gpc576           |gpc606_5_2298        |     7|
|2323  |      gpc577           |gpc606_5_2299        |     7|
|2324  |      gpc578           |gpc606_5_2300        |     7|
|2325  |      gpc579           |gpc606_5_2301        |     7|
|2326  |      gpc58            |gpc606_5_2302        |     7|
|2327  |      gpc580           |gpc606_5_2303        |     7|
|2328  |      gpc581           |gpc606_5_2304        |     7|
|2329  |      gpc582           |gpc606_5_2305        |     7|
|2330  |      gpc583           |gpc606_5_2306        |     7|
|2331  |      gpc584           |gpc606_5_2307        |     7|
|2332  |      gpc585           |gpc606_5_2308        |     7|
|2333  |      gpc586           |gpc606_5_2309        |     7|
|2334  |      gpc587           |gpc615_5_2310        |     8|
|2335  |      gpc588           |gpc615_5_2311        |     8|
|2336  |      gpc589           |gpc615_5_2312        |     8|
|2337  |      gpc59            |gpc606_5_2313        |     7|
|2338  |      gpc590           |gpc615_5_2314        |     8|
|2339  |      gpc591           |gpc615_5_2315        |     8|
|2340  |      gpc592           |gpc615_5_2316        |     8|
|2341  |      gpc593           |gpc615_5_2317        |     8|
|2342  |      gpc594           |gpc615_5_2318        |     8|
|2343  |      gpc5948          |gpc1163_5_2319       |     6|
|2344  |      gpc5949          |gpc1163_5_2320       |     6|
|2345  |      gpc595           |gpc615_5_2321        |     8|
|2346  |      gpc5950          |gpc1163_5_2322       |     6|
|2347  |      gpc5951          |gpc1163_5_2323       |     6|
|2348  |      gpc5952          |gpc1163_5_2324       |     6|
|2349  |      gpc5953          |gpc1163_5_2325       |     6|
|2350  |      gpc5954          |gpc1163_5_2326       |     6|
|2351  |      gpc5955          |gpc1163_5_2327       |     6|
|2352  |      gpc5956          |gpc1163_5_2328       |     6|
|2353  |      gpc5957          |gpc1163_5_2329       |     6|
|2354  |      gpc5958          |gpc1163_5_2330       |     6|
|2355  |      gpc5959          |gpc1163_5_2331       |     6|
|2356  |      gpc596           |gpc615_5_2332        |     8|
|2357  |      gpc5960          |gpc1163_5_2333       |     6|
|2358  |      gpc5961          |gpc1163_5_2334       |     6|
|2359  |      gpc5962          |gpc1163_5_2335       |     6|
|2360  |      gpc5963          |gpc1163_5_2336       |     6|
|2361  |      gpc5964          |gpc606_5_2337        |     7|
|2362  |      gpc5965          |gpc606_5_2338        |     7|
|2363  |      gpc5966          |gpc606_5_2339        |     7|
|2364  |      gpc5967          |gpc606_5_2340        |     7|
|2365  |      gpc5968          |gpc606_5_2341        |     7|
|2366  |      gpc5969          |gpc606_5_2342        |     7|
|2367  |      gpc597           |gpc615_5_2343        |     8|
|2368  |      gpc5970          |gpc606_5_2344        |     7|
|2369  |      gpc5971          |gpc606_5_2345        |     7|
|2370  |      gpc5972          |gpc606_5_2346        |     7|
|2371  |      gpc5973          |gpc615_5_2347        |     8|
|2372  |      gpc5974          |gpc615_5_2348        |     8|
|2373  |      gpc5975          |gpc606_5_2349        |     7|
|2374  |      gpc5976          |gpc606_5_2350        |     7|
|2375  |      gpc5977          |gpc606_5_2351        |     7|
|2376  |      gpc5978          |gpc606_5_2352        |     7|
|2377  |      gpc5979          |gpc606_5_2353        |     7|
|2378  |      gpc598           |gpc615_5_2354        |     8|
|2379  |      gpc5980          |gpc606_5_2355        |     7|
|2380  |      gpc5981          |gpc606_5_2356        |     7|
|2381  |      gpc5982          |gpc606_5_2357        |     7|
|2382  |      gpc5983          |gpc606_5_2358        |     7|
|2383  |      gpc5984          |gpc606_5_2359        |     7|
|2384  |      gpc5985          |gpc606_5_2360        |     7|
|2385  |      gpc5986          |gpc606_5_2361        |     7|
|2386  |      gpc5987          |gpc606_5_2362        |     7|
|2387  |      gpc5988          |gpc606_5_2363        |     7|
|2388  |      gpc5989          |gpc606_5_2364        |     7|
|2389  |      gpc599           |gpc615_5_2365        |     8|
|2390  |      gpc5990          |gpc606_5_2366        |     7|
|2391  |      gpc5991          |gpc606_5_2367        |     7|
|2392  |      gpc5992          |gpc606_5_2368        |     7|
|2393  |      gpc5993          |gpc606_5_2369        |     7|
|2394  |      gpc5994          |gpc606_5_2370        |     7|
|2395  |      gpc5995          |gpc606_5_2371        |     7|
|2396  |      gpc5996          |gpc606_5_2372        |     7|
|2397  |      gpc5997          |gpc606_5_2373        |     7|
|2398  |      gpc5998          |gpc606_5_2374        |     7|
|2399  |      gpc5999          |gpc606_5_2375        |     7|
|2400  |      gpc6             |gpc117_4_2376        |     6|
|2401  |      gpc60            |gpc606_5_2377        |     7|
|2402  |      gpc600           |gpc615_5_2378        |     8|
|2403  |      gpc6000          |gpc606_5_2379        |     7|
|2404  |      gpc6001          |gpc606_5_2380        |     7|
|2405  |      gpc6002          |gpc606_5_2381        |     7|
|2406  |      gpc6003          |gpc606_5_2382        |     7|
|2407  |      gpc6004          |gpc606_5_2383        |     7|
|2408  |      gpc6005          |gpc606_5_2384        |     7|
|2409  |      gpc6006          |gpc606_5_2385        |     7|
|2410  |      gpc6007          |gpc606_5_2386        |     7|
|2411  |      gpc6008          |gpc1415_5_2387       |     9|
|2412  |      gpc6009          |gpc1415_5_2388       |     9|
|2413  |      gpc601           |gpc615_5_2389        |     8|
|2414  |      gpc6010          |gpc615_5_2390        |     8|
|2415  |      gpc6011          |gpc615_5_2391        |     8|
|2416  |      gpc6012          |gpc615_5_2392        |     8|
|2417  |      gpc6013          |gpc615_5_2393        |     8|
|2418  |      gpc6014          |gpc615_5_2394        |     8|
|2419  |      gpc6015          |gpc615_5_2395        |     8|
|2420  |      gpc6016          |gpc615_5_2396        |     8|
|2421  |      gpc6017          |gpc623_5_2397        |     8|
|2422  |      gpc6018          |gpc623_5_2398        |     8|
|2423  |      gpc6019          |gpc606_5_2399        |     7|
|2424  |      gpc602           |gpc615_5_2400        |     8|
|2425  |      gpc6020          |gpc606_5_2401        |     7|
|2426  |      gpc6021          |gpc606_5_2402        |     7|
|2427  |      gpc6022          |gpc606_5_2403        |     7|
|2428  |      gpc6023          |gpc606_5_2404        |     7|
|2429  |      gpc6024          |gpc606_5_2405        |     7|
|2430  |      gpc6025          |gpc606_5_2406        |     7|
|2431  |      gpc6026          |gpc606_5_2407        |     7|
|2432  |      gpc6027          |gpc606_5_2408        |     7|
|2433  |      gpc6028          |gpc606_5_2409        |     7|
|2434  |      gpc6029          |gpc606_5_2410        |     7|
|2435  |      gpc603           |gpc615_5_2411        |     8|
|2436  |      gpc6030          |gpc606_5_2412        |     7|
|2437  |      gpc6031          |gpc606_5_2413        |     7|
|2438  |      gpc6032          |gpc606_5_2414        |     7|
|2439  |      gpc6033          |gpc606_5_2415        |     7|
|2440  |      gpc6034          |gpc606_5_2416        |     7|
|2441  |      gpc6035          |gpc606_5_2417        |     7|
|2442  |      gpc6036          |gpc606_5_2418        |     7|
|2443  |      gpc6037          |gpc606_5_2419        |     7|
|2444  |      gpc6038          |gpc606_5_2420        |     7|
|2445  |      gpc6039          |gpc606_5_2421        |     7|
|2446  |      gpc604           |gpc615_5_2422        |     8|
|2447  |      gpc6040          |gpc606_5_2423        |     7|
|2448  |      gpc6041          |gpc606_5_2424        |     7|
|2449  |      gpc6042          |gpc606_5_2425        |     7|
|2450  |      gpc6043          |gpc606_5_2426        |     7|
|2451  |      gpc6044          |gpc606_5_2427        |     7|
|2452  |      gpc6045          |gpc606_5_2428        |     7|
|2453  |      gpc6046          |gpc606_5_2429        |     7|
|2454  |      gpc6047          |gpc606_5_2430        |     7|
|2455  |      gpc6048          |gpc606_5_2431        |     7|
|2456  |      gpc6049          |gpc606_5_2432        |     7|
|2457  |      gpc605           |gpc615_5_2433        |     8|
|2458  |      gpc6050          |gpc606_5_2434        |     7|
|2459  |      gpc6051          |gpc606_5_2435        |     7|
|2460  |      gpc6052          |gpc606_5_2436        |     7|
|2461  |      gpc6053          |gpc606_5_2437        |     7|
|2462  |      gpc6054          |gpc606_5_2438        |     7|
|2463  |      gpc6055          |gpc606_5_2439        |     7|
|2464  |      gpc6056          |gpc606_5_2440        |     7|
|2465  |      gpc6057          |gpc606_5_2441        |     7|
|2466  |      gpc6058          |gpc615_5_2442        |     8|
|2467  |      gpc6059          |gpc615_5_2443        |     8|
|2468  |      gpc606           |gpc615_5_2444        |     8|
|2469  |      gpc6060          |gpc615_5_2445        |     8|
|2470  |      gpc6061          |gpc615_5_2446        |     8|
|2471  |      gpc6062          |gpc615_5_2447        |     8|
|2472  |      gpc6063          |gpc615_5_2448        |     8|
|2473  |      gpc6064          |gpc615_5_2449        |     8|
|2474  |      gpc6065          |gpc615_5_2450        |     8|
|2475  |      gpc6066          |gpc615_5_2451        |     8|
|2476  |      gpc6067          |gpc615_5_2452        |     8|
|2477  |      gpc6068          |gpc615_5_2453        |     8|
|2478  |      gpc6069          |gpc615_5_2454        |     8|
|2479  |      gpc607           |gpc615_5_2455        |     8|
|2480  |      gpc6070          |gpc615_5_2456        |     8|
|2481  |      gpc6071          |gpc615_5_2457        |     8|
|2482  |      gpc6072          |gpc615_5_2458        |     8|
|2483  |      gpc6073          |gpc615_5_2459        |     8|
|2484  |      gpc6074          |gpc615_5_2460        |     8|
|2485  |      gpc6075          |gpc615_5_2461        |     8|
|2486  |      gpc6076          |gpc615_5_2462        |     8|
|2487  |      gpc6077          |gpc615_5_2463        |     8|
|2488  |      gpc6078          |gpc615_5_2464        |     8|
|2489  |      gpc6079          |gpc615_5_2465        |     8|
|2490  |      gpc608           |gpc615_5_2466        |     8|
|2491  |      gpc6080          |gpc615_5_2467        |     8|
|2492  |      gpc6081          |gpc615_5_2468        |     8|
|2493  |      gpc6082          |gpc615_5_2469        |     8|
|2494  |      gpc6083          |gpc615_5_2470        |     8|
|2495  |      gpc6084          |gpc615_5_2471        |     8|
|2496  |      gpc6085          |gpc615_5_2472        |     8|
|2497  |      gpc6086          |gpc615_5_2473        |     8|
|2498  |      gpc6087          |gpc615_5_2474        |     8|
|2499  |      gpc6088          |gpc615_5_2475        |     8|
|2500  |      gpc6089          |gpc615_5_2476        |     8|
|2501  |      gpc609           |gpc615_5_2477        |     8|
|2502  |      gpc6090          |gpc615_5_2478        |     8|
|2503  |      gpc6091          |gpc615_5_2479        |     8|
|2504  |      gpc6092          |gpc615_5_2480        |     8|
|2505  |      gpc6093          |gpc615_5_2481        |     8|
|2506  |      gpc6094          |gpc615_5_2482        |     8|
|2507  |      gpc6095          |gpc615_5_2483        |     8|
|2508  |      gpc6096          |gpc615_5_2484        |     8|
|2509  |      gpc6097          |gpc615_5_2485        |     8|
|2510  |      gpc6098          |gpc615_5_2486        |     8|
|2511  |      gpc6099          |gpc615_5_2487        |     8|
|2512  |      gpc61            |gpc615_5_2488        |     8|
|2513  |      gpc610           |gpc615_5_2489        |     8|
|2514  |      gpc6100          |gpc615_5_2490        |     8|
|2515  |      gpc6101          |gpc615_5_2491        |     8|
|2516  |      gpc6102          |gpc615_5_2492        |     8|
|2517  |      gpc6103          |gpc615_5_2493        |     8|
|2518  |      gpc6104          |gpc615_5_2494        |     8|
|2519  |      gpc6105          |gpc606_5_2495        |     7|
|2520  |      gpc6106          |gpc606_5_2496        |     7|
|2521  |      gpc6107          |gpc606_5_2497        |     7|
|2522  |      gpc6108          |gpc606_5_2498        |     7|
|2523  |      gpc6109          |gpc606_5_2499        |     7|
|2524  |      gpc611           |gpc615_5_2500        |     8|
|2525  |      gpc6110          |gpc606_5_2501        |     7|
|2526  |      gpc6111          |gpc606_5_2502        |     7|
|2527  |      gpc6112          |gpc606_5_2503        |     7|
|2528  |      gpc6113          |gpc606_5_2504        |     7|
|2529  |      gpc6114          |gpc606_5_2505        |     7|
|2530  |      gpc6115          |gpc606_5_2506        |     7|
|2531  |      gpc6116          |gpc606_5_2507        |     7|
|2532  |      gpc6117          |gpc606_5_2508        |     7|
|2533  |      gpc6118          |gpc606_5_2509        |     7|
|2534  |      gpc6119          |gpc606_5_2510        |     7|
|2535  |      gpc612           |gpc615_5_2511        |     8|
|2536  |      gpc6120          |gpc606_5_2512        |     7|
|2537  |      gpc6121          |gpc606_5_2513        |     7|
|2538  |      gpc6122          |gpc606_5_2514        |     7|
|2539  |      gpc6123          |gpc606_5_2515        |     7|
|2540  |      gpc6124          |gpc606_5_2516        |     7|
|2541  |      gpc6125          |gpc606_5_2517        |     7|
|2542  |      gpc6126          |gpc606_5_2518        |     7|
|2543  |      gpc6127          |gpc606_5_2519        |     7|
|2544  |      gpc6128          |gpc606_5_2520        |     7|
|2545  |      gpc6129          |gpc606_5_2521        |     7|
|2546  |      gpc613           |gpc615_5_2522        |     8|
|2547  |      gpc6130          |gpc606_5_2523        |     7|
|2548  |      gpc6131          |gpc606_5_2524        |     7|
|2549  |      gpc6132          |gpc606_5_2525        |     7|
|2550  |      gpc6133          |gpc606_5_2526        |     7|
|2551  |      gpc6134          |gpc606_5_2527        |     7|
|2552  |      gpc6135          |gpc606_5_2528        |     7|
|2553  |      gpc6136          |gpc606_5_2529        |     7|
|2554  |      gpc6137          |gpc606_5_2530        |     7|
|2555  |      gpc6138          |gpc606_5_2531        |     7|
|2556  |      gpc6139          |gpc615_5_2532        |     8|
|2557  |      gpc614           |gpc615_5_2533        |     8|
|2558  |      gpc6140          |gpc1163_5_2534       |     6|
|2559  |      gpc6141          |gpc1163_5_2535       |     6|
|2560  |      gpc6142          |gpc1163_5_2536       |     6|
|2561  |      gpc6143          |gpc1163_5_2537       |     6|
|2562  |      gpc6144          |gpc1163_5_2538       |     6|
|2563  |      gpc6145          |gpc1163_5_2539       |     6|
|2564  |      gpc6146          |gpc1163_5_2540       |     6|
|2565  |      gpc6147          |gpc1163_5_2541       |     6|
|2566  |      gpc6148          |gpc1163_5_2542       |     6|
|2567  |      gpc6149          |gpc1163_5_2543       |     6|
|2568  |      gpc615           |gpc615_5_2544        |     8|
|2569  |      gpc6150          |gpc1163_5_2545       |     6|
|2570  |      gpc6151          |gpc1163_5_2546       |     6|
|2571  |      gpc6152          |gpc1163_5_2547       |     6|
|2572  |      gpc6153          |gpc1163_5_2548       |     6|
|2573  |      gpc6154          |gpc1163_5_2549       |     6|
|2574  |      gpc6155          |gpc1163_5_2550       |     6|
|2575  |      gpc6156          |gpc1163_5_2551       |     6|
|2576  |      gpc6157          |gpc1163_5_2552       |     6|
|2577  |      gpc6158          |gpc1163_5_2553       |     6|
|2578  |      gpc6159          |gpc1163_5_2554       |     6|
|2579  |      gpc616           |gpc615_5_2555        |     8|
|2580  |      gpc6160          |gpc1163_5_2556       |     6|
|2581  |      gpc6161          |gpc615_5_2557        |     8|
|2582  |      gpc6162          |gpc615_5_2558        |     8|
|2583  |      gpc6163          |gpc615_5_2559        |     8|
|2584  |      gpc6164          |gpc615_5_2560        |     8|
|2585  |      gpc6165          |gpc615_5_2561        |     8|
|2586  |      gpc6166          |gpc615_5_2562        |     8|
|2587  |      gpc6167          |gpc615_5_2563        |     8|
|2588  |      gpc6168          |gpc615_5_2564        |     8|
|2589  |      gpc6169          |gpc615_5_2565        |     8|
|2590  |      gpc617           |gpc615_5_2566        |     8|
|2591  |      gpc6170          |gpc615_5_2567        |     8|
|2592  |      gpc6171          |gpc615_5_2568        |     8|
|2593  |      gpc6172          |gpc615_5_2569        |     8|
|2594  |      gpc6173          |gpc615_5_2570        |     8|
|2595  |      gpc6174          |gpc615_5_2571        |     8|
|2596  |      gpc6175          |gpc615_5_2572        |     8|
|2597  |      gpc6176          |gpc615_5_2573        |     8|
|2598  |      gpc6177          |gpc615_5_2574        |     8|
|2599  |      gpc6178          |gpc615_5_2575        |     8|
|2600  |      gpc6179          |gpc615_5_2576        |     8|
|2601  |      gpc618           |gpc615_5_2577        |     8|
|2602  |      gpc6180          |gpc615_5_2578        |     8|
|2603  |      gpc6181          |gpc615_5_2579        |     8|
|2604  |      gpc6182          |gpc615_5_2580        |     8|
|2605  |      gpc6183          |gpc615_5_2581        |     8|
|2606  |      gpc6184          |gpc615_5_2582        |     8|
|2607  |      gpc6185          |gpc615_5_2583        |     8|
|2608  |      gpc6186          |gpc615_5_2584        |     8|
|2609  |      gpc6187          |gpc615_5_2585        |     8|
|2610  |      gpc6188          |gpc606_5_2586        |     7|
|2611  |      gpc6189          |gpc606_5_2587        |     7|
|2612  |      gpc619           |gpc615_5_2588        |     8|
|2613  |      gpc6190          |gpc606_5_2589        |     7|
|2614  |      gpc6191          |gpc1163_5_2590       |     6|
|2615  |      gpc6192          |gpc1163_5_2591       |     6|
|2616  |      gpc6193          |gpc1163_5_2592       |     6|
|2617  |      gpc6194          |gpc1163_5_2593       |     6|
|2618  |      gpc6195          |gpc1163_5_2594       |     6|
|2619  |      gpc6196          |gpc1163_5_2595       |     6|
|2620  |      gpc6197          |gpc1163_5_2596       |     6|
|2621  |      gpc6198          |gpc1163_5_2597       |     6|
|2622  |      gpc6199          |gpc1163_5_2598       |     6|
|2623  |      gpc62            |gpc615_5_2599        |     8|
|2624  |      gpc620           |gpc615_5_2600        |     8|
|2625  |      gpc6200          |gpc1163_5_2601       |     6|
|2626  |      gpc6201          |gpc1163_5_2602       |     6|
|2627  |      gpc6202          |gpc1163_5_2603       |     6|
|2628  |      gpc6203          |gpc1163_5_2604       |     6|
|2629  |      gpc6204          |gpc1163_5_2605       |     6|
|2630  |      gpc6205          |gpc1163_5_2606       |     6|
|2631  |      gpc6206          |gpc1163_5_2607       |     6|
|2632  |      gpc6207          |gpc1163_5_2608       |     6|
|2633  |      gpc6208          |gpc1163_5_2609       |     6|
|2634  |      gpc6209          |gpc1163_5_2610       |     6|
|2635  |      gpc621           |gpc615_5_2611        |     8|
|2636  |      gpc6210          |gpc1163_5_2612       |     6|
|2637  |      gpc6211          |gpc1163_5_2613       |     6|
|2638  |      gpc6212          |gpc1163_5_2614       |     6|
|2639  |      gpc6213          |gpc1163_5_2615       |     6|
|2640  |      gpc6214          |gpc1163_5_2616       |     6|
|2641  |      gpc6215          |gpc1163_5_2617       |     6|
|2642  |      gpc6216          |gpc1163_5_2618       |     6|
|2643  |      gpc6217          |gpc1163_5_2619       |     6|
|2644  |      gpc6218          |gpc1163_5_2620       |     6|
|2645  |      gpc6219          |gpc1163_5_2621       |     6|
|2646  |      gpc622           |gpc615_5_2622        |     8|
|2647  |      gpc6220          |gpc1163_5_2623       |     6|
|2648  |      gpc6221          |gpc1163_5_2624       |     6|
|2649  |      gpc6222          |gpc1163_5_2625       |     6|
|2650  |      gpc6223          |gpc606_5_2626        |     7|
|2651  |      gpc6224          |gpc606_5_2627        |     7|
|2652  |      gpc6225          |gpc606_5_2628        |     7|
|2653  |      gpc6226          |gpc606_5_2629        |     7|
|2654  |      gpc6227          |gpc606_5_2630        |     7|
|2655  |      gpc6228          |gpc606_5_2631        |     7|
|2656  |      gpc6229          |gpc615_5_2632        |     8|
|2657  |      gpc623           |gpc615_5_2633        |     8|
|2658  |      gpc6230          |gpc615_5_2634        |     8|
|2659  |      gpc6231          |gpc615_5_2635        |     8|
|2660  |      gpc6232          |gpc615_5_2636        |     8|
|2661  |      gpc6233          |gpc615_5_2637        |     8|
|2662  |      gpc6234          |gpc615_5_2638        |     8|
|2663  |      gpc6235          |gpc615_5_2639        |     8|
|2664  |      gpc6236          |gpc615_5_2640        |     8|
|2665  |      gpc6237          |gpc615_5_2641        |     8|
|2666  |      gpc6238          |gpc615_5_2642        |     8|
|2667  |      gpc6239          |gpc615_5_2643        |     8|
|2668  |      gpc624           |gpc615_5_2644        |     8|
|2669  |      gpc6240          |gpc615_5_2645        |     8|
|2670  |      gpc6241          |gpc615_5_2646        |     8|
|2671  |      gpc6242          |gpc615_5_2647        |     8|
|2672  |      gpc6243          |gpc615_5_2648        |     8|
|2673  |      gpc6244          |gpc1406_5_2649       |     8|
|2674  |      gpc6245          |gpc1406_5_2650       |     8|
|2675  |      gpc6246          |gpc606_5_2651        |     7|
|2676  |      gpc6247          |gpc606_5_2652        |     7|
|2677  |      gpc6248          |gpc606_5_2653        |     7|
|2678  |      gpc6249          |gpc606_5_2654        |     7|
|2679  |      gpc625           |gpc615_5_2655        |     8|
|2680  |      gpc6250          |gpc606_5_2656        |     7|
|2681  |      gpc6251          |gpc606_5_2657        |     7|
|2682  |      gpc6252          |gpc606_5_2658        |     7|
|2683  |      gpc6253          |gpc606_5_2659        |     7|
|2684  |      gpc6254          |gpc606_5_2660        |     7|
|2685  |      gpc6255          |gpc606_5_2661        |     7|
|2686  |      gpc6256          |gpc606_5_2662        |     7|
|2687  |      gpc6257          |gpc606_5_2663        |     7|
|2688  |      gpc6258          |gpc606_5_2664        |     7|
|2689  |      gpc6259          |gpc606_5_2665        |     7|
|2690  |      gpc626           |gpc615_5_2666        |     8|
|2691  |      gpc6260          |gpc606_5_2667        |     7|
|2692  |      gpc6261          |gpc606_5_2668        |     7|
|2693  |      gpc6262          |gpc606_5_2669        |     7|
|2694  |      gpc6263          |gpc606_5_2670        |     7|
|2695  |      gpc6264          |gpc606_5_2671        |     7|
|2696  |      gpc6265          |gpc606_5_2672        |     7|
|2697  |      gpc6266          |gpc606_5_2673        |     7|
|2698  |      gpc6267          |gpc606_5_2674        |     7|
|2699  |      gpc6268          |gpc606_5_2675        |     7|
|2700  |      gpc6269          |gpc606_5_2676        |     7|
|2701  |      gpc627           |gpc615_5_2677        |     8|
|2702  |      gpc6270          |gpc606_5_2678        |     7|
|2703  |      gpc6271          |gpc606_5_2679        |     7|
|2704  |      gpc6272          |gpc606_5_2680        |     7|
|2705  |      gpc6273          |gpc606_5_2681        |     7|
|2706  |      gpc6274          |gpc606_5_2682        |     7|
|2707  |      gpc6275          |gpc606_5_2683        |     7|
|2708  |      gpc6276          |gpc606_5_2684        |     7|
|2709  |      gpc6277          |gpc606_5_2685        |     7|
|2710  |      gpc6278          |gpc606_5_2686        |     7|
|2711  |      gpc6279          |gpc606_5_2687        |     7|
|2712  |      gpc628           |gpc615_5_2688        |     8|
|2713  |      gpc6280          |gpc606_5_2689        |     7|
|2714  |      gpc6281          |gpc606_5_2690        |     7|
|2715  |      gpc6282          |gpc606_5_2691        |     7|
|2716  |      gpc6283          |gpc606_5_2692        |     7|
|2717  |      gpc6284          |gpc606_5_2693        |     7|
|2718  |      gpc6285          |gpc606_5_2694        |     7|
|2719  |      gpc6286          |gpc606_5_2695        |     7|
|2720  |      gpc6287          |gpc606_5_2696        |     7|
|2721  |      gpc6288          |gpc606_5_2697        |     7|
|2722  |      gpc6289          |gpc615_5_2698        |     8|
|2723  |      gpc629           |gpc615_5_2699        |     8|
|2724  |      gpc6290          |gpc615_5_2700        |     8|
|2725  |      gpc6291          |gpc615_5_2701        |     8|
|2726  |      gpc6292          |gpc615_5_2702        |     8|
|2727  |      gpc6293          |gpc615_5_2703        |     8|
|2728  |      gpc6294          |gpc615_5_2704        |     8|
|2729  |      gpc6295          |gpc615_5_2705        |     8|
|2730  |      gpc6296          |gpc615_5_2706        |     8|
|2731  |      gpc6297          |gpc615_5_2707        |     8|
|2732  |      gpc6298          |gpc615_5_2708        |     8|
|2733  |      gpc6299          |gpc615_5_2709        |     8|
|2734  |      gpc63            |gpc615_5_2710        |     8|
|2735  |      gpc630           |gpc615_5_2711        |     8|
|2736  |      gpc6300          |gpc615_5_2712        |     8|
|2737  |      gpc6301          |gpc615_5_2713        |     8|
|2738  |      gpc6302          |gpc615_5_2714        |     8|
|2739  |      gpc6303          |gpc615_5_2715        |     8|
|2740  |      gpc6304          |gpc615_5_2716        |     8|
|2741  |      gpc6305          |gpc615_5_2717        |     8|
|2742  |      gpc6306          |gpc615_5_2718        |     8|
|2743  |      gpc6307          |gpc615_5_2719        |     8|
|2744  |      gpc6308          |gpc615_5_2720        |     8|
|2745  |      gpc6309          |gpc615_5_2721        |     8|
|2746  |      gpc631           |gpc615_5_2722        |     8|
|2747  |      gpc6310          |gpc615_5_2723        |     8|
|2748  |      gpc6311          |gpc615_5_2724        |     8|
|2749  |      gpc6312          |gpc615_5_2725        |     8|
|2750  |      gpc6313          |gpc615_5_2726        |     8|
|2751  |      gpc6314          |gpc615_5_2727        |     8|
|2752  |      gpc6315          |gpc615_5_2728        |     8|
|2753  |      gpc6316          |gpc615_5_2729        |     8|
|2754  |      gpc6317          |gpc615_5_2730        |     8|
|2755  |      gpc6318          |gpc615_5_2731        |     8|
|2756  |      gpc6319          |gpc615_5_2732        |     8|
|2757  |      gpc632           |gpc615_5_2733        |     8|
|2758  |      gpc6320          |gpc606_5_2734        |     7|
|2759  |      gpc6321          |gpc606_5_2735        |     7|
|2760  |      gpc6322          |gpc606_5_2736        |     7|
|2761  |      gpc6323          |gpc606_5_2737        |     7|
|2762  |      gpc6324          |gpc606_5_2738        |     7|
|2763  |      gpc6325          |gpc606_5_2739        |     7|
|2764  |      gpc6326          |gpc606_5_2740        |     7|
|2765  |      gpc6327          |gpc606_5_2741        |     7|
|2766  |      gpc6328          |gpc606_5_2742        |     7|
|2767  |      gpc6329          |gpc606_5_2743        |     7|
|2768  |      gpc633           |gpc615_5_2744        |     8|
|2769  |      gpc6330          |gpc606_5_2745        |     7|
|2770  |      gpc6331          |gpc606_5_2746        |     7|
|2771  |      gpc6332          |gpc606_5_2747        |     7|
|2772  |      gpc6333          |gpc606_5_2748        |     7|
|2773  |      gpc6334          |gpc606_5_2749        |     7|
|2774  |      gpc6335          |gpc606_5_2750        |     7|
|2775  |      gpc6336          |gpc606_5_2751        |     7|
|2776  |      gpc6337          |gpc606_5_2752        |     7|
|2777  |      gpc6338          |gpc606_5_2753        |     7|
|2778  |      gpc6339          |gpc606_5_2754        |     7|
|2779  |      gpc634           |gpc615_5_2755        |     8|
|2780  |      gpc6340          |gpc606_5_2756        |     7|
|2781  |      gpc6341          |gpc606_5_2757        |     7|
|2782  |      gpc6342          |gpc606_5_2758        |     7|
|2783  |      gpc6343          |gpc606_5_2759        |     7|
|2784  |      gpc6344          |gpc606_5_2760        |     7|
|2785  |      gpc6345          |gpc606_5_2761        |     7|
|2786  |      gpc6346          |gpc606_5_2762        |     7|
|2787  |      gpc6347          |gpc606_5_2763        |     7|
|2788  |      gpc6348          |gpc606_5_2764        |     7|
|2789  |      gpc6349          |gpc606_5_2765        |     7|
|2790  |      gpc635           |gpc615_5_2766        |     8|
|2791  |      gpc6350          |gpc615_5_2767        |     8|
|2792  |      gpc6351          |gpc615_5_2768        |     8|
|2793  |      gpc6352          |gpc615_5_2769        |     8|
|2794  |      gpc6353          |gpc615_5_2770        |     8|
|2795  |      gpc6354          |gpc615_5_2771        |     8|
|2796  |      gpc6355          |gpc615_5_2772        |     8|
|2797  |      gpc6356          |gpc615_5_2773        |     8|
|2798  |      gpc6357          |gpc615_5_2774        |     8|
|2799  |      gpc6358          |gpc615_5_2775        |     8|
|2800  |      gpc6359          |gpc615_5_2776        |     8|
|2801  |      gpc636           |gpc615_5_2777        |     8|
|2802  |      gpc6360          |gpc615_5_2778        |     8|
|2803  |      gpc6361          |gpc615_5_2779        |     8|
|2804  |      gpc6362          |gpc615_5_2780        |     8|
|2805  |      gpc6363          |gpc615_5_2781        |     8|
|2806  |      gpc6364          |gpc615_5_2782        |     8|
|2807  |      gpc6365          |gpc615_5_2783        |     8|
|2808  |      gpc6366          |gpc615_5_2784        |     8|
|2809  |      gpc6367          |gpc615_5_2785        |     8|
|2810  |      gpc6368          |gpc615_5_2786        |     8|
|2811  |      gpc6369          |gpc615_5_2787        |     8|
|2812  |      gpc637           |gpc615_5_2788        |     8|
|2813  |      gpc6370          |gpc615_5_2789        |     8|
|2814  |      gpc6371          |gpc615_5_2790        |     8|
|2815  |      gpc6372          |gpc615_5_2791        |     8|
|2816  |      gpc6373          |gpc615_5_2792        |     8|
|2817  |      gpc6374          |gpc615_5_2793        |     8|
|2818  |      gpc6375          |gpc615_5_2794        |     8|
|2819  |      gpc6376          |gpc615_5_2795        |     8|
|2820  |      gpc6377          |gpc615_5_2796        |     8|
|2821  |      gpc6378          |gpc615_5_2797        |     8|
|2822  |      gpc6379          |gpc615_5_2798        |     8|
|2823  |      gpc638           |gpc615_5_2799        |     8|
|2824  |      gpc6380          |gpc615_5_2800        |     8|
|2825  |      gpc6381          |gpc615_5_2801        |     8|
|2826  |      gpc6382          |gpc615_5_2802        |     8|
|2827  |      gpc6383          |gpc615_5_2803        |     8|
|2828  |      gpc6384          |gpc615_5_2804        |     8|
|2829  |      gpc6385          |gpc615_5_2805        |     8|
|2830  |      gpc6386          |gpc615_5_2806        |     8|
|2831  |      gpc6387          |gpc615_5_2807        |     8|
|2832  |      gpc6388          |gpc615_5_2808        |     8|
|2833  |      gpc6389          |gpc615_5_2809        |     8|
|2834  |      gpc639           |gpc615_5_2810        |     8|
|2835  |      gpc6390          |gpc615_5_2811        |     8|
|2836  |      gpc6391          |gpc615_5_2812        |     8|
|2837  |      gpc6392          |gpc615_5_2813        |     8|
|2838  |      gpc6393          |gpc615_5_2814        |     8|
|2839  |      gpc6394          |gpc615_5_2815        |     8|
|2840  |      gpc6395          |gpc615_5_2816        |     8|
|2841  |      gpc6396          |gpc615_5_2817        |     8|
|2842  |      gpc6397          |gpc615_5_2818        |     8|
|2843  |      gpc6398          |gpc615_5_2819        |     8|
|2844  |      gpc6399          |gpc615_5_2820        |     8|
|2845  |      gpc64            |gpc615_5_2821        |     8|
|2846  |      gpc640           |gpc606_5_2822        |     7|
|2847  |      gpc6400          |gpc615_5_2823        |     8|
|2848  |      gpc6401          |gpc615_5_2824        |     8|
|2849  |      gpc6402          |gpc615_5_2825        |     8|
|2850  |      gpc6403          |gpc615_5_2826        |     8|
|2851  |      gpc6404          |gpc606_5_2827        |     7|
|2852  |      gpc6405          |gpc606_5_2828        |     7|
|2853  |      gpc6406          |gpc606_5_2829        |     7|
|2854  |      gpc6407          |gpc606_5_2830        |     7|
|2855  |      gpc6408          |gpc606_5_2831        |     7|
|2856  |      gpc6409          |gpc606_5_2832        |     7|
|2857  |      gpc641           |gpc606_5_2833        |     7|
|2858  |      gpc6410          |gpc606_5_2834        |     7|
|2859  |      gpc6411          |gpc606_5_2835        |     7|
|2860  |      gpc6412          |gpc606_5_2836        |     7|
|2861  |      gpc6413          |gpc606_5_2837        |     7|
|2862  |      gpc6414          |gpc606_5_2838        |     7|
|2863  |      gpc6415          |gpc615_5_2839        |     8|
|2864  |      gpc6416          |gpc615_5_2840        |     8|
|2865  |      gpc6417          |gpc615_5_2841        |     8|
|2866  |      gpc6418          |gpc615_5_2842        |     8|
|2867  |      gpc6419          |gpc615_5_2843        |     8|
|2868  |      gpc642           |gpc606_5_2844        |     7|
|2869  |      gpc6420          |gpc615_5_2845        |     8|
|2870  |      gpc6421          |gpc615_5_2846        |     8|
|2871  |      gpc6422          |gpc615_5_2847        |     8|
|2872  |      gpc6423          |gpc615_5_2848        |     8|
|2873  |      gpc6424          |gpc615_5_2849        |     8|
|2874  |      gpc6425          |gpc615_5_2850        |     8|
|2875  |      gpc6426          |gpc615_5_2851        |     8|
|2876  |      gpc6427          |gpc615_5_2852        |     8|
|2877  |      gpc6428          |gpc615_5_2853        |     8|
|2878  |      gpc6429          |gpc615_5_2854        |     8|
|2879  |      gpc643           |gpc606_5_2855        |     7|
|2880  |      gpc6430          |gpc615_5_2856        |     8|
|2881  |      gpc6431          |gpc615_5_2857        |     8|
|2882  |      gpc6432          |gpc615_5_2858        |     8|
|2883  |      gpc6433          |gpc615_5_2859        |     8|
|2884  |      gpc6434          |gpc615_5_2860        |     8|
|2885  |      gpc6435          |gpc615_5_2861        |     8|
|2886  |      gpc6436          |gpc615_5_2862        |     8|
|2887  |      gpc6437          |gpc615_5_2863        |     8|
|2888  |      gpc6438          |gpc615_5_2864        |     8|
|2889  |      gpc6439          |gpc615_5_2865        |     8|
|2890  |      gpc644           |gpc606_5_2866        |     7|
|2891  |      gpc6440          |gpc615_5_2867        |     8|
|2892  |      gpc6441          |gpc615_5_2868        |     8|
|2893  |      gpc6442          |gpc615_5_2869        |     8|
|2894  |      gpc6443          |gpc615_5_2870        |     8|
|2895  |      gpc6444          |gpc623_5_2871        |     8|
|2896  |      gpc6445          |gpc615_5_2872        |     8|
|2897  |      gpc6446          |gpc615_5_2873        |     8|
|2898  |      gpc6447          |gpc615_5_2874        |     8|
|2899  |      gpc6448          |gpc615_5_2875        |     8|
|2900  |      gpc6449          |gpc615_5_2876        |     8|
|2901  |      gpc645           |gpc606_5_2877        |     7|
|2902  |      gpc6450          |gpc615_5_2878        |     8|
|2903  |      gpc6451          |gpc615_5_2879        |     8|
|2904  |      gpc6452          |gpc615_5_2880        |     8|
|2905  |      gpc6453          |gpc615_5_2881        |     8|
|2906  |      gpc6454          |gpc615_5_2882        |     8|
|2907  |      gpc6455          |gpc615_5_2883        |     8|
|2908  |      gpc6456          |gpc615_5_2884        |     8|
|2909  |      gpc6457          |gpc615_5_2885        |     8|
|2910  |      gpc6458          |gpc615_5_2886        |     8|
|2911  |      gpc6459          |gpc615_5_2887        |     8|
|2912  |      gpc646           |gpc606_5_2888        |     7|
|2913  |      gpc6460          |gpc615_5_2889        |     8|
|2914  |      gpc6461          |gpc615_5_2890        |     8|
|2915  |      gpc6462          |gpc615_5_2891        |     8|
|2916  |      gpc6463          |gpc615_5_2892        |     8|
|2917  |      gpc6464          |gpc615_5_2893        |     8|
|2918  |      gpc6465          |gpc615_5_2894        |     8|
|2919  |      gpc6466          |gpc615_5_2895        |     8|
|2920  |      gpc6467          |gpc615_5_2896        |     8|
|2921  |      gpc6468          |gpc615_5_2897        |     8|
|2922  |      gpc6469          |gpc606_5_2898        |     7|
|2923  |      gpc647           |gpc606_5_2899        |     7|
|2924  |      gpc6470          |gpc606_5_2900        |     7|
|2925  |      gpc6471          |gpc606_5_2901        |     7|
|2926  |      gpc6472          |gpc606_5_2902        |     7|
|2927  |      gpc6473          |gpc606_5_2903        |     7|
|2928  |      gpc6474          |gpc606_5_2904        |     7|
|2929  |      gpc6475          |gpc606_5_2905        |     7|
|2930  |      gpc6476          |gpc606_5_2906        |     7|
|2931  |      gpc6477          |gpc606_5_2907        |     7|
|2932  |      gpc6478          |gpc606_5_2908        |     7|
|2933  |      gpc6479          |gpc606_5_2909        |     7|
|2934  |      gpc648           |gpc606_5_2910        |     7|
|2935  |      gpc6480          |gpc606_5_2911        |     7|
|2936  |      gpc6481          |gpc606_5_2912        |     7|
|2937  |      gpc6482          |gpc2135_5_2913       |     7|
|2938  |      gpc6483          |gpc207_4_2914        |     8|
|2939  |      gpc6484          |gpc207_4_2915        |     8|
|2940  |      gpc6485          |gpc207_4_2916        |     8|
|2941  |      gpc6486          |gpc207_4_2917        |     8|
|2942  |      gpc6487          |gpc207_4_2918        |     8|
|2943  |      gpc6488          |gpc606_5_2919        |     7|
|2944  |      gpc6489          |gpc606_5_2920        |     7|
|2945  |      gpc649           |gpc606_5_2921        |     7|
|2946  |      gpc6490          |gpc606_5_2922        |     7|
|2947  |      gpc6491          |gpc606_5_2923        |     7|
|2948  |      gpc6492          |gpc606_5_2924        |     7|
|2949  |      gpc6493          |gpc606_5_2925        |     7|
|2950  |      gpc6494          |gpc606_5_2926        |     7|
|2951  |      gpc6495          |gpc606_5_2927        |     7|
|2952  |      gpc6496          |gpc606_5_2928        |     7|
|2953  |      gpc6497          |gpc606_5_2929        |     7|
|2954  |      gpc6498          |gpc606_5_2930        |     7|
|2955  |      gpc6499          |gpc606_5_2931        |     7|
|2956  |      gpc65            |gpc615_5_2932        |     8|
|2957  |      gpc650           |gpc606_5_2933        |     7|
|2958  |      gpc6500          |gpc606_5_2934        |     7|
|2959  |      gpc6501          |gpc606_5_2935        |     7|
|2960  |      gpc6502          |gpc606_5_2936        |     7|
|2961  |      gpc6503          |gpc606_5_2937        |     7|
|2962  |      gpc6504          |gpc606_5_2938        |     7|
|2963  |      gpc6505          |gpc606_5_2939        |     7|
|2964  |      gpc6506          |gpc606_5_2940        |     7|
|2965  |      gpc6507          |gpc606_5_2941        |     7|
|2966  |      gpc6508          |gpc606_5_2942        |     7|
|2967  |      gpc6509          |gpc606_5_2943        |     7|
|2968  |      gpc651           |gpc606_5_2944        |     7|
|2969  |      gpc6510          |gpc606_5_2945        |     7|
|2970  |      gpc6511          |gpc606_5_2946        |     7|
|2971  |      gpc6512          |gpc606_5_2947        |     7|
|2972  |      gpc6513          |gpc606_5_2948        |     7|
|2973  |      gpc6514          |gpc615_5_2949        |     8|
|2974  |      gpc6515          |gpc615_5_2950        |     8|
|2975  |      gpc6516          |gpc615_5_2951        |     8|
|2976  |      gpc6517          |gpc615_5_2952        |     8|
|2977  |      gpc6518          |gpc615_5_2953        |     8|
|2978  |      gpc6519          |gpc615_5_2954        |     8|
|2979  |      gpc652           |gpc606_5_2955        |     7|
|2980  |      gpc6520          |gpc615_5_2956        |     8|
|2981  |      gpc6521          |gpc615_5_2957        |     8|
|2982  |      gpc6522          |gpc615_5_2958        |     8|
|2983  |      gpc6523          |gpc615_5_2959        |     8|
|2984  |      gpc6524          |gpc615_5_2960        |     8|
|2985  |      gpc6525          |gpc615_5_2961        |     8|
|2986  |      gpc6526          |gpc615_5_2962        |     8|
|2987  |      gpc6527          |gpc615_5_2963        |     8|
|2988  |      gpc6528          |gpc615_5_2964        |     8|
|2989  |      gpc6529          |gpc615_5_2965        |     8|
|2990  |      gpc653           |gpc606_5_2966        |     7|
|2991  |      gpc6530          |gpc615_5_2967        |     8|
|2992  |      gpc6531          |gpc615_5_2968        |     8|
|2993  |      gpc6532          |gpc615_5_2969        |     8|
|2994  |      gpc6533          |gpc615_5_2970        |     8|
|2995  |      gpc6534          |gpc615_5_2971        |     8|
|2996  |      gpc6535          |gpc615_5_2972        |     8|
|2997  |      gpc6536          |gpc615_5_2973        |     8|
|2998  |      gpc6537          |gpc615_5_2974        |     8|
|2999  |      gpc6538          |gpc615_5_2975        |     8|
|3000  |      gpc6539          |gpc615_5_2976        |     8|
|3001  |      gpc654           |gpc606_5_2977        |     7|
|3002  |      gpc6540          |gpc615_5_2978        |     8|
|3003  |      gpc6541          |gpc606_5_2979        |     7|
|3004  |      gpc6542          |gpc606_5_2980        |     7|
|3005  |      gpc6543          |gpc606_5_2981        |     7|
|3006  |      gpc6544          |gpc606_5_2982        |     7|
|3007  |      gpc6545          |gpc606_5_2983        |     7|
|3008  |      gpc6546          |gpc606_5_2984        |     7|
|3009  |      gpc6547          |gpc606_5_2985        |     7|
|3010  |      gpc6548          |gpc606_5_2986        |     7|
|3011  |      gpc6549          |gpc606_5_2987        |     7|
|3012  |      gpc655           |gpc606_5_2988        |     7|
|3013  |      gpc6550          |gpc606_5_2989        |     7|
|3014  |      gpc6551          |gpc606_5_2990        |     7|
|3015  |      gpc6552          |gpc606_5_2991        |     7|
|3016  |      gpc6553          |gpc606_5_2992        |     7|
|3017  |      gpc6554          |gpc606_5_2993        |     7|
|3018  |      gpc6555          |gpc606_5_2994        |     7|
|3019  |      gpc6556          |gpc606_5_2995        |     7|
|3020  |      gpc6557          |gpc606_5_2996        |     7|
|3021  |      gpc6558          |gpc606_5_2997        |     7|
|3022  |      gpc6559          |gpc606_5_2998        |     7|
|3023  |      gpc656           |gpc606_5_2999        |     7|
|3024  |      gpc6560          |gpc606_5_3000        |     7|
|3025  |      gpc6561          |gpc606_5_3001        |     7|
|3026  |      gpc6562          |gpc606_5_3002        |     7|
|3027  |      gpc6563          |gpc606_5_3003        |     7|
|3028  |      gpc6564          |gpc606_5_3004        |     7|
|3029  |      gpc6565          |gpc606_5_3005        |     7|
|3030  |      gpc6566          |gpc606_5_3006        |     7|
|3031  |      gpc6567          |gpc606_5_3007        |     7|
|3032  |      gpc6568          |gpc606_5_3008        |     7|
|3033  |      gpc6569          |gpc606_5_3009        |     7|
|3034  |      gpc657           |gpc606_5_3010        |     7|
|3035  |      gpc6570          |gpc606_5_3011        |     7|
|3036  |      gpc6571          |gpc606_5_3012        |     7|
|3037  |      gpc6572          |gpc606_5_3013        |     7|
|3038  |      gpc6573          |gpc606_5_3014        |     7|
|3039  |      gpc6574          |gpc606_5_3015        |     7|
|3040  |      gpc6575          |gpc606_5_3016        |     7|
|3041  |      gpc6576          |gpc606_5_3017        |     7|
|3042  |      gpc6577          |gpc606_5_3018        |     7|
|3043  |      gpc6578          |gpc606_5_3019        |     7|
|3044  |      gpc6579          |gpc606_5_3020        |     7|
|3045  |      gpc658           |gpc606_5_3021        |     7|
|3046  |      gpc6580          |gpc606_5_3022        |     7|
|3047  |      gpc6581          |gpc606_5_3023        |     7|
|3048  |      gpc6582          |gpc615_5_3024        |     8|
|3049  |      gpc6583          |gpc615_5_3025        |     8|
|3050  |      gpc6584          |gpc606_5_3026        |     7|
|3051  |      gpc6585          |gpc606_5_3027        |     7|
|3052  |      gpc6586          |gpc606_5_3028        |     7|
|3053  |      gpc6587          |gpc606_5_3029        |     7|
|3054  |      gpc6588          |gpc606_5_3030        |     7|
|3055  |      gpc6589          |gpc615_5_3031        |     8|
|3056  |      gpc659           |gpc606_5_3032        |     7|
|3057  |      gpc6590          |gpc615_5_3033        |     8|
|3058  |      gpc6591          |gpc615_5_3034        |     8|
|3059  |      gpc6592          |gpc615_5_3035        |     8|
|3060  |      gpc6593          |gpc615_5_3036        |     8|
|3061  |      gpc6594          |gpc615_5_3037        |     8|
|3062  |      gpc6595          |gpc615_5_3038        |     8|
|3063  |      gpc6596          |gpc615_5_3039        |     8|
|3064  |      gpc6597          |gpc615_5_3040        |     8|
|3065  |      gpc6598          |gpc615_5_3041        |     8|
|3066  |      gpc6599          |gpc615_5_3042        |     8|
|3067  |      gpc66            |gpc615_5_3043        |     8|
|3068  |      gpc660           |gpc606_5_3044        |     7|
|3069  |      gpc6600          |gpc615_5_3045        |     8|
|3070  |      gpc6601          |gpc615_5_3046        |     8|
|3071  |      gpc6602          |gpc615_5_3047        |     8|
|3072  |      gpc6603          |gpc615_5_3048        |     8|
|3073  |      gpc6604          |gpc615_5_3049        |     8|
|3074  |      gpc6605          |gpc615_5_3050        |     8|
|3075  |      gpc6606          |gpc615_5_3051        |     8|
|3076  |      gpc6607          |gpc615_5_3052        |     8|
|3077  |      gpc6608          |gpc615_5_3053        |     8|
|3078  |      gpc6609          |gpc615_5_3054        |     8|
|3079  |      gpc661           |gpc606_5_3055        |     7|
|3080  |      gpc6610          |gpc615_5_3056        |     8|
|3081  |      gpc6611          |gpc615_5_3057        |     8|
|3082  |      gpc6612          |gpc615_5_3058        |     8|
|3083  |      gpc6613          |gpc615_5_3059        |     8|
|3084  |      gpc6614          |gpc1163_5_3060       |     6|
|3085  |      gpc6615          |gpc606_5_3061        |     7|
|3086  |      gpc6616          |gpc606_5_3062        |     7|
|3087  |      gpc6617          |gpc606_5_3063        |     7|
|3088  |      gpc6618          |gpc606_5_3064        |     7|
|3089  |      gpc6619          |gpc606_5_3065        |     7|
|3090  |      gpc662           |gpc606_5_3066        |     7|
|3091  |      gpc6620          |gpc606_5_3067        |     7|
|3092  |      gpc6621          |gpc606_5_3068        |     7|
|3093  |      gpc6622          |gpc606_5_3069        |     7|
|3094  |      gpc6623          |gpc606_5_3070        |     7|
|3095  |      gpc6624          |gpc606_5_3071        |     7|
|3096  |      gpc6625          |gpc606_5_3072        |     7|
|3097  |      gpc6626          |gpc606_5_3073        |     7|
|3098  |      gpc6627          |gpc606_5_3074        |     7|
|3099  |      gpc6628          |gpc606_5_3075        |     7|
|3100  |      gpc6629          |gpc606_5_3076        |     7|
|3101  |      gpc663           |gpc606_5_3077        |     7|
|3102  |      gpc6630          |gpc606_5_3078        |     7|
|3103  |      gpc6631          |gpc606_5_3079        |     7|
|3104  |      gpc6632          |gpc606_5_3080        |     7|
|3105  |      gpc6633          |gpc606_5_3081        |     7|
|3106  |      gpc6634          |gpc606_5_3082        |     7|
|3107  |      gpc6635          |gpc606_5_3083        |     7|
|3108  |      gpc6636          |gpc606_5_3084        |     7|
|3109  |      gpc6637          |gpc606_5_3085        |     7|
|3110  |      gpc6638          |gpc606_5_3086        |     7|
|3111  |      gpc6639          |gpc606_5_3087        |     7|
|3112  |      gpc664           |gpc606_5_3088        |     7|
|3113  |      gpc6640          |gpc606_5_3089        |     7|
|3114  |      gpc6641          |gpc606_5_3090        |     7|
|3115  |      gpc6642          |gpc606_5_3091        |     7|
|3116  |      gpc6643          |gpc606_5_3092        |     7|
|3117  |      gpc6644          |gpc606_5_3093        |     7|
|3118  |      gpc6645          |gpc606_5_3094        |     7|
|3119  |      gpc6646          |gpc606_5_3095        |     7|
|3120  |      gpc6647          |gpc606_5_3096        |     7|
|3121  |      gpc6648          |gpc606_5_3097        |     7|
|3122  |      gpc6649          |gpc606_5_3098        |     7|
|3123  |      gpc665           |gpc606_5_3099        |     7|
|3124  |      gpc6650          |gpc606_5_3100        |     7|
|3125  |      gpc6651          |gpc606_5_3101        |     7|
|3126  |      gpc6652          |gpc606_5_3102        |     7|
|3127  |      gpc6653          |gpc606_5_3103        |     7|
|3128  |      gpc6654          |gpc606_5_3104        |     7|
|3129  |      gpc6655          |gpc606_5_3105        |     7|
|3130  |      gpc6656          |gpc606_5_3106        |     7|
|3131  |      gpc6657          |gpc606_5_3107        |     7|
|3132  |      gpc6658          |gpc615_5_3108        |     8|
|3133  |      gpc6659          |gpc615_5_3109        |     8|
|3134  |      gpc666           |gpc606_5_3110        |     7|
|3135  |      gpc6660          |gpc615_5_3111        |     8|
|3136  |      gpc6661          |gpc606_5_3112        |     7|
|3137  |      gpc6662          |gpc606_5_3113        |     7|
|3138  |      gpc6663          |gpc606_5_3114        |     7|
|3139  |      gpc6664          |gpc606_5_3115        |     7|
|3140  |      gpc6665          |gpc606_5_3116        |     7|
|3141  |      gpc6666          |gpc606_5_3117        |     7|
|3142  |      gpc6667          |gpc606_5_3118        |     7|
|3143  |      gpc6668          |gpc606_5_3119        |     7|
|3144  |      gpc6669          |gpc606_5_3120        |     7|
|3145  |      gpc667           |gpc606_5_3121        |     7|
|3146  |      gpc6670          |gpc606_5_3122        |     7|
|3147  |      gpc6671          |gpc606_5_3123        |     7|
|3148  |      gpc6672          |gpc606_5_3124        |     7|
|3149  |      gpc6673          |gpc606_5_3125        |     7|
|3150  |      gpc6674          |gpc606_5_3126        |     7|
|3151  |      gpc6675          |gpc606_5_3127        |     7|
|3152  |      gpc6676          |gpc606_5_3128        |     7|
|3153  |      gpc6677          |gpc606_5_3129        |     7|
|3154  |      gpc6678          |gpc606_5_3130        |     7|
|3155  |      gpc6679          |gpc606_5_3131        |     7|
|3156  |      gpc668           |gpc606_5_3132        |     7|
|3157  |      gpc6680          |gpc606_5_3133        |     7|
|3158  |      gpc6681          |gpc606_5_3134        |     7|
|3159  |      gpc6682          |gpc606_5_3135        |     7|
|3160  |      gpc6683          |gpc606_5_3136        |     7|
|3161  |      gpc6684          |gpc606_5_3137        |     7|
|3162  |      gpc6685          |gpc606_5_3138        |     7|
|3163  |      gpc6686          |gpc606_5_3139        |     7|
|3164  |      gpc6687          |gpc606_5_3140        |     7|
|3165  |      gpc6688          |gpc606_5_3141        |     7|
|3166  |      gpc6689          |gpc615_5_3142        |     8|
|3167  |      gpc669           |gpc606_5_3143        |     7|
|3168  |      gpc6690          |gpc615_5_3144        |     8|
|3169  |      gpc6691          |gpc615_5_3145        |     8|
|3170  |      gpc6692          |gpc615_5_3146        |     8|
|3171  |      gpc6693          |gpc615_5_3147        |     8|
|3172  |      gpc6694          |gpc606_5_3148        |     7|
|3173  |      gpc6695          |gpc606_5_3149        |     7|
|3174  |      gpc6696          |gpc606_5_3150        |     7|
|3175  |      gpc6697          |gpc606_5_3151        |     7|
|3176  |      gpc6698          |gpc606_5_3152        |     7|
|3177  |      gpc6699          |gpc606_5_3153        |     7|
|3178  |      gpc67            |gpc615_5_3154        |     8|
|3179  |      gpc670           |gpc606_5_3155        |     7|
|3180  |      gpc6700          |gpc606_5_3156        |     7|
|3181  |      gpc6701          |gpc606_5_3157        |     7|
|3182  |      gpc6702          |gpc606_5_3158        |     7|
|3183  |      gpc6703          |gpc606_5_3159        |     7|
|3184  |      gpc6704          |gpc606_5_3160        |     7|
|3185  |      gpc6705          |gpc606_5_3161        |     7|
|3186  |      gpc6706          |gpc606_5_3162        |     7|
|3187  |      gpc6707          |gpc606_5_3163        |     7|
|3188  |      gpc6708          |gpc606_5_3164        |     7|
|3189  |      gpc6709          |gpc606_5_3165        |     7|
|3190  |      gpc671           |gpc606_5_3166        |     7|
|3191  |      gpc6710          |gpc606_5_3167        |     7|
|3192  |      gpc6711          |gpc606_5_3168        |     7|
|3193  |      gpc6712          |gpc606_5_3169        |     7|
|3194  |      gpc6713          |gpc606_5_3170        |     7|
|3195  |      gpc6714          |gpc606_5_3171        |     7|
|3196  |      gpc6715          |gpc606_5_3172        |     7|
|3197  |      gpc6716          |gpc606_5_3173        |     7|
|3198  |      gpc6717          |gpc606_5_3174        |     7|
|3199  |      gpc6718          |gpc606_5_3175        |     7|
|3200  |      gpc6719          |gpc606_5_3176        |     7|
|3201  |      gpc672           |gpc606_5_3177        |     7|
|3202  |      gpc6720          |gpc606_5_3178        |     7|
|3203  |      gpc6721          |gpc606_5_3179        |     7|
|3204  |      gpc6722          |gpc606_5_3180        |     7|
|3205  |      gpc6723          |gpc606_5_3181        |     7|
|3206  |      gpc6724          |gpc606_5_3182        |     7|
|3207  |      gpc6725          |gpc606_5_3183        |     7|
|3208  |      gpc6726          |gpc606_5_3184        |     7|
|3209  |      gpc6727          |gpc606_5_3185        |     7|
|3210  |      gpc6728          |gpc606_5_3186        |     7|
|3211  |      gpc6729          |gpc606_5_3187        |     7|
|3212  |      gpc673           |gpc606_5_3188        |     7|
|3213  |      gpc6730          |gpc606_5_3189        |     7|
|3214  |      gpc6731          |gpc606_5_3190        |     7|
|3215  |      gpc6732          |gpc606_5_3191        |     7|
|3216  |      gpc6733          |gpc606_5_3192        |     7|
|3217  |      gpc6734          |gpc606_5_3193        |     7|
|3218  |      gpc6735          |gpc606_5_3194        |     7|
|3219  |      gpc6736          |gpc606_5_3195        |     7|
|3220  |      gpc6737          |gpc606_5_3196        |     7|
|3221  |      gpc6738          |gpc606_5_3197        |     7|
|3222  |      gpc6739          |gpc606_5_3198        |     7|
|3223  |      gpc674           |gpc606_5_3199        |     7|
|3224  |      gpc6740          |gpc606_5_3200        |     7|
|3225  |      gpc6741          |gpc606_5_3201        |     7|
|3226  |      gpc6742          |gpc606_5_3202        |     7|
|3227  |      gpc6743          |gpc606_5_3203        |     7|
|3228  |      gpc6744          |gpc606_5_3204        |     7|
|3229  |      gpc6745          |gpc606_5_3205        |     7|
|3230  |      gpc6746          |gpc606_5_3206        |     7|
|3231  |      gpc6747          |gpc606_5_3207        |     7|
|3232  |      gpc6748          |gpc606_5_3208        |     7|
|3233  |      gpc6749          |gpc606_5_3209        |     7|
|3234  |      gpc675           |gpc606_5_3210        |     7|
|3235  |      gpc6750          |gpc606_5_3211        |     7|
|3236  |      gpc6751          |gpc606_5_3212        |     7|
|3237  |      gpc6752          |gpc606_5_3213        |     7|
|3238  |      gpc6753          |gpc606_5_3214        |     7|
|3239  |      gpc6754          |gpc606_5_3215        |     7|
|3240  |      gpc6755          |gpc606_5_3216        |     7|
|3241  |      gpc6756          |gpc606_5_3217        |     7|
|3242  |      gpc6757          |gpc606_5_3218        |     7|
|3243  |      gpc6758          |gpc606_5_3219        |     7|
|3244  |      gpc6759          |gpc615_5_3220        |     8|
|3245  |      gpc676           |gpc606_5_3221        |     7|
|3246  |      gpc6760          |gpc615_5_3222        |     8|
|3247  |      gpc6761          |gpc615_5_3223        |     8|
|3248  |      gpc6762          |gpc615_5_3224        |     8|
|3249  |      gpc6763          |gpc615_5_3225        |     8|
|3250  |      gpc6764          |gpc615_5_3226        |     8|
|3251  |      gpc6765          |gpc1415_5_3227       |     9|
|3252  |      gpc6766          |gpc1415_5_3228       |     9|
|3253  |      gpc6767          |gpc1415_5_3229       |     9|
|3254  |      gpc6768          |gpc1415_5_3230       |     9|
|3255  |      gpc6769          |gpc606_5_3231        |     7|
|3256  |      gpc677           |gpc606_5_3232        |     7|
|3257  |      gpc6770          |gpc606_5_3233        |     7|
|3258  |      gpc6771          |gpc606_5_3234        |     7|
|3259  |      gpc6772          |gpc606_5_3235        |     7|
|3260  |      gpc6773          |gpc606_5_3236        |     7|
|3261  |      gpc6774          |gpc606_5_3237        |     7|
|3262  |      gpc6775          |gpc606_5_3238        |     7|
|3263  |      gpc6776          |gpc606_5_3239        |     7|
|3264  |      gpc6777          |gpc606_5_3240        |     7|
|3265  |      gpc6778          |gpc606_5_3241        |     7|
|3266  |      gpc6779          |gpc606_5_3242        |     7|
|3267  |      gpc678           |gpc606_5_3243        |     7|
|3268  |      gpc6780          |gpc606_5_3244        |     7|
|3269  |      gpc6781          |gpc606_5_3245        |     7|
|3270  |      gpc6782          |gpc606_5_3246        |     7|
|3271  |      gpc6783          |gpc615_5_3247        |     8|
|3272  |      gpc6784          |gpc615_5_3248        |     8|
|3273  |      gpc6785          |gpc615_5_3249        |     8|
|3274  |      gpc6786          |gpc615_5_3250        |     8|
|3275  |      gpc6787          |gpc615_5_3251        |     8|
|3276  |      gpc6788          |gpc615_5_3252        |     8|
|3277  |      gpc6789          |gpc615_5_3253        |     8|
|3278  |      gpc679           |gpc606_5_3254        |     7|
|3279  |      gpc6790          |gpc615_5_3255        |     8|
|3280  |      gpc6791          |gpc615_5_3256        |     8|
|3281  |      gpc6792          |gpc615_5_3257        |     8|
|3282  |      gpc6793          |gpc615_5_3258        |     8|
|3283  |      gpc6794          |gpc615_5_3259        |     8|
|3284  |      gpc6795          |gpc615_5_3260        |     8|
|3285  |      gpc6796          |gpc615_5_3261        |     8|
|3286  |      gpc6797          |gpc615_5_3262        |     8|
|3287  |      gpc6798          |gpc615_5_3263        |     8|
|3288  |      gpc6799          |gpc615_5_3264        |     8|
|3289  |      gpc68            |gpc615_5_3265        |     8|
|3290  |      gpc680           |gpc606_5_3266        |     7|
|3291  |      gpc6800          |gpc615_5_3267        |     8|
|3292  |      gpc6801          |gpc615_5_3268        |     8|
|3293  |      gpc6802          |gpc615_5_3269        |     8|
|3294  |      gpc6803          |gpc615_5_3270        |     8|
|3295  |      gpc6804          |gpc615_5_3271        |     8|
|3296  |      gpc6805          |gpc615_5_3272        |     8|
|3297  |      gpc6806          |gpc615_5_3273        |     8|
|3298  |      gpc6807          |gpc606_5_3274        |     7|
|3299  |      gpc6808          |gpc606_5_3275        |     7|
|3300  |      gpc6809          |gpc606_5_3276        |     7|
|3301  |      gpc681           |gpc606_5_3277        |     7|
|3302  |      gpc6810          |gpc606_5_3278        |     7|
|3303  |      gpc6811          |gpc606_5_3279        |     7|
|3304  |      gpc6812          |gpc606_5_3280        |     7|
|3305  |      gpc6813          |gpc606_5_3281        |     7|
|3306  |      gpc6814          |gpc606_5_3282        |     7|
|3307  |      gpc6815          |gpc606_5_3283        |     7|
|3308  |      gpc6816          |gpc606_5_3284        |     7|
|3309  |      gpc6817          |gpc606_5_3285        |     7|
|3310  |      gpc6818          |gpc606_5_3286        |     7|
|3311  |      gpc6819          |gpc606_5_3287        |     7|
|3312  |      gpc682           |gpc606_5_3288        |     7|
|3313  |      gpc6820          |gpc606_5_3289        |     7|
|3314  |      gpc6821          |gpc606_5_3290        |     7|
|3315  |      gpc6822          |gpc606_5_3291        |     7|
|3316  |      gpc6823          |gpc606_5_3292        |     7|
|3317  |      gpc6824          |gpc615_5_3293        |     8|
|3318  |      gpc6825          |gpc615_5_3294        |     8|
|3319  |      gpc6826          |gpc615_5_3295        |     8|
|3320  |      gpc6827          |gpc615_5_3296        |     8|
|3321  |      gpc6828          |gpc615_5_3297        |     8|
|3322  |      gpc6829          |gpc615_5_3298        |     8|
|3323  |      gpc683           |gpc606_5_3299        |     7|
|3324  |      gpc6830          |gpc615_5_3300        |     8|
|3325  |      gpc6831          |gpc615_5_3301        |     8|
|3326  |      gpc6832          |gpc615_5_3302        |     8|
|3327  |      gpc6833          |gpc615_5_3303        |     8|
|3328  |      gpc6834          |gpc615_5_3304        |     8|
|3329  |      gpc6835          |gpc615_5_3305        |     8|
|3330  |      gpc6836          |gpc615_5_3306        |     8|
|3331  |      gpc6837          |gpc615_5_3307        |     8|
|3332  |      gpc6838          |gpc615_5_3308        |     8|
|3333  |      gpc6839          |gpc615_5_3309        |     8|
|3334  |      gpc684           |gpc606_5_3310        |     7|
|3335  |      gpc6840          |gpc615_5_3311        |     8|
|3336  |      gpc6841          |gpc615_5_3312        |     8|
|3337  |      gpc6842          |gpc615_5_3313        |     8|
|3338  |      gpc6843          |gpc615_5_3314        |     8|
|3339  |      gpc6844          |gpc615_5_3315        |     8|
|3340  |      gpc6845          |gpc615_5_3316        |     8|
|3341  |      gpc6846          |gpc615_5_3317        |     8|
|3342  |      gpc6847          |gpc615_5_3318        |     8|
|3343  |      gpc6848          |gpc615_5_3319        |     8|
|3344  |      gpc6849          |gpc615_5_3320        |     8|
|3345  |      gpc685           |gpc606_5_3321        |     7|
|3346  |      gpc6850          |gpc615_5_3322        |     8|
|3347  |      gpc6851          |gpc615_5_3323        |     8|
|3348  |      gpc6852          |gpc615_5_3324        |     8|
|3349  |      gpc6853          |gpc615_5_3325        |     8|
|3350  |      gpc6854          |gpc615_5_3326        |     8|
|3351  |      gpc6855          |gpc615_5_3327        |     8|
|3352  |      gpc6856          |gpc615_5_3328        |     8|
|3353  |      gpc6857          |gpc615_5_3329        |     8|
|3354  |      gpc6858          |gpc615_5_3330        |     8|
|3355  |      gpc6859          |gpc615_5_3331        |     8|
|3356  |      gpc686           |gpc606_5_3332        |     7|
|3357  |      gpc6860          |gpc615_5_3333        |     8|
|3358  |      gpc6861          |gpc615_5_3334        |     8|
|3359  |      gpc6862          |gpc615_5_3335        |     8|
|3360  |      gpc6863          |gpc615_5_3336        |     8|
|3361  |      gpc6864          |gpc615_5_3337        |     8|
|3362  |      gpc6865          |gpc606_5_3338        |     7|
|3363  |      gpc6866          |gpc606_5_3339        |     7|
|3364  |      gpc6867          |gpc606_5_3340        |     7|
|3365  |      gpc6868          |gpc606_5_3341        |     7|
|3366  |      gpc6869          |gpc606_5_3342        |     7|
|3367  |      gpc687           |gpc606_5_3343        |     7|
|3368  |      gpc6870          |gpc606_5_3344        |     7|
|3369  |      gpc6871          |gpc606_5_3345        |     7|
|3370  |      gpc6872          |gpc606_5_3346        |     7|
|3371  |      gpc6873          |gpc606_5_3347        |     7|
|3372  |      gpc6874          |gpc606_5_3348        |     7|
|3373  |      gpc6875          |gpc606_5_3349        |     7|
|3374  |      gpc6876          |gpc606_5_3350        |     7|
|3375  |      gpc6877          |gpc606_5_3351        |     7|
|3376  |      gpc6878          |gpc606_5_3352        |     7|
|3377  |      gpc6879          |gpc606_5_3353        |     7|
|3378  |      gpc688           |gpc606_5_3354        |     7|
|3379  |      gpc6880          |gpc606_5_3355        |     7|
|3380  |      gpc6881          |gpc606_5_3356        |     7|
|3381  |      gpc6882          |gpc606_5_3357        |     7|
|3382  |      gpc6883          |gpc615_5_3358        |     8|
|3383  |      gpc6884          |gpc1163_5_3359       |     6|
|3384  |      gpc6885          |gpc1163_5_3360       |     6|
|3385  |      gpc6886          |gpc1163_5_3361       |     6|
|3386  |      gpc6887          |gpc1163_5_3362       |     6|
|3387  |      gpc6888          |gpc1163_5_3363       |     6|
|3388  |      gpc6889          |gpc615_5_3364        |     8|
|3389  |      gpc689           |gpc606_5_3365        |     7|
|3390  |      gpc6890          |gpc615_5_3366        |     8|
|3391  |      gpc6891          |gpc615_5_3367        |     8|
|3392  |      gpc6892          |gpc615_5_3368        |     8|
|3393  |      gpc6893          |gpc615_5_3369        |     8|
|3394  |      gpc6894          |gpc615_5_3370        |     8|
|3395  |      gpc6895          |gpc615_5_3371        |     8|
|3396  |      gpc6896          |gpc615_5_3372        |     8|
|3397  |      gpc6897          |gpc606_5_3373        |     7|
|3398  |      gpc6898          |gpc606_5_3374        |     7|
|3399  |      gpc6899          |gpc606_5_3375        |     7|
|3400  |      gpc69            |gpc615_5_3376        |     8|
|3401  |      gpc690           |gpc606_5_3377        |     7|
|3402  |      gpc6900          |gpc606_5_3378        |     7|
|3403  |      gpc6901          |gpc606_5_3379        |     7|
|3404  |      gpc6902          |gpc606_5_3380        |     7|
|3405  |      gpc6903          |gpc606_5_3381        |     7|
|3406  |      gpc6904          |gpc606_5_3382        |     7|
|3407  |      gpc6905          |gpc606_5_3383        |     7|
|3408  |      gpc6906          |gpc606_5_3384        |     7|
|3409  |      gpc6907          |gpc606_5_3385        |     7|
|3410  |      gpc6908          |gpc606_5_3386        |     7|
|3411  |      gpc6909          |gpc606_5_3387        |     7|
|3412  |      gpc691           |gpc606_5_3388        |     7|
|3413  |      gpc6910          |gpc606_5_3389        |     7|
|3414  |      gpc6911          |gpc606_5_3390        |     7|
|3415  |      gpc6912          |gpc606_5_3391        |     7|
|3416  |      gpc6913          |gpc606_5_3392        |     7|
|3417  |      gpc6914          |gpc606_5_3393        |     7|
|3418  |      gpc6915          |gpc606_5_3394        |     7|
|3419  |      gpc6916          |gpc606_5_3395        |     7|
|3420  |      gpc6917          |gpc606_5_3396        |     7|
|3421  |      gpc6918          |gpc606_5_3397        |     7|
|3422  |      gpc6919          |gpc606_5_3398        |     7|
|3423  |      gpc692           |gpc606_5_3399        |     7|
|3424  |      gpc6920          |gpc606_5_3400        |     7|
|3425  |      gpc6921          |gpc606_5_3401        |     7|
|3426  |      gpc6922          |gpc606_5_3402        |     7|
|3427  |      gpc6923          |gpc606_5_3403        |     7|
|3428  |      gpc6924          |gpc606_5_3404        |     7|
|3429  |      gpc6925          |gpc606_5_3405        |     7|
|3430  |      gpc6926          |gpc606_5_3406        |     7|
|3431  |      gpc6927          |gpc606_5_3407        |     7|
|3432  |      gpc6928          |gpc606_5_3408        |     7|
|3433  |      gpc6929          |gpc606_5_3409        |     7|
|3434  |      gpc693           |gpc606_5_3410        |     7|
|3435  |      gpc6930          |gpc606_5_3411        |     7|
|3436  |      gpc6931          |gpc606_5_3412        |     7|
|3437  |      gpc6932          |gpc606_5_3413        |     7|
|3438  |      gpc6933          |gpc606_5_3414        |     7|
|3439  |      gpc6934          |gpc606_5_3415        |     7|
|3440  |      gpc6935          |gpc606_5_3416        |     7|
|3441  |      gpc6936          |gpc606_5_3417        |     7|
|3442  |      gpc6937          |gpc606_5_3418        |     7|
|3443  |      gpc6938          |gpc606_5_3419        |     7|
|3444  |      gpc6939          |gpc606_5_3420        |     7|
|3445  |      gpc694           |gpc606_5_3421        |     7|
|3446  |      gpc6940          |gpc606_5_3422        |     7|
|3447  |      gpc6941          |gpc606_5_3423        |     7|
|3448  |      gpc6942          |gpc606_5_3424        |     7|
|3449  |      gpc6943          |gpc606_5_3425        |     7|
|3450  |      gpc6944          |gpc606_5_3426        |     7|
|3451  |      gpc6945          |gpc606_5_3427        |     7|
|3452  |      gpc6946          |gpc606_5_3428        |     7|
|3453  |      gpc6947          |gpc606_5_3429        |     7|
|3454  |      gpc6948          |gpc606_5_3430        |     7|
|3455  |      gpc6949          |gpc606_5_3431        |     7|
|3456  |      gpc695           |gpc606_5_3432        |     7|
|3457  |      gpc6950          |gpc606_5_3433        |     7|
|3458  |      gpc6951          |gpc606_5_3434        |     7|
|3459  |      gpc6952          |gpc606_5_3435        |     7|
|3460  |      gpc6953          |gpc606_5_3436        |     7|
|3461  |      gpc6954          |gpc606_5_3437        |     7|
|3462  |      gpc6955          |gpc606_5_3438        |     7|
|3463  |      gpc6956          |gpc606_5_3439        |     7|
|3464  |      gpc6957          |gpc606_5_3440        |     7|
|3465  |      gpc6958          |gpc606_5_3441        |     7|
|3466  |      gpc6959          |gpc606_5_3442        |     7|
|3467  |      gpc696           |gpc606_5_3443        |     7|
|3468  |      gpc6960          |gpc606_5_3444        |     7|
|3469  |      gpc6961          |gpc2135_5_3445       |     7|
|3470  |      gpc6962          |gpc2135_5_3446       |     7|
|3471  |      gpc6963          |gpc2135_5_3447       |     7|
|3472  |      gpc6964          |gpc2135_5_3448       |     7|
|3473  |      gpc6965          |gpc2135_5_3449       |     7|
|3474  |      gpc6966          |gpc2135_5_3450       |     7|
|3475  |      gpc6967          |gpc2135_5_3451       |     7|
|3476  |      gpc6968          |gpc2135_5_3452       |     7|
|3477  |      gpc6969          |gpc2135_5_3453       |     7|
|3478  |      gpc697           |gpc606_5_3454        |     7|
|3479  |      gpc6970          |gpc2135_5_3455       |     7|
|3480  |      gpc6971          |gpc2135_5_3456       |     7|
|3481  |      gpc6972          |gpc2135_5_3457       |     7|
|3482  |      gpc6973          |gpc2135_5_3458       |     7|
|3483  |      gpc6974          |gpc2135_5_3459       |     7|
|3484  |      gpc6975          |gpc2135_5_3460       |     7|
|3485  |      gpc6976          |gpc2135_5_3461       |     7|
|3486  |      gpc6977          |gpc2135_5_3462       |     7|
|3487  |      gpc6978          |gpc2135_5_3463       |     7|
|3488  |      gpc6979          |gpc2135_5_3464       |     7|
|3489  |      gpc698           |gpc606_5_3465        |     7|
|3490  |      gpc6980          |gpc2135_5_3466       |     7|
|3491  |      gpc6981          |gpc2135_5_3467       |     7|
|3492  |      gpc6982          |gpc2135_5_3468       |     7|
|3493  |      gpc6983          |gpc2135_5_3469       |     7|
|3494  |      gpc6984          |gpc2135_5_3470       |     7|
|3495  |      gpc6985          |gpc2135_5_3471       |     7|
|3496  |      gpc6986          |gpc2135_5_3472       |     7|
|3497  |      gpc6987          |gpc2135_5_3473       |     7|
|3498  |      gpc6988          |gpc2135_5_3474       |     7|
|3499  |      gpc6989          |gpc2135_5_3475       |     7|
|3500  |      gpc699           |gpc606_5_3476        |     7|
|3501  |      gpc6990          |gpc2135_5_3477       |     7|
|3502  |      gpc6991          |gpc606_5_3478        |     7|
|3503  |      gpc6992          |gpc615_5_3479        |     8|
|3504  |      gpc6993          |gpc615_5_3480        |     8|
|3505  |      gpc6994          |gpc615_5_3481        |     8|
|3506  |      gpc6995          |gpc615_5_3482        |     8|
|3507  |      gpc6996          |gpc615_5_3483        |     8|
|3508  |      gpc6997          |gpc615_5_3484        |     8|
|3509  |      gpc6998          |gpc615_5_3485        |     8|
|3510  |      gpc6999          |gpc615_5_3486        |     8|
|3511  |      gpc7             |gpc1163_5_3487       |     6|
|3512  |      gpc70            |gpc615_5_3488        |     8|
|3513  |      gpc700           |gpc606_5_3489        |     7|
|3514  |      gpc7000          |gpc615_5_3490        |     8|
|3515  |      gpc7001          |gpc606_5_3491        |     7|
|3516  |      gpc7002          |gpc606_5_3492        |     7|
|3517  |      gpc7003          |gpc606_5_3493        |     7|
|3518  |      gpc7004          |gpc606_5_3494        |     7|
|3519  |      gpc7005          |gpc606_5_3495        |     7|
|3520  |      gpc7006          |gpc606_5_3496        |     7|
|3521  |      gpc7007          |gpc606_5_3497        |     7|
|3522  |      gpc7008          |gpc606_5_3498        |     7|
|3523  |      gpc7009          |gpc606_5_3499        |     7|
|3524  |      gpc701           |gpc606_5_3500        |     7|
|3525  |      gpc7010          |gpc606_5_3501        |     7|
|3526  |      gpc7011          |gpc606_5_3502        |     7|
|3527  |      gpc7012          |gpc606_5_3503        |     7|
|3528  |      gpc7013          |gpc606_5_3504        |     7|
|3529  |      gpc7014          |gpc606_5_3505        |     7|
|3530  |      gpc7015          |gpc606_5_3506        |     7|
|3531  |      gpc7016          |gpc606_5_3507        |     7|
|3532  |      gpc7017          |gpc606_5_3508        |     7|
|3533  |      gpc7018          |gpc606_5_3509        |     7|
|3534  |      gpc7019          |gpc606_5_3510        |     7|
|3535  |      gpc702           |gpc606_5_3511        |     7|
|3536  |      gpc7020          |gpc606_5_3512        |     7|
|3537  |      gpc7021          |gpc606_5_3513        |     7|
|3538  |      gpc7022          |gpc606_5_3514        |     7|
|3539  |      gpc7023          |gpc606_5_3515        |     7|
|3540  |      gpc7024          |gpc606_5_3516        |     7|
|3541  |      gpc7025          |gpc606_5_3517        |     7|
|3542  |      gpc7026          |gpc606_5_3518        |     7|
|3543  |      gpc7027          |gpc606_5_3519        |     7|
|3544  |      gpc7028          |gpc606_5_3520        |     7|
|3545  |      gpc7029          |gpc606_5_3521        |     7|
|3546  |      gpc703           |gpc606_5_3522        |     7|
|3547  |      gpc7030          |gpc606_5_3523        |     7|
|3548  |      gpc7031          |gpc606_5_3524        |     7|
|3549  |      gpc7032          |gpc606_5_3525        |     7|
|3550  |      gpc7033          |gpc606_5_3526        |     7|
|3551  |      gpc7034          |gpc606_5_3527        |     7|
|3552  |      gpc7035          |gpc606_5_3528        |     7|
|3553  |      gpc7036          |gpc606_5_3529        |     7|
|3554  |      gpc7037          |gpc117_4_3530        |     6|
|3555  |      gpc7038          |gpc117_4_3531        |     6|
|3556  |      gpc7039          |gpc117_4_3532        |     6|
|3557  |      gpc704           |gpc606_5_3533        |     7|
|3558  |      gpc7040          |gpc117_4_3534        |     6|
|3559  |      gpc7041          |gpc606_5_3535        |     7|
|3560  |      gpc7042          |gpc606_5_3536        |     7|
|3561  |      gpc7043          |gpc606_5_3537        |     7|
|3562  |      gpc7044          |gpc606_5_3538        |     7|
|3563  |      gpc7045          |gpc606_5_3539        |     7|
|3564  |      gpc7046          |gpc606_5_3540        |     7|
|3565  |      gpc7047          |gpc606_5_3541        |     7|
|3566  |      gpc7048          |gpc606_5_3542        |     7|
|3567  |      gpc7049          |gpc606_5_3543        |     7|
|3568  |      gpc705           |gpc606_5_3544        |     7|
|3569  |      gpc7050          |gpc606_5_3545        |     7|
|3570  |      gpc7051          |gpc606_5_3546        |     7|
|3571  |      gpc7052          |gpc606_5_3547        |     7|
|3572  |      gpc7053          |gpc606_5_3548        |     7|
|3573  |      gpc7054          |gpc606_5_3549        |     7|
|3574  |      gpc7055          |gpc606_5_3550        |     7|
|3575  |      gpc7056          |gpc606_5_3551        |     7|
|3576  |      gpc7057          |gpc606_5_3552        |     7|
|3577  |      gpc7058          |gpc606_5_3553        |     7|
|3578  |      gpc7059          |gpc606_5_3554        |     7|
|3579  |      gpc706           |gpc606_5_3555        |     7|
|3580  |      gpc7060          |gpc606_5_3556        |     7|
|3581  |      gpc7061          |gpc606_5_3557        |     7|
|3582  |      gpc7062          |gpc606_5_3558        |     7|
|3583  |      gpc7063          |gpc606_5_3559        |     7|
|3584  |      gpc7064          |gpc606_5_3560        |     7|
|3585  |      gpc7065          |gpc606_5_3561        |     7|
|3586  |      gpc7066          |gpc606_5_3562        |     7|
|3587  |      gpc7067          |gpc606_5_3563        |     7|
|3588  |      gpc7068          |gpc606_5_3564        |     7|
|3589  |      gpc7069          |gpc606_5_3565        |     7|
|3590  |      gpc707           |gpc606_5_3566        |     7|
|3591  |      gpc7070          |gpc606_5_3567        |     7|
|3592  |      gpc7071          |gpc606_5_3568        |     7|
|3593  |      gpc7072          |gpc606_5_3569        |     7|
|3594  |      gpc7073          |gpc606_5_3570        |     7|
|3595  |      gpc7074          |gpc606_5_3571        |     7|
|3596  |      gpc7075          |gpc1406_5_3572       |     8|
|3597  |      gpc7076          |gpc606_5_3573        |     7|
|3598  |      gpc7077          |gpc606_5_3574        |     7|
|3599  |      gpc7078          |gpc606_5_3575        |     7|
|3600  |      gpc7079          |gpc606_5_3576        |     7|
|3601  |      gpc708           |gpc606_5_3577        |     7|
|3602  |      gpc7080          |gpc606_5_3578        |     7|
|3603  |      gpc7081          |gpc606_5_3579        |     7|
|3604  |      gpc7082          |gpc606_5_3580        |     7|
|3605  |      gpc7083          |gpc606_5_3581        |     7|
|3606  |      gpc7084          |gpc606_5_3582        |     7|
|3607  |      gpc7085          |gpc606_5_3583        |     7|
|3608  |      gpc7086          |gpc606_5_3584        |     7|
|3609  |      gpc7087          |gpc606_5_3585        |     7|
|3610  |      gpc7088          |gpc606_5_3586        |     7|
|3611  |      gpc7089          |gpc606_5_3587        |     7|
|3612  |      gpc709           |gpc606_5_3588        |     7|
|3613  |      gpc7090          |gpc606_5_3589        |     7|
|3614  |      gpc7091          |gpc606_5_3590        |     7|
|3615  |      gpc7092          |gpc606_5_3591        |     7|
|3616  |      gpc7093          |gpc606_5_3592        |     7|
|3617  |      gpc7094          |gpc606_5_3593        |     7|
|3618  |      gpc7095          |gpc606_5_3594        |     7|
|3619  |      gpc7096          |gpc615_5_3595        |     8|
|3620  |      gpc7097          |gpc615_5_3596        |     8|
|3621  |      gpc7098          |gpc615_5_3597        |     8|
|3622  |      gpc7099          |gpc615_5_3598        |     8|
|3623  |      gpc71            |gpc615_5_3599        |     8|
|3624  |      gpc710           |gpc606_5_3600        |     7|
|3625  |      gpc7100          |gpc615_5_3601        |     8|
|3626  |      gpc7101          |gpc615_5_3602        |     8|
|3627  |      gpc7102          |gpc606_5_3603        |     7|
|3628  |      gpc7103          |gpc606_5_3604        |     7|
|3629  |      gpc7104          |gpc606_5_3605        |     7|
|3630  |      gpc7105          |gpc1163_5_3606       |     6|
|3631  |      gpc7106          |gpc1163_5_3607       |     6|
|3632  |      gpc7107          |gpc1163_5_3608       |     6|
|3633  |      gpc7108          |gpc1163_5_3609       |     6|
|3634  |      gpc7109          |gpc1163_5_3610       |     6|
|3635  |      gpc711           |gpc606_5_3611        |     7|
|3636  |      gpc7110          |gpc1163_5_3612       |     6|
|3637  |      gpc7111          |gpc1163_5_3613       |     6|
|3638  |      gpc7112          |gpc1163_5_3614       |     6|
|3639  |      gpc7113          |gpc1163_5_3615       |     6|
|3640  |      gpc7114          |gpc1163_5_3616       |     6|
|3641  |      gpc7115          |gpc1163_5_3617       |     6|
|3642  |      gpc7116          |gpc1163_5_3618       |     6|
|3643  |      gpc7117          |gpc1163_5_3619       |     6|
|3644  |      gpc7118          |gpc1163_5_3620       |     6|
|3645  |      gpc7119          |gpc1163_5_3621       |     6|
|3646  |      gpc712           |gpc606_5_3622        |     7|
|3647  |      gpc7120          |gpc1163_5_3623       |     6|
|3648  |      gpc7121          |gpc1163_5_3624       |     6|
|3649  |      gpc7122          |gpc1163_5_3625       |     6|
|3650  |      gpc7123          |gpc1163_5_3626       |     6|
|3651  |      gpc7124          |gpc1163_5_3627       |     6|
|3652  |      gpc7125          |gpc1163_5_3628       |     6|
|3653  |      gpc7126          |gpc1163_5_3629       |     6|
|3654  |      gpc7127          |gpc1163_5_3630       |     6|
|3655  |      gpc7128          |gpc1163_5_3631       |     6|
|3656  |      gpc7129          |gpc1163_5_3632       |     6|
|3657  |      gpc713           |gpc606_5_3633        |     7|
|3658  |      gpc7130          |gpc1163_5_3634       |     6|
|3659  |      gpc7131          |gpc1163_5_3635       |     6|
|3660  |      gpc7132          |gpc1163_5_3636       |     6|
|3661  |      gpc7133          |gpc1163_5_3637       |     6|
|3662  |      gpc7134          |gpc1163_5_3638       |     6|
|3663  |      gpc7135          |gpc1163_5_3639       |     6|
|3664  |      gpc7136          |gpc1163_5_3640       |     6|
|3665  |      gpc7137          |gpc1163_5_3641       |     6|
|3666  |      gpc7138          |gpc1163_5_3642       |     6|
|3667  |      gpc7139          |gpc1163_5_3643       |     6|
|3668  |      gpc714           |gpc606_5_3644        |     7|
|3669  |      gpc7140          |gpc1163_5_3645       |     6|
|3670  |      gpc7141          |gpc1163_5_3646       |     6|
|3671  |      gpc7142          |gpc1163_5_3647       |     6|
|3672  |      gpc7143          |gpc1163_5_3648       |     6|
|3673  |      gpc7144          |gpc1163_5_3649       |     6|
|3674  |      gpc7145          |gpc1163_5_3650       |     6|
|3675  |      gpc7146          |gpc1163_5_3651       |     6|
|3676  |      gpc7147          |gpc1163_5_3652       |     6|
|3677  |      gpc7148          |gpc1163_5_3653       |     6|
|3678  |      gpc7149          |gpc1163_5_3654       |     6|
|3679  |      gpc715           |gpc606_5_3655        |     7|
|3680  |      gpc7150          |gpc1163_5_3656       |     6|
|3681  |      gpc7151          |gpc606_5_3657        |     7|
|3682  |      gpc7152          |gpc606_5_3658        |     7|
|3683  |      gpc7153          |gpc606_5_3659        |     7|
|3684  |      gpc7154          |gpc606_5_3660        |     7|
|3685  |      gpc7155          |gpc606_5_3661        |     7|
|3686  |      gpc7156          |gpc606_5_3662        |     7|
|3687  |      gpc7157          |gpc606_5_3663        |     7|
|3688  |      gpc7158          |gpc606_5_3664        |     7|
|3689  |      gpc716           |gpc606_5_3665        |     7|
|3690  |      gpc717           |gpc606_5_3666        |     7|
|3691  |      gpc718           |gpc606_5_3667        |     7|
|3692  |      gpc719           |gpc606_5_3668        |     7|
|3693  |      gpc72            |gpc615_5_3669        |     8|
|3694  |      gpc720           |gpc606_5_3670        |     7|
|3695  |      gpc721           |gpc606_5_3671        |     7|
|3696  |      gpc722           |gpc606_5_3672        |     7|
|3697  |      gpc723           |gpc606_5_3673        |     7|
|3698  |      gpc724           |gpc606_5_3674        |     7|
|3699  |      gpc725           |gpc606_5_3675        |     7|
|3700  |      gpc726           |gpc606_5_3676        |     7|
|3701  |      gpc727           |gpc606_5_3677        |     7|
|3702  |      gpc728           |gpc606_5_3678        |     7|
|3703  |      gpc729           |gpc606_5_3679        |     7|
|3704  |      gpc73            |gpc615_5_3680        |     8|
|3705  |      gpc730           |gpc606_5_3681        |     7|
|3706  |      gpc731           |gpc606_5_3682        |     7|
|3707  |      gpc732           |gpc606_5_3683        |     7|
|3708  |      gpc733           |gpc606_5_3684        |     7|
|3709  |      gpc734           |gpc606_5_3685        |     7|
|3710  |      gpc735           |gpc606_5_3686        |     7|
|3711  |      gpc736           |gpc606_5_3687        |     7|
|3712  |      gpc737           |gpc606_5_3688        |     7|
|3713  |      gpc738           |gpc606_5_3689        |     7|
|3714  |      gpc739           |gpc606_5_3690        |     7|
|3715  |      gpc74            |gpc615_5_3691        |     8|
|3716  |      gpc740           |gpc606_5_3692        |     7|
|3717  |      gpc741           |gpc606_5_3693        |     7|
|3718  |      gpc742           |gpc606_5_3694        |     7|
|3719  |      gpc743           |gpc606_5_3695        |     7|
|3720  |      gpc744           |gpc606_5_3696        |     7|
|3721  |      gpc745           |gpc606_5_3697        |     7|
|3722  |      gpc746           |gpc606_5_3698        |     7|
|3723  |      gpc747           |gpc615_5_3699        |     8|
|3724  |      gpc748           |gpc615_5_3700        |     8|
|3725  |      gpc749           |gpc615_5_3701        |     8|
|3726  |      gpc75            |gpc615_5_3702        |     8|
|3727  |      gpc750           |gpc615_5_3703        |     8|
|3728  |      gpc751           |gpc615_5_3704        |     8|
|3729  |      gpc752           |gpc615_5_3705        |     8|
|3730  |      gpc753           |gpc615_5_3706        |     8|
|3731  |      gpc754           |gpc615_5_3707        |     8|
|3732  |      gpc755           |gpc615_5_3708        |     8|
|3733  |      gpc756           |gpc615_5_3709        |     8|
|3734  |      gpc757           |gpc615_5_3710        |     8|
|3735  |      gpc758           |gpc615_5_3711        |     8|
|3736  |      gpc759           |gpc615_5_3712        |     8|
|3737  |      gpc76            |gpc615_5_3713        |     8|
|3738  |      gpc760           |gpc615_5_3714        |     8|
|3739  |      gpc761           |gpc615_5_3715        |     8|
|3740  |      gpc762           |gpc615_5_3716        |     8|
|3741  |      gpc763           |gpc615_5_3717        |     8|
|3742  |      gpc764           |gpc615_5_3718        |     8|
|3743  |      gpc765           |gpc615_5_3719        |     8|
|3744  |      gpc766           |gpc615_5_3720        |     8|
|3745  |      gpc767           |gpc615_5_3721        |     8|
|3746  |      gpc768           |gpc615_5_3722        |     8|
|3747  |      gpc769           |gpc615_5_3723        |     8|
|3748  |      gpc77            |gpc615_5_3724        |     8|
|3749  |      gpc770           |gpc615_5_3725        |     8|
|3750  |      gpc771           |gpc615_5_3726        |     8|
|3751  |      gpc772           |gpc615_5_3727        |     8|
|3752  |      gpc773           |gpc615_5_3728        |     8|
|3753  |      gpc774           |gpc615_5_3729        |     8|
|3754  |      gpc775           |gpc615_5_3730        |     8|
|3755  |      gpc776           |gpc615_5_3731        |     8|
|3756  |      gpc777           |gpc615_5_3732        |     8|
|3757  |      gpc778           |gpc615_5_3733        |     8|
|3758  |      gpc779           |gpc615_5_3734        |     8|
|3759  |      gpc78            |gpc615_5_3735        |     8|
|3760  |      gpc780           |gpc615_5_3736        |     8|
|3761  |      gpc781           |gpc615_5_3737        |     8|
|3762  |      gpc782           |gpc615_5_3738        |     8|
|3763  |      gpc783           |gpc615_5_3739        |     8|
|3764  |      gpc784           |gpc615_5_3740        |     8|
|3765  |      gpc785           |gpc615_5_3741        |     8|
|3766  |      gpc786           |gpc615_5_3742        |     8|
|3767  |      gpc787           |gpc615_5_3743        |     8|
|3768  |      gpc788           |gpc615_5_3744        |     8|
|3769  |      gpc789           |gpc615_5_3745        |     8|
|3770  |      gpc79            |gpc615_5_3746        |     8|
|3771  |      gpc790           |gpc615_5_3747        |     8|
|3772  |      gpc791           |gpc615_5_3748        |     8|
|3773  |      gpc792           |gpc615_5_3749        |     8|
|3774  |      gpc793           |gpc615_5_3750        |     8|
|3775  |      gpc794           |gpc615_5_3751        |     8|
|3776  |      gpc795           |gpc615_5_3752        |     8|
|3777  |      gpc796           |gpc615_5_3753        |     8|
|3778  |      gpc797           |gpc615_5_3754        |     8|
|3779  |      gpc798           |gpc615_5_3755        |     8|
|3780  |      gpc799           |gpc615_5_3756        |     8|
|3781  |      gpc8             |gpc1163_5_3757       |     6|
|3782  |      gpc80            |gpc615_5_3758        |     8|
|3783  |      gpc800           |gpc615_5_3759        |     8|
|3784  |      gpc801           |gpc615_5_3760        |     8|
|3785  |      gpc802           |gpc615_5_3761        |     8|
|3786  |      gpc803           |gpc615_5_3762        |     8|
|3787  |      gpc804           |gpc615_5_3763        |     8|
|3788  |      gpc805           |gpc606_5_3764        |     7|
|3789  |      gpc806           |gpc606_5_3765        |     7|
|3790  |      gpc807           |gpc606_5_3766        |     7|
|3791  |      gpc808           |gpc606_5_3767        |     7|
|3792  |      gpc809           |gpc606_5_3768        |     7|
|3793  |      gpc81            |gpc615_5_3769        |     8|
|3794  |      gpc810           |gpc606_5_3770        |     7|
|3795  |      gpc811           |gpc606_5_3771        |     7|
|3796  |      gpc812           |gpc606_5_3772        |     7|
|3797  |      gpc813           |gpc606_5_3773        |     7|
|3798  |      gpc814           |gpc606_5_3774        |     7|
|3799  |      gpc815           |gpc606_5_3775        |     7|
|3800  |      gpc816           |gpc606_5_3776        |     7|
|3801  |      gpc817           |gpc606_5_3777        |     7|
|3802  |      gpc818           |gpc606_5_3778        |     7|
|3803  |      gpc819           |gpc606_5_3779        |     7|
|3804  |      gpc82            |gpc615_5_3780        |     8|
|3805  |      gpc820           |gpc606_5_3781        |     7|
|3806  |      gpc821           |gpc606_5_3782        |     7|
|3807  |      gpc822           |gpc606_5_3783        |     7|
|3808  |      gpc823           |gpc606_5_3784        |     7|
|3809  |      gpc824           |gpc606_5_3785        |     7|
|3810  |      gpc825           |gpc606_5_3786        |     7|
|3811  |      gpc826           |gpc606_5_3787        |     7|
|3812  |      gpc827           |gpc606_5_3788        |     7|
|3813  |      gpc828           |gpc606_5_3789        |     7|
|3814  |      gpc829           |gpc606_5_3790        |     7|
|3815  |      gpc83            |gpc615_5_3791        |     8|
|3816  |      gpc830           |gpc606_5_3792        |     7|
|3817  |      gpc831           |gpc606_5_3793        |     7|
|3818  |      gpc832           |gpc606_5_3794        |     7|
|3819  |      gpc833           |gpc606_5_3795        |     7|
|3820  |      gpc834           |gpc606_5_3796        |     7|
|3821  |      gpc835           |gpc606_5_3797        |     7|
|3822  |      gpc836           |gpc606_5_3798        |     7|
|3823  |      gpc837           |gpc606_5_3799        |     7|
|3824  |      gpc838           |gpc606_5_3800        |     7|
|3825  |      gpc839           |gpc606_5_3801        |     7|
|3826  |      gpc84            |gpc615_5_3802        |     8|
|3827  |      gpc840           |gpc606_5_3803        |     7|
|3828  |      gpc841           |gpc606_5_3804        |     7|
|3829  |      gpc842           |gpc606_5_3805        |     7|
|3830  |      gpc843           |gpc606_5_3806        |     7|
|3831  |      gpc844           |gpc606_5_3807        |     7|
|3832  |      gpc845           |gpc606_5_3808        |     7|
|3833  |      gpc846           |gpc606_5_3809        |     7|
|3834  |      gpc847           |gpc606_5_3810        |     7|
|3835  |      gpc848           |gpc606_5_3811        |     7|
|3836  |      gpc849           |gpc606_5_3812        |     7|
|3837  |      gpc85            |gpc615_5_3813        |     8|
|3838  |      gpc850           |gpc606_5_3814        |     7|
|3839  |      gpc851           |gpc606_5_3815        |     7|
|3840  |      gpc852           |gpc606_5_3816        |     7|
|3841  |      gpc853           |gpc606_5_3817        |     7|
|3842  |      gpc854           |gpc606_5_3818        |     7|
|3843  |      gpc855           |gpc606_5_3819        |     7|
|3844  |      gpc856           |gpc606_5_3820        |     7|
|3845  |      gpc8567          |gpc1163_5_3821       |     6|
|3846  |      gpc8568          |gpc606_5_3822        |     7|
|3847  |      gpc8569          |gpc615_5_3823        |     8|
|3848  |      gpc857           |gpc606_5_3824        |     7|
|3849  |      gpc8570          |gpc615_5_3825        |     8|
|3850  |      gpc8571          |gpc615_5_3826        |     8|
|3851  |      gpc8572          |gpc615_5_3827        |     8|
|3852  |      gpc8573          |gpc1343_5_3828       |     7|
|3853  |      gpc8574          |gpc1343_5_3829       |     7|
|3854  |      gpc8575          |gpc606_5_3830        |     7|
|3855  |      gpc8576          |gpc606_5_3831        |     7|
|3856  |      gpc8577          |gpc606_5_3832        |     7|
|3857  |      gpc8578          |gpc606_5_3833        |     7|
|3858  |      gpc8579          |gpc606_5_3834        |     7|
|3859  |      gpc858           |gpc606_5_3835        |     7|
|3860  |      gpc8580          |gpc606_5_3836        |     7|
|3861  |      gpc8581          |gpc606_5_3837        |     7|
|3862  |      gpc8582          |gpc207_4_3838        |     8|
|3863  |      gpc8583          |gpc207_4_3839        |     8|
|3864  |      gpc8584          |gpc207_4_3840        |     8|
|3865  |      gpc8585          |gpc207_4_3841        |     8|
|3866  |      gpc8586          |gpc207_4_3842        |     8|
|3867  |      gpc8587          |gpc207_4_3843        |     8|
|3868  |      gpc8588          |gpc207_4_3844        |     8|
|3869  |      gpc8589          |gpc207_4_3845        |     8|
|3870  |      gpc859           |gpc606_5_3846        |     7|
|3871  |      gpc8590          |gpc207_4_3847        |     8|
|3872  |      gpc8591          |gpc207_4_3848        |     8|
|3873  |      gpc8592          |gpc207_4_3849        |     8|
|3874  |      gpc8593          |gpc207_4_3850        |     8|
|3875  |      gpc8594          |gpc207_4_3851        |     8|
|3876  |      gpc8595          |gpc207_4_3852        |     8|
|3877  |      gpc8596          |gpc207_4_3853        |     8|
|3878  |      gpc8597          |gpc207_4_3854        |     8|
|3879  |      gpc8598          |gpc207_4_3855        |     8|
|3880  |      gpc8599          |gpc207_4_3856        |     8|
|3881  |      gpc86            |gpc615_5_3857        |     8|
|3882  |      gpc860           |gpc606_5_3858        |     7|
|3883  |      gpc8600          |gpc207_4_3859        |     8|
|3884  |      gpc8601          |gpc207_4_3860        |     8|
|3885  |      gpc8602          |gpc207_4_3861        |     8|
|3886  |      gpc8603          |gpc207_4_3862        |     8|
|3887  |      gpc8604          |gpc207_4_3863        |     8|
|3888  |      gpc8605          |gpc207_4_3864        |     8|
|3889  |      gpc8606          |gpc207_4_3865        |     8|
|3890  |      gpc8607          |gpc207_4_3866        |     8|
|3891  |      gpc8608          |gpc207_4_3867        |     8|
|3892  |      gpc8609          |gpc207_4_3868        |     8|
|3893  |      gpc861           |gpc606_5_3869        |     7|
|3894  |      gpc8610          |gpc207_4_3870        |     8|
|3895  |      gpc8611          |gpc615_5_3871        |     8|
|3896  |      gpc8612          |gpc615_5_3872        |     8|
|3897  |      gpc8613          |gpc615_5_3873        |     8|
|3898  |      gpc8614          |gpc615_5_3874        |     8|
|3899  |      gpc8615          |gpc615_5_3875        |     8|
|3900  |      gpc8616          |gpc615_5_3876        |     8|
|3901  |      gpc8617          |gpc615_5_3877        |     8|
|3902  |      gpc8618          |gpc615_5_3878        |     8|
|3903  |      gpc8619          |gpc606_5_3879        |     7|
|3904  |      gpc862           |gpc606_5_3880        |     7|
|3905  |      gpc8620          |gpc606_5_3881        |     7|
|3906  |      gpc8621          |gpc606_5_3882        |     7|
|3907  |      gpc8622          |gpc606_5_3883        |     7|
|3908  |      gpc8623          |gpc606_5_3884        |     7|
|3909  |      gpc8624          |gpc606_5_3885        |     7|
|3910  |      gpc8625          |gpc606_5_3886        |     7|
|3911  |      gpc8626          |gpc606_5_3887        |     7|
|3912  |      gpc8627          |gpc606_5_3888        |     7|
|3913  |      gpc8628          |gpc615_5_3889        |     8|
|3914  |      gpc8629          |gpc615_5_3890        |     8|
|3915  |      gpc863           |gpc606_5_3891        |     7|
|3916  |      gpc8630          |gpc615_5_3892        |     8|
|3917  |      gpc8631          |gpc615_5_3893        |     8|
|3918  |      gpc8632          |gpc615_5_3894        |     8|
|3919  |      gpc8633          |gpc615_5_3895        |     8|
|3920  |      gpc8634          |gpc615_5_3896        |     8|
|3921  |      gpc8635          |gpc615_5_3897        |     8|
|3922  |      gpc8636          |gpc615_5_3898        |     8|
|3923  |      gpc8637          |gpc615_5_3899        |     8|
|3924  |      gpc8638          |gpc615_5_3900        |     8|
|3925  |      gpc8639          |gpc615_5_3901        |     8|
|3926  |      gpc864           |gpc606_5_3902        |     7|
|3927  |      gpc8640          |gpc615_5_3903        |     8|
|3928  |      gpc8641          |gpc615_5_3904        |     8|
|3929  |      gpc8642          |gpc615_5_3905        |     8|
|3930  |      gpc8643          |gpc2116_5_3906       |     6|
|3931  |      gpc8644          |gpc2116_5_3907       |     6|
|3932  |      gpc8645          |gpc2116_5_3908       |     6|
|3933  |      gpc8646          |gpc2116_5_3909       |     6|
|3934  |      gpc8647          |gpc2116_5_3910       |     6|
|3935  |      gpc8648          |gpc2116_5_3911       |     6|
|3936  |      gpc8649          |gpc2116_5_3912       |     6|
|3937  |      gpc865           |gpc606_5_3913        |     7|
|3938  |      gpc8650          |gpc2116_5_3914       |     6|
|3939  |      gpc8651          |gpc2116_5_3915       |     6|
|3940  |      gpc8652          |gpc615_5_3916        |     8|
|3941  |      gpc8653          |gpc615_5_3917        |     8|
|3942  |      gpc8654          |gpc606_5_3918        |     7|
|3943  |      gpc8655          |gpc606_5_3919        |     7|
|3944  |      gpc8656          |gpc606_5_3920        |     7|
|3945  |      gpc8657          |gpc606_5_3921        |     7|
|3946  |      gpc8658          |gpc606_5_3922        |     7|
|3947  |      gpc8659          |gpc606_5_3923        |     7|
|3948  |      gpc866           |gpc606_5_3924        |     7|
|3949  |      gpc8660          |gpc606_5_3925        |     7|
|3950  |      gpc8661          |gpc606_5_3926        |     7|
|3951  |      gpc8662          |gpc606_5_3927        |     7|
|3952  |      gpc8663          |gpc606_5_3928        |     7|
|3953  |      gpc8664          |gpc606_5_3929        |     7|
|3954  |      gpc8665          |gpc606_5_3930        |     7|
|3955  |      gpc8666          |gpc606_5_3931        |     7|
|3956  |      gpc8667          |gpc606_5_3932        |     7|
|3957  |      gpc8668          |gpc606_5_3933        |     7|
|3958  |      gpc8669          |gpc606_5_3934        |     7|
|3959  |      gpc867           |gpc606_5_3935        |     7|
|3960  |      gpc8670          |gpc606_5_3936        |     7|
|3961  |      gpc8671          |gpc606_5_3937        |     7|
|3962  |      gpc8672          |gpc606_5_3938        |     7|
|3963  |      gpc8673          |gpc606_5_3939        |     7|
|3964  |      gpc8674          |gpc606_5_3940        |     7|
|3965  |      gpc8675          |gpc606_5_3941        |     7|
|3966  |      gpc8676          |gpc606_5_3942        |     7|
|3967  |      gpc8677          |gpc606_5_3943        |     7|
|3968  |      gpc8678          |gpc606_5_3944        |     7|
|3969  |      gpc8679          |gpc606_5_3945        |     7|
|3970  |      gpc868           |gpc606_5_3946        |     7|
|3971  |      gpc8680          |gpc215_4_3947        |     7|
|3972  |      gpc8681          |gpc215_4_3948        |     7|
|3973  |      gpc8682          |gpc215_4_3949        |     7|
|3974  |      gpc8683          |gpc615_5_3950        |     8|
|3975  |      gpc8684          |gpc615_5_3951        |     8|
|3976  |      gpc8685          |gpc615_5_3952        |     8|
|3977  |      gpc8686          |gpc615_5_3953        |     8|
|3978  |      gpc8687          |gpc606_5_3954        |     7|
|3979  |      gpc8688          |gpc606_5_3955        |     7|
|3980  |      gpc8689          |gpc606_5_3956        |     7|
|3981  |      gpc869           |gpc606_5_3957        |     7|
|3982  |      gpc8690          |gpc606_5_3958        |     7|
|3983  |      gpc8691          |gpc615_5_3959        |     8|
|3984  |      gpc8692          |gpc615_5_3960        |     8|
|3985  |      gpc8693          |gpc606_5_3961        |     7|
|3986  |      gpc8694          |gpc606_5_3962        |     7|
|3987  |      gpc8695          |gpc606_5_3963        |     7|
|3988  |      gpc8696          |gpc606_5_3964        |     7|
|3989  |      gpc8697          |gpc606_5_3965        |     7|
|3990  |      gpc8698          |gpc606_5_3966        |     7|
|3991  |      gpc8699          |gpc606_5_3967        |     7|
|3992  |      gpc87            |gpc615_5_3968        |     8|
|3993  |      gpc870           |gpc606_5_3969        |     7|
|3994  |      gpc8700          |gpc606_5_3970        |     7|
|3995  |      gpc8701          |gpc606_5_3971        |     7|
|3996  |      gpc8702          |gpc606_5_3972        |     7|
|3997  |      gpc8703          |gpc623_5_3973        |     8|
|3998  |      gpc8704          |gpc623_5_3974        |     8|
|3999  |      gpc8705          |gpc615_5_3975        |     8|
|4000  |      gpc8706          |gpc615_5_3976        |     8|
|4001  |      gpc8707          |gpc615_5_3977        |     8|
|4002  |      gpc8708          |gpc615_5_3978        |     8|
|4003  |      gpc8709          |gpc615_5_3979        |     8|
|4004  |      gpc871           |gpc606_5_3980        |     7|
|4005  |      gpc8710          |gpc615_5_3981        |     8|
|4006  |      gpc8711          |gpc606_5_3982        |     7|
|4007  |      gpc8712          |gpc606_5_3983        |     7|
|4008  |      gpc8713          |gpc615_5_3984        |     8|
|4009  |      gpc8714          |gpc615_5_3985        |     8|
|4010  |      gpc8715          |gpc615_5_3986        |     8|
|4011  |      gpc8716          |gpc615_5_3987        |     8|
|4012  |      gpc8717          |gpc615_5_3988        |     8|
|4013  |      gpc8718          |gpc207_4_3989        |     8|
|4014  |      gpc8719          |gpc615_5_3990        |     8|
|4015  |      gpc872           |gpc606_5_3991        |     7|
|4016  |      gpc8720          |gpc615_5_3992        |     8|
|4017  |      gpc8721          |gpc615_5_3993        |     8|
|4018  |      gpc8722          |gpc615_5_3994        |     8|
|4019  |      gpc8723          |gpc615_5_3995        |     8|
|4020  |      gpc8724          |gpc615_5_3996        |     8|
|4021  |      gpc8725          |gpc615_5_3997        |     8|
|4022  |      gpc8726          |gpc615_5_3998        |     8|
|4023  |      gpc8727          |gpc615_5_3999        |     8|
|4024  |      gpc8728          |gpc615_5_4000        |     8|
|4025  |      gpc8729          |gpc615_5_4001        |     8|
|4026  |      gpc873           |gpc606_5_4002        |     7|
|4027  |      gpc8730          |gpc615_5_4003        |     8|
|4028  |      gpc8731          |gpc606_5_4004        |     7|
|4029  |      gpc8732          |gpc606_5_4005        |     7|
|4030  |      gpc8733          |gpc606_5_4006        |     7|
|4031  |      gpc8734          |gpc606_5_4007        |     7|
|4032  |      gpc8735          |gpc606_5_4008        |     7|
|4033  |      gpc8736          |gpc606_5_4009        |     7|
|4034  |      gpc8737          |gpc606_5_4010        |     7|
|4035  |      gpc8738          |gpc606_5_4011        |     7|
|4036  |      gpc8739          |gpc2135_5_4012       |     7|
|4037  |      gpc874           |gpc606_5_4013        |     7|
|4038  |      gpc8740          |gpc2135_5_4014       |     7|
|4039  |      gpc8741          |gpc2135_5_4015       |     7|
|4040  |      gpc8742          |gpc2135_5_4016       |     7|
|4041  |      gpc8743          |gpc2135_5_4017       |     7|
|4042  |      gpc8744          |gpc2135_5_4018       |     7|
|4043  |      gpc8745          |gpc2135_5_4019       |     7|
|4044  |      gpc8746          |gpc2135_5_4020       |     7|
|4045  |      gpc8747          |gpc2135_5_4021       |     7|
|4046  |      gpc8748          |gpc2135_5_4022       |     7|
|4047  |      gpc8749          |gpc2135_5_4023       |     7|
|4048  |      gpc875           |gpc606_5_4024        |     7|
|4049  |      gpc8750          |gpc2135_5_4025       |     7|
|4050  |      gpc8751          |gpc2135_5_4026       |     7|
|4051  |      gpc8752          |gpc2135_5_4027       |     7|
|4052  |      gpc8753          |gpc2135_5_4028       |     7|
|4053  |      gpc8754          |gpc2135_5_4029       |     7|
|4054  |      gpc8755          |gpc2135_5_4030       |     7|
|4055  |      gpc8756          |gpc2135_5_4031       |     7|
|4056  |      gpc8757          |gpc2135_5_4032       |     7|
|4057  |      gpc8758          |gpc2135_5_4033       |     7|
|4058  |      gpc8759          |gpc2135_5_4034       |     7|
|4059  |      gpc876           |gpc606_5_4035        |     7|
|4060  |      gpc8760          |gpc615_5_4036        |     8|
|4061  |      gpc8761          |gpc615_5_4037        |     8|
|4062  |      gpc8762          |gpc615_5_4038        |     8|
|4063  |      gpc8763          |gpc615_5_4039        |     8|
|4064  |      gpc8764          |gpc615_5_4040        |     8|
|4065  |      gpc8765          |gpc606_5_4041        |     7|
|4066  |      gpc8766          |gpc606_5_4042        |     7|
|4067  |      gpc8767          |gpc606_5_4043        |     7|
|4068  |      gpc8768          |gpc606_5_4044        |     7|
|4069  |      gpc8769          |gpc606_5_4045        |     7|
|4070  |      gpc877           |gpc606_5_4046        |     7|
|4071  |      gpc8770          |gpc606_5_4047        |     7|
|4072  |      gpc8771          |gpc615_5_4048        |     8|
|4073  |      gpc8772          |gpc615_5_4049        |     8|
|4074  |      gpc8773          |gpc606_5_4050        |     7|
|4075  |      gpc8774          |gpc606_5_4051        |     7|
|4076  |      gpc8775          |gpc615_5_4052        |     8|
|4077  |      gpc8776          |gpc615_5_4053        |     8|
|4078  |      gpc8777          |gpc615_5_4054        |     8|
|4079  |      gpc8778          |gpc615_5_4055        |     8|
|4080  |      gpc8779          |gpc615_5_4056        |     8|
|4081  |      gpc878           |gpc606_5_4057        |     7|
|4082  |      gpc8780          |gpc615_5_4058        |     8|
|4083  |      gpc8781          |gpc615_5_4059        |     8|
|4084  |      gpc8782          |gpc615_5_4060        |     8|
|4085  |      gpc8783          |gpc615_5_4061        |     8|
|4086  |      gpc8784          |gpc615_5_4062        |     8|
|4087  |      gpc8785          |gpc615_5_4063        |     8|
|4088  |      gpc8786          |gpc615_5_4064        |     8|
|4089  |      gpc8787          |gpc615_5_4065        |     8|
|4090  |      gpc8788          |gpc615_5_4066        |     8|
|4091  |      gpc8789          |gpc615_5_4067        |     8|
|4092  |      gpc879           |gpc606_5_4068        |     7|
|4093  |      gpc8790          |gpc615_5_4069        |     8|
|4094  |      gpc8791          |gpc615_5_4070        |     8|
|4095  |      gpc8792          |gpc615_5_4071        |     8|
|4096  |      gpc8793          |gpc615_5_4072        |     8|
|4097  |      gpc8794          |gpc615_5_4073        |     8|
|4098  |      gpc8795          |gpc615_5_4074        |     8|
|4099  |      gpc8796          |gpc615_5_4075        |     8|
|4100  |      gpc8797          |gpc615_5_4076        |     8|
|4101  |      gpc8798          |gpc615_5_4077        |     8|
|4102  |      gpc8799          |gpc615_5_4078        |     8|
|4103  |      gpc88            |gpc615_5_4079        |     8|
|4104  |      gpc880           |gpc606_5_4080        |     7|
|4105  |      gpc8800          |gpc606_5_4081        |     7|
|4106  |      gpc8801          |gpc606_5_4082        |     7|
|4107  |      gpc8802          |gpc606_5_4083        |     7|
|4108  |      gpc8803          |gpc606_5_4084        |     7|
|4109  |      gpc8804          |gpc117_4_4085        |     6|
|4110  |      gpc8805          |gpc117_4_4086        |     6|
|4111  |      gpc8806          |gpc117_4_4087        |     6|
|4112  |      gpc8807          |gpc117_4_4088        |     6|
|4113  |      gpc8808          |gpc117_4_4089        |     6|
|4114  |      gpc8809          |gpc117_4_4090        |     6|
|4115  |      gpc881           |gpc606_5_4091        |     7|
|4116  |      gpc8810          |gpc117_4_4092        |     6|
|4117  |      gpc8811          |gpc117_4_4093        |     6|
|4118  |      gpc8812          |gpc117_4_4094        |     6|
|4119  |      gpc8813          |gpc117_4_4095        |     6|
|4120  |      gpc8814          |gpc117_4_4096        |     6|
|4121  |      gpc8815          |gpc117_4_4097        |     6|
|4122  |      gpc8816          |gpc117_4_4098        |     6|
|4123  |      gpc8817          |gpc117_4_4099        |     6|
|4124  |      gpc8818          |gpc117_4_4100        |     6|
|4125  |      gpc8819          |gpc117_4_4101        |     6|
|4126  |      gpc882           |gpc606_5_4102        |     7|
|4127  |      gpc8820          |gpc117_4_4103        |     6|
|4128  |      gpc8821          |gpc117_4_4104        |     6|
|4129  |      gpc8822          |gpc7_3_4105          |     6|
|4130  |      gpc8823          |gpc7_3_4106          |     6|
|4131  |      gpc8824          |gpc207_4_4107        |     8|
|4132  |      gpc8825          |gpc207_4_4108        |     8|
|4133  |      gpc8826          |gpc606_5_4109        |     7|
|4134  |      gpc8827          |gpc606_5_4110        |     7|
|4135  |      gpc8828          |gpc615_5_4111        |     8|
|4136  |      gpc8829          |gpc615_5_4112        |     8|
|4137  |      gpc883           |gpc606_5_4113        |     7|
|4138  |      gpc8830          |gpc615_5_4114        |     8|
|4139  |      gpc8831          |gpc615_5_4115        |     8|
|4140  |      gpc8832          |gpc615_5_4116        |     8|
|4141  |      gpc8833          |gpc615_5_4117        |     8|
|4142  |      gpc8834          |gpc1163_5_4118       |     6|
|4143  |      gpc8835          |gpc1163_5_4119       |     6|
|4144  |      gpc8836          |gpc1163_5_4120       |     6|
|4145  |      gpc8837          |gpc1163_5_4121       |     6|
|4146  |      gpc8838          |gpc1163_5_4122       |     6|
|4147  |      gpc8839          |gpc606_5_4123        |     7|
|4148  |      gpc884           |gpc606_5_4124        |     7|
|4149  |      gpc8840          |gpc606_5_4125        |     7|
|4150  |      gpc8841          |gpc606_5_4126        |     7|
|4151  |      gpc8842          |gpc606_5_4127        |     7|
|4152  |      gpc8843          |gpc606_5_4128        |     7|
|4153  |      gpc8844          |gpc606_5_4129        |     7|
|4154  |      gpc8845          |gpc606_5_4130        |     7|
|4155  |      gpc8846          |gpc606_5_4131        |     7|
|4156  |      gpc8847          |gpc606_5_4132        |     7|
|4157  |      gpc8848          |gpc606_5_4133        |     7|
|4158  |      gpc8849          |gpc1163_5_4134       |     6|
|4159  |      gpc885           |gpc606_5_4135        |     7|
|4160  |      gpc8850          |gpc615_5_4136        |     8|
|4161  |      gpc8851          |gpc615_5_4137        |     8|
|4162  |      gpc8852          |gpc615_5_4138        |     8|
|4163  |      gpc8853          |gpc615_5_4139        |     8|
|4164  |      gpc8854          |gpc615_5_4140        |     8|
|4165  |      gpc8855          |gpc615_5_4141        |     8|
|4166  |      gpc8856          |gpc606_5_4142        |     7|
|4167  |      gpc8857          |gpc606_5_4143        |     7|
|4168  |      gpc8858          |gpc606_5_4144        |     7|
|4169  |      gpc8859          |gpc606_5_4145        |     7|
|4170  |      gpc886           |gpc606_5_4146        |     7|
|4171  |      gpc8860          |gpc606_5_4147        |     7|
|4172  |      gpc8861          |gpc606_5_4148        |     7|
|4173  |      gpc8862          |gpc606_5_4149        |     7|
|4174  |      gpc8863          |gpc615_5_4150        |     8|
|4175  |      gpc8864          |gpc1163_5_4151       |     6|
|4176  |      gpc8865          |gpc1163_5_4152       |     6|
|4177  |      gpc8866          |gpc1163_5_4153       |     6|
|4178  |      gpc8867          |gpc1163_5_4154       |     6|
|4179  |      gpc8868          |gpc1163_5_4155       |     6|
|4180  |      gpc8869          |gpc1163_5_4156       |     6|
|4181  |      gpc887           |gpc606_5_4157        |     7|
|4182  |      gpc8870          |gpc1163_5_4158       |     6|
|4183  |      gpc8871          |gpc606_5_4159        |     7|
|4184  |      gpc8872          |gpc606_5_4160        |     7|
|4185  |      gpc8873          |gpc606_5_4161        |     7|
|4186  |      gpc8874          |gpc606_5_4162        |     7|
|4187  |      gpc8875          |gpc606_5_4163        |     7|
|4188  |      gpc8876          |gpc606_5_4164        |     7|
|4189  |      gpc8877          |gpc606_5_4165        |     7|
|4190  |      gpc8878          |gpc606_5_4166        |     7|
|4191  |      gpc8879          |gpc615_5_4167        |     8|
|4192  |      gpc888           |gpc606_5_4168        |     7|
|4193  |      gpc8880          |gpc615_5_4169        |     8|
|4194  |      gpc8881          |gpc615_5_4170        |     8|
|4195  |      gpc8882          |gpc615_5_4171        |     8|
|4196  |      gpc8883          |gpc615_5_4172        |     8|
|4197  |      gpc8884          |gpc615_5_4173        |     8|
|4198  |      gpc8885          |gpc615_5_4174        |     8|
|4199  |      gpc8886          |gpc615_5_4175        |     8|
|4200  |      gpc8887          |gpc615_5_4176        |     8|
|4201  |      gpc8888          |gpc615_5_4177        |     8|
|4202  |      gpc8889          |gpc615_5_4178        |     8|
|4203  |      gpc889           |gpc606_5_4179        |     7|
|4204  |      gpc8890          |gpc615_5_4180        |     8|
|4205  |      gpc8891          |gpc615_5_4181        |     8|
|4206  |      gpc8892          |gpc615_5_4182        |     8|
|4207  |      gpc8893          |gpc615_5_4183        |     8|
|4208  |      gpc8894          |gpc606_5_4184        |     7|
|4209  |      gpc8895          |gpc615_5_4185        |     8|
|4210  |      gpc8896          |gpc615_5_4186        |     8|
|4211  |      gpc8897          |gpc615_5_4187        |     8|
|4212  |      gpc8898          |gpc615_5_4188        |     8|
|4213  |      gpc8899          |gpc615_5_4189        |     8|
|4214  |      gpc89            |gpc615_5_4190        |     8|
|4215  |      gpc890           |gpc606_5_4191        |     7|
|4216  |      gpc8900          |gpc615_5_4192        |     8|
|4217  |      gpc8901          |gpc615_5_4193        |     8|
|4218  |      gpc8902          |gpc615_5_4194        |     8|
|4219  |      gpc8903          |gpc615_5_4195        |     8|
|4220  |      gpc8904          |gpc615_5_4196        |     8|
|4221  |      gpc8905          |gpc615_5_4197        |     8|
|4222  |      gpc8906          |gpc615_5_4198        |     8|
|4223  |      gpc8907          |gpc615_5_4199        |     8|
|4224  |      gpc8908          |gpc615_5_4200        |     8|
|4225  |      gpc8909          |gpc615_5_4201        |     8|
|4226  |      gpc891           |gpc606_5_4202        |     7|
|4227  |      gpc8910          |gpc615_5_4203        |     8|
|4228  |      gpc8911          |gpc615_5_4204        |     8|
|4229  |      gpc8912          |gpc615_5_4205        |     8|
|4230  |      gpc8913          |gpc606_5_4206        |     7|
|4231  |      gpc8914          |gpc615_5_4207        |     8|
|4232  |      gpc8915          |gpc615_5_4208        |     8|
|4233  |      gpc8916          |gpc615_5_4209        |     8|
|4234  |      gpc8917          |gpc615_5_4210        |     8|
|4235  |      gpc8918          |gpc615_5_4211        |     8|
|4236  |      gpc8919          |gpc615_5_4212        |     8|
|4237  |      gpc892           |gpc606_5_4213        |     7|
|4238  |      gpc8920          |gpc615_5_4214        |     8|
|4239  |      gpc8921          |gpc615_5_4215        |     8|
|4240  |      gpc8922          |gpc615_5_4216        |     8|
|4241  |      gpc8923          |gpc615_5_4217        |     8|
|4242  |      gpc8924          |gpc615_5_4218        |     8|
|4243  |      gpc8925          |gpc615_5_4219        |     8|
|4244  |      gpc8926          |gpc615_5_4220        |     8|
|4245  |      gpc8927          |gpc615_5_4221        |     8|
|4246  |      gpc8928          |gpc615_5_4222        |     8|
|4247  |      gpc8929          |gpc615_5_4223        |     8|
|4248  |      gpc893           |gpc606_5_4224        |     7|
|4249  |      gpc8930          |gpc615_5_4225        |     8|
|4250  |      gpc8931          |gpc615_5_4226        |     8|
|4251  |      gpc8932          |gpc615_5_4227        |     8|
|4252  |      gpc8933          |gpc615_5_4228        |     8|
|4253  |      gpc8934          |gpc615_5_4229        |     8|
|4254  |      gpc8935          |gpc615_5_4230        |     8|
|4255  |      gpc8936          |gpc615_5_4231        |     8|
|4256  |      gpc8937          |gpc615_5_4232        |     8|
|4257  |      gpc8938          |gpc615_5_4233        |     8|
|4258  |      gpc8939          |gpc615_5_4234        |     8|
|4259  |      gpc894           |gpc606_5_4235        |     7|
|4260  |      gpc8940          |gpc615_5_4236        |     8|
|4261  |      gpc8941          |gpc615_5_4237        |     8|
|4262  |      gpc8942          |gpc615_5_4238        |     8|
|4263  |      gpc8943          |gpc615_5_4239        |     8|
|4264  |      gpc8944          |gpc615_5_4240        |     8|
|4265  |      gpc8945          |gpc615_5_4241        |     8|
|4266  |      gpc8946          |gpc606_5_4242        |     7|
|4267  |      gpc8947          |gpc606_5_4243        |     7|
|4268  |      gpc8948          |gpc606_5_4244        |     7|
|4269  |      gpc8949          |gpc606_5_4245        |     7|
|4270  |      gpc895           |gpc606_5_4246        |     7|
|4271  |      gpc8950          |gpc615_5_4247        |     8|
|4272  |      gpc8951          |gpc615_5_4248        |     8|
|4273  |      gpc8952          |gpc615_5_4249        |     8|
|4274  |      gpc8953          |gpc615_5_4250        |     8|
|4275  |      gpc8954          |gpc615_5_4251        |     8|
|4276  |      gpc8955          |gpc615_5_4252        |     8|
|4277  |      gpc8956          |gpc615_5_4253        |     8|
|4278  |      gpc8957          |gpc615_5_4254        |     8|
|4279  |      gpc8958          |gpc615_5_4255        |     8|
|4280  |      gpc8959          |gpc615_5_4256        |     8|
|4281  |      gpc896           |gpc606_5_4257        |     7|
|4282  |      gpc8960          |gpc606_5_4258        |     7|
|4283  |      gpc8961          |gpc606_5_4259        |     7|
|4284  |      gpc8962          |gpc606_5_4260        |     7|
|4285  |      gpc8963          |gpc606_5_4261        |     7|
|4286  |      gpc8964          |gpc606_5_4262        |     7|
|4287  |      gpc8965          |gpc606_5_4263        |     7|
|4288  |      gpc8966          |gpc606_5_4264        |     7|
|4289  |      gpc8967          |gpc606_5_4265        |     7|
|4290  |      gpc8968          |gpc615_5_4266        |     8|
|4291  |      gpc8969          |gpc615_5_4267        |     8|
|4292  |      gpc897           |gpc606_5_4268        |     7|
|4293  |      gpc8970          |gpc615_5_4269        |     8|
|4294  |      gpc8971          |gpc615_5_4270        |     8|
|4295  |      gpc8972          |gpc615_5_4271        |     8|
|4296  |      gpc8973          |gpc615_5_4272        |     8|
|4297  |      gpc8974          |gpc615_5_4273        |     8|
|4298  |      gpc8975          |gpc615_5_4274        |     8|
|4299  |      gpc8976          |gpc606_5_4275        |     7|
|4300  |      gpc8977          |gpc606_5_4276        |     7|
|4301  |      gpc8978          |gpc606_5_4277        |     7|
|4302  |      gpc8979          |gpc606_5_4278        |     7|
|4303  |      gpc898           |gpc606_5_4279        |     7|
|4304  |      gpc8980          |gpc606_5_4280        |     7|
|4305  |      gpc8981          |gpc606_5_4281        |     7|
|4306  |      gpc8982          |gpc606_5_4282        |     7|
|4307  |      gpc8983          |gpc606_5_4283        |     7|
|4308  |      gpc8984          |gpc615_5_4284        |     8|
|4309  |      gpc8985          |gpc615_5_4285        |     8|
|4310  |      gpc8986          |gpc615_5_4286        |     8|
|4311  |      gpc8987          |gpc615_5_4287        |     8|
|4312  |      gpc8988          |gpc615_5_4288        |     8|
|4313  |      gpc8989          |gpc615_5_4289        |     8|
|4314  |      gpc899           |gpc606_5_4290        |     7|
|4315  |      gpc8990          |gpc615_5_4291        |     8|
|4316  |      gpc8991          |gpc615_5_4292        |     8|
|4317  |      gpc8992          |gpc615_5_4293        |     8|
|4318  |      gpc8993          |gpc615_5_4294        |     8|
|4319  |      gpc8994          |gpc615_5_4295        |     8|
|4320  |      gpc8995          |gpc615_5_4296        |     8|
|4321  |      gpc8996          |gpc615_5_4297        |     8|
|4322  |      gpc8997          |gpc615_5_4298        |     8|
|4323  |      gpc8998          |gpc615_5_4299        |     8|
|4324  |      gpc8999          |gpc1163_5_4300       |     6|
|4325  |      gpc9             |gpc1163_5_4301       |     6|
|4326  |      gpc90            |gpc615_5_4302        |     8|
|4327  |      gpc900           |gpc606_5_4303        |     7|
|4328  |      gpc9000          |gpc1163_5_4304       |     6|
|4329  |      gpc9001          |gpc1163_5_4305       |     6|
|4330  |      gpc9002          |gpc1163_5_4306       |     6|
|4331  |      gpc9003          |gpc1163_5_4307       |     6|
|4332  |      gpc9004          |gpc1163_5_4308       |     6|
|4333  |      gpc9005          |gpc615_5_4309        |     8|
|4334  |      gpc9006          |gpc615_5_4310        |     8|
|4335  |      gpc9007          |gpc615_5_4311        |     8|
|4336  |      gpc9008          |gpc615_5_4312        |     8|
|4337  |      gpc9009          |gpc606_5_4313        |     7|
|4338  |      gpc901           |gpc606_5_4314        |     7|
|4339  |      gpc9010          |gpc606_5_4315        |     7|
|4340  |      gpc9011          |gpc606_5_4316        |     7|
|4341  |      gpc9012          |gpc606_5_4317        |     7|
|4342  |      gpc9013          |gpc606_5_4318        |     7|
|4343  |      gpc9014          |gpc606_5_4319        |     7|
|4344  |      gpc9015          |gpc606_5_4320        |     7|
|4345  |      gpc9016          |gpc606_5_4321        |     7|
|4346  |      gpc9017          |gpc606_5_4322        |     7|
|4347  |      gpc9018          |gpc606_5_4323        |     7|
|4348  |      gpc9019          |gpc606_5_4324        |     7|
|4349  |      gpc902           |gpc606_5_4325        |     7|
|4350  |      gpc9020          |gpc606_5_4326        |     7|
|4351  |      gpc9021          |gpc606_5_4327        |     7|
|4352  |      gpc9022          |gpc606_5_4328        |     7|
|4353  |      gpc9023          |gpc606_5_4329        |     7|
|4354  |      gpc9024          |gpc2135_5_4330       |     7|
|4355  |      gpc9025          |gpc1406_5_4331       |     8|
|4356  |      gpc9026          |gpc1406_5_4332       |     8|
|4357  |      gpc9027          |gpc1406_5_4333       |     8|
|4358  |      gpc9028          |gpc606_5_4334        |     7|
|4359  |      gpc9029          |gpc606_5_4335        |     7|
|4360  |      gpc903           |gpc606_5_4336        |     7|
|4361  |      gpc9030          |gpc606_5_4337        |     7|
|4362  |      gpc9031          |gpc606_5_4338        |     7|
|4363  |      gpc9032          |gpc606_5_4339        |     7|
|4364  |      gpc9033          |gpc606_5_4340        |     7|
|4365  |      gpc9034          |gpc606_5_4341        |     7|
|4366  |      gpc9035          |gpc606_5_4342        |     7|
|4367  |      gpc9036          |gpc606_5_4343        |     7|
|4368  |      gpc9037          |gpc606_5_4344        |     7|
|4369  |      gpc9038          |gpc606_5_4345        |     7|
|4370  |      gpc9039          |gpc606_5_4346        |     7|
|4371  |      gpc904           |gpc606_5_4347        |     7|
|4372  |      gpc9040          |gpc606_5_4348        |     7|
|4373  |      gpc9041          |gpc606_5_4349        |     7|
|4374  |      gpc9042          |gpc606_5_4350        |     7|
|4375  |      gpc9043          |gpc606_5_4351        |     7|
|4376  |      gpc9044          |gpc606_5_4352        |     7|
|4377  |      gpc9045          |gpc606_5_4353        |     7|
|4378  |      gpc9046          |gpc606_5_4354        |     7|
|4379  |      gpc9047          |gpc606_5_4355        |     7|
|4380  |      gpc9048          |gpc606_5_4356        |     7|
|4381  |      gpc9049          |gpc606_5_4357        |     7|
|4382  |      gpc905           |gpc606_5_4358        |     7|
|4383  |      gpc9050          |gpc606_5_4359        |     7|
|4384  |      gpc9051          |gpc606_5_4360        |     7|
|4385  |      gpc9052          |gpc606_5_4361        |     7|
|4386  |      gpc9053          |gpc606_5_4362        |     7|
|4387  |      gpc9054          |gpc606_5_4363        |     7|
|4388  |      gpc9055          |gpc606_5_4364        |     7|
|4389  |      gpc9056          |gpc606_5_4365        |     7|
|4390  |      gpc9057          |gpc606_5_4366        |     7|
|4391  |      gpc9058          |gpc606_5_4367        |     7|
|4392  |      gpc9059          |gpc606_5_4368        |     7|
|4393  |      gpc906           |gpc615_5_4369        |     8|
|4394  |      gpc9060          |gpc606_5_4370        |     7|
|4395  |      gpc9061          |gpc606_5_4371        |     7|
|4396  |      gpc9062          |gpc606_5_4372        |     7|
|4397  |      gpc9063          |gpc606_5_4373        |     7|
|4398  |      gpc9064          |gpc606_5_4374        |     7|
|4399  |      gpc9065          |gpc606_5_4375        |     7|
|4400  |      gpc9066          |gpc606_5_4376        |     7|
|4401  |      gpc9067          |gpc606_5_4377        |     7|
|4402  |      gpc9068          |gpc606_5_4378        |     7|
|4403  |      gpc9069          |gpc606_5_4379        |     7|
|4404  |      gpc907           |gpc615_5_4380        |     8|
|4405  |      gpc9070          |gpc606_5_4381        |     7|
|4406  |      gpc9071          |gpc606_5_4382        |     7|
|4407  |      gpc9072          |gpc606_5_4383        |     7|
|4408  |      gpc9073          |gpc606_5_4384        |     7|
|4409  |      gpc9074          |gpc606_5_4385        |     7|
|4410  |      gpc9075          |gpc606_5_4386        |     7|
|4411  |      gpc9076          |gpc606_5_4387        |     7|
|4412  |      gpc9077          |gpc606_5_4388        |     7|
|4413  |      gpc9078          |gpc606_5_4389        |     7|
|4414  |      gpc9079          |gpc606_5_4390        |     7|
|4415  |      gpc908           |gpc615_5_4391        |     8|
|4416  |      gpc9080          |gpc606_5_4392        |     7|
|4417  |      gpc9081          |gpc606_5_4393        |     7|
|4418  |      gpc9082          |gpc606_5_4394        |     7|
|4419  |      gpc9083          |gpc606_5_4395        |     7|
|4420  |      gpc9084          |gpc606_5_4396        |     7|
|4421  |      gpc9085          |gpc606_5_4397        |     7|
|4422  |      gpc9086          |gpc606_5_4398        |     7|
|4423  |      gpc9087          |gpc606_5_4399        |     7|
|4424  |      gpc9088          |gpc606_5_4400        |     7|
|4425  |      gpc9089          |gpc606_5_4401        |     7|
|4426  |      gpc909           |gpc615_5_4402        |     8|
|4427  |      gpc9090          |gpc606_5_4403        |     7|
|4428  |      gpc9091          |gpc606_5_4404        |     7|
|4429  |      gpc9092          |gpc207_4_4405        |     8|
|4430  |      gpc9093          |gpc207_4_4406        |     8|
|4431  |      gpc9094          |gpc207_4_4407        |     8|
|4432  |      gpc9095          |gpc207_4_4408        |     8|
|4433  |      gpc9096          |gpc207_4_4409        |     8|
|4434  |      gpc9097          |gpc207_4_4410        |     8|
|4435  |      gpc9098          |gpc207_4_4411        |     8|
|4436  |      gpc9099          |gpc207_4_4412        |     8|
|4437  |      gpc91            |gpc615_5_4413        |     8|
|4438  |      gpc910           |gpc615_5_4414        |     8|
|4439  |      gpc9100          |gpc615_5_4415        |     8|
|4440  |      gpc9101          |gpc606_5_4416        |     7|
|4441  |      gpc9102          |gpc606_5_4417        |     7|
|4442  |      gpc9103          |gpc606_5_4418        |     7|
|4443  |      gpc9104          |gpc606_5_4419        |     7|
|4444  |      gpc9105          |gpc606_5_4420        |     7|
|4445  |      gpc9106          |gpc606_5_4421        |     7|
|4446  |      gpc9107          |gpc606_5_4422        |     7|
|4447  |      gpc9108          |gpc606_5_4423        |     7|
|4448  |      gpc9109          |gpc606_5_4424        |     7|
|4449  |      gpc911           |gpc615_5_4425        |     8|
|4450  |      gpc9110          |gpc606_5_4426        |     7|
|4451  |      gpc9111          |gpc606_5_4427        |     7|
|4452  |      gpc9112          |gpc606_5_4428        |     7|
|4453  |      gpc9113          |gpc606_5_4429        |     7|
|4454  |      gpc9114          |gpc606_5_4430        |     7|
|4455  |      gpc9115          |gpc606_5_4431        |     7|
|4456  |      gpc9116          |gpc606_5_4432        |     7|
|4457  |      gpc9117          |gpc606_5_4433        |     7|
|4458  |      gpc9118          |gpc606_5_4434        |     7|
|4459  |      gpc9119          |gpc606_5_4435        |     7|
|4460  |      gpc912           |gpc615_5_4436        |     8|
|4461  |      gpc9120          |gpc606_5_4437        |     7|
|4462  |      gpc9121          |gpc606_5_4438        |     7|
|4463  |      gpc9122          |gpc606_5_4439        |     7|
|4464  |      gpc9123          |gpc606_5_4440        |     7|
|4465  |      gpc9124          |gpc606_5_4441        |     7|
|4466  |      gpc9125          |gpc606_5_4442        |     7|
|4467  |      gpc9126          |gpc606_5_4443        |     7|
|4468  |      gpc9127          |gpc606_5_4444        |     7|
|4469  |      gpc9128          |gpc606_5_4445        |     7|
|4470  |      gpc9129          |gpc606_5_4446        |     7|
|4471  |      gpc913           |gpc615_5_4447        |     8|
|4472  |      gpc9130          |gpc606_5_4448        |     7|
|4473  |      gpc9131          |gpc606_5_4449        |     7|
|4474  |      gpc9132          |gpc606_5_4450        |     7|
|4475  |      gpc9133          |gpc606_5_4451        |     7|
|4476  |      gpc9134          |gpc606_5_4452        |     7|
|4477  |      gpc9135          |gpc606_5_4453        |     7|
|4478  |      gpc9136          |gpc606_5_4454        |     7|
|4479  |      gpc9137          |gpc606_5_4455        |     7|
|4480  |      gpc9138          |gpc606_5_4456        |     7|
|4481  |      gpc9139          |gpc606_5_4457        |     7|
|4482  |      gpc914           |gpc615_5_4458        |     8|
|4483  |      gpc9140          |gpc117_4_4459        |     6|
|4484  |      gpc9141          |gpc117_4_4460        |     6|
|4485  |      gpc9142          |gpc117_4_4461        |     6|
|4486  |      gpc9143          |gpc117_4_4462        |     6|
|4487  |      gpc9144          |gpc117_4_4463        |     6|
|4488  |      gpc9145          |gpc606_5_4464        |     7|
|4489  |      gpc9146          |gpc606_5_4465        |     7|
|4490  |      gpc9147          |gpc606_5_4466        |     7|
|4491  |      gpc9148          |gpc606_5_4467        |     7|
|4492  |      gpc9149          |gpc606_5_4468        |     7|
|4493  |      gpc915           |gpc615_5_4469        |     8|
|4494  |      gpc9150          |gpc606_5_4470        |     7|
|4495  |      gpc9151          |gpc606_5_4471        |     7|
|4496  |      gpc9152          |gpc606_5_4472        |     7|
|4497  |      gpc9153          |gpc606_5_4473        |     7|
|4498  |      gpc9154          |gpc606_5_4474        |     7|
|4499  |      gpc9155          |gpc606_5_4475        |     7|
|4500  |      gpc9156          |gpc606_5_4476        |     7|
|4501  |      gpc9157          |gpc606_5_4477        |     7|
|4502  |      gpc9158          |gpc606_5_4478        |     7|
|4503  |      gpc9159          |gpc606_5_4479        |     7|
|4504  |      gpc916           |gpc615_5_4480        |     8|
|4505  |      gpc917           |gpc606_5_4481        |     7|
|4506  |      gpc918           |gpc606_5_4482        |     7|
|4507  |      gpc919           |gpc606_5_4483        |     7|
|4508  |      gpc92            |gpc615_5_4484        |     8|
|4509  |      gpc920           |gpc606_5_4485        |     7|
|4510  |      gpc921           |gpc606_5_4486        |     7|
|4511  |      gpc922           |gpc606_5_4487        |     7|
|4512  |      gpc923           |gpc606_5_4488        |     7|
|4513  |      gpc924           |gpc606_5_4489        |     7|
|4514  |      gpc925           |gpc606_5_4490        |     7|
|4515  |      gpc926           |gpc606_5_4491        |     7|
|4516  |      gpc927           |gpc606_5_4492        |     7|
|4517  |      gpc928           |gpc606_5_4493        |     7|
|4518  |      gpc929           |gpc606_5_4494        |     7|
|4519  |      gpc93            |gpc615_5_4495        |     8|
|4520  |      gpc930           |gpc606_5_4496        |     7|
|4521  |      gpc931           |gpc606_5_4497        |     7|
|4522  |      gpc932           |gpc606_5_4498        |     7|
|4523  |      gpc933           |gpc606_5_4499        |     7|
|4524  |      gpc934           |gpc606_5_4500        |     7|
|4525  |      gpc935           |gpc606_5_4501        |     7|
|4526  |      gpc936           |gpc606_5_4502        |     7|
|4527  |      gpc937           |gpc606_5_4503        |     7|
|4528  |      gpc938           |gpc606_5_4504        |     7|
|4529  |      gpc939           |gpc606_5_4505        |     7|
|4530  |      gpc94            |gpc615_5_4506        |     8|
|4531  |      gpc940           |gpc606_5_4507        |     7|
|4532  |      gpc941           |gpc606_5_4508        |     7|
|4533  |      gpc942           |gpc606_5_4509        |     7|
|4534  |      gpc943           |gpc606_5_4510        |     7|
|4535  |      gpc944           |gpc606_5_4511        |     7|
|4536  |      gpc945           |gpc606_5_4512        |     7|
|4537  |      gpc946           |gpc606_5_4513        |     7|
|4538  |      gpc947           |gpc606_5_4514        |     7|
|4539  |      gpc948           |gpc606_5_4515        |     7|
|4540  |      gpc949           |gpc615_5_4516        |     8|
|4541  |      gpc95            |gpc615_5_4517        |     8|
|4542  |      gpc950           |gpc615_5_4518        |     8|
|4543  |      gpc951           |gpc615_5_4519        |     8|
|4544  |      gpc952           |gpc615_5_4520        |     8|
|4545  |      gpc953           |gpc615_5_4521        |     8|
|4546  |      gpc954           |gpc615_5_4522        |     8|
|4547  |      gpc955           |gpc615_5_4523        |     8|
|4548  |      gpc956           |gpc606_5_4524        |     7|
|4549  |      gpc957           |gpc606_5_4525        |     7|
|4550  |      gpc958           |gpc606_5_4526        |     7|
|4551  |      gpc959           |gpc606_5_4527        |     7|
|4552  |      gpc96            |gpc615_5_4528        |     8|
|4553  |      gpc960           |gpc606_5_4529        |     7|
|4554  |      gpc961           |gpc606_5_4530        |     7|
|4555  |      gpc962           |gpc606_5_4531        |     7|
|4556  |      gpc963           |gpc606_5_4532        |     7|
|4557  |      gpc964           |gpc606_5_4533        |     7|
|4558  |      gpc965           |gpc606_5_4534        |     7|
|4559  |      gpc966           |gpc606_5_4535        |     7|
|4560  |      gpc967           |gpc606_5_4536        |     7|
|4561  |      gpc968           |gpc606_5_4537        |     7|
|4562  |      gpc969           |gpc606_5_4538        |     7|
|4563  |      gpc97            |gpc615_5_4539        |     8|
|4564  |      gpc970           |gpc606_5_4540        |     7|
|4565  |      gpc971           |gpc606_5_4541        |     7|
|4566  |      gpc972           |gpc606_5_4542        |     7|
|4567  |      gpc973           |gpc606_5_4543        |     7|
|4568  |      gpc974           |gpc606_5_4544        |     7|
|4569  |      gpc975           |gpc606_5_4545        |     7|
|4570  |      gpc976           |gpc606_5_4546        |     7|
|4571  |      gpc977           |gpc606_5_4547        |     7|
|4572  |      gpc978           |gpc606_5_4548        |     7|
|4573  |      gpc9786          |gpc606_5_4549        |     7|
|4574  |      gpc9787          |gpc606_5_4550        |     7|
|4575  |      gpc9788          |gpc606_5_4551        |     7|
|4576  |      gpc9789          |gpc606_5_4552        |     7|
|4577  |      gpc979           |gpc606_5_4553        |     7|
|4578  |      gpc9790          |gpc606_5_4554        |     7|
|4579  |      gpc9791          |gpc606_5_4555        |     7|
|4580  |      gpc9792          |gpc615_5_4556        |     8|
|4581  |      gpc9793          |gpc615_5_4557        |     8|
|4582  |      gpc9794          |gpc615_5_4558        |     8|
|4583  |      gpc9795          |gpc606_5_4559        |     7|
|4584  |      gpc9796          |gpc606_5_4560        |     7|
|4585  |      gpc9797          |gpc606_5_4561        |     7|
|4586  |      gpc9798          |gpc606_5_4562        |     7|
|4587  |      gpc9799          |gpc606_5_4563        |     7|
|4588  |      gpc98            |gpc615_5_4564        |     8|
|4589  |      gpc980           |gpc606_5_4565        |     7|
|4590  |      gpc9800          |gpc606_5_4566        |     7|
|4591  |      gpc9801          |gpc606_5_4567        |     7|
|4592  |      gpc9802          |gpc606_5_4568        |     7|
|4593  |      gpc9803          |gpc615_5_4569        |     8|
|4594  |      gpc9804          |gpc615_5_4570        |     8|
|4595  |      gpc9805          |gpc615_5_4571        |     8|
|4596  |      gpc9806          |gpc615_5_4572        |     8|
|4597  |      gpc9807          |gpc615_5_4573        |     8|
|4598  |      gpc9808          |gpc615_5_4574        |     8|
|4599  |      gpc9809          |gpc615_5_4575        |     8|
|4600  |      gpc981           |gpc606_5_4576        |     7|
|4601  |      gpc9810          |gpc615_5_4577        |     8|
|4602  |      gpc9811          |gpc615_5_4578        |     8|
|4603  |      gpc9812          |gpc606_5_4579        |     7|
|4604  |      gpc9813          |gpc606_5_4580        |     7|
|4605  |      gpc9814          |gpc606_5_4581        |     7|
|4606  |      gpc9815          |gpc606_5_4582        |     7|
|4607  |      gpc9816          |gpc615_5_4583        |     8|
|4608  |      gpc9817          |gpc615_5_4584        |     8|
|4609  |      gpc9818          |gpc615_5_4585        |     8|
|4610  |      gpc9819          |gpc615_5_4586        |     8|
|4611  |      gpc982           |gpc606_5_4587        |     7|
|4612  |      gpc9820          |gpc615_5_4588        |     8|
|4613  |      gpc9821          |gpc615_5_4589        |     8|
|4614  |      gpc9822          |gpc615_5_4590        |     8|
|4615  |      gpc9823          |gpc615_5_4591        |     8|
|4616  |      gpc9824          |gpc615_5_4592        |     8|
|4617  |      gpc9825          |gpc615_5_4593        |     8|
|4618  |      gpc9826          |gpc615_5_4594        |     8|
|4619  |      gpc9827          |gpc615_5_4595        |     8|
|4620  |      gpc9828          |gpc615_5_4596        |     8|
|4621  |      gpc9829          |gpc615_5_4597        |     8|
|4622  |      gpc983           |gpc606_5_4598        |     7|
|4623  |      gpc9830          |gpc615_5_4599        |     8|
|4624  |      gpc9831          |gpc615_5_4600        |     8|
|4625  |      gpc9832          |gpc117_4_4601        |     6|
|4626  |      gpc9833          |gpc606_5_4602        |     7|
|4627  |      gpc9834          |gpc606_5_4603        |     7|
|4628  |      gpc9835          |gpc606_5_4604        |     7|
|4629  |      gpc9836          |gpc615_5_4605        |     8|
|4630  |      gpc9837          |gpc615_5_4606        |     8|
|4631  |      gpc9838          |gpc615_5_4607        |     8|
|4632  |      gpc9839          |gpc615_5_4608        |     8|
|4633  |      gpc984           |gpc606_5_4609        |     7|
|4634  |      gpc9840          |gpc615_5_4610        |     8|
|4635  |      gpc9841          |gpc615_5_4611        |     8|
|4636  |      gpc9842          |gpc615_5_4612        |     8|
|4637  |      gpc9843          |gpc615_5_4613        |     8|
|4638  |      gpc9844          |gpc615_5_4614        |     8|
|4639  |      gpc9845          |gpc615_5_4615        |     8|
|4640  |      gpc9846          |gpc606_5_4616        |     7|
|4641  |      gpc9847          |gpc606_5_4617        |     7|
|4642  |      gpc9848          |gpc207_4_4618        |     8|
|4643  |      gpc9849          |gpc207_4_4619        |     8|
|4644  |      gpc985           |gpc606_5_4620        |     7|
|4645  |      gpc9850          |gpc207_4_4621        |     8|
|4646  |      gpc9851          |gpc207_4_4622        |     8|
|4647  |      gpc9852          |gpc207_4_4623        |     8|
|4648  |      gpc9853          |gpc207_4_4624        |     8|
|4649  |      gpc9854          |gpc615_5_4625        |     8|
|4650  |      gpc9855          |gpc615_5_4626        |     8|
|4651  |      gpc9856          |gpc606_5_4627        |     7|
|4652  |      gpc9857          |gpc606_5_4628        |     7|
|4653  |      gpc9858          |gpc615_5_4629        |     8|
|4654  |      gpc9859          |gpc615_5_4630        |     8|
|4655  |      gpc986           |gpc606_5_4631        |     7|
|4656  |      gpc9860          |gpc615_5_4632        |     8|
|4657  |      gpc9861          |gpc615_5_4633        |     8|
|4658  |      gpc9862          |gpc606_5_4634        |     7|
|4659  |      gpc9863          |gpc606_5_4635        |     7|
|4660  |      gpc9864          |gpc606_5_4636        |     7|
|4661  |      gpc9865          |gpc606_5_4637        |     7|
|4662  |      gpc9866          |gpc615_5_4638        |     8|
|4663  |      gpc9867          |gpc606_5_4639        |     7|
|4664  |      gpc9868          |gpc606_5_4640        |     7|
|4665  |      gpc9869          |gpc606_5_4641        |     7|
|4666  |      gpc987           |gpc606_5_4642        |     7|
|4667  |      gpc9870          |gpc606_5_4643        |     7|
|4668  |      gpc9871          |gpc615_5_4644        |     8|
|4669  |      gpc9872          |gpc615_5_4645        |     8|
|4670  |      gpc9873          |gpc615_5_4646        |     8|
|4671  |      gpc9874          |gpc615_5_4647        |     8|
|4672  |      gpc9875          |gpc615_5_4648        |     8|
|4673  |      gpc9876          |gpc615_5_4649        |     8|
|4674  |      gpc9877          |gpc615_5_4650        |     8|
|4675  |      gpc9878          |gpc615_5_4651        |     8|
|4676  |      gpc9879          |gpc615_5_4652        |     8|
|4677  |      gpc988           |gpc606_5_4653        |     7|
|4678  |      gpc9880          |gpc606_5_4654        |     7|
|4679  |      gpc9881          |gpc606_5_4655        |     7|
|4680  |      gpc9882          |gpc606_5_4656        |     7|
|4681  |      gpc9883          |gpc606_5_4657        |     7|
|4682  |      gpc9884          |gpc606_5_4658        |     7|
|4683  |      gpc9885          |gpc606_5_4659        |     7|
|4684  |      gpc9886          |gpc606_5_4660        |     7|
|4685  |      gpc9887          |gpc606_5_4661        |     7|
|4686  |      gpc9888          |gpc606_5_4662        |     7|
|4687  |      gpc9889          |gpc606_5_4663        |     7|
|4688  |      gpc989           |gpc606_5_4664        |     7|
|4689  |      gpc9890          |gpc606_5_4665        |     7|
|4690  |      gpc9891          |gpc606_5_4666        |     7|
|4691  |      gpc9892          |gpc606_5_4667        |     7|
|4692  |      gpc9893          |gpc606_5_4668        |     7|
|4693  |      gpc9894          |gpc606_5_4669        |     7|
|4694  |      gpc9895          |gpc606_5_4670        |     7|
|4695  |      gpc9896          |gpc1163_5_4671       |     6|
|4696  |      gpc9897          |gpc1163_5_4672       |     6|
|4697  |      gpc9898          |gpc1163_5_4673       |     6|
|4698  |      gpc9899          |gpc1163_5_4674       |     6|
|4699  |      gpc99            |gpc615_5_4675        |     8|
|4700  |      gpc990           |gpc606_5_4676        |     7|
|4701  |      gpc9900          |gpc606_5_4677        |     7|
|4702  |      gpc9901          |gpc606_5_4678        |     7|
|4703  |      gpc9902          |gpc606_5_4679        |     7|
|4704  |      gpc9903          |gpc606_5_4680        |     7|
|4705  |      gpc9904          |gpc606_5_4681        |     7|
|4706  |      gpc9905          |gpc606_5_4682        |     7|
|4707  |      gpc9906          |gpc615_5_4683        |     8|
|4708  |      gpc9907          |gpc615_5_4684        |     8|
|4709  |      gpc9908          |gpc615_5_4685        |     8|
|4710  |      gpc9909          |gpc2116_5_4686       |     6|
|4711  |      gpc991           |gpc606_5_4687        |     7|
|4712  |      gpc9910          |gpc2116_5_4688       |     6|
|4713  |      gpc9911          |gpc615_5_4689        |     8|
|4714  |      gpc9912          |gpc615_5_4690        |     8|
|4715  |      gpc9913          |gpc615_5_4691        |     8|
|4716  |      gpc9914          |gpc615_5_4692        |     8|
|4717  |      gpc9915          |gpc215_4_4693        |     7|
|4718  |      gpc9916          |gpc606_5_4694        |     7|
|4719  |      gpc9917          |gpc606_5_4695        |     7|
|4720  |      gpc9918          |gpc606_5_4696        |     7|
|4721  |      gpc9919          |gpc606_5_4697        |     7|
|4722  |      gpc992           |gpc606_5_4698        |     7|
|4723  |      gpc9920          |gpc615_5_4699        |     8|
|4724  |      gpc9921          |gpc606_5_4700        |     7|
|4725  |      gpc9922          |gpc615_5_4701        |     8|
|4726  |      gpc9923          |gpc615_5_4702        |     8|
|4727  |      gpc9924          |gpc615_5_4703        |     8|
|4728  |      gpc9925          |gpc606_5_4704        |     7|
|4729  |      gpc9926          |gpc606_5_4705        |     7|
|4730  |      gpc9927          |gpc606_5_4706        |     7|
|4731  |      gpc9928          |gpc606_5_4707        |     7|
|4732  |      gpc9929          |gpc606_5_4708        |     7|
|4733  |      gpc993           |gpc606_5_4709        |     7|
|4734  |      gpc9930          |gpc606_5_4710        |     7|
|4735  |      gpc9931          |gpc606_5_4711        |     7|
|4736  |      gpc9932          |gpc615_5_4712        |     8|
|4737  |      gpc9933          |gpc615_5_4713        |     8|
|4738  |      gpc9934          |gpc615_5_4714        |     8|
|4739  |      gpc9935          |gpc615_5_4715        |     8|
|4740  |      gpc9936          |gpc615_5_4716        |     8|
|4741  |      gpc9937          |gpc615_5_4717        |     8|
|4742  |      gpc9938          |gpc207_4_4718        |     8|
|4743  |      gpc9939          |gpc207_4_4719        |     8|
|4744  |      gpc994           |gpc606_5_4720        |     7|
|4745  |      gpc9940          |gpc207_4_4721        |     8|
|4746  |      gpc9941          |gpc207_4_4722        |     8|
|4747  |      gpc9942          |gpc207_4_4723        |     8|
|4748  |      gpc9943          |gpc207_4_4724        |     8|
|4749  |      gpc9944          |gpc606_5_4725        |     7|
|4750  |      gpc9945          |gpc606_5_4726        |     7|
|4751  |      gpc9946          |gpc606_5_4727        |     7|
|4752  |      gpc9947          |gpc606_5_4728        |     7|
|4753  |      gpc9948          |gpc606_5_4729        |     7|
|4754  |      gpc9949          |gpc606_5_4730        |     7|
|4755  |      gpc995           |gpc606_5_4731        |     7|
|4756  |      gpc9950          |gpc606_5_4732        |     7|
|4757  |      gpc9951          |gpc207_4_4733        |     8|
|4758  |      gpc9952          |gpc207_4_4734        |     8|
|4759  |      gpc9953          |gpc615_5_4735        |     8|
|4760  |      gpc9954          |gpc615_5_4736        |     8|
|4761  |      gpc9955          |gpc615_5_4737        |     8|
|4762  |      gpc9956          |gpc615_5_4738        |     8|
|4763  |      gpc9957          |gpc615_5_4739        |     8|
|4764  |      gpc9958          |gpc615_5_4740        |     8|
|4765  |      gpc9959          |gpc615_5_4741        |     8|
|4766  |      gpc996           |gpc606_5_4742        |     7|
|4767  |      gpc9960          |gpc615_5_4743        |     8|
|4768  |      gpc9961          |gpc615_5_4744        |     8|
|4769  |      gpc9962          |gpc1343_5_4745       |     7|
|4770  |      gpc9963          |gpc1343_5_4746       |     7|
|4771  |      gpc9964          |gpc1343_5_4747       |     7|
|4772  |      gpc9965          |gpc623_5_4748        |     8|
|4773  |      gpc9966          |gpc623_5_4749        |     8|
|4774  |      gpc9967          |gpc606_5_4750        |     7|
|4775  |      gpc9968          |gpc606_5_4751        |     7|
|4776  |      gpc9969          |gpc606_5_4752        |     7|
|4777  |      gpc997           |gpc606_5_4753        |     7|
|4778  |      gpc9970          |gpc615_5_4754        |     8|
|4779  |      gpc9971          |gpc615_5_4755        |     8|
|4780  |      gpc9972          |gpc615_5_4756        |     8|
|4781  |      gpc9973          |gpc615_5_4757        |     8|
|4782  |      gpc9974          |gpc615_5_4758        |     8|
|4783  |      gpc9975          |gpc615_5_4759        |     8|
|4784  |      gpc9976          |gpc615_5_4760        |     8|
|4785  |      gpc9977          |gpc615_5_4761        |     8|
|4786  |      gpc9978          |gpc615_5_4762        |     8|
|4787  |      gpc9979          |gpc615_5_4763        |     8|
|4788  |      gpc998           |gpc606_5_4764        |     7|
|4789  |      gpc9980          |gpc615_5_4765        |     8|
|4790  |      gpc9981          |gpc615_5_4766        |     8|
|4791  |      gpc9982          |gpc615_5_4767        |     8|
|4792  |      gpc9983          |gpc615_5_4768        |     8|
|4793  |      gpc9984          |gpc117_4_4769        |     6|
|4794  |      gpc9985          |gpc117_4_4770        |     6|
|4795  |      gpc9986          |gpc117_4_4771        |     6|
|4796  |      gpc9987          |gpc117_4_4772        |     6|
|4797  |      gpc9988          |gpc117_4_4773        |     6|
|4798  |      gpc9989          |gpc117_4_4774        |     6|
|4799  |      gpc999           |gpc606_5_4775        |     7|
|4800  |      gpc9990          |gpc117_4_4776        |     6|
|4801  |      gpc9991          |gpc117_4_4777        |     6|
|4802  |      gpc9992          |gpc117_4_4778        |     6|
|4803  |      gpc9993          |gpc2135_5_4779       |     7|
|4804  |      gpc9994          |gpc2135_5_4780       |     7|
|4805  |      gpc9995          |gpc2135_5_4781       |     7|
|4806  |      gpc9996          |gpc2135_5_4782       |     7|
|4807  |      gpc9997          |gpc2135_5_4783       |     7|
|4808  |      gpc9998          |gpc2135_5_4784       |     7|
|4809  |      gpc9999          |gpc2135_5_4785       |     7|
|4810  |    rowadder2_1inst    |rowadder2_1_73       |   165|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1484 ; free virtual = 7741
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2211.438 ; gain = 857.789 ; free physical = 1484 ; free virtual = 7741
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2211.445 ; gain = 857.789 ; free physical = 1484 ; free virtual = 7741
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2211.445 ; gain = 0.000 ; free physical = 1764 ; free virtual = 8026
INFO: [Netlist 29-17] Analyzing 12954 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.340 ; gain = 0.000 ; free physical = 1615 ; free virtual = 7877
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8129 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 8129 instances

Synth Design complete | Checksum: da122402
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2426.375 ; gain = 1075.695 ; free physical = 1615 ; free virtual = 7877
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1736.333; main = 1569.811; forked = 338.294
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3206.742; main = 2426.344; forked = 995.301
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2450.352 ; gain = 0.000 ; free physical = 1607 ; free virtual = 7879
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:37:31 2024...
[Sat Aug 10 01:37:34 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3122 ; free virtual = 9351
[Sat Aug 10 01:37:34 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:37:34 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1784.137 ; gain = 0.000 ; free physical = 2216 ; free virtual = 8437
INFO: [Netlist 29-17] Analyzing 12954 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1944.824 ; gain = 14.406 ; free physical = 2057 ; free virtual = 8283
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1944.824 ; gain = 0.000 ; free physical = 2060 ; free virtual = 8281
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8129 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 8129 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1944.859 ; gain = 605.691 ; free physical = 2060 ; free virtual = 8281
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2054.449 ; gain = 109.590 ; free physical = 2048 ; free virtual = 8269

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 104dc2501

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2594.309 ; gain = 539.859 ; free physical = 1578 ; free virtual = 7799

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 104dc2501

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2905.113 ; gain = 0.000 ; free physical = 1273 ; free virtual = 7494

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 104dc2501

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2905.113 ; gain = 0.000 ; free physical = 1273 ; free virtual = 7494
Phase 1 Initialization | Checksum: 104dc2501

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2905.113 ; gain = 0.000 ; free physical = 1273 ; free virtual = 7494

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 104dc2501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2905.113 ; gain = 0.000 ; free physical = 1273 ; free virtual = 7494

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 104dc2501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2905.113 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7482
Phase 2 Timer Update And Timing Data Collection | Checksum: 104dc2501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2905.113 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7482

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 979c1643

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2961.141 ; gain = 56.027 ; free physical = 1260 ; free virtual = 7481
Retarget | Checksum: 979c1643
INFO: [Opt 31-389] Phase Retarget created 65 cells and removed 229 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16b1d3fe2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.141 ; gain = 56.027 ; free physical = 1260 ; free virtual = 7481
Constant propagation | Checksum: 16b1d3fe2
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 183 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: a07ef564

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2961.141 ; gain = 56.027 ; free physical = 1255 ; free virtual = 7480
Sweep | Checksum: a07ef564
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: a07ef564

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.156 ; gain = 88.043 ; free physical = 1254 ; free virtual = 7479
BUFG optimization | Checksum: a07ef564
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: a07ef564

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.156 ; gain = 88.043 ; free physical = 1254 ; free virtual = 7479
Shift Register Optimization | Checksum: a07ef564
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: a07ef564

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.156 ; gain = 88.043 ; free physical = 1254 ; free virtual = 7479
Post Processing Netlist | Checksum: a07ef564
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2fe0391b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.156 ; gain = 88.043 ; free physical = 1254 ; free virtual = 7479

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2993.156 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7479
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2fe0391b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.156 ; gain = 88.043 ; free physical = 1254 ; free virtual = 7479
Phase 9 Finalization | Checksum: 2fe0391b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.156 ; gain = 88.043 ; free physical = 1254 ; free virtual = 7479
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              65  |             229  |                                              0  |
|  Constant propagation         |               2  |             183  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2fe0391b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.156 ; gain = 88.043 ; free physical = 1254 ; free virtual = 7479
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.156 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7479

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2fe0391b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2993.156 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7479

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2fe0391b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.156 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7479

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.156 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7479
Ending Netlist Obfuscation Task | Checksum: 2fe0391b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.156 ; gain = 0.000 ; free physical = 1254 ; free virtual = 7479
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2993.156 ; gain = 1048.297 ; free physical = 1254 ; free virtual = 7479
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3057.188 ; gain = 0.000 ; free physical = 1231 ; free virtual = 7461
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7449
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c2bea13

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7449

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 80fcb6cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1188 ; free virtual = 7422

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a178176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7411

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a178176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7411
Phase 1 Placer Initialization | Checksum: 13a178176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7411

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13a178176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7409

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13a178176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7409

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13a178176

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.203 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7409

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 178c24b2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1068 ; free virtual = 7302
Phase 2 Global Placement | Checksum: 178c24b2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1068 ; free virtual = 7302

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 178c24b2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1068 ; free virtual = 7302

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143076acc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1068 ; free virtual = 7302

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15fa91e0f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1068 ; free virtual = 7302

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15fa91e0f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1068 ; free virtual = 7302

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: db134abc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1046 ; free virtual = 7280

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: db134abc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1046 ; free virtual = 7280

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: db134abc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1046 ; free virtual = 7280
Phase 3 Detail Placement | Checksum: db134abc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1046 ; free virtual = 7280

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: db134abc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1046 ; free virtual = 7280

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: db134abc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1042 ; free virtual = 7281

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: db134abc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1042 ; free virtual = 7281
Phase 4.3 Placer Reporting | Checksum: db134abc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1042 ; free virtual = 7281

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 1042 ; free virtual = 7281

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1042 ; free virtual = 7281
Phase 4 Post Placement Optimization and Clean-Up | Checksum: db134abc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1042 ; free virtual = 7281
Ending Placer Task | Checksum: 2ee9ed7f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.336 ; gain = 99.133 ; free physical = 1041 ; free virtual = 7281
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3188.336 ; gain = 131.148 ; free physical = 1041 ; free virtual = 7281
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 1038 ; free virtual = 7278
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 1041 ; free virtual = 7281
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 1038 ; free virtual = 7285
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 993 ; free virtual = 7283
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 993 ; free virtual = 7283
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 993 ; free virtual = 7283
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 989 ; free virtual = 7284
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 989 ; free virtual = 7284
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3188.336 ; gain = 0.000 ; free physical = 989 ; free virtual = 7284
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 1025 ; free virtual = 7278
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 1020 ; free virtual = 7276
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 969 ; free virtual = 7273
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 969 ; free virtual = 7273
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 969 ; free virtual = 7273
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 965 ; free virtual = 7273
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 964 ; free virtual = 7273
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3204.250 ; gain = 0.000 ; free physical = 964 ; free virtual = 7273
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 12be036c ConstDB: 0 ShapeSum: 1c2bea13 RouteDB: 0
Post Restoration Checksum: NetGraph: 16aec3c1 | NumContArr: b8f0c1f6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 254f17af1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3327.926 ; gain = 8.656 ; free physical = 870 ; free virtual = 7133

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 254f17af1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3360.926 ; gain = 41.656 ; free physical = 838 ; free virtual = 7100

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 254f17af1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3360.926 ; gain = 41.656 ; free physical = 838 ; free virtual = 7100
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 56715
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56715
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30be9d7ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 781 ; free virtual = 7043

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 30be9d7ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 781 ; free virtual = 7043

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 26851bf8d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 781 ; free virtual = 7043
Phase 3 Initial Routing | Checksum: 26851bf8d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 781 ; free virtual = 7043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2a61c0bd7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 775 ; free virtual = 7042
Phase 4 Rip-up And Reroute | Checksum: 2a61c0bd7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 775 ; free virtual = 7042

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2a61c0bd7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 775 ; free virtual = 7042

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2a61c0bd7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 775 ; free virtual = 7042
Phase 6 Post Hold Fix | Checksum: 2a61c0bd7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 775 ; free virtual = 7042

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.08025 %
  Global Horizontal Routing Utilization  = 10.9119 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2a61c0bd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 775 ; free virtual = 7042

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a61c0bd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 775 ; free virtual = 7042

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23d94187a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 774 ; free virtual = 7037
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 4a490d0a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 774 ; free virtual = 7037
Ending Routing Task | Checksum: 4a490d0a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3416.285 ; gain = 97.016 ; free physical = 774 ; free virtual = 7037

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3416.285 ; gain = 212.035 ; free physical = 774 ; free virtual = 7037
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 638 ; free virtual = 6927
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 634 ; free virtual = 6924
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 588 ; free virtual = 6927
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 588 ; free virtual = 6927
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 581 ; free virtual = 6927
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 577 ; free virtual = 6927
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 576 ; free virtual = 6927
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3591.781 ; gain = 0.000 ; free physical = 576 ; free virtual = 6927
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:39:05 2024...
[Sat Aug 10 01:39:11 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:01:37 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3065 ; free virtual = 9365
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3060 ; free virtual = 9365
INFO: [Netlist 29-17] Analyzing 12953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3039 ; free virtual = 9344
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3036 ; free virtual = 9341
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3036 ; free virtual = 9341
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3003 ; free virtual = 9309
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 3003 ; free virtual = 9309
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 2990 ; free virtual = 9295
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 2990 ; free virtual = 9295
Restored from archive | CPU: 1.520000 secs | Memory: 71.386688 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 2990 ; free virtual = 9295
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 2990 ; free virtual = 9295
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 8128 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2578.512 ; gain = 0.000 ; free physical = 2990 ; free virtual = 9295
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_16_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:39:22 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:39:22 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2836133
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.605 ; gain = 408.598 ; free physical = 1790 ; free virtual = 8009
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_16_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:101]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:183]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:183]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:708]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:708]
WARNING: [Synth 8-689] width (16) of port connection 'dst0' does not match port width (17) of module 'rowadder2_1_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:180]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_16_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:101]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.574 ; gain = 484.566 ; free physical = 1692 ; free virtual = 7911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1857.387 ; gain = 502.379 ; free physical = 1691 ; free virtual = 7911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1865.391 ; gain = 510.383 ; free physical = 1691 ; free virtual = 7910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.297 ; gain = 519.289 ; free physical = 1677 ; free virtual = 7902
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1567 ; free virtual = 7795
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1564 ; free virtual = 7793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1559 ; free virtual = 7787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT2   |    44|
|4     |LUT4   |    30|
|5     |LUT5   |    68|
|6     |LUT6   |    45|
|7     |FDRE   |   192|
|8     |IBUF   |    13|
|9     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |   438|
|2     |  compressor2_1_16_12 |compressor2_1_16_12 |   216|
|3     |    compressor_inst   |compressor          |   180|
|4     |      gpc0            |gpc606_5            |     7|
|5     |      gpc1            |gpc1325_5           |     9|
|6     |      gpc10           |gpc615_5            |     8|
|7     |      gpc11           |gpc606_5_0          |     7|
|8     |      gpc12           |gpc606_5_1          |     7|
|9     |      gpc2            |gpc606_5_2          |     7|
|10    |      gpc3            |gpc606_5_3          |     7|
|11    |      gpc4            |gpc606_5_4          |     7|
|12    |      gpc5            |gpc1163_5           |     6|
|13    |      gpc52           |gpc606_5_5          |     7|
|14    |      gpc53           |gpc606_5_6          |     7|
|15    |      gpc54           |gpc606_5_7          |     7|
|16    |      gpc55           |gpc606_5_8          |     7|
|17    |      gpc56           |gpc615_5_9          |     8|
|18    |      gpc57           |gpc606_5_10         |     7|
|19    |      gpc58           |gpc1343_5           |     7|
|20    |      gpc6            |gpc606_5_11         |     7|
|21    |      gpc7            |gpc615_5_12         |     8|
|22    |      gpc8            |gpc606_5_13         |     7|
|23    |      gpc82           |gpc606_5_14         |     7|
|24    |      gpc83           |gpc1343_5_15        |     7|
|25    |      gpc84           |gpc1343_5_16        |     7|
|26    |      gpc85           |gpc1343_5_17        |     7|
|27    |      gpc86           |gpc1343_5_18        |     7|
|28    |      gpc9            |gpc615_5_19         |     8|
|29    |    rowadder2_1inst   |rowadder2_1_16      |    36|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.641 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1994.648 ; gain = 639.633 ; free physical = 1558 ; free virtual = 7782
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.578 ; gain = 0.000 ; free physical = 1842 ; free virtual = 8065
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.293 ; gain = 0.000 ; free physical = 1765 ; free virtual = 7988
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 45 instances

Synth Design complete | Checksum: e773d5e0
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.328 ; gain = 793.195 ; free physical = 1759 ; free virtual = 7987
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1278.962; main = 1278.962; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2136.297; main = 2136.297; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.305 ; gain = 0.000 ; free physical = 1759 ; free virtual = 7987
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:39:37 2024...
[Sat Aug 10 01:39:41 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2953 ; free virtual = 9172
[Sat Aug 10 01:39:41 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:39:41 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.246 ; gain = 0.000 ; free physical = 2149 ; free virtual = 8368
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.996 ; gain = 0.000 ; free physical = 2061 ; free virtual = 8280
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.996 ; gain = 0.000 ; free physical = 2061 ; free virtual = 8280
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 45 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1873.559 ; gain = 116.527 ; free physical = 2027 ; free virtual = 8246

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b3e6d3a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.418 ; gain = 501.859 ; free physical = 1615 ; free virtual = 7835

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b3e6d3a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.254 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7530

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b3e6d3a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.254 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7530
Phase 1 Initialization | Checksum: 1b3e6d3a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.254 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7530

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b3e6d3a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.254 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7530

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b3e6d3a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.254 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7530
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b3e6d3a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.254 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7530

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11fae85eb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2736.281 ; gain = 56.027 ; free physical = 1310 ; free virtual = 7530
Retarget | Checksum: 11fae85eb
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 5 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 180d3a8a7

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2736.281 ; gain = 56.027 ; free physical = 1310 ; free virtual = 7530
Constant propagation | Checksum: 180d3a8a7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e931576c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2736.281 ; gain = 56.027 ; free physical = 1310 ; free virtual = 7530
Sweep | Checksum: e931576c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: e931576c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2768.297 ; gain = 88.043 ; free physical = 1310 ; free virtual = 7530
BUFG optimization | Checksum: e931576c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e931576c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2768.297 ; gain = 88.043 ; free physical = 1310 ; free virtual = 7530
Shift Register Optimization | Checksum: e931576c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e931576c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2768.297 ; gain = 88.043 ; free physical = 1310 ; free virtual = 7530
Post Processing Netlist | Checksum: e931576c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1df1fdb62

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2768.297 ; gain = 88.043 ; free physical = 1310 ; free virtual = 7530

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.297 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7530
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1df1fdb62

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2768.297 ; gain = 88.043 ; free physical = 1310 ; free virtual = 7530
Phase 9 Finalization | Checksum: 1df1fdb62

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2768.297 ; gain = 88.043 ; free physical = 1310 ; free virtual = 7530
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               5  |                                              0  |
|  Constant propagation         |               0  |               3  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1df1fdb62

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2768.297 ; gain = 88.043 ; free physical = 1310 ; free virtual = 7530
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.297 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7530

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1df1fdb62

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.297 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7530

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1df1fdb62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.297 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7530

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2768.297 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7530
Ending Netlist Obfuscation Task | Checksum: 1df1fdb62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2768.297 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7530
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1299 ; free virtual = 7519
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7521
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fdd35649

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7521
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7521

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17c005bbc

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7504

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c66cdc96

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7504

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c66cdc96

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7504
Phase 1 Placer Initialization | Checksum: 1c66cdc96

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1278 ; free virtual = 7503

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c66cdc96

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1278 ; free virtual = 7503

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c66cdc96

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1278 ; free virtual = 7503

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c66cdc96

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1278 ; free virtual = 7503

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1c03cb9dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7452
Phase 2 Global Placement | Checksum: 1c03cb9dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7452

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c03cb9dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7452

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21b3f8ab5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7451

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27aeabbf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7451

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27aeabbf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7451

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451
Phase 3 Detail Placement | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451
Phase 4.3 Placer Reporting | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19bd77a06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451
Ending Placer Task | Checksum: 1921e406b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7451
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1230 ; free virtual = 7455
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1225 ; free virtual = 7450
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1230 ; free virtual = 7455
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1229 ; free virtual = 7454
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1229 ; free virtual = 7454
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7453
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7453
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7453
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2864.344 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7453
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7447
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7446
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7445
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7445
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7444
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7444
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7444
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2871.305 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7444
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 944aea22 ConstDB: 0 ShapeSum: fdd35649 RouteDB: 0
Post Restoration Checksum: NetGraph: f57f0c1f | NumContArr: f1c543fd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 36c964556

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2985.496 ; gain = 54.656 ; free physical = 1095 ; free virtual = 7307

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 36c964556

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3018.496 ; gain = 87.656 ; free physical = 1063 ; free virtual = 7275

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 36c964556

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3018.496 ; gain = 87.656 ; free physical = 1063 ; free virtual = 7275
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 348
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 348
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 31f6758b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 31f6758b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 238e90c04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241
Phase 3 Initial Routing | Checksum: 238e90c04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2ddae2a96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241
Phase 4 Rip-up And Reroute | Checksum: 2ddae2a96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2ddae2a96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2ddae2a96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241
Phase 6 Post Hold Fix | Checksum: 2ddae2a96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0317274 %
  Global Horizontal Routing Utilization  = 0.0423416 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2ddae2a96

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7241

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ddae2a96

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7240

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a4e62ed8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7240
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 2278a905c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7240
Ending Routing Task | Checksum: 2278a905c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3052.012 ; gain = 121.172 ; free physical = 1028 ; free virtual = 7240

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3052.012 ; gain = 180.707 ; free physical = 1028 ; free virtual = 7240
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.992 ; gain = 0.000 ; free physical = 996 ; free virtual = 7214
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.992 ; gain = 0.000 ; free physical = 996 ; free virtual = 7213
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.992 ; gain = 0.000 ; free physical = 996 ; free virtual = 7213
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.992 ; gain = 0.000 ; free physical = 996 ; free virtual = 7214
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.992 ; gain = 0.000 ; free physical = 996 ; free virtual = 7214
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.992 ; gain = 0.000 ; free physical = 995 ; free virtual = 7214
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3145.992 ; gain = 0.000 ; free physical = 995 ; free virtual = 7214
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:40:10 2024...
[Sat Aug 10 01:40:15 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:35 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2968 ; free virtual = 9191
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2968 ; free virtual = 9191
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
Restored from archive | CPU: 0.020000 secs | Memory: 0.447739 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2967 ; free virtual = 9191
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 45 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_162_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:40:18 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:40:18 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2846963
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.246 ; gain = 407.629 ; free physical = 1805 ; free virtual = 8007
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_162_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:473]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:827]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:827]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_72' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:23241]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_72' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:23241]
WARNING: [Synth 8-689] width (72) of port connection 'dst0' does not match port width (73) of module 'rowadder2_1_72' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:824]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_162_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:473]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1914.184 ; gain = 558.566 ; free physical = 1627 ; free virtual = 7831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1923.090 ; gain = 567.473 ; free physical = 1626 ; free virtual = 7831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1931.094 ; gain = 575.477 ; free physical = 1626 ; free virtual = 7831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1942.070 ; gain = 586.453 ; free physical = 1610 ; free virtual = 7818
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.602 ; gain = 661.984 ; free physical = 1520 ; free virtual = 7735
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1517 ; free virtual = 7732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1507 ; free virtual = 7722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1506 ; free virtual = 7721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1506 ; free virtual = 7721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1506 ; free virtual = 7721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1506 ; free virtual = 7721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1506 ; free virtual = 7721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1506 ; free virtual = 7721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1524|
|3     |LUT1   |   100|
|4     |LUT2   |   388|
|5     |LUT4   |  2180|
|6     |LUT5   |  4486|
|7     |LUT6   |  2497|
|8     |FDRE   | 10368|
|9     |IBUF   |    65|
|10    |OBUF   |    72|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 21681|
|2     |  compressor2_1_162_64 |compressor2_1_162_64 | 11175|
|3     |    compressor_inst    |compressor           | 11013|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc1163_5            |     6|
|6     |      gpc10            |gpc1163_5_0          |     6|
|7     |      gpc100           |gpc615_5             |     8|
|8     |      gpc101           |gpc615_5_1           |     8|
|9     |      gpc102           |gpc615_5_2           |     8|
|10    |      gpc103           |gpc615_5_3           |     8|
|11    |      gpc104           |gpc615_5_4           |     8|
|12    |      gpc105           |gpc615_5_5           |     8|
|13    |      gpc106           |gpc615_5_6           |     8|
|14    |      gpc107           |gpc615_5_7           |     8|
|15    |      gpc108           |gpc615_5_8           |     8|
|16    |      gpc109           |gpc615_5_9           |     8|
|17    |      gpc11            |gpc1163_5_10         |     6|
|18    |      gpc110           |gpc615_5_11          |     8|
|19    |      gpc111           |gpc615_5_12          |     8|
|20    |      gpc112           |gpc615_5_13          |     8|
|21    |      gpc113           |gpc615_5_14          |     8|
|22    |      gpc114           |gpc615_5_15          |     8|
|23    |      gpc115           |gpc606_5             |     7|
|24    |      gpc116           |gpc606_5_16          |     7|
|25    |      gpc117           |gpc606_5_17          |     7|
|26    |      gpc118           |gpc606_5_18          |     7|
|27    |      gpc119           |gpc606_5_19          |     7|
|28    |      gpc12            |gpc1163_5_20         |     6|
|29    |      gpc120           |gpc606_5_21          |     7|
|30    |      gpc121           |gpc606_5_22          |     7|
|31    |      gpc122           |gpc606_5_23          |     7|
|32    |      gpc123           |gpc606_5_24          |     7|
|33    |      gpc124           |gpc606_5_25          |     7|
|34    |      gpc125           |gpc606_5_26          |     7|
|35    |      gpc126           |gpc606_5_27          |     7|
|36    |      gpc127           |gpc606_5_28          |     7|
|37    |      gpc128           |gpc606_5_29          |     7|
|38    |      gpc129           |gpc606_5_30          |     7|
|39    |      gpc13            |gpc1163_5_31         |     6|
|40    |      gpc130           |gpc606_5_32          |     7|
|41    |      gpc131           |gpc606_5_33          |     7|
|42    |      gpc132           |gpc606_5_34          |     7|
|43    |      gpc133           |gpc606_5_35          |     7|
|44    |      gpc134           |gpc606_5_36          |     7|
|45    |      gpc135           |gpc606_5_37          |     7|
|46    |      gpc136           |gpc606_5_38          |     7|
|47    |      gpc137           |gpc606_5_39          |     7|
|48    |      gpc138           |gpc615_5_40          |     8|
|49    |      gpc139           |gpc615_5_41          |     8|
|50    |      gpc14            |gpc207_4             |     8|
|51    |      gpc140           |gpc615_5_42          |     8|
|52    |      gpc141           |gpc615_5_43          |     8|
|53    |      gpc142           |gpc615_5_44          |     8|
|54    |      gpc143           |gpc615_5_45          |     8|
|55    |      gpc144           |gpc615_5_46          |     8|
|56    |      gpc145           |gpc615_5_47          |     8|
|57    |      gpc146           |gpc606_5_48          |     7|
|58    |      gpc147           |gpc606_5_49          |     7|
|59    |      gpc148           |gpc606_5_50          |     7|
|60    |      gpc149           |gpc606_5_51          |     7|
|61    |      gpc15            |gpc606_5_52          |     7|
|62    |      gpc150           |gpc606_5_53          |     7|
|63    |      gpc151           |gpc606_5_54          |     7|
|64    |      gpc152           |gpc606_5_55          |     7|
|65    |      gpc153           |gpc606_5_56          |     7|
|66    |      gpc154           |gpc606_5_57          |     7|
|67    |      gpc155           |gpc606_5_58          |     7|
|68    |      gpc156           |gpc606_5_59          |     7|
|69    |      gpc157           |gpc606_5_60          |     7|
|70    |      gpc158           |gpc615_5_61          |     8|
|71    |      gpc159           |gpc615_5_62          |     8|
|72    |      gpc16            |gpc606_5_63          |     7|
|73    |      gpc160           |gpc606_5_64          |     7|
|74    |      gpc161           |gpc606_5_65          |     7|
|75    |      gpc162           |gpc606_5_66          |     7|
|76    |      gpc163           |gpc606_5_67          |     7|
|77    |      gpc164           |gpc606_5_68          |     7|
|78    |      gpc165           |gpc606_5_69          |     7|
|79    |      gpc166           |gpc606_5_70          |     7|
|80    |      gpc167           |gpc606_5_71          |     7|
|81    |      gpc168           |gpc606_5_72          |     7|
|82    |      gpc169           |gpc606_5_73          |     7|
|83    |      gpc17            |gpc606_5_74          |     7|
|84    |      gpc170           |gpc606_5_75          |     7|
|85    |      gpc171           |gpc606_5_76          |     7|
|86    |      gpc172           |gpc606_5_77          |     7|
|87    |      gpc173           |gpc606_5_78          |     7|
|88    |      gpc174           |gpc606_5_79          |     7|
|89    |      gpc175           |gpc606_5_80          |     7|
|90    |      gpc176           |gpc606_5_81          |     7|
|91    |      gpc177           |gpc606_5_82          |     7|
|92    |      gpc178           |gpc606_5_83          |     7|
|93    |      gpc179           |gpc606_5_84          |     7|
|94    |      gpc18            |gpc606_5_85          |     7|
|95    |      gpc180           |gpc606_5_86          |     7|
|96    |      gpc181           |gpc606_5_87          |     7|
|97    |      gpc182           |gpc606_5_88          |     7|
|98    |      gpc183           |gpc606_5_89          |     7|
|99    |      gpc184           |gpc606_5_90          |     7|
|100   |      gpc185           |gpc606_5_91          |     7|
|101   |      gpc186           |gpc615_5_92          |     8|
|102   |      gpc187           |gpc615_5_93          |     8|
|103   |      gpc188           |gpc615_5_94          |     8|
|104   |      gpc189           |gpc615_5_95          |     8|
|105   |      gpc19            |gpc606_5_96          |     7|
|106   |      gpc190           |gpc615_5_97          |     8|
|107   |      gpc191           |gpc615_5_98          |     8|
|108   |      gpc192           |gpc615_5_99          |     8|
|109   |      gpc193           |gpc615_5_100         |     8|
|110   |      gpc194           |gpc615_5_101         |     8|
|111   |      gpc195           |gpc615_5_102         |     8|
|112   |      gpc196           |gpc615_5_103         |     8|
|113   |      gpc197           |gpc615_5_104         |     8|
|114   |      gpc198           |gpc615_5_105         |     8|
|115   |      gpc199           |gpc615_5_106         |     8|
|116   |      gpc2             |gpc1163_5_107        |     6|
|117   |      gpc20            |gpc606_5_108         |     7|
|118   |      gpc200           |gpc615_5_109         |     8|
|119   |      gpc201           |gpc615_5_110         |     8|
|120   |      gpc202           |gpc615_5_111         |     8|
|121   |      gpc203           |gpc615_5_112         |     8|
|122   |      gpc204           |gpc615_5_113         |     8|
|123   |      gpc205           |gpc615_5_114         |     8|
|124   |      gpc206           |gpc615_5_115         |     8|
|125   |      gpc207           |gpc615_5_116         |     8|
|126   |      gpc2077          |gpc1163_5_117        |     6|
|127   |      gpc2078          |gpc1163_5_118        |     6|
|128   |      gpc2079          |gpc1163_5_119        |     6|
|129   |      gpc208           |gpc615_5_120         |     8|
|130   |      gpc2080          |gpc606_5_121         |     7|
|131   |      gpc2081          |gpc606_5_122         |     7|
|132   |      gpc2082          |gpc615_5_123         |     8|
|133   |      gpc2083          |gpc615_5_124         |     8|
|134   |      gpc2084          |gpc606_5_125         |     7|
|135   |      gpc2085          |gpc606_5_126         |     7|
|136   |      gpc2086          |gpc606_5_127         |     7|
|137   |      gpc2087          |gpc1163_5_128        |     6|
|138   |      gpc2088          |gpc615_5_129         |     8|
|139   |      gpc2089          |gpc615_5_130         |     8|
|140   |      gpc209           |gpc615_5_131         |     8|
|141   |      gpc2090          |gpc615_5_132         |     8|
|142   |      gpc2091          |gpc615_5_133         |     8|
|143   |      gpc2092          |gpc615_5_134         |     8|
|144   |      gpc2093          |gpc615_5_135         |     8|
|145   |      gpc2094          |gpc615_5_136         |     8|
|146   |      gpc2095          |gpc615_5_137         |     8|
|147   |      gpc2096          |gpc615_5_138         |     8|
|148   |      gpc2097          |gpc615_5_139         |     8|
|149   |      gpc2098          |gpc615_5_140         |     8|
|150   |      gpc2099          |gpc615_5_141         |     8|
|151   |      gpc21            |gpc606_5_142         |     7|
|152   |      gpc210           |gpc606_5_143         |     7|
|153   |      gpc2100          |gpc606_5_144         |     7|
|154   |      gpc2101          |gpc606_5_145         |     7|
|155   |      gpc2102          |gpc606_5_146         |     7|
|156   |      gpc2103          |gpc606_5_147         |     7|
|157   |      gpc2104          |gpc606_5_148         |     7|
|158   |      gpc2105          |gpc606_5_149         |     7|
|159   |      gpc2106          |gpc606_5_150         |     7|
|160   |      gpc2107          |gpc606_5_151         |     7|
|161   |      gpc2108          |gpc606_5_152         |     7|
|162   |      gpc2109          |gpc606_5_153         |     7|
|163   |      gpc211           |gpc606_5_154         |     7|
|164   |      gpc2110          |gpc606_5_155         |     7|
|165   |      gpc2111          |gpc606_5_156         |     7|
|166   |      gpc2112          |gpc606_5_157         |     7|
|167   |      gpc2113          |gpc606_5_158         |     7|
|168   |      gpc2114          |gpc615_5_159         |     8|
|169   |      gpc2115          |gpc615_5_160         |     8|
|170   |      gpc2116          |gpc606_5_161         |     7|
|171   |      gpc2117          |gpc615_5_162         |     8|
|172   |      gpc2118          |gpc615_5_163         |     8|
|173   |      gpc2119          |gpc615_5_164         |     8|
|174   |      gpc212           |gpc606_5_165         |     7|
|175   |      gpc2120          |gpc615_5_166         |     8|
|176   |      gpc2121          |gpc606_5_167         |     7|
|177   |      gpc2122          |gpc606_5_168         |     7|
|178   |      gpc2123          |gpc606_5_169         |     7|
|179   |      gpc2124          |gpc606_5_170         |     7|
|180   |      gpc2125          |gpc606_5_171         |     7|
|181   |      gpc2126          |gpc606_5_172         |     7|
|182   |      gpc2127          |gpc606_5_173         |     7|
|183   |      gpc2128          |gpc606_5_174         |     7|
|184   |      gpc2129          |gpc606_5_175         |     7|
|185   |      gpc213           |gpc606_5_176         |     7|
|186   |      gpc2130          |gpc606_5_177         |     7|
|187   |      gpc2131          |gpc606_5_178         |     7|
|188   |      gpc2132          |gpc606_5_179         |     7|
|189   |      gpc2133          |gpc606_5_180         |     7|
|190   |      gpc2134          |gpc615_5_181         |     8|
|191   |      gpc2135          |gpc615_5_182         |     8|
|192   |      gpc2136          |gpc615_5_183         |     8|
|193   |      gpc2137          |gpc615_5_184         |     8|
|194   |      gpc2138          |gpc615_5_185         |     8|
|195   |      gpc2139          |gpc615_5_186         |     8|
|196   |      gpc214           |gpc606_5_187         |     7|
|197   |      gpc2140          |gpc615_5_188         |     8|
|198   |      gpc2141          |gpc615_5_189         |     8|
|199   |      gpc2142          |gpc615_5_190         |     8|
|200   |      gpc2143          |gpc615_5_191         |     8|
|201   |      gpc2144          |gpc615_5_192         |     8|
|202   |      gpc2145          |gpc615_5_193         |     8|
|203   |      gpc2146          |gpc615_5_194         |     8|
|204   |      gpc2147          |gpc615_5_195         |     8|
|205   |      gpc2148          |gpc606_5_196         |     7|
|206   |      gpc2149          |gpc606_5_197         |     7|
|207   |      gpc215           |gpc606_5_198         |     7|
|208   |      gpc2150          |gpc615_5_199         |     8|
|209   |      gpc2151          |gpc615_5_200         |     8|
|210   |      gpc2152          |gpc606_5_201         |     7|
|211   |      gpc2153          |gpc606_5_202         |     7|
|212   |      gpc2154          |gpc606_5_203         |     7|
|213   |      gpc2155          |gpc606_5_204         |     7|
|214   |      gpc2156          |gpc606_5_205         |     7|
|215   |      gpc2157          |gpc606_5_206         |     7|
|216   |      gpc2158          |gpc606_5_207         |     7|
|217   |      gpc2159          |gpc606_5_208         |     7|
|218   |      gpc216           |gpc606_5_209         |     7|
|219   |      gpc2160          |gpc606_5_210         |     7|
|220   |      gpc2161          |gpc606_5_211         |     7|
|221   |      gpc2162          |gpc606_5_212         |     7|
|222   |      gpc2163          |gpc606_5_213         |     7|
|223   |      gpc2164          |gpc606_5_214         |     7|
|224   |      gpc2165          |gpc606_5_215         |     7|
|225   |      gpc2166          |gpc606_5_216         |     7|
|226   |      gpc2167          |gpc606_5_217         |     7|
|227   |      gpc2168          |gpc606_5_218         |     7|
|228   |      gpc2169          |gpc606_5_219         |     7|
|229   |      gpc217           |gpc606_5_220         |     7|
|230   |      gpc2170          |gpc606_5_221         |     7|
|231   |      gpc2171          |gpc606_5_222         |     7|
|232   |      gpc2172          |gpc615_5_223         |     8|
|233   |      gpc2173          |gpc615_5_224         |     8|
|234   |      gpc2174          |gpc615_5_225         |     8|
|235   |      gpc2175          |gpc615_5_226         |     8|
|236   |      gpc2176          |gpc615_5_227         |     8|
|237   |      gpc2177          |gpc615_5_228         |     8|
|238   |      gpc2178          |gpc615_5_229         |     8|
|239   |      gpc2179          |gpc615_5_230         |     8|
|240   |      gpc218           |gpc606_5_231         |     7|
|241   |      gpc2180          |gpc606_5_232         |     7|
|242   |      gpc2181          |gpc606_5_233         |     7|
|243   |      gpc2182          |gpc606_5_234         |     7|
|244   |      gpc2183          |gpc606_5_235         |     7|
|245   |      gpc2184          |gpc606_5_236         |     7|
|246   |      gpc2185          |gpc606_5_237         |     7|
|247   |      gpc2186          |gpc1163_5_238        |     6|
|248   |      gpc2187          |gpc1163_5_239        |     6|
|249   |      gpc2188          |gpc1163_5_240        |     6|
|250   |      gpc2189          |gpc1163_5_241        |     6|
|251   |      gpc219           |gpc606_5_242         |     7|
|252   |      gpc2190          |gpc1163_5_243        |     6|
|253   |      gpc2191          |gpc1163_5_244        |     6|
|254   |      gpc2192          |gpc1163_5_245        |     6|
|255   |      gpc2193          |gpc615_5_246         |     8|
|256   |      gpc2194          |gpc615_5_247         |     8|
|257   |      gpc2195          |gpc615_5_248         |     8|
|258   |      gpc2196          |gpc615_5_249         |     8|
|259   |      gpc2197          |gpc615_5_250         |     8|
|260   |      gpc2198          |gpc615_5_251         |     8|
|261   |      gpc2199          |gpc615_5_252         |     8|
|262   |      gpc22            |gpc606_5_253         |     7|
|263   |      gpc220           |gpc606_5_254         |     7|
|264   |      gpc2200          |gpc606_5_255         |     7|
|265   |      gpc2201          |gpc606_5_256         |     7|
|266   |      gpc2202          |gpc606_5_257         |     7|
|267   |      gpc2203          |gpc606_5_258         |     7|
|268   |      gpc2204          |gpc606_5_259         |     7|
|269   |      gpc2205          |gpc606_5_260         |     7|
|270   |      gpc2206          |gpc606_5_261         |     7|
|271   |      gpc2207          |gpc606_5_262         |     7|
|272   |      gpc2208          |gpc615_5_263         |     8|
|273   |      gpc2209          |gpc615_5_264         |     8|
|274   |      gpc221           |gpc606_5_265         |     7|
|275   |      gpc2210          |gpc615_5_266         |     8|
|276   |      gpc2211          |gpc615_5_267         |     8|
|277   |      gpc2212          |gpc606_5_268         |     7|
|278   |      gpc2213          |gpc606_5_269         |     7|
|279   |      gpc2214          |gpc606_5_270         |     7|
|280   |      gpc2215          |gpc606_5_271         |     7|
|281   |      gpc2216          |gpc2116_5            |     6|
|282   |      gpc2217          |gpc2116_5_272        |     6|
|283   |      gpc2218          |gpc2116_5_273        |     6|
|284   |      gpc2219          |gpc2116_5_274        |     6|
|285   |      gpc222           |gpc606_5_275         |     7|
|286   |      gpc2220          |gpc2116_5_276        |     6|
|287   |      gpc2221          |gpc615_5_277         |     8|
|288   |      gpc2222          |gpc615_5_278         |     8|
|289   |      gpc2223          |gpc615_5_279         |     8|
|290   |      gpc2224          |gpc615_5_280         |     8|
|291   |      gpc2225          |gpc606_5_281         |     7|
|292   |      gpc2226          |gpc606_5_282         |     7|
|293   |      gpc2227          |gpc606_5_283         |     7|
|294   |      gpc2228          |gpc606_5_284         |     7|
|295   |      gpc2229          |gpc606_5_285         |     7|
|296   |      gpc223           |gpc606_5_286         |     7|
|297   |      gpc2230          |gpc606_5_287         |     7|
|298   |      gpc2231          |gpc606_5_288         |     7|
|299   |      gpc2232          |gpc606_5_289         |     7|
|300   |      gpc2233          |gpc606_5_290         |     7|
|301   |      gpc2234          |gpc606_5_291         |     7|
|302   |      gpc2235          |gpc606_5_292         |     7|
|303   |      gpc2236          |gpc606_5_293         |     7|
|304   |      gpc2237          |gpc606_5_294         |     7|
|305   |      gpc2238          |gpc606_5_295         |     7|
|306   |      gpc2239          |gpc606_5_296         |     7|
|307   |      gpc224           |gpc606_5_297         |     7|
|308   |      gpc2240          |gpc606_5_298         |     7|
|309   |      gpc2241          |gpc606_5_299         |     7|
|310   |      gpc2242          |gpc606_5_300         |     7|
|311   |      gpc2243          |gpc615_5_301         |     8|
|312   |      gpc2244          |gpc615_5_302         |     8|
|313   |      gpc2245          |gpc615_5_303         |     8|
|314   |      gpc2246          |gpc615_5_304         |     8|
|315   |      gpc2247          |gpc615_5_305         |     8|
|316   |      gpc2248          |gpc615_5_306         |     8|
|317   |      gpc2249          |gpc615_5_307         |     8|
|318   |      gpc225           |gpc606_5_308         |     7|
|319   |      gpc2250          |gpc615_5_309         |     8|
|320   |      gpc2251          |gpc615_5_310         |     8|
|321   |      gpc2252          |gpc615_5_311         |     8|
|322   |      gpc2253          |gpc615_5_312         |     8|
|323   |      gpc2254          |gpc615_5_313         |     8|
|324   |      gpc2255          |gpc615_5_314         |     8|
|325   |      gpc2256          |gpc615_5_315         |     8|
|326   |      gpc2257          |gpc606_5_316         |     7|
|327   |      gpc2258          |gpc606_5_317         |     7|
|328   |      gpc2259          |gpc606_5_318         |     7|
|329   |      gpc226           |gpc606_5_319         |     7|
|330   |      gpc2260          |gpc606_5_320         |     7|
|331   |      gpc2261          |gpc606_5_321         |     7|
|332   |      gpc2262          |gpc606_5_322         |     7|
|333   |      gpc2263          |gpc606_5_323         |     7|
|334   |      gpc2264          |gpc606_5_324         |     7|
|335   |      gpc2265          |gpc606_5_325         |     7|
|336   |      gpc2266          |gpc615_5_326         |     8|
|337   |      gpc2267          |gpc615_5_327         |     8|
|338   |      gpc2268          |gpc615_5_328         |     8|
|339   |      gpc2269          |gpc615_5_329         |     8|
|340   |      gpc227           |gpc606_5_330         |     7|
|341   |      gpc2270          |gpc615_5_331         |     8|
|342   |      gpc2271          |gpc615_5_332         |     8|
|343   |      gpc2272          |gpc615_5_333         |     8|
|344   |      gpc2273          |gpc615_5_334         |     8|
|345   |      gpc2274          |gpc1343_5            |     7|
|346   |      gpc2275          |gpc606_5_335         |     7|
|347   |      gpc2276          |gpc606_5_336         |     7|
|348   |      gpc2277          |gpc606_5_337         |     7|
|349   |      gpc2278          |gpc615_5_338         |     8|
|350   |      gpc2279          |gpc615_5_339         |     8|
|351   |      gpc228           |gpc606_5_340         |     7|
|352   |      gpc2280          |gpc615_5_341         |     8|
|353   |      gpc2281          |gpc615_5_342         |     8|
|354   |      gpc2282          |gpc615_5_343         |     8|
|355   |      gpc2283          |gpc606_5_344         |     7|
|356   |      gpc2284          |gpc606_5_345         |     7|
|357   |      gpc2285          |gpc606_5_346         |     7|
|358   |      gpc2286          |gpc606_5_347         |     7|
|359   |      gpc2287          |gpc606_5_348         |     7|
|360   |      gpc2288          |gpc606_5_349         |     7|
|361   |      gpc2289          |gpc606_5_350         |     7|
|362   |      gpc229           |gpc606_5_351         |     7|
|363   |      gpc2290          |gpc606_5_352         |     7|
|364   |      gpc2291          |gpc606_5_353         |     7|
|365   |      gpc2292          |gpc606_5_354         |     7|
|366   |      gpc2293          |gpc615_5_355         |     8|
|367   |      gpc2294          |gpc615_5_356         |     8|
|368   |      gpc2295          |gpc615_5_357         |     8|
|369   |      gpc2296          |gpc606_5_358         |     7|
|370   |      gpc2297          |gpc606_5_359         |     7|
|371   |      gpc2298          |gpc606_5_360         |     7|
|372   |      gpc2299          |gpc606_5_361         |     7|
|373   |      gpc23            |gpc606_5_362         |     7|
|374   |      gpc230           |gpc606_5_363         |     7|
|375   |      gpc2300          |gpc606_5_364         |     7|
|376   |      gpc2301          |gpc606_5_365         |     7|
|377   |      gpc2302          |gpc606_5_366         |     7|
|378   |      gpc2303          |gpc606_5_367         |     7|
|379   |      gpc2304          |gpc606_5_368         |     7|
|380   |      gpc2305          |gpc606_5_369         |     7|
|381   |      gpc2306          |gpc606_5_370         |     7|
|382   |      gpc2307          |gpc606_5_371         |     7|
|383   |      gpc2308          |gpc606_5_372         |     7|
|384   |      gpc2309          |gpc606_5_373         |     7|
|385   |      gpc231           |gpc606_5_374         |     7|
|386   |      gpc2310          |gpc606_5_375         |     7|
|387   |      gpc2311          |gpc606_5_376         |     7|
|388   |      gpc2312          |gpc606_5_377         |     7|
|389   |      gpc2313          |gpc606_5_378         |     7|
|390   |      gpc2314          |gpc606_5_379         |     7|
|391   |      gpc2315          |gpc606_5_380         |     7|
|392   |      gpc2316          |gpc606_5_381         |     7|
|393   |      gpc2317          |gpc606_5_382         |     7|
|394   |      gpc2318          |gpc606_5_383         |     7|
|395   |      gpc2319          |gpc606_5_384         |     7|
|396   |      gpc232           |gpc606_5_385         |     7|
|397   |      gpc2320          |gpc606_5_386         |     7|
|398   |      gpc2321          |gpc606_5_387         |     7|
|399   |      gpc2322          |gpc606_5_388         |     7|
|400   |      gpc2323          |gpc606_5_389         |     7|
|401   |      gpc2324          |gpc615_5_390         |     8|
|402   |      gpc2325          |gpc615_5_391         |     8|
|403   |      gpc2326          |gpc606_5_392         |     7|
|404   |      gpc2327          |gpc606_5_393         |     7|
|405   |      gpc2328          |gpc606_5_394         |     7|
|406   |      gpc2329          |gpc606_5_395         |     7|
|407   |      gpc233           |gpc615_5_396         |     8|
|408   |      gpc2330          |gpc615_5_397         |     8|
|409   |      gpc2331          |gpc615_5_398         |     8|
|410   |      gpc2332          |gpc615_5_399         |     8|
|411   |      gpc2333          |gpc615_5_400         |     8|
|412   |      gpc2334          |gpc615_5_401         |     8|
|413   |      gpc2335          |gpc615_5_402         |     8|
|414   |      gpc2336          |gpc615_5_403         |     8|
|415   |      gpc2337          |gpc615_5_404         |     8|
|416   |      gpc2338          |gpc615_5_405         |     8|
|417   |      gpc2339          |gpc606_5_406         |     7|
|418   |      gpc234           |gpc615_5_407         |     8|
|419   |      gpc2340          |gpc606_5_408         |     7|
|420   |      gpc2341          |gpc606_5_409         |     7|
|421   |      gpc2342          |gpc606_5_410         |     7|
|422   |      gpc2343          |gpc606_5_411         |     7|
|423   |      gpc2344          |gpc606_5_412         |     7|
|424   |      gpc2345          |gpc606_5_413         |     7|
|425   |      gpc2346          |gpc606_5_414         |     7|
|426   |      gpc2347          |gpc606_5_415         |     7|
|427   |      gpc2348          |gpc606_5_416         |     7|
|428   |      gpc2349          |gpc606_5_417         |     7|
|429   |      gpc235           |gpc615_5_418         |     8|
|430   |      gpc2350          |gpc606_5_419         |     7|
|431   |      gpc2351          |gpc606_5_420         |     7|
|432   |      gpc2352          |gpc606_5_421         |     7|
|433   |      gpc2353          |gpc606_5_422         |     7|
|434   |      gpc2354          |gpc117_4             |     6|
|435   |      gpc2355          |gpc606_5_423         |     7|
|436   |      gpc2356          |gpc606_5_424         |     7|
|437   |      gpc2357          |gpc606_5_425         |     7|
|438   |      gpc2358          |gpc615_5_426         |     8|
|439   |      gpc2359          |gpc615_5_427         |     8|
|440   |      gpc236           |gpc615_5_428         |     8|
|441   |      gpc2360          |gpc606_5_429         |     7|
|442   |      gpc2361          |gpc606_5_430         |     7|
|443   |      gpc2362          |gpc606_5_431         |     7|
|444   |      gpc2363          |gpc606_5_432         |     7|
|445   |      gpc2364          |gpc606_5_433         |     7|
|446   |      gpc2365          |gpc606_5_434         |     7|
|447   |      gpc2366          |gpc606_5_435         |     7|
|448   |      gpc2367          |gpc606_5_436         |     7|
|449   |      gpc2368          |gpc606_5_437         |     7|
|450   |      gpc2369          |gpc606_5_438         |     7|
|451   |      gpc237           |gpc615_5_439         |     8|
|452   |      gpc2370          |gpc606_5_440         |     7|
|453   |      gpc2371          |gpc606_5_441         |     7|
|454   |      gpc2372          |gpc606_5_442         |     7|
|455   |      gpc2373          |gpc606_5_443         |     7|
|456   |      gpc2374          |gpc606_5_444         |     7|
|457   |      gpc2375          |gpc615_5_445         |     8|
|458   |      gpc2376          |gpc615_5_446         |     8|
|459   |      gpc2377          |gpc606_5_447         |     7|
|460   |      gpc2378          |gpc615_5_448         |     8|
|461   |      gpc2379          |gpc615_5_449         |     8|
|462   |      gpc238           |gpc207_4_450         |     8|
|463   |      gpc2380          |gpc615_5_451         |     8|
|464   |      gpc2381          |gpc615_5_452         |     8|
|465   |      gpc2382          |gpc615_5_453         |     8|
|466   |      gpc2383          |gpc615_5_454         |     8|
|467   |      gpc2384          |gpc615_5_455         |     8|
|468   |      gpc2385          |gpc615_5_456         |     8|
|469   |      gpc2386          |gpc615_5_457         |     8|
|470   |      gpc2387          |gpc615_5_458         |     8|
|471   |      gpc2388          |gpc606_5_459         |     7|
|472   |      gpc2389          |gpc606_5_460         |     7|
|473   |      gpc239           |gpc207_4_461         |     8|
|474   |      gpc2390          |gpc606_5_462         |     7|
|475   |      gpc2391          |gpc606_5_463         |     7|
|476   |      gpc2392          |gpc606_5_464         |     7|
|477   |      gpc2393          |gpc606_5_465         |     7|
|478   |      gpc2394          |gpc606_5_466         |     7|
|479   |      gpc2395          |gpc606_5_467         |     7|
|480   |      gpc2396          |gpc606_5_468         |     7|
|481   |      gpc2397          |gpc606_5_469         |     7|
|482   |      gpc2398          |gpc615_5_470         |     8|
|483   |      gpc2399          |gpc606_5_471         |     7|
|484   |      gpc24            |gpc606_5_472         |     7|
|485   |      gpc240           |gpc207_4_473         |     8|
|486   |      gpc2400          |gpc606_5_474         |     7|
|487   |      gpc2401          |gpc606_5_475         |     7|
|488   |      gpc2402          |gpc606_5_476         |     7|
|489   |      gpc2403          |gpc606_5_477         |     7|
|490   |      gpc2404          |gpc606_5_478         |     7|
|491   |      gpc2405          |gpc606_5_479         |     7|
|492   |      gpc2406          |gpc606_5_480         |     7|
|493   |      gpc2407          |gpc606_5_481         |     7|
|494   |      gpc2408          |gpc606_5_482         |     7|
|495   |      gpc2409          |gpc606_5_483         |     7|
|496   |      gpc241           |gpc207_4_484         |     8|
|497   |      gpc2410          |gpc606_5_485         |     7|
|498   |      gpc2411          |gpc606_5_486         |     7|
|499   |      gpc2412          |gpc2135_5_487        |     7|
|500   |      gpc2413          |gpc2135_5_488        |     7|
|501   |      gpc2414          |gpc2135_5_489        |     7|
|502   |      gpc2415          |gpc2135_5_490        |     7|
|503   |      gpc2416          |gpc2135_5_491        |     7|
|504   |      gpc2417          |gpc2135_5_492        |     7|
|505   |      gpc2418          |gpc606_5_493         |     7|
|506   |      gpc2419          |gpc606_5_494         |     7|
|507   |      gpc242           |gpc606_5_495         |     7|
|508   |      gpc2420          |gpc606_5_496         |     7|
|509   |      gpc2421          |gpc606_5_497         |     7|
|510   |      gpc243           |gpc606_5_498         |     7|
|511   |      gpc244           |gpc606_5_499         |     7|
|512   |      gpc245           |gpc606_5_500         |     7|
|513   |      gpc246           |gpc606_5_501         |     7|
|514   |      gpc247           |gpc606_5_502         |     7|
|515   |      gpc248           |gpc606_5_503         |     7|
|516   |      gpc249           |gpc606_5_504         |     7|
|517   |      gpc25            |gpc606_5_505         |     7|
|518   |      gpc250           |gpc606_5_506         |     7|
|519   |      gpc251           |gpc606_5_507         |     7|
|520   |      gpc252           |gpc606_5_508         |     7|
|521   |      gpc253           |gpc606_5_509         |     7|
|522   |      gpc254           |gpc606_5_510         |     7|
|523   |      gpc255           |gpc606_5_511         |     7|
|524   |      gpc256           |gpc606_5_512         |     7|
|525   |      gpc257           |gpc606_5_513         |     7|
|526   |      gpc258           |gpc615_5_514         |     8|
|527   |      gpc259           |gpc615_5_515         |     8|
|528   |      gpc26            |gpc606_5_516         |     7|
|529   |      gpc260           |gpc615_5_517         |     8|
|530   |      gpc261           |gpc606_5_518         |     7|
|531   |      gpc262           |gpc606_5_519         |     7|
|532   |      gpc263           |gpc606_5_520         |     7|
|533   |      gpc264           |gpc606_5_521         |     7|
|534   |      gpc265           |gpc606_5_522         |     7|
|535   |      gpc266           |gpc606_5_523         |     7|
|536   |      gpc267           |gpc606_5_524         |     7|
|537   |      gpc268           |gpc606_5_525         |     7|
|538   |      gpc269           |gpc606_5_526         |     7|
|539   |      gpc27            |gpc606_5_527         |     7|
|540   |      gpc270           |gpc606_5_528         |     7|
|541   |      gpc271           |gpc606_5_529         |     7|
|542   |      gpc272           |gpc606_5_530         |     7|
|543   |      gpc273           |gpc606_5_531         |     7|
|544   |      gpc274           |gpc606_5_532         |     7|
|545   |      gpc275           |gpc615_5_533         |     8|
|546   |      gpc276           |gpc615_5_534         |     8|
|547   |      gpc277           |gpc615_5_535         |     8|
|548   |      gpc278           |gpc615_5_536         |     8|
|549   |      gpc279           |gpc615_5_537         |     8|
|550   |      gpc28            |gpc606_5_538         |     7|
|551   |      gpc280           |gpc606_5_539         |     7|
|552   |      gpc281           |gpc606_5_540         |     7|
|553   |      gpc282           |gpc606_5_541         |     7|
|554   |      gpc283           |gpc606_5_542         |     7|
|555   |      gpc284           |gpc606_5_543         |     7|
|556   |      gpc285           |gpc606_5_544         |     7|
|557   |      gpc286           |gpc606_5_545         |     7|
|558   |      gpc287           |gpc606_5_546         |     7|
|559   |      gpc288           |gpc615_5_547         |     8|
|560   |      gpc289           |gpc615_5_548         |     8|
|561   |      gpc29            |gpc606_5_549         |     7|
|562   |      gpc290           |gpc615_5_550         |     8|
|563   |      gpc291           |gpc615_5_551         |     8|
|564   |      gpc292           |gpc615_5_552         |     8|
|565   |      gpc293           |gpc606_5_553         |     7|
|566   |      gpc294           |gpc606_5_554         |     7|
|567   |      gpc295           |gpc606_5_555         |     7|
|568   |      gpc296           |gpc606_5_556         |     7|
|569   |      gpc297           |gpc606_5_557         |     7|
|570   |      gpc298           |gpc606_5_558         |     7|
|571   |      gpc299           |gpc606_5_559         |     7|
|572   |      gpc3             |gpc1163_5_560        |     6|
|573   |      gpc30            |gpc606_5_561         |     7|
|574   |      gpc300           |gpc606_5_562         |     7|
|575   |      gpc301           |gpc606_5_563         |     7|
|576   |      gpc302           |gpc606_5_564         |     7|
|577   |      gpc303           |gpc606_5_565         |     7|
|578   |      gpc304           |gpc606_5_566         |     7|
|579   |      gpc305           |gpc606_5_567         |     7|
|580   |      gpc306           |gpc606_5_568         |     7|
|581   |      gpc307           |gpc606_5_569         |     7|
|582   |      gpc308           |gpc615_5_570         |     8|
|583   |      gpc309           |gpc615_5_571         |     8|
|584   |      gpc31            |gpc615_5_572         |     8|
|585   |      gpc310           |gpc615_5_573         |     8|
|586   |      gpc311           |gpc615_5_574         |     8|
|587   |      gpc312           |gpc615_5_575         |     8|
|588   |      gpc313           |gpc615_5_576         |     8|
|589   |      gpc314           |gpc615_5_577         |     8|
|590   |      gpc315           |gpc615_5_578         |     8|
|591   |      gpc316           |gpc615_5_579         |     8|
|592   |      gpc317           |gpc615_5_580         |     8|
|593   |      gpc318           |gpc615_5_581         |     8|
|594   |      gpc319           |gpc615_5_582         |     8|
|595   |      gpc32            |gpc615_5_583         |     8|
|596   |      gpc320           |gpc615_5_584         |     8|
|597   |      gpc321           |gpc615_5_585         |     8|
|598   |      gpc322           |gpc615_5_586         |     8|
|599   |      gpc323           |gpc615_5_587         |     8|
|600   |      gpc324           |gpc615_5_588         |     8|
|601   |      gpc325           |gpc606_5_589         |     7|
|602   |      gpc326           |gpc606_5_590         |     7|
|603   |      gpc327           |gpc606_5_591         |     7|
|604   |      gpc328           |gpc606_5_592         |     7|
|605   |      gpc329           |gpc606_5_593         |     7|
|606   |      gpc33            |gpc615_5_594         |     8|
|607   |      gpc330           |gpc606_5_595         |     7|
|608   |      gpc331           |gpc606_5_596         |     7|
|609   |      gpc332           |gpc606_5_597         |     7|
|610   |      gpc333           |gpc606_5_598         |     7|
|611   |      gpc334           |gpc606_5_599         |     7|
|612   |      gpc335           |gpc606_5_600         |     7|
|613   |      gpc336           |gpc606_5_601         |     7|
|614   |      gpc337           |gpc606_5_602         |     7|
|615   |      gpc338           |gpc606_5_603         |     7|
|616   |      gpc339           |gpc615_5_604         |     8|
|617   |      gpc34            |gpc606_5_605         |     7|
|618   |      gpc340           |gpc615_5_606         |     8|
|619   |      gpc341           |gpc615_5_607         |     8|
|620   |      gpc3413          |gpc1163_5_608        |     6|
|621   |      gpc3414          |gpc606_5_609         |     7|
|622   |      gpc3415          |gpc606_5_610         |     7|
|623   |      gpc3416          |gpc606_5_611         |     7|
|624   |      gpc3417          |gpc615_5_612         |     8|
|625   |      gpc3418          |gpc615_5_613         |     8|
|626   |      gpc3419          |gpc615_5_614         |     8|
|627   |      gpc342           |gpc615_5_615         |     8|
|628   |      gpc3420          |gpc615_5_616         |     8|
|629   |      gpc3421          |gpc615_5_617         |     8|
|630   |      gpc3422          |gpc615_5_618         |     8|
|631   |      gpc3423          |gpc606_5_619         |     7|
|632   |      gpc3424          |gpc606_5_620         |     7|
|633   |      gpc3425          |gpc606_5_621         |     7|
|634   |      gpc3426          |gpc606_5_622         |     7|
|635   |      gpc3427          |gpc606_5_623         |     7|
|636   |      gpc3428          |gpc606_5_624         |     7|
|637   |      gpc3429          |gpc207_4_625         |     8|
|638   |      gpc343           |gpc615_5_626         |     8|
|639   |      gpc3430          |gpc207_4_627         |     8|
|640   |      gpc3431          |gpc606_5_628         |     7|
|641   |      gpc3432          |gpc615_5_629         |     8|
|642   |      gpc3433          |gpc606_5_630         |     7|
|643   |      gpc3434          |gpc606_5_631         |     7|
|644   |      gpc3435          |gpc606_5_632         |     7|
|645   |      gpc3436          |gpc606_5_633         |     7|
|646   |      gpc3437          |gpc606_5_634         |     7|
|647   |      gpc3438          |gpc606_5_635         |     7|
|648   |      gpc3439          |gpc606_5_636         |     7|
|649   |      gpc344           |gpc615_5_637         |     8|
|650   |      gpc3440          |gpc606_5_638         |     7|
|651   |      gpc3441          |gpc606_5_639         |     7|
|652   |      gpc3442          |gpc606_5_640         |     7|
|653   |      gpc3443          |gpc606_5_641         |     7|
|654   |      gpc3444          |gpc606_5_642         |     7|
|655   |      gpc3445          |gpc606_5_643         |     7|
|656   |      gpc3446          |gpc606_5_644         |     7|
|657   |      gpc3447          |gpc606_5_645         |     7|
|658   |      gpc3448          |gpc606_5_646         |     7|
|659   |      gpc3449          |gpc606_5_647         |     7|
|660   |      gpc345           |gpc615_5_648         |     8|
|661   |      gpc3450          |gpc606_5_649         |     7|
|662   |      gpc3451          |gpc615_5_650         |     8|
|663   |      gpc3452          |gpc615_5_651         |     8|
|664   |      gpc3453          |gpc615_5_652         |     8|
|665   |      gpc3454          |gpc615_5_653         |     8|
|666   |      gpc3455          |gpc615_5_654         |     8|
|667   |      gpc3456          |gpc615_5_655         |     8|
|668   |      gpc3457          |gpc615_5_656         |     8|
|669   |      gpc3458          |gpc606_5_657         |     7|
|670   |      gpc3459          |gpc606_5_658         |     7|
|671   |      gpc346           |gpc615_5_659         |     8|
|672   |      gpc3460          |gpc606_5_660         |     7|
|673   |      gpc3461          |gpc606_5_661         |     7|
|674   |      gpc3462          |gpc606_5_662         |     7|
|675   |      gpc3463          |gpc615_5_663         |     8|
|676   |      gpc3464          |gpc615_5_664         |     8|
|677   |      gpc3465          |gpc615_5_665         |     8|
|678   |      gpc3466          |gpc615_5_666         |     8|
|679   |      gpc3467          |gpc615_5_667         |     8|
|680   |      gpc3468          |gpc615_5_668         |     8|
|681   |      gpc3469          |gpc615_5_669         |     8|
|682   |      gpc347           |gpc606_5_670         |     7|
|683   |      gpc3470          |gpc615_5_671         |     8|
|684   |      gpc3471          |gpc615_5_672         |     8|
|685   |      gpc3472          |gpc615_5_673         |     8|
|686   |      gpc3473          |gpc615_5_674         |     8|
|687   |      gpc3474          |gpc615_5_675         |     8|
|688   |      gpc3475          |gpc615_5_676         |     8|
|689   |      gpc3476          |gpc615_5_677         |     8|
|690   |      gpc3477          |gpc615_5_678         |     8|
|691   |      gpc3478          |gpc615_5_679         |     8|
|692   |      gpc3479          |gpc615_5_680         |     8|
|693   |      gpc348           |gpc606_5_681         |     7|
|694   |      gpc3480          |gpc615_5_682         |     8|
|695   |      gpc3481          |gpc615_5_683         |     8|
|696   |      gpc3482          |gpc615_5_684         |     8|
|697   |      gpc3483          |gpc615_5_685         |     8|
|698   |      gpc3484          |gpc606_5_686         |     7|
|699   |      gpc3485          |gpc606_5_687         |     7|
|700   |      gpc3486          |gpc606_5_688         |     7|
|701   |      gpc3487          |gpc606_5_689         |     7|
|702   |      gpc3488          |gpc606_5_690         |     7|
|703   |      gpc3489          |gpc207_4_691         |     8|
|704   |      gpc349           |gpc606_5_692         |     7|
|705   |      gpc3490          |gpc207_4_693         |     8|
|706   |      gpc3491          |gpc207_4_694         |     8|
|707   |      gpc3492          |gpc207_4_695         |     8|
|708   |      gpc3493          |gpc207_4_696         |     8|
|709   |      gpc3494          |gpc606_5_697         |     7|
|710   |      gpc3495          |gpc606_5_698         |     7|
|711   |      gpc3496          |gpc615_5_699         |     8|
|712   |      gpc3497          |gpc606_5_700         |     7|
|713   |      gpc3498          |gpc606_5_701         |     7|
|714   |      gpc3499          |gpc606_5_702         |     7|
|715   |      gpc35            |gpc606_5_703         |     7|
|716   |      gpc350           |gpc606_5_704         |     7|
|717   |      gpc3500          |gpc606_5_705         |     7|
|718   |      gpc3501          |gpc606_5_706         |     7|
|719   |      gpc3502          |gpc606_5_707         |     7|
|720   |      gpc3503          |gpc606_5_708         |     7|
|721   |      gpc3504          |gpc606_5_709         |     7|
|722   |      gpc3505          |gpc606_5_710         |     7|
|723   |      gpc3506          |gpc615_5_711         |     8|
|724   |      gpc3507          |gpc615_5_712         |     8|
|725   |      gpc3508          |gpc615_5_713         |     8|
|726   |      gpc3509          |gpc606_5_714         |     7|
|727   |      gpc351           |gpc606_5_715         |     7|
|728   |      gpc3510          |gpc606_5_716         |     7|
|729   |      gpc3511          |gpc606_5_717         |     7|
|730   |      gpc3512          |gpc7_3               |     6|
|731   |      gpc3513          |gpc7_3_718           |     6|
|732   |      gpc3514          |gpc7_3_719           |     6|
|733   |      gpc3515          |gpc7_3_720           |     6|
|734   |      gpc3516          |gpc615_5_721         |     8|
|735   |      gpc3517          |gpc606_5_722         |     7|
|736   |      gpc3518          |gpc606_5_723         |     7|
|737   |      gpc3519          |gpc615_5_724         |     8|
|738   |      gpc352           |gpc606_5_725         |     7|
|739   |      gpc3520          |gpc615_5_726         |     8|
|740   |      gpc3521          |gpc615_5_727         |     8|
|741   |      gpc3522          |gpc615_5_728         |     8|
|742   |      gpc3523          |gpc606_5_729         |     7|
|743   |      gpc3524          |gpc606_5_730         |     7|
|744   |      gpc3525          |gpc606_5_731         |     7|
|745   |      gpc3526          |gpc606_5_732         |     7|
|746   |      gpc3527          |gpc606_5_733         |     7|
|747   |      gpc3528          |gpc615_5_734         |     8|
|748   |      gpc3529          |gpc615_5_735         |     8|
|749   |      gpc353           |gpc606_5_736         |     7|
|750   |      gpc3530          |gpc606_5_737         |     7|
|751   |      gpc3531          |gpc606_5_738         |     7|
|752   |      gpc3532          |gpc606_5_739         |     7|
|753   |      gpc3533          |gpc606_5_740         |     7|
|754   |      gpc3534          |gpc606_5_741         |     7|
|755   |      gpc3535          |gpc606_5_742         |     7|
|756   |      gpc3536          |gpc606_5_743         |     7|
|757   |      gpc3537          |gpc606_5_744         |     7|
|758   |      gpc3538          |gpc615_5_745         |     8|
|759   |      gpc3539          |gpc615_5_746         |     8|
|760   |      gpc354           |gpc606_5_747         |     7|
|761   |      gpc3540          |gpc615_5_748         |     8|
|762   |      gpc3541          |gpc615_5_749         |     8|
|763   |      gpc3542          |gpc615_5_750         |     8|
|764   |      gpc3543          |gpc615_5_751         |     8|
|765   |      gpc3544          |gpc615_5_752         |     8|
|766   |      gpc3545          |gpc615_5_753         |     8|
|767   |      gpc3546          |gpc615_5_754         |     8|
|768   |      gpc3547          |gpc615_5_755         |     8|
|769   |      gpc3548          |gpc615_5_756         |     8|
|770   |      gpc3549          |gpc615_5_757         |     8|
|771   |      gpc355           |gpc606_5_758         |     7|
|772   |      gpc3550          |gpc615_5_759         |     8|
|773   |      gpc3551          |gpc615_5_760         |     8|
|774   |      gpc3552          |gpc615_5_761         |     8|
|775   |      gpc3553          |gpc606_5_762         |     7|
|776   |      gpc3554          |gpc606_5_763         |     7|
|777   |      gpc3555          |gpc1325_5            |     9|
|778   |      gpc3556          |gpc1325_5_764        |     9|
|779   |      gpc3557          |gpc1325_5_765        |     9|
|780   |      gpc3558          |gpc615_5_766         |     8|
|781   |      gpc3559          |gpc615_5_767         |     8|
|782   |      gpc356           |gpc606_5_768         |     7|
|783   |      gpc3560          |gpc615_5_769         |     8|
|784   |      gpc3561          |gpc615_5_770         |     8|
|785   |      gpc3562          |gpc615_5_771         |     8|
|786   |      gpc3563          |gpc2116_5_772        |     6|
|787   |      gpc3564          |gpc2116_5_773        |     6|
|788   |      gpc3565          |gpc615_5_774         |     8|
|789   |      gpc3566          |gpc615_5_775         |     8|
|790   |      gpc3567          |gpc615_5_776         |     8|
|791   |      gpc3568          |gpc615_5_777         |     8|
|792   |      gpc3569          |gpc615_5_778         |     8|
|793   |      gpc357           |gpc606_5_779         |     7|
|794   |      gpc3570          |gpc615_5_780         |     8|
|795   |      gpc3571          |gpc606_5_781         |     7|
|796   |      gpc3572          |gpc606_5_782         |     7|
|797   |      gpc3573          |gpc606_5_783         |     7|
|798   |      gpc3574          |gpc606_5_784         |     7|
|799   |      gpc3575          |gpc606_5_785         |     7|
|800   |      gpc3576          |gpc606_5_786         |     7|
|801   |      gpc3577          |gpc615_5_787         |     8|
|802   |      gpc3578          |gpc615_5_788         |     8|
|803   |      gpc3579          |gpc615_5_789         |     8|
|804   |      gpc358           |gpc606_5_790         |     7|
|805   |      gpc3580          |gpc615_5_791         |     8|
|806   |      gpc3581          |gpc615_5_792         |     8|
|807   |      gpc3582          |gpc606_5_793         |     7|
|808   |      gpc3583          |gpc606_5_794         |     7|
|809   |      gpc3584          |gpc1163_5_795        |     6|
|810   |      gpc3585          |gpc615_5_796         |     8|
|811   |      gpc3586          |gpc615_5_797         |     8|
|812   |      gpc3587          |gpc135_4             |     5|
|813   |      gpc3588          |gpc606_5_798         |     7|
|814   |      gpc3589          |gpc606_5_799         |     7|
|815   |      gpc359           |gpc606_5_800         |     7|
|816   |      gpc3590          |gpc606_5_801         |     7|
|817   |      gpc3591          |gpc606_5_802         |     7|
|818   |      gpc3592          |gpc606_5_803         |     7|
|819   |      gpc3593          |gpc615_5_804         |     8|
|820   |      gpc3594          |gpc615_5_805         |     8|
|821   |      gpc3595          |gpc615_5_806         |     8|
|822   |      gpc3596          |gpc606_5_807         |     7|
|823   |      gpc3597          |gpc1163_5_808        |     6|
|824   |      gpc3598          |gpc606_5_809         |     7|
|825   |      gpc3599          |gpc1163_5_810        |     6|
|826   |      gpc36            |gpc606_5_811         |     7|
|827   |      gpc360           |gpc606_5_812         |     7|
|828   |      gpc3600          |gpc1163_5_813        |     6|
|829   |      gpc3601          |gpc1163_5_814        |     6|
|830   |      gpc3602          |gpc1163_5_815        |     6|
|831   |      gpc3603          |gpc606_5_816         |     7|
|832   |      gpc3604          |gpc615_5_817         |     8|
|833   |      gpc3605          |gpc606_5_818         |     7|
|834   |      gpc3606          |gpc606_5_819         |     7|
|835   |      gpc3607          |gpc606_5_820         |     7|
|836   |      gpc361           |gpc606_5_821         |     7|
|837   |      gpc362           |gpc606_5_822         |     7|
|838   |      gpc363           |gpc606_5_823         |     7|
|839   |      gpc364           |gpc606_5_824         |     7|
|840   |      gpc365           |gpc606_5_825         |     7|
|841   |      gpc366           |gpc606_5_826         |     7|
|842   |      gpc367           |gpc606_5_827         |     7|
|843   |      gpc368           |gpc606_5_828         |     7|
|844   |      gpc369           |gpc606_5_829         |     7|
|845   |      gpc37            |gpc606_5_830         |     7|
|846   |      gpc370           |gpc606_5_831         |     7|
|847   |      gpc371           |gpc1406_5            |     8|
|848   |      gpc372           |gpc207_4_832         |     8|
|849   |      gpc373           |gpc207_4_833         |     8|
|850   |      gpc374           |gpc207_4_834         |     8|
|851   |      gpc375           |gpc207_4_835         |     8|
|852   |      gpc376           |gpc207_4_836         |     8|
|853   |      gpc377           |gpc207_4_837         |     8|
|854   |      gpc378           |gpc615_5_838         |     8|
|855   |      gpc379           |gpc615_5_839         |     8|
|856   |      gpc38            |gpc606_5_840         |     7|
|857   |      gpc380           |gpc615_5_841         |     8|
|858   |      gpc381           |gpc615_5_842         |     8|
|859   |      gpc382           |gpc615_5_843         |     8|
|860   |      gpc383           |gpc606_5_844         |     7|
|861   |      gpc384           |gpc606_5_845         |     7|
|862   |      gpc385           |gpc606_5_846         |     7|
|863   |      gpc386           |gpc615_5_847         |     8|
|864   |      gpc387           |gpc615_5_848         |     8|
|865   |      gpc388           |gpc615_5_849         |     8|
|866   |      gpc389           |gpc615_5_850         |     8|
|867   |      gpc39            |gpc606_5_851         |     7|
|868   |      gpc390           |gpc615_5_852         |     8|
|869   |      gpc391           |gpc615_5_853         |     8|
|870   |      gpc392           |gpc615_5_854         |     8|
|871   |      gpc393           |gpc615_5_855         |     8|
|872   |      gpc394           |gpc615_5_856         |     8|
|873   |      gpc395           |gpc615_5_857         |     8|
|874   |      gpc396           |gpc615_5_858         |     8|
|875   |      gpc397           |gpc615_5_859         |     8|
|876   |      gpc398           |gpc615_5_860         |     8|
|877   |      gpc399           |gpc615_5_861         |     8|
|878   |      gpc4             |gpc1163_5_862        |     6|
|879   |      gpc40            |gpc606_5_863         |     7|
|880   |      gpc400           |gpc615_5_864         |     8|
|881   |      gpc401           |gpc606_5_865         |     7|
|882   |      gpc402           |gpc606_5_866         |     7|
|883   |      gpc403           |gpc606_5_867         |     7|
|884   |      gpc404           |gpc606_5_868         |     7|
|885   |      gpc4048          |gpc1163_5_869        |     6|
|886   |      gpc4049          |gpc1163_5_870        |     6|
|887   |      gpc405           |gpc606_5_871         |     7|
|888   |      gpc4050          |gpc615_5_872         |     8|
|889   |      gpc4051          |gpc606_5_873         |     7|
|890   |      gpc4052          |gpc606_5_874         |     7|
|891   |      gpc4053          |gpc615_5_875         |     8|
|892   |      gpc4054          |gpc615_5_876         |     8|
|893   |      gpc4055          |gpc207_4_877         |     8|
|894   |      gpc4056          |gpc207_4_878         |     8|
|895   |      gpc4057          |gpc606_5_879         |     7|
|896   |      gpc4058          |gpc2135_5_880        |     7|
|897   |      gpc4059          |gpc606_5_881         |     7|
|898   |      gpc406           |gpc606_5_882         |     7|
|899   |      gpc4060          |gpc606_5_883         |     7|
|900   |      gpc4061          |gpc2135_5_884        |     7|
|901   |      gpc4062          |gpc207_4_885         |     8|
|902   |      gpc4063          |gpc207_4_886         |     8|
|903   |      gpc4064          |gpc606_5_887         |     7|
|904   |      gpc4065          |gpc606_5_888         |     7|
|905   |      gpc4066          |gpc606_5_889         |     7|
|906   |      gpc4067          |gpc606_5_890         |     7|
|907   |      gpc4068          |gpc117_4_891         |     6|
|908   |      gpc4069          |gpc117_4_892         |     6|
|909   |      gpc407           |gpc606_5_893         |     7|
|910   |      gpc4070          |gpc117_4_894         |     6|
|911   |      gpc4071          |gpc117_4_895         |     6|
|912   |      gpc4072          |gpc615_5_896         |     8|
|913   |      gpc4073          |gpc615_5_897         |     8|
|914   |      gpc4074          |gpc606_5_898         |     7|
|915   |      gpc4075          |gpc606_5_899         |     7|
|916   |      gpc4076          |gpc606_5_900         |     7|
|917   |      gpc4077          |gpc615_5_901         |     8|
|918   |      gpc4078          |gpc615_5_902         |     8|
|919   |      gpc4079          |gpc615_5_903         |     8|
|920   |      gpc408           |gpc606_5_904         |     7|
|921   |      gpc4080          |gpc615_5_905         |     8|
|922   |      gpc4081          |gpc615_5_906         |     8|
|923   |      gpc4082          |gpc606_5_907         |     7|
|924   |      gpc4083          |gpc606_5_908         |     7|
|925   |      gpc4084          |gpc615_5_909         |     8|
|926   |      gpc4085          |gpc615_5_910         |     8|
|927   |      gpc4086          |gpc615_5_911         |     8|
|928   |      gpc4087          |gpc615_5_912         |     8|
|929   |      gpc4088          |gpc615_5_913         |     8|
|930   |      gpc4089          |gpc615_5_914         |     8|
|931   |      gpc409           |gpc606_5_915         |     7|
|932   |      gpc4090          |gpc117_4_916         |     6|
|933   |      gpc4091          |gpc207_4_917         |     8|
|934   |      gpc4092          |gpc606_5_918         |     7|
|935   |      gpc4093          |gpc606_5_919         |     7|
|936   |      gpc4094          |gpc606_5_920         |     7|
|937   |      gpc4095          |gpc606_5_921         |     7|
|938   |      gpc4096          |gpc606_5_922         |     7|
|939   |      gpc4097          |gpc606_5_923         |     7|
|940   |      gpc4098          |gpc615_5_924         |     8|
|941   |      gpc4099          |gpc606_5_925         |     7|
|942   |      gpc41            |gpc606_5_926         |     7|
|943   |      gpc410           |gpc606_5_927         |     7|
|944   |      gpc4100          |gpc606_5_928         |     7|
|945   |      gpc4101          |gpc606_5_929         |     7|
|946   |      gpc4102          |gpc606_5_930         |     7|
|947   |      gpc4103          |gpc606_5_931         |     7|
|948   |      gpc4104          |gpc1343_5_932        |     7|
|949   |      gpc4105          |gpc1343_5_933        |     7|
|950   |      gpc4106          |gpc1343_5_934        |     7|
|951   |      gpc4107          |gpc1343_5_935        |     7|
|952   |      gpc4108          |gpc615_5_936         |     8|
|953   |      gpc4109          |gpc615_5_937         |     8|
|954   |      gpc411           |gpc606_5_938         |     7|
|955   |      gpc4110          |gpc117_4_939         |     6|
|956   |      gpc4111          |gpc117_4_940         |     6|
|957   |      gpc4112          |gpc117_4_941         |     6|
|958   |      gpc4113          |gpc606_5_942         |     7|
|959   |      gpc4114          |gpc606_5_943         |     7|
|960   |      gpc4115          |gpc615_5_944         |     8|
|961   |      gpc4116          |gpc615_5_945         |     8|
|962   |      gpc4117          |gpc615_5_946         |     8|
|963   |      gpc4118          |gpc615_5_947         |     8|
|964   |      gpc4119          |gpc615_5_948         |     8|
|965   |      gpc412           |gpc606_5_949         |     7|
|966   |      gpc4120          |gpc606_5_950         |     7|
|967   |      gpc4121          |gpc606_5_951         |     7|
|968   |      gpc4122          |gpc207_4_952         |     8|
|969   |      gpc4123          |gpc606_5_953         |     7|
|970   |      gpc4124          |gpc606_5_954         |     7|
|971   |      gpc4125          |gpc7_3_955           |     6|
|972   |      gpc4126          |gpc606_5_956         |     7|
|973   |      gpc4127          |gpc606_5_957         |     7|
|974   |      gpc4128          |gpc606_5_958         |     7|
|975   |      gpc4129          |gpc606_5_959         |     7|
|976   |      gpc413           |gpc606_5_960         |     7|
|977   |      gpc4130          |gpc615_5_961         |     8|
|978   |      gpc4131          |gpc606_5_962         |     7|
|979   |      gpc4132          |gpc615_5_963         |     8|
|980   |      gpc4133          |gpc606_5_964         |     7|
|981   |      gpc4134          |gpc606_5_965         |     7|
|982   |      gpc4135          |gpc615_5_966         |     8|
|983   |      gpc4136          |gpc606_5_967         |     7|
|984   |      gpc4137          |gpc606_5_968         |     7|
|985   |      gpc4138          |gpc606_5_969         |     7|
|986   |      gpc4139          |gpc606_5_970         |     7|
|987   |      gpc414           |gpc606_5_971         |     7|
|988   |      gpc4140          |gpc606_5_972         |     7|
|989   |      gpc4141          |gpc606_5_973         |     7|
|990   |      gpc4142          |gpc606_5_974         |     7|
|991   |      gpc4143          |gpc606_5_975         |     7|
|992   |      gpc415           |gpc606_5_976         |     7|
|993   |      gpc416           |gpc606_5_977         |     7|
|994   |      gpc417           |gpc606_5_978         |     7|
|995   |      gpc418           |gpc606_5_979         |     7|
|996   |      gpc419           |gpc615_5_980         |     8|
|997   |      gpc42            |gpc606_5_981         |     7|
|998   |      gpc420           |gpc615_5_982         |     8|
|999   |      gpc421           |gpc615_5_983         |     8|
|1000  |      gpc422           |gpc615_5_984         |     8|
|1001  |      gpc423           |gpc615_5_985         |     8|
|1002  |      gpc424           |gpc615_5_986         |     8|
|1003  |      gpc425           |gpc615_5_987         |     8|
|1004  |      gpc426           |gpc615_5_988         |     8|
|1005  |      gpc427           |gpc615_5_989         |     8|
|1006  |      gpc428           |gpc615_5_990         |     8|
|1007  |      gpc429           |gpc615_5_991         |     8|
|1008  |      gpc43            |gpc606_5_992         |     7|
|1009  |      gpc430           |gpc615_5_993         |     8|
|1010  |      gpc431           |gpc615_5_994         |     8|
|1011  |      gpc432           |gpc615_5_995         |     8|
|1012  |      gpc433           |gpc615_5_996         |     8|
|1013  |      gpc434           |gpc615_5_997         |     8|
|1014  |      gpc435           |gpc615_5_998         |     8|
|1015  |      gpc436           |gpc615_5_999         |     8|
|1016  |      gpc437           |gpc606_5_1000        |     7|
|1017  |      gpc438           |gpc606_5_1001        |     7|
|1018  |      gpc439           |gpc606_5_1002        |     7|
|1019  |      gpc44            |gpc606_5_1003        |     7|
|1020  |      gpc440           |gpc606_5_1004        |     7|
|1021  |      gpc441           |gpc606_5_1005        |     7|
|1022  |      gpc442           |gpc606_5_1006        |     7|
|1023  |      gpc443           |gpc606_5_1007        |     7|
|1024  |      gpc444           |gpc606_5_1008        |     7|
|1025  |      gpc445           |gpc606_5_1009        |     7|
|1026  |      gpc4451          |gpc1343_5_1010       |     7|
|1027  |      gpc4452          |gpc606_5_1011        |     7|
|1028  |      gpc4453          |gpc606_5_1012        |     7|
|1029  |      gpc4454          |gpc615_5_1013        |     8|
|1030  |      gpc4455          |gpc606_5_1014        |     7|
|1031  |      gpc4456          |gpc606_5_1015        |     7|
|1032  |      gpc4457          |gpc615_5_1016        |     8|
|1033  |      gpc4458          |gpc615_5_1017        |     8|
|1034  |      gpc4459          |gpc606_5_1018        |     7|
|1035  |      gpc446           |gpc606_5_1019        |     7|
|1036  |      gpc4460          |gpc606_5_1020        |     7|
|1037  |      gpc4461          |gpc615_5_1021        |     8|
|1038  |      gpc4462          |gpc606_5_1022        |     7|
|1039  |      gpc4463          |gpc7_3_1023          |     6|
|1040  |      gpc4464          |gpc606_5_1024        |     7|
|1041  |      gpc4465          |gpc1406_5_1025       |     8|
|1042  |      gpc4466          |gpc1406_5_1026       |     8|
|1043  |      gpc4467          |gpc615_5_1027        |     8|
|1044  |      gpc4468          |gpc2135_5_1028       |     7|
|1045  |      gpc4469          |gpc606_5_1029        |     7|
|1046  |      gpc447           |gpc606_5_1030        |     7|
|1047  |      gpc4470          |gpc615_5_1031        |     8|
|1048  |      gpc4471          |gpc615_5_1032        |     8|
|1049  |      gpc4472          |gpc615_5_1033        |     8|
|1050  |      gpc4473          |gpc1343_5_1034       |     7|
|1051  |      gpc4474          |gpc1343_5_1035       |     7|
|1052  |      gpc4475          |gpc615_5_1036        |     8|
|1053  |      gpc4476          |gpc606_5_1037        |     7|
|1054  |      gpc4477          |gpc207_4_1038        |     8|
|1055  |      gpc4478          |gpc606_5_1039        |     7|
|1056  |      gpc4479          |gpc606_5_1040        |     7|
|1057  |      gpc448           |gpc606_5_1041        |     7|
|1058  |      gpc4480          |gpc606_5_1042        |     7|
|1059  |      gpc4481          |gpc615_5_1043        |     8|
|1060  |      gpc4482          |gpc606_5_1044        |     7|
|1061  |      gpc4483          |gpc23_3              |     5|
|1062  |      gpc4484          |gpc606_5_1045        |     7|
|1063  |      gpc4485          |gpc615_5_1046        |     8|
|1064  |      gpc4486          |gpc615_5_1047        |     8|
|1065  |      gpc4487          |gpc135_4_1048        |     5|
|1066  |      gpc4488          |gpc606_5_1049        |     7|
|1067  |      gpc4489          |gpc615_5_1050        |     8|
|1068  |      gpc449           |gpc606_5_1051        |     7|
|1069  |      gpc4490          |gpc606_5_1052        |     7|
|1070  |      gpc4491          |gpc606_5_1053        |     7|
|1071  |      gpc4492          |gpc615_5_1054        |     8|
|1072  |      gpc4493          |gpc606_5_1055        |     7|
|1073  |      gpc4494          |gpc1343_5_1056       |     7|
|1074  |      gpc4495          |gpc1343_5_1057       |     7|
|1075  |      gpc4496          |gpc606_5_1058        |     7|
|1076  |      gpc4497          |gpc606_5_1059        |     7|
|1077  |      gpc4498          |gpc606_5_1060        |     7|
|1078  |      gpc4499          |gpc606_5_1061        |     7|
|1079  |      gpc45            |gpc606_5_1062        |     7|
|1080  |      gpc450           |gpc606_5_1063        |     7|
|1081  |      gpc4500          |gpc135_4_1064        |     5|
|1082  |      gpc4501          |gpc606_5_1065        |     7|
|1083  |      gpc4502          |gpc606_5_1066        |     7|
|1084  |      gpc4503          |gpc606_5_1067        |     7|
|1085  |      gpc451           |gpc606_5_1068        |     7|
|1086  |      gpc452           |gpc606_5_1069        |     7|
|1087  |      gpc453           |gpc606_5_1070        |     7|
|1088  |      gpc454           |gpc606_5_1071        |     7|
|1089  |      gpc455           |gpc606_5_1072        |     7|
|1090  |      gpc456           |gpc606_5_1073        |     7|
|1091  |      gpc457           |gpc615_5_1074        |     8|
|1092  |      gpc458           |gpc615_5_1075        |     8|
|1093  |      gpc459           |gpc615_5_1076        |     8|
|1094  |      gpc46            |gpc606_5_1077        |     7|
|1095  |      gpc460           |gpc615_5_1078        |     8|
|1096  |      gpc461           |gpc615_5_1079        |     8|
|1097  |      gpc462           |gpc615_5_1080        |     8|
|1098  |      gpc463           |gpc615_5_1081        |     8|
|1099  |      gpc464           |gpc615_5_1082        |     8|
|1100  |      gpc465           |gpc615_5_1083        |     8|
|1101  |      gpc466           |gpc615_5_1084        |     8|
|1102  |      gpc467           |gpc615_5_1085        |     8|
|1103  |      gpc4674          |gpc615_5_1086        |     8|
|1104  |      gpc4675          |gpc1415_5            |     9|
|1105  |      gpc4676          |gpc1415_5_1087       |     9|
|1106  |      gpc4677          |gpc606_5_1088        |     7|
|1107  |      gpc4678          |gpc606_5_1089        |     7|
|1108  |      gpc4679          |gpc606_5_1090        |     7|
|1109  |      gpc468           |gpc615_5_1091        |     8|
|1110  |      gpc4680          |gpc2135_5_1092       |     7|
|1111  |      gpc4681          |gpc1163_5_1093       |     6|
|1112  |      gpc4682          |gpc615_5_1094        |     8|
|1113  |      gpc4683          |gpc1343_5_1095       |     7|
|1114  |      gpc4684          |gpc3_2               |     3|
|1115  |      gpc4685          |gpc606_5_1096        |     7|
|1116  |      gpc4686          |gpc606_5_1097        |     7|
|1117  |      gpc4687          |gpc606_5_1098        |     7|
|1118  |      gpc4688          |gpc615_5_1099        |     8|
|1119  |      gpc4689          |gpc615_5_1100        |     8|
|1120  |      gpc469           |gpc615_5_1101        |     8|
|1121  |      gpc4690          |gpc606_5_1102        |     7|
|1122  |      gpc4691          |gpc606_5_1103        |     7|
|1123  |      gpc4692          |gpc606_5_1104        |     7|
|1124  |      gpc4693          |gpc606_5_1105        |     7|
|1125  |      gpc4694          |gpc615_5_1106        |     8|
|1126  |      gpc4695          |gpc1343_5_1107       |     7|
|1127  |      gpc4696          |gpc223_4             |     7|
|1128  |      gpc4697          |gpc207_4_1108        |     8|
|1129  |      gpc4698          |gpc615_5_1109        |     8|
|1130  |      gpc4699          |gpc606_5_1110        |     7|
|1131  |      gpc47            |gpc615_5_1111        |     8|
|1132  |      gpc470           |gpc615_5_1112        |     8|
|1133  |      gpc4700          |gpc606_5_1113        |     7|
|1134  |      gpc4701          |gpc606_5_1114        |     7|
|1135  |      gpc4702          |gpc606_5_1115        |     7|
|1136  |      gpc4703          |gpc606_5_1116        |     7|
|1137  |      gpc4704          |gpc606_5_1117        |     7|
|1138  |      gpc471           |gpc615_5_1118        |     8|
|1139  |      gpc472           |gpc615_5_1119        |     8|
|1140  |      gpc473           |gpc615_5_1120        |     8|
|1141  |      gpc474           |gpc615_5_1121        |     8|
|1142  |      gpc475           |gpc615_5_1122        |     8|
|1143  |      gpc476           |gpc615_5_1123        |     8|
|1144  |      gpc477           |gpc615_5_1124        |     8|
|1145  |      gpc478           |gpc615_5_1125        |     8|
|1146  |      gpc479           |gpc615_5_1126        |     8|
|1147  |      gpc48            |gpc615_5_1127        |     8|
|1148  |      gpc480           |gpc615_5_1128        |     8|
|1149  |      gpc4805          |gpc1415_5_1129       |     9|
|1150  |      gpc4806          |gpc23_3_1130         |     5|
|1151  |      gpc4807          |gpc223_4_1131        |     7|
|1152  |      gpc4808          |gpc207_4_1132        |     8|
|1153  |      gpc4809          |gpc1343_5_1133       |     7|
|1154  |      gpc481           |gpc615_5_1134        |     8|
|1155  |      gpc4810          |gpc1343_5_1135       |     7|
|1156  |      gpc4811          |gpc1163_5_1136       |     6|
|1157  |      gpc4812          |gpc1343_5_1137       |     7|
|1158  |      gpc4813          |gpc1343_5_1138       |     7|
|1159  |      gpc4814          |gpc1343_5_1139       |     7|
|1160  |      gpc4815          |gpc15_3              |     5|
|1161  |      gpc4816          |gpc615_5_1140        |     8|
|1162  |      gpc4817          |gpc1343_5_1141       |     7|
|1163  |      gpc4818          |gpc7_3_1142          |     6|
|1164  |      gpc4819          |gpc2135_5_1143       |     7|
|1165  |      gpc482           |gpc615_5_1144        |     8|
|1166  |      gpc4820          |gpc135_4_1145        |     5|
|1167  |      gpc4821          |gpc615_5_1146        |     8|
|1168  |      gpc4822          |gpc2223_5            |     9|
|1169  |      gpc4823          |gpc1343_5_1147       |     7|
|1170  |      gpc4824          |gpc1343_5_1148       |     7|
|1171  |      gpc4825          |gpc1343_5_1149       |     7|
|1172  |      gpc4826          |gpc1163_5_1150       |     6|
|1173  |      gpc4827          |gpc1343_5_1151       |     7|
|1174  |      gpc4828          |gpc1343_5_1152       |     7|
|1175  |      gpc4829          |gpc1343_5_1153       |     7|
|1176  |      gpc483           |gpc615_5_1154        |     8|
|1177  |      gpc4830          |gpc1163_5_1155       |     6|
|1178  |      gpc484           |gpc615_5_1156        |     8|
|1179  |      gpc485           |gpc615_5_1157        |     8|
|1180  |      gpc486           |gpc615_5_1158        |     8|
|1181  |      gpc487           |gpc615_5_1159        |     8|
|1182  |      gpc488           |gpc615_5_1160        |     8|
|1183  |      gpc489           |gpc615_5_1161        |     8|
|1184  |      gpc49            |gpc615_5_1162        |     8|
|1185  |      gpc490           |gpc615_5_1163        |     8|
|1186  |      gpc491           |gpc606_5_1164        |     7|
|1187  |      gpc492           |gpc606_5_1165        |     7|
|1188  |      gpc493           |gpc606_5_1166        |     7|
|1189  |      gpc494           |gpc606_5_1167        |     7|
|1190  |      gpc495           |gpc606_5_1168        |     7|
|1191  |      gpc496           |gpc606_5_1169        |     7|
|1192  |      gpc497           |gpc606_5_1170        |     7|
|1193  |      gpc498           |gpc606_5_1171        |     7|
|1194  |      gpc499           |gpc606_5_1172        |     7|
|1195  |      gpc5             |gpc1163_5_1173       |     6|
|1196  |      gpc50            |gpc615_5_1174        |     8|
|1197  |      gpc500           |gpc606_5_1175        |     7|
|1198  |      gpc501           |gpc606_5_1176        |     7|
|1199  |      gpc502           |gpc606_5_1177        |     7|
|1200  |      gpc503           |gpc606_5_1178        |     7|
|1201  |      gpc504           |gpc606_5_1179        |     7|
|1202  |      gpc505           |gpc615_5_1180        |     8|
|1203  |      gpc506           |gpc615_5_1181        |     8|
|1204  |      gpc507           |gpc615_5_1182        |     8|
|1205  |      gpc508           |gpc615_5_1183        |     8|
|1206  |      gpc509           |gpc615_5_1184        |     8|
|1207  |      gpc51            |gpc615_5_1185        |     8|
|1208  |      gpc510           |gpc615_5_1186        |     8|
|1209  |      gpc511           |gpc615_5_1187        |     8|
|1210  |      gpc512           |gpc615_5_1188        |     8|
|1211  |      gpc513           |gpc615_5_1189        |     8|
|1212  |      gpc514           |gpc615_5_1190        |     8|
|1213  |      gpc515           |gpc615_5_1191        |     8|
|1214  |      gpc516           |gpc615_5_1192        |     8|
|1215  |      gpc517           |gpc606_5_1193        |     7|
|1216  |      gpc518           |gpc606_5_1194        |     7|
|1217  |      gpc519           |gpc606_5_1195        |     7|
|1218  |      gpc52            |gpc615_5_1196        |     8|
|1219  |      gpc520           |gpc606_5_1197        |     7|
|1220  |      gpc521           |gpc606_5_1198        |     7|
|1221  |      gpc522           |gpc606_5_1199        |     7|
|1222  |      gpc523           |gpc606_5_1200        |     7|
|1223  |      gpc524           |gpc606_5_1201        |     7|
|1224  |      gpc525           |gpc606_5_1202        |     7|
|1225  |      gpc526           |gpc606_5_1203        |     7|
|1226  |      gpc527           |gpc606_5_1204        |     7|
|1227  |      gpc528           |gpc606_5_1205        |     7|
|1228  |      gpc529           |gpc606_5_1206        |     7|
|1229  |      gpc53            |gpc615_5_1207        |     8|
|1230  |      gpc530           |gpc606_5_1208        |     7|
|1231  |      gpc531           |gpc606_5_1209        |     7|
|1232  |      gpc532           |gpc606_5_1210        |     7|
|1233  |      gpc533           |gpc615_5_1211        |     8|
|1234  |      gpc534           |gpc615_5_1212        |     8|
|1235  |      gpc535           |gpc606_5_1213        |     7|
|1236  |      gpc536           |gpc615_5_1214        |     8|
|1237  |      gpc537           |gpc615_5_1215        |     8|
|1238  |      gpc538           |gpc615_5_1216        |     8|
|1239  |      gpc539           |gpc615_5_1217        |     8|
|1240  |      gpc54            |gpc615_5_1218        |     8|
|1241  |      gpc540           |gpc615_5_1219        |     8|
|1242  |      gpc541           |gpc615_5_1220        |     8|
|1243  |      gpc542           |gpc615_5_1221        |     8|
|1244  |      gpc543           |gpc615_5_1222        |     8|
|1245  |      gpc544           |gpc615_5_1223        |     8|
|1246  |      gpc545           |gpc615_5_1224        |     8|
|1247  |      gpc546           |gpc615_5_1225        |     8|
|1248  |      gpc547           |gpc615_5_1226        |     8|
|1249  |      gpc548           |gpc615_5_1227        |     8|
|1250  |      gpc549           |gpc117_4_1228        |     6|
|1251  |      gpc55            |gpc615_5_1229        |     8|
|1252  |      gpc550           |gpc117_4_1230        |     6|
|1253  |      gpc551           |gpc117_4_1231        |     6|
|1254  |      gpc552           |gpc117_4_1232        |     6|
|1255  |      gpc553           |gpc117_4_1233        |     6|
|1256  |      gpc554           |gpc117_4_1234        |     6|
|1257  |      gpc555           |gpc117_4_1235        |     6|
|1258  |      gpc556           |gpc606_5_1236        |     7|
|1259  |      gpc557           |gpc606_5_1237        |     7|
|1260  |      gpc558           |gpc606_5_1238        |     7|
|1261  |      gpc559           |gpc606_5_1239        |     7|
|1262  |      gpc56            |gpc615_5_1240        |     8|
|1263  |      gpc560           |gpc615_5_1241        |     8|
|1264  |      gpc561           |gpc615_5_1242        |     8|
|1265  |      gpc562           |gpc615_5_1243        |     8|
|1266  |      gpc563           |gpc606_5_1244        |     7|
|1267  |      gpc564           |gpc606_5_1245        |     7|
|1268  |      gpc565           |gpc606_5_1246        |     7|
|1269  |      gpc566           |gpc606_5_1247        |     7|
|1270  |      gpc567           |gpc606_5_1248        |     7|
|1271  |      gpc568           |gpc606_5_1249        |     7|
|1272  |      gpc569           |gpc606_5_1250        |     7|
|1273  |      gpc57            |gpc615_5_1251        |     8|
|1274  |      gpc570           |gpc606_5_1252        |     7|
|1275  |      gpc571           |gpc615_5_1253        |     8|
|1276  |      gpc572           |gpc615_5_1254        |     8|
|1277  |      gpc573           |gpc615_5_1255        |     8|
|1278  |      gpc574           |gpc615_5_1256        |     8|
|1279  |      gpc575           |gpc606_5_1257        |     7|
|1280  |      gpc576           |gpc606_5_1258        |     7|
|1281  |      gpc577           |gpc606_5_1259        |     7|
|1282  |      gpc578           |gpc615_5_1260        |     8|
|1283  |      gpc579           |gpc615_5_1261        |     8|
|1284  |      gpc58            |gpc615_5_1262        |     8|
|1285  |      gpc580           |gpc615_5_1263        |     8|
|1286  |      gpc581           |gpc615_5_1264        |     8|
|1287  |      gpc582           |gpc615_5_1265        |     8|
|1288  |      gpc583           |gpc615_5_1266        |     8|
|1289  |      gpc584           |gpc615_5_1267        |     8|
|1290  |      gpc585           |gpc615_5_1268        |     8|
|1291  |      gpc586           |gpc615_5_1269        |     8|
|1292  |      gpc587           |gpc615_5_1270        |     8|
|1293  |      gpc588           |gpc615_5_1271        |     8|
|1294  |      gpc589           |gpc615_5_1272        |     8|
|1295  |      gpc59            |gpc615_5_1273        |     8|
|1296  |      gpc590           |gpc615_5_1274        |     8|
|1297  |      gpc591           |gpc615_5_1275        |     8|
|1298  |      gpc592           |gpc615_5_1276        |     8|
|1299  |      gpc593           |gpc615_5_1277        |     8|
|1300  |      gpc594           |gpc615_5_1278        |     8|
|1301  |      gpc595           |gpc615_5_1279        |     8|
|1302  |      gpc596           |gpc606_5_1280        |     7|
|1303  |      gpc597           |gpc606_5_1281        |     7|
|1304  |      gpc598           |gpc615_5_1282        |     8|
|1305  |      gpc599           |gpc615_5_1283        |     8|
|1306  |      gpc6             |gpc1163_5_1284       |     6|
|1307  |      gpc60            |gpc615_5_1285        |     8|
|1308  |      gpc600           |gpc615_5_1286        |     8|
|1309  |      gpc601           |gpc615_5_1287        |     8|
|1310  |      gpc602           |gpc615_5_1288        |     8|
|1311  |      gpc603           |gpc615_5_1289        |     8|
|1312  |      gpc604           |gpc615_5_1290        |     8|
|1313  |      gpc605           |gpc615_5_1291        |     8|
|1314  |      gpc606           |gpc615_5_1292        |     8|
|1315  |      gpc607           |gpc606_5_1293        |     7|
|1316  |      gpc608           |gpc606_5_1294        |     7|
|1317  |      gpc609           |gpc606_5_1295        |     7|
|1318  |      gpc61            |gpc606_5_1296        |     7|
|1319  |      gpc610           |gpc606_5_1297        |     7|
|1320  |      gpc611           |gpc606_5_1298        |     7|
|1321  |      gpc612           |gpc606_5_1299        |     7|
|1322  |      gpc613           |gpc606_5_1300        |     7|
|1323  |      gpc614           |gpc606_5_1301        |     7|
|1324  |      gpc615           |gpc606_5_1302        |     7|
|1325  |      gpc616           |gpc606_5_1303        |     7|
|1326  |      gpc617           |gpc606_5_1304        |     7|
|1327  |      gpc618           |gpc606_5_1305        |     7|
|1328  |      gpc619           |gpc606_5_1306        |     7|
|1329  |      gpc62            |gpc606_5_1307        |     7|
|1330  |      gpc620           |gpc606_5_1308        |     7|
|1331  |      gpc621           |gpc606_5_1309        |     7|
|1332  |      gpc622           |gpc606_5_1310        |     7|
|1333  |      gpc623           |gpc606_5_1311        |     7|
|1334  |      gpc624           |gpc606_5_1312        |     7|
|1335  |      gpc625           |gpc606_5_1313        |     7|
|1336  |      gpc626           |gpc606_5_1314        |     7|
|1337  |      gpc627           |gpc606_5_1315        |     7|
|1338  |      gpc628           |gpc606_5_1316        |     7|
|1339  |      gpc629           |gpc606_5_1317        |     7|
|1340  |      gpc63            |gpc606_5_1318        |     7|
|1341  |      gpc630           |gpc606_5_1319        |     7|
|1342  |      gpc631           |gpc606_5_1320        |     7|
|1343  |      gpc632           |gpc606_5_1321        |     7|
|1344  |      gpc633           |gpc606_5_1322        |     7|
|1345  |      gpc634           |gpc606_5_1323        |     7|
|1346  |      gpc635           |gpc606_5_1324        |     7|
|1347  |      gpc636           |gpc606_5_1325        |     7|
|1348  |      gpc637           |gpc606_5_1326        |     7|
|1349  |      gpc638           |gpc606_5_1327        |     7|
|1350  |      gpc639           |gpc606_5_1328        |     7|
|1351  |      gpc64            |gpc606_5_1329        |     7|
|1352  |      gpc640           |gpc615_5_1330        |     8|
|1353  |      gpc641           |gpc615_5_1331        |     8|
|1354  |      gpc642           |gpc615_5_1332        |     8|
|1355  |      gpc643           |gpc606_5_1333        |     7|
|1356  |      gpc644           |gpc606_5_1334        |     7|
|1357  |      gpc645           |gpc606_5_1335        |     7|
|1358  |      gpc646           |gpc606_5_1336        |     7|
|1359  |      gpc647           |gpc606_5_1337        |     7|
|1360  |      gpc648           |gpc606_5_1338        |     7|
|1361  |      gpc649           |gpc606_5_1339        |     7|
|1362  |      gpc65            |gpc606_5_1340        |     7|
|1363  |      gpc650           |gpc606_5_1341        |     7|
|1364  |      gpc651           |gpc606_5_1342        |     7|
|1365  |      gpc652           |gpc606_5_1343        |     7|
|1366  |      gpc653           |gpc606_5_1344        |     7|
|1367  |      gpc654           |gpc606_5_1345        |     7|
|1368  |      gpc655           |gpc606_5_1346        |     7|
|1369  |      gpc656           |gpc606_5_1347        |     7|
|1370  |      gpc657           |gpc606_5_1348        |     7|
|1371  |      gpc658           |gpc606_5_1349        |     7|
|1372  |      gpc659           |gpc615_5_1350        |     8|
|1373  |      gpc66            |gpc606_5_1351        |     7|
|1374  |      gpc660           |gpc615_5_1352        |     8|
|1375  |      gpc661           |gpc615_5_1353        |     8|
|1376  |      gpc662           |gpc615_5_1354        |     8|
|1377  |      gpc663           |gpc615_5_1355        |     8|
|1378  |      gpc664           |gpc615_5_1356        |     8|
|1379  |      gpc665           |gpc615_5_1357        |     8|
|1380  |      gpc666           |gpc615_5_1358        |     8|
|1381  |      gpc667           |gpc615_5_1359        |     8|
|1382  |      gpc668           |gpc615_5_1360        |     8|
|1383  |      gpc669           |gpc606_5_1361        |     7|
|1384  |      gpc67            |gpc606_5_1362        |     7|
|1385  |      gpc670           |gpc606_5_1363        |     7|
|1386  |      gpc671           |gpc606_5_1364        |     7|
|1387  |      gpc672           |gpc606_5_1365        |     7|
|1388  |      gpc673           |gpc606_5_1366        |     7|
|1389  |      gpc674           |gpc606_5_1367        |     7|
|1390  |      gpc675           |gpc606_5_1368        |     7|
|1391  |      gpc676           |gpc606_5_1369        |     7|
|1392  |      gpc677           |gpc606_5_1370        |     7|
|1393  |      gpc678           |gpc606_5_1371        |     7|
|1394  |      gpc679           |gpc606_5_1372        |     7|
|1395  |      gpc68            |gpc606_5_1373        |     7|
|1396  |      gpc680           |gpc606_5_1374        |     7|
|1397  |      gpc681           |gpc606_5_1375        |     7|
|1398  |      gpc682           |gpc606_5_1376        |     7|
|1399  |      gpc683           |gpc606_5_1377        |     7|
|1400  |      gpc684           |gpc606_5_1378        |     7|
|1401  |      gpc685           |gpc606_5_1379        |     7|
|1402  |      gpc686           |gpc606_5_1380        |     7|
|1403  |      gpc687           |gpc606_5_1381        |     7|
|1404  |      gpc688           |gpc606_5_1382        |     7|
|1405  |      gpc689           |gpc606_5_1383        |     7|
|1406  |      gpc69            |gpc606_5_1384        |     7|
|1407  |      gpc690           |gpc606_5_1385        |     7|
|1408  |      gpc691           |gpc606_5_1386        |     7|
|1409  |      gpc692           |gpc606_5_1387        |     7|
|1410  |      gpc693           |gpc606_5_1388        |     7|
|1411  |      gpc694           |gpc606_5_1389        |     7|
|1412  |      gpc695           |gpc606_5_1390        |     7|
|1413  |      gpc696           |gpc606_5_1391        |     7|
|1414  |      gpc697           |gpc606_5_1392        |     7|
|1415  |      gpc698           |gpc606_5_1393        |     7|
|1416  |      gpc699           |gpc606_5_1394        |     7|
|1417  |      gpc7             |gpc1163_5_1395       |     6|
|1418  |      gpc70            |gpc606_5_1396        |     7|
|1419  |      gpc700           |gpc606_5_1397        |     7|
|1420  |      gpc701           |gpc606_5_1398        |     7|
|1421  |      gpc702           |gpc606_5_1399        |     7|
|1422  |      gpc703           |gpc606_5_1400        |     7|
|1423  |      gpc704           |gpc606_5_1401        |     7|
|1424  |      gpc705           |gpc606_5_1402        |     7|
|1425  |      gpc706           |gpc606_5_1403        |     7|
|1426  |      gpc707           |gpc606_5_1404        |     7|
|1427  |      gpc708           |gpc606_5_1405        |     7|
|1428  |      gpc709           |gpc606_5_1406        |     7|
|1429  |      gpc71            |gpc606_5_1407        |     7|
|1430  |      gpc710           |gpc606_5_1408        |     7|
|1431  |      gpc711           |gpc606_5_1409        |     7|
|1432  |      gpc712           |gpc606_5_1410        |     7|
|1433  |      gpc713           |gpc606_5_1411        |     7|
|1434  |      gpc714           |gpc606_5_1412        |     7|
|1435  |      gpc715           |gpc606_5_1413        |     7|
|1436  |      gpc716           |gpc606_5_1414        |     7|
|1437  |      gpc717           |gpc606_5_1415        |     7|
|1438  |      gpc718           |gpc606_5_1416        |     7|
|1439  |      gpc719           |gpc606_5_1417        |     7|
|1440  |      gpc72            |gpc606_5_1418        |     7|
|1441  |      gpc720           |gpc606_5_1419        |     7|
|1442  |      gpc721           |gpc606_5_1420        |     7|
|1443  |      gpc722           |gpc606_5_1421        |     7|
|1444  |      gpc723           |gpc606_5_1422        |     7|
|1445  |      gpc724           |gpc606_5_1423        |     7|
|1446  |      gpc725           |gpc606_5_1424        |     7|
|1447  |      gpc726           |gpc606_5_1425        |     7|
|1448  |      gpc727           |gpc606_5_1426        |     7|
|1449  |      gpc728           |gpc606_5_1427        |     7|
|1450  |      gpc729           |gpc606_5_1428        |     7|
|1451  |      gpc73            |gpc606_5_1429        |     7|
|1452  |      gpc730           |gpc606_5_1430        |     7|
|1453  |      gpc731           |gpc606_5_1431        |     7|
|1454  |      gpc732           |gpc606_5_1432        |     7|
|1455  |      gpc733           |gpc606_5_1433        |     7|
|1456  |      gpc734           |gpc606_5_1434        |     7|
|1457  |      gpc735           |gpc606_5_1435        |     7|
|1458  |      gpc736           |gpc606_5_1436        |     7|
|1459  |      gpc737           |gpc606_5_1437        |     7|
|1460  |      gpc738           |gpc606_5_1438        |     7|
|1461  |      gpc739           |gpc606_5_1439        |     7|
|1462  |      gpc74            |gpc606_5_1440        |     7|
|1463  |      gpc740           |gpc606_5_1441        |     7|
|1464  |      gpc741           |gpc606_5_1442        |     7|
|1465  |      gpc742           |gpc606_5_1443        |     7|
|1466  |      gpc743           |gpc606_5_1444        |     7|
|1467  |      gpc744           |gpc606_5_1445        |     7|
|1468  |      gpc745           |gpc606_5_1446        |     7|
|1469  |      gpc746           |gpc606_5_1447        |     7|
|1470  |      gpc747           |gpc606_5_1448        |     7|
|1471  |      gpc748           |gpc606_5_1449        |     7|
|1472  |      gpc749           |gpc606_5_1450        |     7|
|1473  |      gpc75            |gpc606_5_1451        |     7|
|1474  |      gpc750           |gpc606_5_1452        |     7|
|1475  |      gpc751           |gpc606_5_1453        |     7|
|1476  |      gpc752           |gpc606_5_1454        |     7|
|1477  |      gpc753           |gpc606_5_1455        |     7|
|1478  |      gpc754           |gpc606_5_1456        |     7|
|1479  |      gpc755           |gpc606_5_1457        |     7|
|1480  |      gpc756           |gpc606_5_1458        |     7|
|1481  |      gpc757           |gpc606_5_1459        |     7|
|1482  |      gpc758           |gpc606_5_1460        |     7|
|1483  |      gpc759           |gpc606_5_1461        |     7|
|1484  |      gpc76            |gpc606_5_1462        |     7|
|1485  |      gpc77            |gpc606_5_1463        |     7|
|1486  |      gpc78            |gpc606_5_1464        |     7|
|1487  |      gpc79            |gpc606_5_1465        |     7|
|1488  |      gpc8             |gpc1163_5_1466       |     6|
|1489  |      gpc80            |gpc606_5_1467        |     7|
|1490  |      gpc81            |gpc606_5_1468        |     7|
|1491  |      gpc82            |gpc606_5_1469        |     7|
|1492  |      gpc83            |gpc606_5_1470        |     7|
|1493  |      gpc84            |gpc606_5_1471        |     7|
|1494  |      gpc85            |gpc606_5_1472        |     7|
|1495  |      gpc86            |gpc606_5_1473        |     7|
|1496  |      gpc87            |gpc606_5_1474        |     7|
|1497  |      gpc88            |gpc606_5_1475        |     7|
|1498  |      gpc89            |gpc615_5_1476        |     8|
|1499  |      gpc9             |gpc1163_5_1477       |     6|
|1500  |      gpc90            |gpc615_5_1478        |     8|
|1501  |      gpc91            |gpc615_5_1479        |     8|
|1502  |      gpc92            |gpc615_5_1480        |     8|
|1503  |      gpc93            |gpc615_5_1481        |     8|
|1504  |      gpc94            |gpc615_5_1482        |     8|
|1505  |      gpc95            |gpc615_5_1483        |     8|
|1506  |      gpc96            |gpc615_5_1484        |     8|
|1507  |      gpc97            |gpc606_5_1485        |     7|
|1508  |      gpc98            |gpc615_5_1486        |     8|
|1509  |      gpc99            |gpc615_5_1487        |     8|
|1510  |    rowadder2_1inst    |rowadder2_1_72       |   162|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1505 ; free virtual = 7721
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.414 ; gain = 679.797 ; free physical = 1505 ; free virtual = 7721
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.422 ; gain = 679.797 ; free physical = 1505 ; free virtual = 7721
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2048.289 ; gain = 0.000 ; free physical = 1788 ; free virtual = 8004
INFO: [Netlist 29-17] Analyzing 4021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.723 ; gain = 0.000 ; free physical = 1681 ; free virtual = 7897
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2497 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2497 instances

Synth Design complete | Checksum: 604212f7
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2221.758 ; gain = 872.078 ; free physical = 1681 ; free virtual = 7896
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1574.272; main = 1367.123; forked = 338.156
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3028.199; main = 2221.727; forked = 992.781
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2245.734 ; gain = 0.000 ; free physical = 1675 ; free virtual = 7893
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:40:41 2024...
[Sat Aug 10 01:40:44 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2954 ; free virtual = 9160
[Sat Aug 10 01:40:44 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:40:44 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1709.086 ; gain = 0.000 ; free physical = 2110 ; free virtual = 8312
INFO: [Netlist 29-17] Analyzing 4021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1812.617 ; gain = 5.000 ; free physical = 2005 ; free virtual = 8206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.617 ; gain = 0.000 ; free physical = 2004 ; free virtual = 8205
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2497 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2497 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1938.117 ; gain = 125.465 ; free physical = 1973 ; free virtual = 8174

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 98869fca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2427.969 ; gain = 489.852 ; free physical = 1556 ; free virtual = 7757

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 98869fca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 1251 ; free virtual = 7453

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 98869fca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 1251 ; free virtual = 7453
Phase 1 Initialization | Checksum: 98869fca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 1251 ; free virtual = 7453

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 98869fca

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 1251 ; free virtual = 7452

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 98869fca

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 1248 ; free virtual = 7450
Phase 2 Timer Update And Timing Data Collection | Checksum: 98869fca

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 1248 ; free virtual = 7450

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1113bfc3c

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2792.801 ; gain = 56.027 ; free physical = 1260 ; free virtual = 7450
Retarget | Checksum: 1113bfc3c
INFO: [Opt 31-389] Phase Retarget created 37 cells and removed 99 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 741afb44

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2792.801 ; gain = 56.027 ; free physical = 1260 ; free virtual = 7450
Constant propagation | Checksum: 741afb44
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 64 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1349f4b46

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2792.801 ; gain = 56.027 ; free physical = 1257 ; free virtual = 7448
Sweep | Checksum: 1349f4b46
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1349f4b46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2824.816 ; gain = 88.043 ; free physical = 1257 ; free virtual = 7448
BUFG optimization | Checksum: 1349f4b46
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1349f4b46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2824.816 ; gain = 88.043 ; free physical = 1257 ; free virtual = 7448
Shift Register Optimization | Checksum: 1349f4b46
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1349f4b46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2824.816 ; gain = 88.043 ; free physical = 1257 ; free virtual = 7448
Post Processing Netlist | Checksum: 1349f4b46
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 96f29e30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2824.816 ; gain = 88.043 ; free physical = 1257 ; free virtual = 7448

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.816 ; gain = 0.000 ; free physical = 1257 ; free virtual = 7448
Phase 9.2 Verifying Netlist Connectivity | Checksum: 96f29e30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2824.816 ; gain = 88.043 ; free physical = 1257 ; free virtual = 7448
Phase 9 Finalization | Checksum: 96f29e30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2824.816 ; gain = 88.043 ; free physical = 1257 ; free virtual = 7448
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              37  |              99  |                                              0  |
|  Constant propagation         |               0  |              64  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 96f29e30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2824.816 ; gain = 88.043 ; free physical = 1257 ; free virtual = 7448
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.816 ; gain = 0.000 ; free physical = 1257 ; free virtual = 7448

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 96f29e30

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.816 ; gain = 0.000 ; free physical = 1257 ; free virtual = 7448

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 96f29e30

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.816 ; gain = 0.000 ; free physical = 1257 ; free virtual = 7448

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.816 ; gain = 0.000 ; free physical = 1257 ; free virtual = 7448
Ending Netlist Obfuscation Task | Checksum: 96f29e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.816 ; gain = 0.000 ; free physical = 1257 ; free virtual = 7448
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.816 ; gain = 1012.164 ; free physical = 1257 ; free virtual = 7448
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2912.859 ; gain = 0.000 ; free physical = 1226 ; free virtual = 7420
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7426
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6da9bff1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7426
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1231 ; free virtual = 7425

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d0ebdae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1215 ; free virtual = 7409

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f66ef6ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7405

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f66ef6ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7405
Phase 1 Placer Initialization | Checksum: f66ef6ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7405

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f66ef6ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7403

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f66ef6ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7403

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f66ef6ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.863 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7403

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: dfaf0fdc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.859 ; gain = 8.996 ; free physical = 1153 ; free virtual = 7347
Phase 2 Global Placement | Checksum: dfaf0fdc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.859 ; gain = 8.996 ; free physical = 1153 ; free virtual = 7347

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dfaf0fdc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.859 ; gain = 8.996 ; free physical = 1153 ; free virtual = 7347

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1765d8ef3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.859 ; gain = 8.996 ; free physical = 1152 ; free virtual = 7346

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c85414ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.859 ; gain = 8.996 ; free physical = 1152 ; free virtual = 7346

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c85414ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2929.859 ; gain = 8.996 ; free physical = 1152 ; free virtual = 7346

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12ddcff6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12ddcff6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12ddcff6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339
Phase 3 Detail Placement | Checksum: 12ddcff6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12ddcff6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12ddcff6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12ddcff6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339
Phase 4.3 Placer Reporting | Checksum: 12ddcff6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1145 ; free virtual = 7339

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12ddcff6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339
Ending Placer Task | Checksum: 11fb016cd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 16.023 ; free physical = 1145 ; free virtual = 7339
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.887 ; gain = 24.027 ; free physical = 1145 ; free virtual = 7339
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7342
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7335
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1141 ; free virtual = 7336
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7343
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7343
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1130 ; free virtual = 7342
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7343
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7343
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2936.887 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7343
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2944.262 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7342
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2950.938 ; gain = 6.676 ; free physical = 1136 ; free virtual = 7337
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2950.938 ; gain = 6.676 ; free physical = 1115 ; free virtual = 7331
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.938 ; gain = 0.000 ; free physical = 1115 ; free virtual = 7331
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2950.938 ; gain = 0.000 ; free physical = 1114 ; free virtual = 7329
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2950.938 ; gain = 0.000 ; free physical = 1113 ; free virtual = 7330
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.938 ; gain = 0.000 ; free physical = 1112 ; free virtual = 7330
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2950.938 ; gain = 6.676 ; free physical = 1112 ; free virtual = 7330
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b20656dc ConstDB: 0 ShapeSum: 6da9bff1 RouteDB: 0
Post Restoration Checksum: NetGraph: e01f38bf | NumContArr: a51505d1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 30a8633ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.359 ; gain = 68.656 ; free physical = 935 ; free virtual = 7145

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 30a8633ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3114.359 ; gain = 101.656 ; free physical = 908 ; free virtual = 7118

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 30a8633ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3114.359 ; gain = 101.656 ; free physical = 908 ; free virtual = 7118
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17979
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17979
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26e5abe38

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7072

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26e5abe38

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7072

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 228a40079

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071
Phase 3 Initial Routing | Checksum: 228a40079

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2ee2935be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071
Phase 4 Rip-up And Reroute | Checksum: 2ee2935be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2ee2935be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2ee2935be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071
Phase 6 Post Hold Fix | Checksum: 2ee2935be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.04631 %
  Global Horizontal Routing Utilization  = 2.99964 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2ee2935be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ee2935be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 309929d69

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: dba498d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071
Ending Routing Task | Checksum: dba498d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3159.438 ; gain = 146.734 ; free physical = 861 ; free virtual = 7071

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.438 ; gain = 208.500 ; free physical = 861 ; free virtual = 7071
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3272.277 ; gain = 0.000 ; free physical = 802 ; free virtual = 7022
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3272.277 ; gain = 0.000 ; free physical = 792 ; free virtual = 7028
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.277 ; gain = 0.000 ; free physical = 792 ; free virtual = 7028
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3272.277 ; gain = 0.000 ; free physical = 789 ; free virtual = 7027
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.277 ; gain = 0.000 ; free physical = 788 ; free virtual = 7027
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3272.277 ; gain = 0.000 ; free physical = 787 ; free virtual = 7027
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3272.277 ; gain = 0.000 ; free physical = 787 ; free virtual = 7027
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:41:32 2024...
[Sat Aug 10 01:41:38 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:54 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2908 ; free virtual = 9132
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2907 ; free virtual = 9131
INFO: [Netlist 29-17] Analyzing 4021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2904 ; free virtual = 9128
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2904 ; free virtual = 9128
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2904 ; free virtual = 9128
Read PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2905 ; free virtual = 9129
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2905 ; free virtual = 9129
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2905 ; free virtual = 9129
Read Physdb Files: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2905 ; free virtual = 9129
Restored from archive | CPU: 0.490000 secs | Memory: 22.329361 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2905 ; free virtual = 9129
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2905 ; free virtual = 9129
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2497 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2497 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_256_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:41:43 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:41:43 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2881650
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.605 ; gain = 408.598 ; free physical = 1782 ; free virtual = 7977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_256_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:109]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:203]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'dst' does not match port width (4) of module 'gpc117_4' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4000]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:203]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_20' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4019]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_20' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:4019]
WARNING: [Synth 8-689] width (20) of port connection 'dst0' does not match port width (21) of module 'rowadder2_1_20' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:200]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_256_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:109]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1856.543 ; gain = 501.535 ; free physical = 1663 ; free virtual = 7859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.355 ; gain = 519.348 ; free physical = 1662 ; free virtual = 7859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1882.359 ; gain = 527.352 ; free physical = 1661 ; free virtual = 7858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.266 ; gain = 536.258 ; free physical = 1649 ; free virtual = 7848
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1547 ; free virtual = 7749
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1543 ; free virtual = 7745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1536 ; free virtual = 7738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1535 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1535 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1535 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1535 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1535 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1535 ; free virtual = 7737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   447|
|3     |LUT1   |     8|
|4     |LUT2   |   100|
|5     |LUT4   |   638|
|6     |LUT5   |  1326|
|7     |LUT6   |   747|
|8     |FDRE   |  3072|
|9     |IBUF   |    13|
|10    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |  6372|
|2     |  compressor2_1_256_12 |compressor2_1_256_12 |  3266|
|3     |    compressor_inst    |compressor           |  3221|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc606_5             |     7|
|7     |      gpc100           |gpc606_5_1           |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc107           |gpc606_5_8           |     7|
|15    |      gpc108           |gpc606_5_9           |     7|
|16    |      gpc109           |gpc606_5_10          |     7|
|17    |      gpc11            |gpc606_5_11          |     7|
|18    |      gpc110           |gpc606_5_12          |     7|
|19    |      gpc111           |gpc606_5_13          |     7|
|20    |      gpc112           |gpc606_5_14          |     7|
|21    |      gpc113           |gpc606_5_15          |     7|
|22    |      gpc114           |gpc606_5_16          |     7|
|23    |      gpc115           |gpc606_5_17          |     7|
|24    |      gpc116           |gpc606_5_18          |     7|
|25    |      gpc117           |gpc606_5_19          |     7|
|26    |      gpc118           |gpc606_5_20          |     7|
|27    |      gpc119           |gpc606_5_21          |     7|
|28    |      gpc12            |gpc606_5_22          |     7|
|29    |      gpc120           |gpc606_5_23          |     7|
|30    |      gpc121           |gpc606_5_24          |     7|
|31    |      gpc122           |gpc606_5_25          |     7|
|32    |      gpc123           |gpc606_5_26          |     7|
|33    |      gpc124           |gpc606_5_27          |     7|
|34    |      gpc125           |gpc606_5_28          |     7|
|35    |      gpc126           |gpc615_5             |     8|
|36    |      gpc127           |gpc606_5_29          |     7|
|37    |      gpc128           |gpc606_5_30          |     7|
|38    |      gpc129           |gpc606_5_31          |     7|
|39    |      gpc13            |gpc606_5_32          |     7|
|40    |      gpc130           |gpc606_5_33          |     7|
|41    |      gpc131           |gpc606_5_34          |     7|
|42    |      gpc132           |gpc606_5_35          |     7|
|43    |      gpc133           |gpc606_5_36          |     7|
|44    |      gpc134           |gpc606_5_37          |     7|
|45    |      gpc135           |gpc606_5_38          |     7|
|46    |      gpc136           |gpc606_5_39          |     7|
|47    |      gpc137           |gpc606_5_40          |     7|
|48    |      gpc138           |gpc606_5_41          |     7|
|49    |      gpc139           |gpc606_5_42          |     7|
|50    |      gpc14            |gpc606_5_43          |     7|
|51    |      gpc140           |gpc606_5_44          |     7|
|52    |      gpc141           |gpc606_5_45          |     7|
|53    |      gpc142           |gpc606_5_46          |     7|
|54    |      gpc143           |gpc606_5_47          |     7|
|55    |      gpc144           |gpc606_5_48          |     7|
|56    |      gpc145           |gpc606_5_49          |     7|
|57    |      gpc146           |gpc606_5_50          |     7|
|58    |      gpc147           |gpc606_5_51          |     7|
|59    |      gpc148           |gpc606_5_52          |     7|
|60    |      gpc149           |gpc606_5_53          |     7|
|61    |      gpc15            |gpc606_5_54          |     7|
|62    |      gpc150           |gpc606_5_55          |     7|
|63    |      gpc151           |gpc606_5_56          |     7|
|64    |      gpc152           |gpc606_5_57          |     7|
|65    |      gpc153           |gpc606_5_58          |     7|
|66    |      gpc154           |gpc606_5_59          |     7|
|67    |      gpc155           |gpc606_5_60          |     7|
|68    |      gpc156           |gpc606_5_61          |     7|
|69    |      gpc157           |gpc606_5_62          |     7|
|70    |      gpc158           |gpc606_5_63          |     7|
|71    |      gpc159           |gpc606_5_64          |     7|
|72    |      gpc16            |gpc606_5_65          |     7|
|73    |      gpc160           |gpc606_5_66          |     7|
|74    |      gpc161           |gpc615_5_67          |     8|
|75    |      gpc162           |gpc615_5_68          |     8|
|76    |      gpc163           |gpc615_5_69          |     8|
|77    |      gpc164           |gpc615_5_70          |     8|
|78    |      gpc165           |gpc615_5_71          |     8|
|79    |      gpc166           |gpc615_5_72          |     8|
|80    |      gpc167           |gpc615_5_73          |     8|
|81    |      gpc168           |gpc615_5_74          |     8|
|82    |      gpc169           |gpc615_5_75          |     8|
|83    |      gpc17            |gpc606_5_76          |     7|
|84    |      gpc170           |gpc615_5_77          |     8|
|85    |      gpc171           |gpc615_5_78          |     8|
|86    |      gpc172           |gpc615_5_79          |     8|
|87    |      gpc173           |gpc615_5_80          |     8|
|88    |      gpc174           |gpc615_5_81          |     8|
|89    |      gpc175           |gpc606_5_82          |     7|
|90    |      gpc176           |gpc606_5_83          |     7|
|91    |      gpc177           |gpc606_5_84          |     7|
|92    |      gpc178           |gpc606_5_85          |     7|
|93    |      gpc179           |gpc606_5_86          |     7|
|94    |      gpc18            |gpc606_5_87          |     7|
|95    |      gpc180           |gpc606_5_88          |     7|
|96    |      gpc181           |gpc606_5_89          |     7|
|97    |      gpc182           |gpc606_5_90          |     7|
|98    |      gpc183           |gpc606_5_91          |     7|
|99    |      gpc184           |gpc606_5_92          |     7|
|100   |      gpc185           |gpc606_5_93          |     7|
|101   |      gpc186           |gpc606_5_94          |     7|
|102   |      gpc187           |gpc606_5_95          |     7|
|103   |      gpc188           |gpc606_5_96          |     7|
|104   |      gpc189           |gpc606_5_97          |     7|
|105   |      gpc19            |gpc606_5_98          |     7|
|106   |      gpc190           |gpc606_5_99          |     7|
|107   |      gpc191           |gpc606_5_100         |     7|
|108   |      gpc192           |gpc606_5_101         |     7|
|109   |      gpc193           |gpc606_5_102         |     7|
|110   |      gpc194           |gpc606_5_103         |     7|
|111   |      gpc195           |gpc606_5_104         |     7|
|112   |      gpc196           |gpc606_5_105         |     7|
|113   |      gpc197           |gpc606_5_106         |     7|
|114   |      gpc198           |gpc606_5_107         |     7|
|115   |      gpc199           |gpc606_5_108         |     7|
|116   |      gpc2             |gpc1163_5            |     6|
|117   |      gpc20            |gpc606_5_109         |     7|
|118   |      gpc200           |gpc606_5_110         |     7|
|119   |      gpc201           |gpc606_5_111         |     7|
|120   |      gpc202           |gpc606_5_112         |     7|
|121   |      gpc203           |gpc606_5_113         |     7|
|122   |      gpc204           |gpc606_5_114         |     7|
|123   |      gpc205           |gpc606_5_115         |     7|
|124   |      gpc206           |gpc606_5_116         |     7|
|125   |      gpc207           |gpc606_5_117         |     7|
|126   |      gpc208           |gpc606_5_118         |     7|
|127   |      gpc209           |gpc615_5_119         |     8|
|128   |      gpc21            |gpc606_5_120         |     7|
|129   |      gpc210           |gpc615_5_121         |     8|
|130   |      gpc211           |gpc615_5_122         |     8|
|131   |      gpc212           |gpc615_5_123         |     8|
|132   |      gpc213           |gpc615_5_124         |     8|
|133   |      gpc214           |gpc615_5_125         |     8|
|134   |      gpc215           |gpc615_5_126         |     8|
|135   |      gpc216           |gpc615_5_127         |     8|
|136   |      gpc217           |gpc615_5_128         |     8|
|137   |      gpc218           |gpc615_5_129         |     8|
|138   |      gpc219           |gpc615_5_130         |     8|
|139   |      gpc22            |gpc606_5_131         |     7|
|140   |      gpc220           |gpc615_5_132         |     8|
|141   |      gpc221           |gpc615_5_133         |     8|
|142   |      gpc222           |gpc615_5_134         |     8|
|143   |      gpc223           |gpc615_5_135         |     8|
|144   |      gpc224           |gpc615_5_136         |     8|
|145   |      gpc225           |gpc615_5_137         |     8|
|146   |      gpc226           |gpc615_5_138         |     8|
|147   |      gpc227           |gpc615_5_139         |     8|
|148   |      gpc228           |gpc615_5_140         |     8|
|149   |      gpc229           |gpc615_5_141         |     8|
|150   |      gpc23            |gpc606_5_142         |     7|
|151   |      gpc230           |gpc615_5_143         |     8|
|152   |      gpc231           |gpc615_5_144         |     8|
|153   |      gpc232           |gpc615_5_145         |     8|
|154   |      gpc233           |gpc615_5_146         |     8|
|155   |      gpc234           |gpc615_5_147         |     8|
|156   |      gpc235           |gpc615_5_148         |     8|
|157   |      gpc236           |gpc615_5_149         |     8|
|158   |      gpc237           |gpc615_5_150         |     8|
|159   |      gpc238           |gpc615_5_151         |     8|
|160   |      gpc239           |gpc615_5_152         |     8|
|161   |      gpc24            |gpc606_5_153         |     7|
|162   |      gpc240           |gpc615_5_154         |     8|
|163   |      gpc241           |gpc615_5_155         |     8|
|164   |      gpc242           |gpc615_5_156         |     8|
|165   |      gpc243           |gpc615_5_157         |     8|
|166   |      gpc244           |gpc615_5_158         |     8|
|167   |      gpc245           |gpc615_5_159         |     8|
|168   |      gpc246           |gpc615_5_160         |     8|
|169   |      gpc25            |gpc606_5_161         |     7|
|170   |      gpc26            |gpc606_5_162         |     7|
|171   |      gpc27            |gpc606_5_163         |     7|
|172   |      gpc28            |gpc606_5_164         |     7|
|173   |      gpc29            |gpc606_5_165         |     7|
|174   |      gpc3             |gpc1163_5_166        |     6|
|175   |      gpc30            |gpc606_5_167         |     7|
|176   |      gpc31            |gpc606_5_168         |     7|
|177   |      gpc32            |gpc606_5_169         |     7|
|178   |      gpc33            |gpc606_5_170         |     7|
|179   |      gpc34            |gpc606_5_171         |     7|
|180   |      gpc35            |gpc606_5_172         |     7|
|181   |      gpc36            |gpc606_5_173         |     7|
|182   |      gpc362           |gpc1163_5_174        |     6|
|183   |      gpc363           |gpc1163_5_175        |     6|
|184   |      gpc364           |gpc1163_5_176        |     6|
|185   |      gpc365           |gpc1163_5_177        |     6|
|186   |      gpc366           |gpc1163_5_178        |     6|
|187   |      gpc367           |gpc1163_5_179        |     6|
|188   |      gpc368           |gpc1163_5_180        |     6|
|189   |      gpc369           |gpc1163_5_181        |     6|
|190   |      gpc37            |gpc606_5_182         |     7|
|191   |      gpc370           |gpc1163_5_183        |     6|
|192   |      gpc371           |gpc1163_5_184        |     6|
|193   |      gpc372           |gpc1163_5_185        |     6|
|194   |      gpc373           |gpc1163_5_186        |     6|
|195   |      gpc374           |gpc606_5_187         |     7|
|196   |      gpc375           |gpc7_3               |     6|
|197   |      gpc376           |gpc606_5_188         |     7|
|198   |      gpc377           |gpc606_5_189         |     7|
|199   |      gpc378           |gpc606_5_190         |     7|
|200   |      gpc379           |gpc606_5_191         |     7|
|201   |      gpc38            |gpc606_5_192         |     7|
|202   |      gpc380           |gpc606_5_193         |     7|
|203   |      gpc381           |gpc606_5_194         |     7|
|204   |      gpc382           |gpc606_5_195         |     7|
|205   |      gpc383           |gpc606_5_196         |     7|
|206   |      gpc384           |gpc606_5_197         |     7|
|207   |      gpc385           |gpc606_5_198         |     7|
|208   |      gpc386           |gpc606_5_199         |     7|
|209   |      gpc387           |gpc615_5_200         |     8|
|210   |      gpc388           |gpc615_5_201         |     8|
|211   |      gpc389           |gpc615_5_202         |     8|
|212   |      gpc39            |gpc606_5_203         |     7|
|213   |      gpc390           |gpc615_5_204         |     8|
|214   |      gpc391           |gpc615_5_205         |     8|
|215   |      gpc392           |gpc615_5_206         |     8|
|216   |      gpc393           |gpc615_5_207         |     8|
|217   |      gpc394           |gpc615_5_208         |     8|
|218   |      gpc395           |gpc615_5_209         |     8|
|219   |      gpc396           |gpc615_5_210         |     8|
|220   |      gpc397           |gpc615_5_211         |     8|
|221   |      gpc398           |gpc615_5_212         |     8|
|222   |      gpc399           |gpc615_5_213         |     8|
|223   |      gpc4             |gpc1163_5_214        |     6|
|224   |      gpc40            |gpc606_5_215         |     7|
|225   |      gpc400           |gpc615_5_216         |     8|
|226   |      gpc401           |gpc615_5_217         |     8|
|227   |      gpc402           |gpc615_5_218         |     8|
|228   |      gpc403           |gpc615_5_219         |     8|
|229   |      gpc404           |gpc606_5_220         |     7|
|230   |      gpc405           |gpc606_5_221         |     7|
|231   |      gpc406           |gpc606_5_222         |     7|
|232   |      gpc407           |gpc606_5_223         |     7|
|233   |      gpc408           |gpc606_5_224         |     7|
|234   |      gpc409           |gpc606_5_225         |     7|
|235   |      gpc41            |gpc606_5_226         |     7|
|236   |      gpc410           |gpc606_5_227         |     7|
|237   |      gpc411           |gpc606_5_228         |     7|
|238   |      gpc412           |gpc606_5_229         |     7|
|239   |      gpc413           |gpc606_5_230         |     7|
|240   |      gpc414           |gpc606_5_231         |     7|
|241   |      gpc415           |gpc615_5_232         |     8|
|242   |      gpc416           |gpc615_5_233         |     8|
|243   |      gpc417           |gpc615_5_234         |     8|
|244   |      gpc418           |gpc615_5_235         |     8|
|245   |      gpc419           |gpc615_5_236         |     8|
|246   |      gpc42            |gpc606_5_237         |     7|
|247   |      gpc420           |gpc615_5_238         |     8|
|248   |      gpc421           |gpc615_5_239         |     8|
|249   |      gpc422           |gpc615_5_240         |     8|
|250   |      gpc423           |gpc615_5_241         |     8|
|251   |      gpc424           |gpc615_5_242         |     8|
|252   |      gpc425           |gpc615_5_243         |     8|
|253   |      gpc426           |gpc615_5_244         |     8|
|254   |      gpc427           |gpc615_5_245         |     8|
|255   |      gpc428           |gpc615_5_246         |     8|
|256   |      gpc429           |gpc615_5_247         |     8|
|257   |      gpc43            |gpc606_5_248         |     7|
|258   |      gpc430           |gpc615_5_249         |     8|
|259   |      gpc431           |gpc615_5_250         |     8|
|260   |      gpc432           |gpc615_5_251         |     8|
|261   |      gpc433           |gpc615_5_252         |     8|
|262   |      gpc434           |gpc615_5_253         |     8|
|263   |      gpc435           |gpc606_5_254         |     7|
|264   |      gpc436           |gpc606_5_255         |     7|
|265   |      gpc437           |gpc606_5_256         |     7|
|266   |      gpc438           |gpc606_5_257         |     7|
|267   |      gpc439           |gpc606_5_258         |     7|
|268   |      gpc44            |gpc606_5_259         |     7|
|269   |      gpc440           |gpc606_5_260         |     7|
|270   |      gpc441           |gpc606_5_261         |     7|
|271   |      gpc442           |gpc606_5_262         |     7|
|272   |      gpc443           |gpc606_5_263         |     7|
|273   |      gpc444           |gpc606_5_264         |     7|
|274   |      gpc445           |gpc606_5_265         |     7|
|275   |      gpc446           |gpc606_5_266         |     7|
|276   |      gpc447           |gpc606_5_267         |     7|
|277   |      gpc448           |gpc606_5_268         |     7|
|278   |      gpc449           |gpc606_5_269         |     7|
|279   |      gpc45            |gpc606_5_270         |     7|
|280   |      gpc450           |gpc606_5_271         |     7|
|281   |      gpc451           |gpc606_5_272         |     7|
|282   |      gpc452           |gpc606_5_273         |     7|
|283   |      gpc453           |gpc606_5_274         |     7|
|284   |      gpc454           |gpc606_5_275         |     7|
|285   |      gpc455           |gpc615_5_276         |     8|
|286   |      gpc456           |gpc615_5_277         |     8|
|287   |      gpc457           |gpc615_5_278         |     8|
|288   |      gpc458           |gpc615_5_279         |     8|
|289   |      gpc459           |gpc615_5_280         |     8|
|290   |      gpc46            |gpc606_5_281         |     7|
|291   |      gpc460           |gpc615_5_282         |     8|
|292   |      gpc461           |gpc615_5_283         |     8|
|293   |      gpc462           |gpc615_5_284         |     8|
|294   |      gpc463           |gpc615_5_285         |     8|
|295   |      gpc464           |gpc615_5_286         |     8|
|296   |      gpc465           |gpc615_5_287         |     8|
|297   |      gpc466           |gpc615_5_288         |     8|
|298   |      gpc467           |gpc615_5_289         |     8|
|299   |      gpc468           |gpc615_5_290         |     8|
|300   |      gpc469           |gpc615_5_291         |     8|
|301   |      gpc47            |gpc606_5_292         |     7|
|302   |      gpc48            |gpc606_5_293         |     7|
|303   |      gpc49            |gpc606_5_294         |     7|
|304   |      gpc5             |gpc1163_5_295        |     6|
|305   |      gpc50            |gpc606_5_296         |     7|
|306   |      gpc51            |gpc606_5_297         |     7|
|307   |      gpc52            |gpc606_5_298         |     7|
|308   |      gpc53            |gpc606_5_299         |     7|
|309   |      gpc54            |gpc606_5_300         |     7|
|310   |      gpc542           |gpc606_5_301         |     7|
|311   |      gpc543           |gpc606_5_302         |     7|
|312   |      gpc544           |gpc606_5_303         |     7|
|313   |      gpc545           |gpc606_5_304         |     7|
|314   |      gpc546           |gpc606_5_305         |     7|
|315   |      gpc547           |gpc615_5_306         |     8|
|316   |      gpc548           |gpc615_5_307         |     8|
|317   |      gpc549           |gpc615_5_308         |     8|
|318   |      gpc55            |gpc606_5_309         |     7|
|319   |      gpc550           |gpc615_5_310         |     8|
|320   |      gpc551           |gpc615_5_311         |     8|
|321   |      gpc552           |gpc615_5_312         |     8|
|322   |      gpc553           |gpc606_5_313         |     7|
|323   |      gpc554           |gpc606_5_314         |     7|
|324   |      gpc555           |gpc606_5_315         |     7|
|325   |      gpc556           |gpc606_5_316         |     7|
|326   |      gpc557           |gpc606_5_317         |     7|
|327   |      gpc558           |gpc606_5_318         |     7|
|328   |      gpc559           |gpc606_5_319         |     7|
|329   |      gpc56            |gpc606_5_320         |     7|
|330   |      gpc560           |gpc606_5_321         |     7|
|331   |      gpc561           |gpc606_5_322         |     7|
|332   |      gpc562           |gpc606_5_323         |     7|
|333   |      gpc563           |gpc615_5_324         |     8|
|334   |      gpc564           |gpc615_5_325         |     8|
|335   |      gpc565           |gpc615_5_326         |     8|
|336   |      gpc566           |gpc615_5_327         |     8|
|337   |      gpc567           |gpc615_5_328         |     8|
|338   |      gpc568           |gpc615_5_329         |     8|
|339   |      gpc569           |gpc615_5_330         |     8|
|340   |      gpc57            |gpc606_5_331         |     7|
|341   |      gpc570           |gpc615_5_332         |     8|
|342   |      gpc571           |gpc615_5_333         |     8|
|343   |      gpc572           |gpc615_5_334         |     8|
|344   |      gpc573           |gpc615_5_335         |     8|
|345   |      gpc574           |gpc615_5_336         |     8|
|346   |      gpc575           |gpc615_5_337         |     8|
|347   |      gpc576           |gpc606_5_338         |     7|
|348   |      gpc577           |gpc615_5_339         |     8|
|349   |      gpc578           |gpc615_5_340         |     8|
|350   |      gpc579           |gpc615_5_341         |     8|
|351   |      gpc58            |gpc606_5_342         |     7|
|352   |      gpc580           |gpc606_5_343         |     7|
|353   |      gpc581           |gpc606_5_344         |     7|
|354   |      gpc582           |gpc606_5_345         |     7|
|355   |      gpc583           |gpc606_5_346         |     7|
|356   |      gpc584           |gpc606_5_347         |     7|
|357   |      gpc585           |gpc606_5_348         |     7|
|358   |      gpc586           |gpc1406_5            |     8|
|359   |      gpc587           |gpc606_5_349         |     7|
|360   |      gpc588           |gpc606_5_350         |     7|
|361   |      gpc59            |gpc606_5_351         |     7|
|362   |      gpc6             |gpc1163_5_352        |     6|
|363   |      gpc60            |gpc606_5_353         |     7|
|364   |      gpc61            |gpc606_5_354         |     7|
|365   |      gpc62            |gpc606_5_355         |     7|
|366   |      gpc63            |gpc606_5_356         |     7|
|367   |      gpc637           |gpc606_5_357         |     7|
|368   |      gpc638           |gpc615_5_358         |     8|
|369   |      gpc639           |gpc2135_5_359        |     7|
|370   |      gpc64            |gpc606_5_360         |     7|
|371   |      gpc640           |gpc2135_5_361        |     7|
|372   |      gpc641           |gpc615_5_362         |     8|
|373   |      gpc642           |gpc615_5_363         |     8|
|374   |      gpc643           |gpc615_5_364         |     8|
|375   |      gpc644           |gpc615_5_365         |     8|
|376   |      gpc645           |gpc2135_5_366        |     7|
|377   |      gpc646           |gpc135_4             |     5|
|378   |      gpc647           |gpc135_4_367         |     5|
|379   |      gpc648           |gpc615_5_368         |     8|
|380   |      gpc649           |gpc615_5_369         |     8|
|381   |      gpc65            |gpc606_5_370         |     7|
|382   |      gpc650           |gpc606_5_371         |     7|
|383   |      gpc651           |gpc606_5_372         |     7|
|384   |      gpc652           |gpc606_5_373         |     7|
|385   |      gpc653           |gpc606_5_374         |     7|
|386   |      gpc654           |gpc606_5_375         |     7|
|387   |      gpc655           |gpc606_5_376         |     7|
|388   |      gpc656           |gpc1406_5_377        |     8|
|389   |      gpc657           |gpc2116_5            |     6|
|390   |      gpc66            |gpc606_5_378         |     7|
|391   |      gpc67            |gpc606_5_379         |     7|
|392   |      gpc68            |gpc606_5_380         |     7|
|393   |      gpc69            |gpc606_5_381         |     7|
|394   |      gpc7             |gpc606_5_382         |     7|
|395   |      gpc70            |gpc606_5_383         |     7|
|396   |      gpc702           |gpc2135_5_384        |     7|
|397   |      gpc703           |gpc2135_5_385        |     7|
|398   |      gpc704           |gpc615_5_386         |     8|
|399   |      gpc705           |gpc606_5_387         |     7|
|400   |      gpc706           |gpc615_5_388         |     8|
|401   |      gpc707           |gpc7_3_389           |     6|
|402   |      gpc708           |gpc1343_5            |     7|
|403   |      gpc709           |gpc1343_5_390        |     7|
|404   |      gpc71            |gpc606_5_391         |     7|
|405   |      gpc710           |gpc615_5_392         |     8|
|406   |      gpc711           |gpc7_3_393           |     6|
|407   |      gpc712           |gpc615_5_394         |     8|
|408   |      gpc713           |gpc615_5_395         |     8|
|409   |      gpc72            |gpc606_5_396         |     7|
|410   |      gpc73            |gpc606_5_397         |     7|
|411   |      gpc733           |gpc1325_5            |     9|
|412   |      gpc734           |gpc615_5_398         |     8|
|413   |      gpc735           |gpc1343_5_399        |     7|
|414   |      gpc736           |gpc1343_5_400        |     7|
|415   |      gpc737           |gpc1163_5_401        |     6|
|416   |      gpc738           |gpc615_5_402         |     8|
|417   |      gpc739           |gpc117_4             |     6|
|418   |      gpc74            |gpc606_5_403         |     7|
|419   |      gpc75            |gpc606_5_404         |     7|
|420   |      gpc76            |gpc606_5_405         |     7|
|421   |      gpc77            |gpc606_5_406         |     7|
|422   |      gpc78            |gpc606_5_407         |     7|
|423   |      gpc79            |gpc606_5_408         |     7|
|424   |      gpc8             |gpc606_5_409         |     7|
|425   |      gpc80            |gpc615_5_410         |     8|
|426   |      gpc81            |gpc615_5_411         |     8|
|427   |      gpc82            |gpc615_5_412         |     8|
|428   |      gpc83            |gpc615_5_413         |     8|
|429   |      gpc84            |gpc615_5_414         |     8|
|430   |      gpc85            |gpc615_5_415         |     8|
|431   |      gpc86            |gpc615_5_416         |     8|
|432   |      gpc87            |gpc615_5_417         |     8|
|433   |      gpc88            |gpc615_5_418         |     8|
|434   |      gpc89            |gpc606_5_419         |     7|
|435   |      gpc9             |gpc606_5_420         |     7|
|436   |      gpc90            |gpc606_5_421         |     7|
|437   |      gpc91            |gpc606_5_422         |     7|
|438   |      gpc92            |gpc606_5_423         |     7|
|439   |      gpc93            |gpc606_5_424         |     7|
|440   |      gpc94            |gpc606_5_425         |     7|
|441   |      gpc95            |gpc606_5_426         |     7|
|442   |      gpc96            |gpc606_5_427         |     7|
|443   |      gpc97            |gpc606_5_428         |     7|
|444   |      gpc98            |gpc606_5_429         |     7|
|445   |      gpc99            |gpc606_5_430         |     7|
|446   |    rowadder2_1inst    |rowadder2_1_20       |    45|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1534 ; free virtual = 7737
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.766 ; gain = 642.758 ; free physical = 1534 ; free virtual = 7737
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.773 ; gain = 642.758 ; free physical = 1534 ; free virtual = 7737
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2011.641 ; gain = 0.000 ; free physical = 1816 ; free virtual = 8018
INFO: [Netlist 29-17] Analyzing 1194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 1728 ; free virtual = 7930
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 747 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 747 instances

Synth Design complete | Checksum: eff7b7e9
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.328 ; gain = 815.195 ; free physical = 1728 ; free virtual = 7930
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1301.692; main = 1301.692; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2158.297; main = 2158.297; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.305 ; gain = 0.000 ; free physical = 1728 ; free virtual = 7931
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:42:00 2024...
[Sat Aug 10 01:42:03 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9124
[Sat Aug 10 01:42:03 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:42:03 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1691.660 ; gain = 0.000 ; free physical = 2114 ; free virtual = 8306
INFO: [Netlist 29-17] Analyzing 1194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1772.316 ; gain = 2.000 ; free physical = 2023 ; free virtual = 8215
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.316 ; gain = 0.000 ; free physical = 2023 ; free virtual = 8215
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 747 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 747 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1887.910 ; gain = 115.559 ; free physical = 2001 ; free virtual = 8193

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 121171915

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.762 ; gain = 501.852 ; free physical = 1611 ; free virtual = 7797

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 121171915

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.566 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7495

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 121171915

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.566 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7495
Phase 1 Initialization | Checksum: 121171915

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.566 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7495

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 121171915

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2698.566 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7495

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 121171915

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2698.566 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7495
Phase 2 Timer Update And Timing Data Collection | Checksum: 121171915

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2698.566 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7495

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1319a92bc

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2754.594 ; gain = 56.027 ; free physical = 1308 ; free virtual = 7494
Retarget | Checksum: 1319a92bc
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ca4352cf

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2754.594 ; gain = 56.027 ; free physical = 1308 ; free virtual = 7494
Constant propagation | Checksum: 1ca4352cf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 7 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 19bc64fa5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2754.594 ; gain = 56.027 ; free physical = 1308 ; free virtual = 7494
Sweep | Checksum: 19bc64fa5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 19bc64fa5

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2786.609 ; gain = 88.043 ; free physical = 1308 ; free virtual = 7494
BUFG optimization | Checksum: 19bc64fa5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19bc64fa5

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2786.609 ; gain = 88.043 ; free physical = 1308 ; free virtual = 7494
Shift Register Optimization | Checksum: 19bc64fa5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19bc64fa5

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2786.609 ; gain = 88.043 ; free physical = 1308 ; free virtual = 7494
Post Processing Netlist | Checksum: 19bc64fa5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1affcc22c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2786.609 ; gain = 88.043 ; free physical = 1308 ; free virtual = 7494

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.609 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7494
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1affcc22c

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2786.609 ; gain = 88.043 ; free physical = 1308 ; free virtual = 7494
Phase 9 Finalization | Checksum: 1affcc22c

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2786.609 ; gain = 88.043 ; free physical = 1308 ; free virtual = 7494
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               7  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1affcc22c

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2786.609 ; gain = 88.043 ; free physical = 1308 ; free virtual = 7494
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.609 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7494

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1affcc22c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.609 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7494

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1affcc22c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.609 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7494

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.609 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7494
Ending Netlist Obfuscation Task | Checksum: 1affcc22c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.609 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7494
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.609 ; gain = 1014.258 ; free physical = 1308 ; free virtual = 7494
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2866.648 ; gain = 0.000 ; free physical = 1287 ; free virtual = 7474
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1282 ; free virtual = 7469
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f66e8b00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1282 ; free virtual = 7469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1282 ; free virtual = 7469

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f04c94e

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7452

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fd5748b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7452

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fd5748b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7452
Phase 1 Placer Initialization | Checksum: 1fd5748b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7452

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fd5748b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7452

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fd5748b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7452

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fd5748b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7452

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1db7f6196

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1224 ; free virtual = 7411
Phase 2 Global Placement | Checksum: 1db7f6196

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1224 ; free virtual = 7411

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1db7f6196

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1224 ; free virtual = 7411

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17021f6f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1224 ; free virtual = 7411

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23bae865a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1224 ; free virtual = 7411

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23bae865a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1224 ; free virtual = 7411

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408
Phase 3 Detail Placement | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408
Phase 4.3 Placer Reporting | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20a4dc170

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408
Ending Placer Task | Checksum: 1ce63b60e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7408
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7403
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7399
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7404
Wrote PlaceDB: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1206 ; free virtual = 7398
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1206 ; free virtual = 7398
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7398
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7398
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7398
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7398
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2882.656 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7411
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2884.387 ; gain = 1.730 ; free physical = 1221 ; free virtual = 7411
Wrote PlaceDB: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2884.387 ; gain = 1.730 ; free physical = 1205 ; free virtual = 7399
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7399
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7398
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 1204 ; free virtual = 7398
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 1203 ; free virtual = 7398
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2884.387 ; gain = 1.730 ; free physical = 1203 ; free virtual = 7398
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7f52b0e ConstDB: 0 ShapeSum: f66e8b00 RouteDB: 0
Post Restoration Checksum: NetGraph: e9ea9cc3 | NumContArr: 618c5fdc | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d0c8f1d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.777 ; gain = 63.656 ; free physical = 1075 ; free virtual = 7265

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d0c8f1d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3043.777 ; gain = 95.656 ; free physical = 1042 ; free virtual = 7232

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d0c8f1d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3043.777 ; gain = 95.656 ; free physical = 1042 ; free virtual = 7232
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5308
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5308
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 242d95e87

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 242d95e87

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 27b1cb1d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192
Phase 3 Initial Routing | Checksum: 27b1cb1d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 244a4b95f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192
Phase 4 Rip-up And Reroute | Checksum: 244a4b95f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 244a4b95f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 244a4b95f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192
Phase 6 Post Hold Fix | Checksum: 244a4b95f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.631022 %
  Global Horizontal Routing Utilization  = 0.802145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 244a4b95f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 244a4b95f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 224cdec1e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 20606fd07

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192
Ending Routing Task | Checksum: 20606fd07

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 135.141 ; free physical = 1002 ; free virtual = 7192

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3083.262 ; gain = 198.875 ; free physical = 1002 ; free virtual = 7192
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.188 ; gain = 0.000 ; free physical = 968 ; free virtual = 7161
Wrote PlaceDB: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3176.188 ; gain = 0.000 ; free physical = 963 ; free virtual = 7161
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.188 ; gain = 0.000 ; free physical = 963 ; free virtual = 7161
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.188 ; gain = 0.000 ; free physical = 962 ; free virtual = 7161
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.188 ; gain = 0.000 ; free physical = 962 ; free virtual = 7162
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.188 ; gain = 0.000 ; free physical = 962 ; free virtual = 7162
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3176.188 ; gain = 0.000 ; free physical = 962 ; free virtual = 7162
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:42:37 2024...
[Sat Aug 10 01:42:42 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:39 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2983 ; free virtual = 9178
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2983 ; free virtual = 9178
INFO: [Netlist 29-17] Analyzing 1194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
Read PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
Read Physdb Files: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
Restored from archive | CPU: 0.160000 secs | Memory: 6.591690 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2982 ; free virtual = 9177
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 747 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 747 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_128_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:42:45 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:42:45 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2901720
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.215 ; gain = 407.629 ; free physical = 1835 ; free virtual = 8018
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_128_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:135]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:246]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:246]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_23' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:3677]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_23' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:3677]
WARNING: [Synth 8-689] width (23) of port connection 'dst0' does not match port width (24) of module 'rowadder2_1_23' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:243]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_128_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:135]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1852.152 ; gain = 496.566 ; free physical = 1722 ; free virtual = 7906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.965 ; gain = 514.379 ; free physical = 1722 ; free virtual = 7906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1877.969 ; gain = 522.383 ; free physical = 1721 ; free virtual = 7905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.875 ; gain = 531.289 ; free physical = 1710 ; free virtual = 7896
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1606 ; free virtual = 7795
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1602 ; free virtual = 7791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1594 ; free virtual = 7784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1594 ; free virtual = 7783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1594 ; free virtual = 7783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1593 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1593 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1593 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1593 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   297|
|3     |LUT1   |     4|
|4     |LUT2   |    90|
|5     |LUT4   |   370|
|6     |LUT5   |   906|
|7     |LUT6   |   501|
|8     |FDRE   |  2048|
|9     |IBUF   |    17|
|10    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |  4257|
|2     |  compressor2_1_128_16 |compressor2_1_128_16 |  2168|
|3     |    compressor_inst    |compressor           |  2116|
|4     |      gpc0             |gpc1163_5            |     6|
|5     |      gpc1             |gpc606_5             |     7|
|6     |      gpc10            |gpc606_5_0           |     7|
|7     |      gpc100           |gpc606_5_1           |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc107           |gpc606_5_8           |     7|
|15    |      gpc108           |gpc606_5_9           |     7|
|16    |      gpc109           |gpc606_5_10          |     7|
|17    |      gpc11            |gpc606_5_11          |     7|
|18    |      gpc110           |gpc606_5_12          |     7|
|19    |      gpc111           |gpc606_5_13          |     7|
|20    |      gpc112           |gpc606_5_14          |     7|
|21    |      gpc113           |gpc606_5_15          |     7|
|22    |      gpc114           |gpc606_5_16          |     7|
|23    |      gpc115           |gpc606_5_17          |     7|
|24    |      gpc116           |gpc606_5_18          |     7|
|25    |      gpc117           |gpc606_5_19          |     7|
|26    |      gpc118           |gpc615_5             |     8|
|27    |      gpc119           |gpc615_5_20          |     8|
|28    |      gpc12            |gpc606_5_21          |     7|
|29    |      gpc120           |gpc615_5_22          |     8|
|30    |      gpc121           |gpc615_5_23          |     8|
|31    |      gpc122           |gpc606_5_24          |     7|
|32    |      gpc123           |gpc606_5_25          |     7|
|33    |      gpc124           |gpc606_5_26          |     7|
|34    |      gpc125           |gpc606_5_27          |     7|
|35    |      gpc126           |gpc606_5_28          |     7|
|36    |      gpc127           |gpc606_5_29          |     7|
|37    |      gpc128           |gpc606_5_30          |     7|
|38    |      gpc129           |gpc606_5_31          |     7|
|39    |      gpc13            |gpc606_5_32          |     7|
|40    |      gpc130           |gpc606_5_33          |     7|
|41    |      gpc131           |gpc606_5_34          |     7|
|42    |      gpc132           |gpc606_5_35          |     7|
|43    |      gpc133           |gpc606_5_36          |     7|
|44    |      gpc134           |gpc606_5_37          |     7|
|45    |      gpc135           |gpc606_5_38          |     7|
|46    |      gpc136           |gpc606_5_39          |     7|
|47    |      gpc137           |gpc606_5_40          |     7|
|48    |      gpc138           |gpc606_5_41          |     7|
|49    |      gpc139           |gpc606_5_42          |     7|
|50    |      gpc14            |gpc606_5_43          |     7|
|51    |      gpc140           |gpc606_5_44          |     7|
|52    |      gpc141           |gpc606_5_45          |     7|
|53    |      gpc142           |gpc606_5_46          |     7|
|54    |      gpc143           |gpc606_5_47          |     7|
|55    |      gpc144           |gpc606_5_48          |     7|
|56    |      gpc145           |gpc606_5_49          |     7|
|57    |      gpc146           |gpc606_5_50          |     7|
|58    |      gpc147           |gpc606_5_51          |     7|
|59    |      gpc148           |gpc606_5_52          |     7|
|60    |      gpc149           |gpc615_5_53          |     8|
|61    |      gpc15            |gpc606_5_54          |     7|
|62    |      gpc150           |gpc615_5_55          |     8|
|63    |      gpc151           |gpc615_5_56          |     8|
|64    |      gpc152           |gpc615_5_57          |     8|
|65    |      gpc153           |gpc615_5_58          |     8|
|66    |      gpc154           |gpc615_5_59          |     8|
|67    |      gpc155           |gpc615_5_60          |     8|
|68    |      gpc156           |gpc615_5_61          |     8|
|69    |      gpc157           |gpc615_5_62          |     8|
|70    |      gpc16            |gpc606_5_63          |     7|
|71    |      gpc17            |gpc606_5_64          |     7|
|72    |      gpc18            |gpc606_5_65          |     7|
|73    |      gpc19            |gpc606_5_66          |     7|
|74    |      gpc2             |gpc606_5_67          |     7|
|75    |      gpc20            |gpc606_5_68          |     7|
|76    |      gpc21            |gpc606_5_69          |     7|
|77    |      gpc22            |gpc606_5_70          |     7|
|78    |      gpc23            |gpc606_5_71          |     7|
|79    |      gpc24            |gpc606_5_72          |     7|
|80    |      gpc25            |gpc606_5_73          |     7|
|81    |      gpc26            |gpc606_5_74          |     7|
|82    |      gpc27            |gpc606_5_75          |     7|
|83    |      gpc28            |gpc606_5_76          |     7|
|84    |      gpc29            |gpc606_5_77          |     7|
|85    |      gpc3             |gpc606_5_78          |     7|
|86    |      gpc30            |gpc606_5_79          |     7|
|87    |      gpc31            |gpc606_5_80          |     7|
|88    |      gpc311           |gpc1163_5_81         |     6|
|89    |      gpc312           |gpc1163_5_82         |     6|
|90    |      gpc313           |gpc1163_5_83         |     6|
|91    |      gpc314           |gpc1163_5_84         |     6|
|92    |      gpc315           |gpc1163_5_85         |     6|
|93    |      gpc316           |gpc1163_5_86         |     6|
|94    |      gpc317           |gpc1163_5_87         |     6|
|95    |      gpc318           |gpc1163_5_88         |     6|
|96    |      gpc319           |gpc606_5_89          |     7|
|97    |      gpc32            |gpc606_5_90          |     7|
|98    |      gpc320           |gpc606_5_91          |     7|
|99    |      gpc321           |gpc606_5_92          |     7|
|100   |      gpc322           |gpc1406_5            |     8|
|101   |      gpc323           |gpc615_5_93          |     8|
|102   |      gpc324           |gpc615_5_94          |     8|
|103   |      gpc325           |gpc606_5_95          |     7|
|104   |      gpc326           |gpc615_5_96          |     8|
|105   |      gpc327           |gpc615_5_97          |     8|
|106   |      gpc328           |gpc615_5_98          |     8|
|107   |      gpc329           |gpc615_5_99          |     8|
|108   |      gpc33            |gpc606_5_100         |     7|
|109   |      gpc330           |gpc615_5_101         |     8|
|110   |      gpc331           |gpc606_5_102         |     7|
|111   |      gpc332           |gpc606_5_103         |     7|
|112   |      gpc333           |gpc606_5_104         |     7|
|113   |      gpc334           |gpc606_5_105         |     7|
|114   |      gpc335           |gpc606_5_106         |     7|
|115   |      gpc336           |gpc606_5_107         |     7|
|116   |      gpc337           |gpc606_5_108         |     7|
|117   |      gpc338           |gpc606_5_109         |     7|
|118   |      gpc339           |gpc207_4             |     8|
|119   |      gpc34            |gpc606_5_110         |     7|
|120   |      gpc340           |gpc606_5_111         |     7|
|121   |      gpc341           |gpc606_5_112         |     7|
|122   |      gpc342           |gpc615_5_113         |     8|
|123   |      gpc343           |gpc615_5_114         |     8|
|124   |      gpc344           |gpc615_5_115         |     8|
|125   |      gpc345           |gpc615_5_116         |     8|
|126   |      gpc346           |gpc615_5_117         |     8|
|127   |      gpc347           |gpc615_5_118         |     8|
|128   |      gpc348           |gpc615_5_119         |     8|
|129   |      gpc349           |gpc615_5_120         |     8|
|130   |      gpc35            |gpc606_5_121         |     7|
|131   |      gpc350           |gpc615_5_122         |     8|
|132   |      gpc351           |gpc606_5_123         |     7|
|133   |      gpc352           |gpc606_5_124         |     7|
|134   |      gpc353           |gpc606_5_125         |     7|
|135   |      gpc354           |gpc606_5_126         |     7|
|136   |      gpc355           |gpc606_5_127         |     7|
|137   |      gpc356           |gpc606_5_128         |     7|
|138   |      gpc357           |gpc615_5_129         |     8|
|139   |      gpc358           |gpc615_5_130         |     8|
|140   |      gpc359           |gpc606_5_131         |     7|
|141   |      gpc36            |gpc615_5_132         |     8|
|142   |      gpc360           |gpc615_5_133         |     8|
|143   |      gpc361           |gpc615_5_134         |     8|
|144   |      gpc362           |gpc615_5_135         |     8|
|145   |      gpc363           |gpc615_5_136         |     8|
|146   |      gpc364           |gpc615_5_137         |     8|
|147   |      gpc365           |gpc615_5_138         |     8|
|148   |      gpc366           |gpc615_5_139         |     8|
|149   |      gpc367           |gpc615_5_140         |     8|
|150   |      gpc368           |gpc207_4_141         |     8|
|151   |      gpc369           |gpc606_5_142         |     7|
|152   |      gpc37            |gpc615_5_143         |     8|
|153   |      gpc370           |gpc606_5_144         |     7|
|154   |      gpc371           |gpc606_5_145         |     7|
|155   |      gpc372           |gpc606_5_146         |     7|
|156   |      gpc373           |gpc606_5_147         |     7|
|157   |      gpc374           |gpc606_5_148         |     7|
|158   |      gpc375           |gpc606_5_149         |     7|
|159   |      gpc376           |gpc606_5_150         |     7|
|160   |      gpc377           |gpc606_5_151         |     7|
|161   |      gpc378           |gpc606_5_152         |     7|
|162   |      gpc379           |gpc606_5_153         |     7|
|163   |      gpc38            |gpc615_5_154         |     8|
|164   |      gpc380           |gpc606_5_155         |     7|
|165   |      gpc381           |gpc615_5_156         |     8|
|166   |      gpc382           |gpc615_5_157         |     8|
|167   |      gpc383           |gpc615_5_158         |     8|
|168   |      gpc384           |gpc615_5_159         |     8|
|169   |      gpc39            |gpc615_5_160         |     8|
|170   |      gpc4             |gpc606_5_161         |     7|
|171   |      gpc40            |gpc615_5_162         |     8|
|172   |      gpc41            |gpc615_5_163         |     8|
|173   |      gpc42            |gpc615_5_164         |     8|
|174   |      gpc43            |gpc606_5_165         |     7|
|175   |      gpc44            |gpc606_5_166         |     7|
|176   |      gpc45            |gpc606_5_167         |     7|
|177   |      gpc455           |gpc606_5_168         |     7|
|178   |      gpc456           |gpc615_5_169         |     8|
|179   |      gpc457           |gpc615_5_170         |     8|
|180   |      gpc458           |gpc1163_5_171        |     6|
|181   |      gpc459           |gpc1163_5_172        |     6|
|182   |      gpc46            |gpc606_5_173         |     7|
|183   |      gpc460           |gpc606_5_174         |     7|
|184   |      gpc461           |gpc615_5_175         |     8|
|185   |      gpc462           |gpc615_5_176         |     8|
|186   |      gpc463           |gpc615_5_177         |     8|
|187   |      gpc464           |gpc615_5_178         |     8|
|188   |      gpc465           |gpc606_5_179         |     7|
|189   |      gpc466           |gpc615_5_180         |     8|
|190   |      gpc467           |gpc606_5_181         |     7|
|191   |      gpc468           |gpc606_5_182         |     7|
|192   |      gpc469           |gpc1163_5_183        |     6|
|193   |      gpc47            |gpc606_5_184         |     7|
|194   |      gpc470           |gpc606_5_185         |     7|
|195   |      gpc471           |gpc606_5_186         |     7|
|196   |      gpc472           |gpc606_5_187         |     7|
|197   |      gpc473           |gpc615_5_188         |     8|
|198   |      gpc474           |gpc615_5_189         |     8|
|199   |      gpc475           |gpc606_5_190         |     7|
|200   |      gpc476           |gpc606_5_191         |     7|
|201   |      gpc477           |gpc606_5_192         |     7|
|202   |      gpc478           |gpc606_5_193         |     7|
|203   |      gpc479           |gpc606_5_194         |     7|
|204   |      gpc48            |gpc606_5_195         |     7|
|205   |      gpc480           |gpc1163_5_196        |     6|
|206   |      gpc481           |gpc615_5_197         |     8|
|207   |      gpc482           |gpc615_5_198         |     8|
|208   |      gpc483           |gpc615_5_199         |     8|
|209   |      gpc484           |gpc606_5_200         |     7|
|210   |      gpc49            |gpc606_5_201         |     7|
|211   |      gpc5             |gpc606_5_202         |     7|
|212   |      gpc50            |gpc606_5_203         |     7|
|213   |      gpc51            |gpc606_5_204         |     7|
|214   |      gpc52            |gpc606_5_205         |     7|
|215   |      gpc53            |gpc606_5_206         |     7|
|216   |      gpc54            |gpc606_5_207         |     7|
|217   |      gpc55            |gpc606_5_208         |     7|
|218   |      gpc56            |gpc606_5_209         |     7|
|219   |      gpc567           |gpc606_5_210         |     7|
|220   |      gpc568           |gpc615_5_211         |     8|
|221   |      gpc569           |gpc1163_5_212        |     6|
|222   |      gpc57            |gpc606_5_213         |     7|
|223   |      gpc570           |gpc606_5_214         |     7|
|224   |      gpc571           |gpc615_5_215         |     8|
|225   |      gpc572           |gpc615_5_216         |     8|
|226   |      gpc573           |gpc606_5_217         |     7|
|227   |      gpc574           |gpc615_5_218         |     8|
|228   |      gpc575           |gpc606_5_219         |     7|
|229   |      gpc576           |gpc615_5_220         |     8|
|230   |      gpc577           |gpc606_5_221         |     7|
|231   |      gpc578           |gpc606_5_222         |     7|
|232   |      gpc579           |gpc615_5_223         |     8|
|233   |      gpc58            |gpc606_5_224         |     7|
|234   |      gpc580           |gpc615_5_225         |     8|
|235   |      gpc581           |gpc606_5_226         |     7|
|236   |      gpc582           |gpc606_5_227         |     7|
|237   |      gpc59            |gpc606_5_228         |     7|
|238   |      gpc6             |gpc606_5_229         |     7|
|239   |      gpc60            |gpc606_5_230         |     7|
|240   |      gpc61            |gpc606_5_231         |     7|
|241   |      gpc62            |gpc606_5_232         |     7|
|242   |      gpc624           |gpc2135_5            |     7|
|243   |      gpc625           |gpc1415_5            |     9|
|244   |      gpc626           |gpc1415_5_233        |     9|
|245   |      gpc627           |gpc615_5_234         |     8|
|246   |      gpc628           |gpc606_5_235         |     7|
|247   |      gpc629           |gpc135_4             |     5|
|248   |      gpc63            |gpc606_5_236         |     7|
|249   |      gpc630           |gpc1343_5            |     7|
|250   |      gpc64            |gpc606_5_237         |     7|
|251   |      gpc65            |gpc606_5_238         |     7|
|252   |      gpc66            |gpc606_5_239         |     7|
|253   |      gpc67            |gpc606_5_240         |     7|
|254   |      gpc677           |gpc2223_5            |     9|
|255   |      gpc678           |gpc615_5_241         |     8|
|256   |      gpc679           |gpc615_5_242         |     8|
|257   |      gpc68            |gpc606_5_243         |     7|
|258   |      gpc680           |gpc615_5_244         |     8|
|259   |      gpc681           |gpc615_5_245         |     8|
|260   |      gpc682           |gpc1415_5_246        |     9|
|261   |      gpc69            |gpc606_5_247         |     7|
|262   |      gpc7             |gpc606_5_248         |     7|
|263   |      gpc70            |gpc615_5_249         |     8|
|264   |      gpc71            |gpc615_5_250         |     8|
|265   |      gpc72            |gpc615_5_251         |     8|
|266   |      gpc73            |gpc615_5_252         |     8|
|267   |      gpc74            |gpc606_5_253         |     7|
|268   |      gpc75            |gpc606_5_254         |     7|
|269   |      gpc76            |gpc606_5_255         |     7|
|270   |      gpc77            |gpc606_5_256         |     7|
|271   |      gpc78            |gpc615_5_257         |     8|
|272   |      gpc79            |gpc615_5_258         |     8|
|273   |      gpc8             |gpc606_5_259         |     7|
|274   |      gpc80            |gpc615_5_260         |     8|
|275   |      gpc81            |gpc615_5_261         |     8|
|276   |      gpc82            |gpc606_5_262         |     7|
|277   |      gpc83            |gpc606_5_263         |     7|
|278   |      gpc84            |gpc606_5_264         |     7|
|279   |      gpc85            |gpc606_5_265         |     7|
|280   |      gpc86            |gpc606_5_266         |     7|
|281   |      gpc87            |gpc606_5_267         |     7|
|282   |      gpc88            |gpc606_5_268         |     7|
|283   |      gpc89            |gpc606_5_269         |     7|
|284   |      gpc9             |gpc606_5_270         |     7|
|285   |      gpc90            |gpc606_5_271         |     7|
|286   |      gpc91            |gpc606_5_272         |     7|
|287   |      gpc92            |gpc606_5_273         |     7|
|288   |      gpc93            |gpc606_5_274         |     7|
|289   |      gpc94            |gpc606_5_275         |     7|
|290   |      gpc95            |gpc615_5_276         |     8|
|291   |      gpc96            |gpc615_5_277         |     8|
|292   |      gpc97            |gpc606_5_278         |     7|
|293   |      gpc98            |gpc606_5_279         |     7|
|294   |      gpc99            |gpc606_5_280         |     7|
|295   |    rowadder2_1inst    |rowadder2_1_23       |    52|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1593 ; free virtual = 7782
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.375 ; gain = 638.789 ; free physical = 1593 ; free virtual = 7782
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.383 ; gain = 638.789 ; free physical = 1593 ; free virtual = 7782
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2005.281 ; gain = 0.000 ; free physical = 1870 ; free virtual = 8059
INFO: [Netlist 29-17] Analyzing 798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.934 ; gain = 0.000 ; free physical = 1791 ; free virtual = 7980
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 501 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 501 instances

Synth Design complete | Checksum: cf1db8f1
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2150.969 ; gain = 804.289 ; free physical = 1790 ; free virtual = 7979
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1294.577; main = 1294.577; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2150.938; main = 2150.938; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.945 ; gain = 0.000 ; free physical = 1790 ; free virtual = 7980
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:43:01 2024...
[Sat Aug 10 01:43:05 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 3000 ; free virtual = 9184
[Sat Aug 10 01:43:05 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:43:05 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.242 ; gain = 0.000 ; free physical = 2185 ; free virtual = 8369
INFO: [Netlist 29-17] Analyzing 798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.961 ; gain = 2.000 ; free physical = 2095 ; free virtual = 8279
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.961 ; gain = 0.000 ; free physical = 2095 ; free virtual = 8279
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 501 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 501 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1883.523 ; gain = 116.527 ; free physical = 2069 ; free virtual = 8253

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 143d38ac2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.352 ; gain = 503.828 ; free physical = 1648 ; free virtual = 7832

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 143d38ac2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2691.156 ; gain = 0.000 ; free physical = 1345 ; free virtual = 7529

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 143d38ac2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2691.156 ; gain = 0.000 ; free physical = 1345 ; free virtual = 7529
Phase 1 Initialization | Checksum: 143d38ac2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2691.156 ; gain = 0.000 ; free physical = 1345 ; free virtual = 7529

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 143d38ac2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2691.156 ; gain = 0.000 ; free physical = 1345 ; free virtual = 7529

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 143d38ac2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2691.156 ; gain = 0.000 ; free physical = 1345 ; free virtual = 7529
Phase 2 Timer Update And Timing Data Collection | Checksum: 143d38ac2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2691.156 ; gain = 0.000 ; free physical = 1345 ; free virtual = 7529

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d2268660

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2747.184 ; gain = 56.027 ; free physical = 1344 ; free virtual = 7528
Retarget | Checksum: d2268660
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 11 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: fbaa2fc8

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2747.184 ; gain = 56.027 ; free physical = 1344 ; free virtual = 7528
Constant propagation | Checksum: fbaa2fc8
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 5 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: d659fcb1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2747.184 ; gain = 56.027 ; free physical = 1344 ; free virtual = 7528
Sweep | Checksum: d659fcb1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: d659fcb1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2779.199 ; gain = 88.043 ; free physical = 1343 ; free virtual = 7527
BUFG optimization | Checksum: d659fcb1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d659fcb1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2779.199 ; gain = 88.043 ; free physical = 1343 ; free virtual = 7527
Shift Register Optimization | Checksum: d659fcb1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d659fcb1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2779.199 ; gain = 88.043 ; free physical = 1343 ; free virtual = 7527
Post Processing Netlist | Checksum: d659fcb1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 81554ee2

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2779.199 ; gain = 88.043 ; free physical = 1343 ; free virtual = 7527

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.199 ; gain = 0.000 ; free physical = 1343 ; free virtual = 7527
Phase 9.2 Verifying Netlist Connectivity | Checksum: 81554ee2

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2779.199 ; gain = 88.043 ; free physical = 1343 ; free virtual = 7527
Phase 9 Finalization | Checksum: 81554ee2

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2779.199 ; gain = 88.043 ; free physical = 1343 ; free virtual = 7527
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              11  |                                              0  |
|  Constant propagation         |               0  |               5  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 81554ee2

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2779.199 ; gain = 88.043 ; free physical = 1343 ; free virtual = 7527
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.199 ; gain = 0.000 ; free physical = 1343 ; free virtual = 7527

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 81554ee2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.199 ; gain = 0.000 ; free physical = 1343 ; free virtual = 7527

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 81554ee2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.199 ; gain = 0.000 ; free physical = 1343 ; free virtual = 7527

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.199 ; gain = 0.000 ; free physical = 1343 ; free virtual = 7527
Ending Netlist Obfuscation Task | Checksum: 81554ee2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.199 ; gain = 0.000 ; free physical = 1343 ; free virtual = 7527
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.242 ; gain = 0.000 ; free physical = 1315 ; free virtual = 7500
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1313 ; free virtual = 7498
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 55f15c61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1313 ; free virtual = 7498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1313 ; free virtual = 7498

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129652c11

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1298 ; free virtual = 7483

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17a67883f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1297 ; free virtual = 7482

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17a67883f

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1297 ; free virtual = 7482
Phase 1 Placer Initialization | Checksum: 17a67883f

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1297 ; free virtual = 7482

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17a67883f

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1297 ; free virtual = 7482

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17a67883f

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1297 ; free virtual = 7482

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17a67883f

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1297 ; free virtual = 7482

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1f40272a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1247 ; free virtual = 7432
Phase 2 Global Placement | Checksum: 1f40272a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1247 ; free virtual = 7432

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f40272a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1247 ; free virtual = 7432

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b867f47a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1247 ; free virtual = 7432

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 102a12e54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1247 ; free virtual = 7432

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102a12e54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1247 ; free virtual = 7432

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7428

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7428

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7428
Phase 3 Detail Placement | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7428

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7428

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7428

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7427
Phase 4.3 Placer Reporting | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7427

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7427

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7427
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 141d94a16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7427
Ending Placer Task | Checksum: 1072b9324

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7427
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1241 ; free virtual = 7426
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1241 ; free virtual = 7426
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1240 ; free virtual = 7425
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1237 ; free virtual = 7425
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1237 ; free virtual = 7425
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1236 ; free virtual = 7425
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1236 ; free virtual = 7425
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1236 ; free virtual = 7425
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2875.246 ; gain = 0.000 ; free physical = 1236 ; free virtual = 7425
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2877.238 ; gain = 0.000 ; free physical = 1236 ; free virtual = 7422
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.977 ; gain = 0.738 ; free physical = 1235 ; free virtual = 7422
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2877.977 ; gain = 0.738 ; free physical = 1222 ; free virtual = 7411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.977 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2877.977 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7411
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.977 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7411
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.977 ; gain = 0.000 ; free physical = 1221 ; free virtual = 7411
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2877.977 ; gain = 0.738 ; free physical = 1221 ; free virtual = 7411
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b13a36c3 ConstDB: 0 ShapeSum: 55f15c61 RouteDB: 0
Post Restoration Checksum: NetGraph: 5d722cd2 | NumContArr: d6c5fd26 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b98a1f32

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3003.367 ; gain = 62.656 ; free physical = 1083 ; free virtual = 7270

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b98a1f32

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.367 ; gain = 95.656 ; free physical = 1050 ; free virtual = 7237

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b98a1f32

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.367 ; gain = 95.656 ; free physical = 1050 ; free virtual = 7237
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3544
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3544
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2907e70a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1011 ; free virtual = 7198

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2907e70a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1011 ; free virtual = 7198

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 20c3781fa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1011 ; free virtual = 7198
Phase 3 Initial Routing | Checksum: 20c3781fa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1011 ; free virtual = 7198

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 26856fd79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197
Phase 4 Rip-up And Reroute | Checksum: 26856fd79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 26856fd79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 26856fd79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197
Phase 6 Post Hold Fix | Checksum: 26856fd79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.379597 %
  Global Horizontal Routing Utilization  = 0.545183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26856fd79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26856fd79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28727374e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 14c5b8a47

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197
Ending Routing Task | Checksum: 14c5b8a47

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.852 ; gain = 134.141 ; free physical = 1010 ; free virtual = 7197

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3074.852 ; gain = 196.875 ; free physical = 1010 ; free virtual = 7197
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.863 ; gain = 0.000 ; free physical = 990 ; free virtual = 7180
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3165.863 ; gain = 0.000 ; free physical = 987 ; free virtual = 7179
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.863 ; gain = 0.000 ; free physical = 987 ; free virtual = 7179
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.863 ; gain = 0.000 ; free physical = 986 ; free virtual = 7180
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.863 ; gain = 0.000 ; free physical = 986 ; free virtual = 7180
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.863 ; gain = 0.000 ; free physical = 986 ; free virtual = 7180
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3165.863 ; gain = 0.000 ; free physical = 986 ; free virtual = 7180
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:43:36 2024...
[Sat Aug 10 01:43:42 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:38 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
INFO: [Netlist 29-17] Analyzing 798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Read PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Read Physdb Files: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Restored from archive | CPU: 0.110000 secs | Memory: 4.597534 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2970 ; free virtual = 9160
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 501 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 501 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_32_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:43:45 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:43:45 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2920204
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.562 ; gain = 408.598 ; free physical = 1817 ; free virtual = 8000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_32_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:467]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:812]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc1415_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:5442]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:812]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_69' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:5497]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_69' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:5497]
WARNING: [Synth 8-689] width (69) of port connection 'dst0' does not match port width (70) of module 'rowadder2_1_69' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:809]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_32_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:467]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.531 ; gain = 500.566 ; free physical = 1699 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1873.344 ; gain = 518.379 ; free physical = 1699 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1881.348 ; gain = 526.383 ; free physical = 1698 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.254 ; gain = 535.289 ; free physical = 1687 ; free virtual = 7872
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1589 ; free virtual = 7779
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1586 ; free virtual = 7775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   313|
|3     |LUT1   |    30|
|4     |LUT2   |   244|
|5     |LUT4   |   500|
|6     |LUT5   |   734|
|7     |LUT6   |   482|
|8     |FDRE   |  2048|
|9     |IBUF   |    65|
|10    |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  4486|
|2     |  compressor2_1_32_64 |compressor2_1_32_64 |  2303|
|3     |    compressor_inst   |compressor          |  2147|
|4     |      gpc0            |gpc2116_5           |     6|
|5     |      gpc1            |gpc2116_5_0         |     6|
|6     |      gpc10           |gpc606_5            |     7|
|7     |      gpc100          |gpc606_5_1          |     7|
|8     |      gpc101          |gpc606_5_2          |     7|
|9     |      gpc102          |gpc606_5_3          |     7|
|10    |      gpc103          |gpc615_5            |     8|
|11    |      gpc104          |gpc606_5_4          |     7|
|12    |      gpc105          |gpc606_5_5          |     7|
|13    |      gpc106          |gpc606_5_6          |     7|
|14    |      gpc107          |gpc606_5_7          |     7|
|15    |      gpc108          |gpc606_5_8          |     7|
|16    |      gpc109          |gpc606_5_9          |     7|
|17    |      gpc11           |gpc1343_5           |     7|
|18    |      gpc110          |gpc623_5            |     8|
|19    |      gpc111          |gpc615_5_10         |     8|
|20    |      gpc112          |gpc615_5_11         |     8|
|21    |      gpc113          |gpc615_5_12         |     8|
|22    |      gpc114          |gpc615_5_13         |     8|
|23    |      gpc115          |gpc615_5_14         |     8|
|24    |      gpc116          |gpc606_5_15         |     7|
|25    |      gpc117          |gpc606_5_16         |     7|
|26    |      gpc118          |gpc606_5_17         |     7|
|27    |      gpc119          |gpc207_4            |     8|
|28    |      gpc12           |gpc606_5_18         |     7|
|29    |      gpc120          |gpc207_4_19         |     8|
|30    |      gpc121          |gpc1163_5           |     6|
|31    |      gpc122          |gpc615_5_20         |     8|
|32    |      gpc123          |gpc615_5_21         |     8|
|33    |      gpc124          |gpc606_5_22         |     7|
|34    |      gpc125          |gpc615_5_23         |     8|
|35    |      gpc126          |gpc615_5_24         |     8|
|36    |      gpc127          |gpc615_5_25         |     8|
|37    |      gpc128          |gpc615_5_26         |     8|
|38    |      gpc129          |gpc606_5_27         |     7|
|39    |      gpc13           |gpc606_5_28         |     7|
|40    |      gpc130          |gpc606_5_29         |     7|
|41    |      gpc131          |gpc1406_5           |     8|
|42    |      gpc132          |gpc606_5_30         |     7|
|43    |      gpc133          |gpc606_5_31         |     7|
|44    |      gpc134          |gpc606_5_32         |     7|
|45    |      gpc135          |gpc606_5_33         |     7|
|46    |      gpc136          |gpc615_5_34         |     8|
|47    |      gpc137          |gpc615_5_35         |     8|
|48    |      gpc138          |gpc615_5_36         |     8|
|49    |      gpc139          |gpc615_5_37         |     8|
|50    |      gpc14           |gpc606_5_38         |     7|
|51    |      gpc15           |gpc615_5_39         |     8|
|52    |      gpc16           |gpc615_5_40         |     8|
|53    |      gpc17           |gpc2135_5           |     7|
|54    |      gpc18           |gpc606_5_41         |     7|
|55    |      gpc19           |gpc615_5_42         |     8|
|56    |      gpc2            |gpc1163_5_43        |     6|
|57    |      gpc20           |gpc615_5_44         |     8|
|58    |      gpc21           |gpc606_5_45         |     7|
|59    |      gpc22           |gpc623_5_46         |     8|
|60    |      gpc23           |gpc623_5_47         |     8|
|61    |      gpc24           |gpc615_5_48         |     8|
|62    |      gpc25           |gpc606_5_49         |     7|
|63    |      gpc26           |gpc606_5_50         |     7|
|64    |      gpc27           |gpc606_5_51         |     7|
|65    |      gpc28           |gpc606_5_52         |     7|
|66    |      gpc29           |gpc606_5_53         |     7|
|67    |      gpc3            |gpc1163_5_54        |     6|
|68    |      gpc30           |gpc606_5_55         |     7|
|69    |      gpc31           |gpc606_5_56         |     7|
|70    |      gpc32           |gpc606_5_57         |     7|
|71    |      gpc33           |gpc615_5_58         |     8|
|72    |      gpc34           |gpc606_5_59         |     7|
|73    |      gpc35           |gpc615_5_60         |     8|
|74    |      gpc36           |gpc606_5_61         |     7|
|75    |      gpc37           |gpc606_5_62         |     7|
|76    |      gpc38           |gpc1406_5_63        |     8|
|77    |      gpc39           |gpc1406_5_64        |     8|
|78    |      gpc4            |gpc1163_5_65        |     6|
|79    |      gpc40           |gpc615_5_66         |     8|
|80    |      gpc41           |gpc615_5_67         |     8|
|81    |      gpc42           |gpc615_5_68         |     8|
|82    |      gpc43           |gpc606_5_69         |     7|
|83    |      gpc44           |gpc606_5_70         |     7|
|84    |      gpc45           |gpc606_5_71         |     7|
|85    |      gpc46           |gpc606_5_72         |     7|
|86    |      gpc47           |gpc606_5_73         |     7|
|87    |      gpc48           |gpc1163_5_74        |     6|
|88    |      gpc49           |gpc615_5_75         |     8|
|89    |      gpc5            |gpc606_5_76         |     7|
|90    |      gpc50           |gpc615_5_77         |     8|
|91    |      gpc51           |gpc615_5_78         |     8|
|92    |      gpc52           |gpc606_5_79         |     7|
|93    |      gpc53           |gpc606_5_80         |     7|
|94    |      gpc54           |gpc606_5_81         |     7|
|95    |      gpc541          |gpc606_5_82         |     7|
|96    |      gpc542          |gpc606_5_83         |     7|
|97    |      gpc543          |gpc615_5_84         |     8|
|98    |      gpc544          |gpc615_5_85         |     8|
|99    |      gpc545          |gpc615_5_86         |     8|
|100   |      gpc546          |gpc615_5_87         |     8|
|101   |      gpc547          |gpc606_5_88         |     7|
|102   |      gpc548          |gpc606_5_89         |     7|
|103   |      gpc549          |gpc615_5_90         |     8|
|104   |      gpc55           |gpc615_5_91         |     8|
|105   |      gpc550          |gpc615_5_92         |     8|
|106   |      gpc551          |gpc615_5_93         |     8|
|107   |      gpc552          |gpc606_5_94         |     7|
|108   |      gpc553          |gpc606_5_95         |     7|
|109   |      gpc554          |gpc606_5_96         |     7|
|110   |      gpc555          |gpc606_5_97         |     7|
|111   |      gpc556          |gpc606_5_98         |     7|
|112   |      gpc557          |gpc615_5_99         |     8|
|113   |      gpc558          |gpc606_5_100        |     7|
|114   |      gpc559          |gpc1163_5_101       |     6|
|115   |      gpc56           |gpc615_5_102        |     8|
|116   |      gpc560          |gpc615_5_103        |     8|
|117   |      gpc561          |gpc615_5_104        |     8|
|118   |      gpc562          |gpc606_5_105        |     7|
|119   |      gpc563          |gpc606_5_106        |     7|
|120   |      gpc564          |gpc606_5_107        |     7|
|121   |      gpc565          |gpc606_5_108        |     7|
|122   |      gpc566          |gpc606_5_109        |     7|
|123   |      gpc567          |gpc1163_5_110       |     6|
|124   |      gpc568          |gpc1163_5_111       |     6|
|125   |      gpc569          |gpc606_5_112        |     7|
|126   |      gpc57           |gpc615_5_113        |     8|
|127   |      gpc570          |gpc606_5_114        |     7|
|128   |      gpc571          |gpc615_5_115        |     8|
|129   |      gpc572          |gpc615_5_116        |     8|
|130   |      gpc573          |gpc615_5_117        |     8|
|131   |      gpc574          |gpc615_5_118        |     8|
|132   |      gpc575          |gpc606_5_119        |     7|
|133   |      gpc576          |gpc615_5_120        |     8|
|134   |      gpc577          |gpc615_5_121        |     8|
|135   |      gpc578          |gpc606_5_122        |     7|
|136   |      gpc579          |gpc606_5_123        |     7|
|137   |      gpc58           |gpc615_5_124        |     8|
|138   |      gpc580          |gpc606_5_125        |     7|
|139   |      gpc581          |gpc615_5_126        |     8|
|140   |      gpc582          |gpc1406_5_127       |     8|
|141   |      gpc583          |gpc1406_5_128       |     8|
|142   |      gpc584          |gpc606_5_129        |     7|
|143   |      gpc585          |gpc615_5_130        |     8|
|144   |      gpc586          |gpc615_5_131        |     8|
|145   |      gpc587          |gpc615_5_132        |     8|
|146   |      gpc588          |gpc606_5_133        |     7|
|147   |      gpc589          |gpc615_5_134        |     8|
|148   |      gpc59           |gpc615_5_135        |     8|
|149   |      gpc590          |gpc606_5_136        |     7|
|150   |      gpc591          |gpc615_5_137        |     8|
|151   |      gpc592          |gpc606_5_138        |     7|
|152   |      gpc593          |gpc606_5_139        |     7|
|153   |      gpc594          |gpc117_4            |     6|
|154   |      gpc595          |gpc117_4_140        |     6|
|155   |      gpc596          |gpc606_5_141        |     7|
|156   |      gpc597          |gpc615_5_142        |     8|
|157   |      gpc598          |gpc606_5_143        |     7|
|158   |      gpc599          |gpc606_5_144        |     7|
|159   |      gpc6            |gpc606_5_145        |     7|
|160   |      gpc60           |gpc606_5_146        |     7|
|161   |      gpc600          |gpc615_5_147        |     8|
|162   |      gpc601          |gpc615_5_148        |     8|
|163   |      gpc602          |gpc606_5_149        |     7|
|164   |      gpc603          |gpc606_5_150        |     7|
|165   |      gpc604          |gpc615_5_151        |     8|
|166   |      gpc605          |gpc615_5_152        |     8|
|167   |      gpc606          |gpc615_5_153        |     8|
|168   |      gpc607          |gpc1163_5_154       |     6|
|169   |      gpc608          |gpc615_5_155        |     8|
|170   |      gpc609          |gpc615_5_156        |     8|
|171   |      gpc61           |gpc606_5_157        |     7|
|172   |      gpc610          |gpc615_5_158        |     8|
|173   |      gpc611          |gpc615_5_159        |     8|
|174   |      gpc612          |gpc615_5_160        |     8|
|175   |      gpc613          |gpc615_5_161        |     8|
|176   |      gpc614          |gpc615_5_162        |     8|
|177   |      gpc615          |gpc615_5_163        |     8|
|178   |      gpc616          |gpc615_5_164        |     8|
|179   |      gpc617          |gpc606_5_165        |     7|
|180   |      gpc618          |gpc606_5_166        |     7|
|181   |      gpc619          |gpc606_5_167        |     7|
|182   |      gpc62           |gpc606_5_168        |     7|
|183   |      gpc620          |gpc606_5_169        |     7|
|184   |      gpc621          |gpc207_4_170        |     8|
|185   |      gpc622          |gpc606_5_171        |     7|
|186   |      gpc63           |gpc606_5_172        |     7|
|187   |      gpc64           |gpc615_5_173        |     8|
|188   |      gpc65           |gpc606_5_174        |     7|
|189   |      gpc66           |gpc615_5_175        |     8|
|190   |      gpc67           |gpc615_5_176        |     8|
|191   |      gpc68           |gpc615_5_177        |     8|
|192   |      gpc69           |gpc615_5_178        |     8|
|193   |      gpc7            |gpc606_5_179        |     7|
|194   |      gpc70           |gpc606_5_180        |     7|
|195   |      gpc71           |gpc606_5_181        |     7|
|196   |      gpc72           |gpc606_5_182        |     7|
|197   |      gpc73           |gpc606_5_183        |     7|
|198   |      gpc74           |gpc606_5_184        |     7|
|199   |      gpc75           |gpc606_5_185        |     7|
|200   |      gpc76           |gpc615_5_186        |     8|
|201   |      gpc765          |gpc135_4            |     5|
|202   |      gpc766          |gpc606_5_187        |     7|
|203   |      gpc767          |gpc1343_5_188       |     7|
|204   |      gpc768          |gpc615_5_189        |     8|
|205   |      gpc769          |gpc2135_5_190       |     7|
|206   |      gpc77           |gpc623_5_191        |     8|
|207   |      gpc770          |gpc2135_5_192       |     7|
|208   |      gpc771          |gpc1406_5_193       |     8|
|209   |      gpc772          |gpc615_5_194        |     8|
|210   |      gpc773          |gpc606_5_195        |     7|
|211   |      gpc774          |gpc7_3              |     6|
|212   |      gpc775          |gpc606_5_196        |     7|
|213   |      gpc776          |gpc606_5_197        |     7|
|214   |      gpc777          |gpc615_5_198        |     8|
|215   |      gpc778          |gpc606_5_199        |     7|
|216   |      gpc779          |gpc7_3_200          |     6|
|217   |      gpc78           |gpc606_5_201        |     7|
|218   |      gpc780          |gpc606_5_202        |     7|
|219   |      gpc781          |gpc117_4_203        |     6|
|220   |      gpc782          |gpc615_5_204        |     8|
|221   |      gpc783          |gpc606_5_205        |     7|
|222   |      gpc784          |gpc615_5_206        |     8|
|223   |      gpc785          |gpc606_5_207        |     7|
|224   |      gpc786          |gpc615_5_208        |     8|
|225   |      gpc787          |gpc615_5_209        |     8|
|226   |      gpc788          |gpc606_5_210        |     7|
|227   |      gpc789          |gpc615_5_211        |     8|
|228   |      gpc79           |gpc606_5_212        |     7|
|229   |      gpc790          |gpc7_3_213          |     6|
|230   |      gpc791          |gpc7_3_214          |     6|
|231   |      gpc792          |gpc7_3_215          |     6|
|232   |      gpc793          |gpc615_5_216        |     8|
|233   |      gpc794          |gpc606_5_217        |     7|
|234   |      gpc795          |gpc615_5_218        |     8|
|235   |      gpc796          |gpc615_5_219        |     8|
|236   |      gpc797          |gpc1325_5           |     9|
|237   |      gpc798          |gpc135_4_220        |     5|
|238   |      gpc799          |gpc615_5_221        |     8|
|239   |      gpc8            |gpc615_5_222        |     8|
|240   |      gpc80           |gpc606_5_223        |     7|
|241   |      gpc800          |gpc615_5_224        |     8|
|242   |      gpc801          |gpc615_5_225        |     8|
|243   |      gpc802          |gpc15_3             |     5|
|244   |      gpc803          |gpc615_5_226        |     8|
|245   |      gpc804          |gpc1406_5_227       |     8|
|246   |      gpc805          |gpc606_5_228        |     7|
|247   |      gpc806          |gpc135_4_229        |     5|
|248   |      gpc807          |gpc1163_5_230       |     6|
|249   |      gpc808          |gpc1343_5_231       |     7|
|250   |      gpc809          |gpc2135_5_232       |     7|
|251   |      gpc81           |gpc117_4_233        |     6|
|252   |      gpc810          |gpc615_5_234        |     8|
|253   |      gpc811          |gpc615_5_235        |     8|
|254   |      gpc82           |gpc117_4_236        |     6|
|255   |      gpc83           |gpc606_5_237        |     7|
|256   |      gpc84           |gpc606_5_238        |     7|
|257   |      gpc85           |gpc606_5_239        |     7|
|258   |      gpc858          |gpc1343_5_240       |     7|
|259   |      gpc859          |gpc623_5_241        |     8|
|260   |      gpc86           |gpc615_5_242        |     8|
|261   |      gpc860          |gpc135_4_243        |     5|
|262   |      gpc861          |gpc1163_5_244       |     6|
|263   |      gpc862          |gpc1163_5_245       |     6|
|264   |      gpc863          |gpc1343_5_246       |     7|
|265   |      gpc864          |gpc1163_5_247       |     6|
|266   |      gpc865          |gpc1343_5_248       |     7|
|267   |      gpc866          |gpc2135_5_249       |     7|
|268   |      gpc867          |gpc207_4_250        |     8|
|269   |      gpc868          |gpc207_4_251        |     8|
|270   |      gpc869          |gpc1415_5           |     9|
|271   |      gpc87           |gpc606_5_252        |     7|
|272   |      gpc870          |gpc1343_5_253       |     7|
|273   |      gpc871          |gpc1343_5_254       |     7|
|274   |      gpc872          |gpc1343_5_255       |     7|
|275   |      gpc873          |gpc1343_5_256       |     7|
|276   |      gpc874          |gpc1343_5_257       |     7|
|277   |      gpc875          |gpc1343_5_258       |     7|
|278   |      gpc876          |gpc1163_5_259       |     6|
|279   |      gpc877          |gpc1343_5_260       |     7|
|280   |      gpc878          |gpc135_4_261        |     5|
|281   |      gpc879          |gpc135_4_262        |     5|
|282   |      gpc88           |gpc606_5_263        |     7|
|283   |      gpc880          |gpc1163_5_264       |     6|
|284   |      gpc881          |gpc623_5_265        |     8|
|285   |      gpc882          |gpc1163_5_266       |     6|
|286   |      gpc883          |gpc1415_5_267       |     9|
|287   |      gpc89           |gpc606_5_268        |     7|
|288   |      gpc9            |gpc615_5_269        |     8|
|289   |      gpc90           |gpc606_5_270        |     7|
|290   |      gpc91           |gpc606_5_271        |     7|
|291   |      gpc92           |gpc606_5_272        |     7|
|292   |      gpc93           |gpc606_5_273        |     7|
|293   |      gpc94           |gpc606_5_274        |     7|
|294   |      gpc95           |gpc615_5_275        |     8|
|295   |      gpc96           |gpc615_5_276        |     8|
|296   |      gpc97           |gpc615_5_277        |     8|
|297   |      gpc98           |gpc606_5_278        |     7|
|298   |      gpc99           |gpc606_5_279        |     7|
|299   |    rowadder2_1inst   |rowadder2_1_69      |   156|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.754 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.762 ; gain = 641.789 ; free physical = 1577 ; free virtual = 7766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2007.660 ; gain = 0.000 ; free physical = 1858 ; free virtual = 8048
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.312 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7963
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 482 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 482 instances

Synth Design complete | Checksum: b0dbde5d
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2150.348 ; gain = 807.258 ; free physical = 1773 ; free virtual = 7962
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1297.742; main = 1297.742; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2150.316; main = 2150.316; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.324 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7963
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:44:01 2024...
[Sat Aug 10 01:44:05 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2974 ; free virtual = 9158
[Sat Aug 10 01:44:05 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:44:05 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1690.000 ; gain = 0.000 ; free physical = 2153 ; free virtual = 8351
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.688 ; gain = 1.000 ; free physical = 2062 ; free virtual = 8261
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.688 ; gain = 0.000 ; free physical = 2062 ; free virtual = 8261
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 482 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 482 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1880.281 ; gain = 113.559 ; free physical = 2034 ; free virtual = 8233

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 140b79b8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2385.141 ; gain = 504.859 ; free physical = 1615 ; free virtual = 7813

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 140b79b8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.859 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7509

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 140b79b8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.859 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7509
Phase 1 Initialization | Checksum: 140b79b8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.859 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7509

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 140b79b8a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.859 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7509

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 140b79b8a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.859 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7509
Phase 2 Timer Update And Timing Data Collection | Checksum: 140b79b8a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.859 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7509

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 87600b06

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2748.887 ; gain = 56.027 ; free physical = 1309 ; free virtual = 7508
Retarget | Checksum: 87600b06
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 44 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: df0155ce

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2748.887 ; gain = 56.027 ; free physical = 1309 ; free virtual = 7508
Constant propagation | Checksum: df0155ce
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 26 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 4787d921

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2748.887 ; gain = 56.027 ; free physical = 1309 ; free virtual = 7507
Sweep | Checksum: 4787d921
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 4787d921

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2780.902 ; gain = 88.043 ; free physical = 1309 ; free virtual = 7507
BUFG optimization | Checksum: 4787d921
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 4787d921

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2780.902 ; gain = 88.043 ; free physical = 1309 ; free virtual = 7507
Shift Register Optimization | Checksum: 4787d921
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 4787d921

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2780.902 ; gain = 88.043 ; free physical = 1309 ; free virtual = 7507
Post Processing Netlist | Checksum: 4787d921
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 105656c87

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2780.902 ; gain = 88.043 ; free physical = 1309 ; free virtual = 7507

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.902 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7507
Phase 9.2 Verifying Netlist Connectivity | Checksum: 105656c87

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2780.902 ; gain = 88.043 ; free physical = 1309 ; free virtual = 7507
Phase 9 Finalization | Checksum: 105656c87

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2780.902 ; gain = 88.043 ; free physical = 1309 ; free virtual = 7507
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |              44  |                                              0  |
|  Constant propagation         |               0  |              26  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 105656c87

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2780.902 ; gain = 88.043 ; free physical = 1309 ; free virtual = 7507
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.902 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7507

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 105656c87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.902 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7507

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 105656c87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.902 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7507

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.902 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7507
Ending Netlist Obfuscation Task | Checksum: 105656c87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.902 ; gain = 0.000 ; free physical = 1308 ; free virtual = 7507
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1275 ; free virtual = 7474
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7466
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7cc676ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7466
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1267 ; free virtual = 7466

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1436eb9da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1256 ; free virtual = 7455

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16dc265d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1255 ; free virtual = 7454

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16dc265d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1255 ; free virtual = 7454
Phase 1 Placer Initialization | Checksum: 16dc265d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1255 ; free virtual = 7454

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16dc265d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1255 ; free virtual = 7454

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16dc265d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1255 ; free virtual = 7454

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16dc265d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1255 ; free virtual = 7454

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1dd1c2714

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7415
Phase 2 Global Placement | Checksum: 1dd1c2714

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7415

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dd1c2714

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7415

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 105da6bf6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7415

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 124cee537

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7415

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 124cee537

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7415

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411
Phase 3 Detail Placement | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411
Phase 4.3 Placer Reporting | Checksum: 100f28cee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 100f28cee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411
Ending Placer Task | Checksum: 8c1045c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7411
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1216 ; free virtual = 7415
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7408
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1213 ; free virtual = 7413
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7413
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7413
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7411
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7411
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7411
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2812.918 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7412
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2827.883 ; gain = 0.000 ; free physical = 1203 ; free virtual = 7403
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.711 ; gain = 10.906 ; free physical = 1202 ; free virtual = 7403
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2879.711 ; gain = 9.906 ; free physical = 1192 ; free virtual = 7396
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.711 ; gain = 0.000 ; free physical = 1192 ; free virtual = 7396
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.711 ; gain = 0.000 ; free physical = 1192 ; free virtual = 7396
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.711 ; gain = 0.000 ; free physical = 1192 ; free virtual = 7396
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.711 ; gain = 0.000 ; free physical = 1191 ; free virtual = 7396
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2879.711 ; gain = 10.906 ; free physical = 1191 ; free virtual = 7396
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f49cf17 ConstDB: 0 ShapeSum: 7cc676ad RouteDB: 0
Post Restoration Checksum: NetGraph: fe0222c3 | NumContArr: 33bab442 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b70ecc3f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3004.133 ; gain = 61.656 ; free physical = 1060 ; free virtual = 7261

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b70ecc3f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.133 ; gain = 94.656 ; free physical = 1027 ; free virtual = 7229

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b70ecc3f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.133 ; gain = 94.656 ; free physical = 1027 ; free virtual = 7229
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3644
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3644
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2794a22cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2794a22cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 227a8b735

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191
Phase 3 Initial Routing | Checksum: 227a8b735

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2707188b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191
Phase 4 Rip-up And Reroute | Checksum: 2707188b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2707188b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2707188b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191
Phase 6 Post Hold Fix | Checksum: 2707188b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.447883 %
  Global Horizontal Routing Utilization  = 0.657431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2707188b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 989 ; free virtual = 7191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2707188b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 988 ; free virtual = 7190

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d4003f4c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 988 ; free virtual = 7190
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1708c215c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 988 ; free virtual = 7190
Ending Routing Task | Checksum: 1708c215c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3075.617 ; gain = 133.141 ; free physical = 988 ; free virtual = 7190

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3075.617 ; gain = 195.906 ; free physical = 988 ; free virtual = 7190
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.629 ; gain = 0.000 ; free physical = 954 ; free virtual = 7158
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3166.629 ; gain = 0.000 ; free physical = 957 ; free virtual = 7164
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.629 ; gain = 0.000 ; free physical = 957 ; free virtual = 7164
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3166.629 ; gain = 0.000 ; free physical = 956 ; free virtual = 7164
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.629 ; gain = 0.000 ; free physical = 956 ; free virtual = 7164
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.629 ; gain = 0.000 ; free physical = 956 ; free virtual = 7164
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3166.629 ; gain = 0.000 ; free physical = 956 ; free virtual = 7164
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:44:38 2024...
[Sat Aug 10 01:44:44 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:39 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
INFO: [Netlist 29-17] Analyzing 795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Read PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Read Physdb Files: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Restored from archive | CPU: 0.120000 secs | Memory: 4.776825 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2958 ; free virtual = 9163
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 482 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 482 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_54_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:44:46 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:44:46 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2940264
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1762.773 ; gain = 409.598 ; free physical = 1813 ; free virtual = 8027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_54_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:469]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:817]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc2135_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:8560]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:817]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_70' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:8635]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_70' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:8635]
WARNING: [Synth 8-689] width (70) of port connection 'dst0' does not match port width (71) of module 'rowadder2_1_70' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:814]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_54_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:469]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1866.711 ; gain = 513.535 ; free physical = 1682 ; free virtual = 7898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.523 ; gain = 531.348 ; free physical = 1682 ; free virtual = 7898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.527 ; gain = 539.352 ; free physical = 1682 ; free virtual = 7897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1901.434 ; gain = 548.258 ; free physical = 1667 ; free virtual = 7884
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.965 ; gain = 644.789 ; free physical = 1575 ; free virtual = 7797
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.965 ; gain = 644.789 ; free physical = 1571 ; free virtual = 7793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1562 ; free virtual = 7783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1560 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1560 ; free virtual = 7782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1559 ; free virtual = 7781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1559 ; free virtual = 7781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1559 ; free virtual = 7781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1559 ; free virtual = 7781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   523|
|3     |LUT1   |    24|
|4     |LUT2   |   312|
|5     |LUT4   |   804|
|6     |LUT5   |  1310|
|7     |LUT6   |   836|
|8     |FDRE   |  3456|
|9     |IBUF   |    65|
|10    |OBUF   |    70|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  7401|
|2     |  compressor2_1_54_64 |compressor2_1_54_64 |  3809|
|3     |    compressor_inst   |compressor          |  3651|
|4     |      gpc0            |gpc1163_5           |     6|
|5     |      gpc1            |gpc1163_5_0         |     6|
|6     |      gpc10           |gpc606_5            |     7|
|7     |      gpc100          |gpc615_5            |     8|
|8     |      gpc101          |gpc615_5_1          |     8|
|9     |      gpc102          |gpc606_5_2          |     7|
|10    |      gpc103          |gpc606_5_3          |     7|
|11    |      gpc104          |gpc606_5_4          |     7|
|12    |      gpc105          |gpc2135_5           |     7|
|13    |      gpc106          |gpc2135_5_5         |     7|
|14    |      gpc107          |gpc2135_5_6         |     7|
|15    |      gpc108          |gpc2135_5_7         |     7|
|16    |      gpc109          |gpc615_5_8          |     8|
|17    |      gpc11           |gpc606_5_9          |     7|
|18    |      gpc110          |gpc615_5_10         |     8|
|19    |      gpc111          |gpc615_5_11         |     8|
|20    |      gpc112          |gpc615_5_12         |     8|
|21    |      gpc113          |gpc615_5_13         |     8|
|22    |      gpc114          |gpc615_5_14         |     8|
|23    |      gpc115          |gpc615_5_15         |     8|
|24    |      gpc116          |gpc615_5_16         |     8|
|25    |      gpc117          |gpc606_5_17         |     7|
|26    |      gpc118          |gpc606_5_18         |     7|
|27    |      gpc119          |gpc606_5_19         |     7|
|28    |      gpc12           |gpc606_5_20         |     7|
|29    |      gpc120          |gpc606_5_21         |     7|
|30    |      gpc1209         |gpc615_5_22         |     8|
|31    |      gpc121          |gpc606_5_23         |     7|
|32    |      gpc1210         |gpc606_5_24         |     7|
|33    |      gpc1211         |gpc606_5_25         |     7|
|34    |      gpc1212         |gpc606_5_26         |     7|
|35    |      gpc1213         |gpc2135_5_27        |     7|
|36    |      gpc1214         |gpc615_5_28         |     8|
|37    |      gpc1215         |gpc606_5_29         |     7|
|38    |      gpc1216         |gpc606_5_30         |     7|
|39    |      gpc1217         |gpc615_5_31         |     8|
|40    |      gpc1218         |gpc615_5_32         |     8|
|41    |      gpc1219         |gpc623_5            |     8|
|42    |      gpc122          |gpc606_5_33         |     7|
|43    |      gpc1220         |gpc623_5_34         |     8|
|44    |      gpc1221         |gpc135_4            |     5|
|45    |      gpc1222         |gpc606_5_35         |     7|
|46    |      gpc1223         |gpc606_5_36         |     7|
|47    |      gpc1224         |gpc1406_5           |     8|
|48    |      gpc1225         |gpc1406_5_37        |     8|
|49    |      gpc1226         |gpc615_5_38         |     8|
|50    |      gpc1227         |gpc615_5_39         |     8|
|51    |      gpc1228         |gpc615_5_40         |     8|
|52    |      gpc1229         |gpc1325_5           |     9|
|53    |      gpc123          |gpc606_5_41         |     7|
|54    |      gpc1230         |gpc606_5_42         |     7|
|55    |      gpc1231         |gpc1343_5           |     7|
|56    |      gpc1232         |gpc1325_5_43        |     9|
|57    |      gpc1233         |gpc1325_5_44        |     9|
|58    |      gpc1234         |gpc606_5_45         |     7|
|59    |      gpc1235         |gpc606_5_46         |     7|
|60    |      gpc1236         |gpc606_5_47         |     7|
|61    |      gpc1237         |gpc606_5_48         |     7|
|62    |      gpc1238         |gpc615_5_49         |     8|
|63    |      gpc1239         |gpc615_5_50         |     8|
|64    |      gpc124          |gpc606_5_51         |     7|
|65    |      gpc1240         |gpc606_5_52         |     7|
|66    |      gpc1241         |gpc606_5_53         |     7|
|67    |      gpc1242         |gpc606_5_54         |     7|
|68    |      gpc1243         |gpc615_5_55         |     8|
|69    |      gpc1244         |gpc615_5_56         |     8|
|70    |      gpc1245         |gpc615_5_57         |     8|
|71    |      gpc1246         |gpc615_5_58         |     8|
|72    |      gpc1247         |gpc207_4            |     8|
|73    |      gpc1248         |gpc615_5_59         |     8|
|74    |      gpc1249         |gpc606_5_60         |     7|
|75    |      gpc125          |gpc606_5_61         |     7|
|76    |      gpc1250         |gpc623_5_62         |     8|
|77    |      gpc1251         |gpc606_5_63         |     7|
|78    |      gpc1252         |gpc606_5_64         |     7|
|79    |      gpc1253         |gpc606_5_65         |     7|
|80    |      gpc1254         |gpc606_5_66         |     7|
|81    |      gpc1255         |gpc606_5_67         |     7|
|82    |      gpc1256         |gpc615_5_68         |     8|
|83    |      gpc1257         |gpc606_5_69         |     7|
|84    |      gpc1258         |gpc606_5_70         |     7|
|85    |      gpc1259         |gpc606_5_71         |     7|
|86    |      gpc126          |gpc606_5_72         |     7|
|87    |      gpc1260         |gpc615_5_73         |     8|
|88    |      gpc1261         |gpc606_5_74         |     7|
|89    |      gpc1262         |gpc606_5_75         |     7|
|90    |      gpc1263         |gpc606_5_76         |     7|
|91    |      gpc1264         |gpc135_4_77         |     5|
|92    |      gpc1265         |gpc135_4_78         |     5|
|93    |      gpc1266         |gpc606_5_79         |     7|
|94    |      gpc1267         |gpc135_4_80         |     5|
|95    |      gpc1268         |gpc135_4_81         |     5|
|96    |      gpc1269         |gpc1163_5_82        |     6|
|97    |      gpc127          |gpc606_5_83         |     7|
|98    |      gpc1270         |gpc606_5_84         |     7|
|99    |      gpc1271         |gpc606_5_85         |     7|
|100   |      gpc1272         |gpc606_5_86         |     7|
|101   |      gpc1273         |gpc606_5_87         |     7|
|102   |      gpc1274         |gpc606_5_88         |     7|
|103   |      gpc128          |gpc606_5_89         |     7|
|104   |      gpc129          |gpc606_5_90         |     7|
|105   |      gpc13           |gpc606_5_91         |     7|
|106   |      gpc130          |gpc606_5_92         |     7|
|107   |      gpc131          |gpc606_5_93         |     7|
|108   |      gpc132          |gpc606_5_94         |     7|
|109   |      gpc133          |gpc606_5_95         |     7|
|110   |      gpc134          |gpc615_5_96         |     8|
|111   |      gpc135          |gpc606_5_97         |     7|
|112   |      gpc136          |gpc606_5_98         |     7|
|113   |      gpc137          |gpc117_4            |     6|
|114   |      gpc138          |gpc117_4_99         |     6|
|115   |      gpc139          |gpc117_4_100        |     6|
|116   |      gpc14           |gpc606_5_101        |     7|
|117   |      gpc140          |gpc606_5_102        |     7|
|118   |      gpc141          |gpc606_5_103        |     7|
|119   |      gpc142          |gpc606_5_104        |     7|
|120   |      gpc143          |gpc615_5_105        |     8|
|121   |      gpc1436         |gpc615_5_106        |     8|
|122   |      gpc1437         |gpc615_5_107        |     8|
|123   |      gpc1438         |gpc2135_5_108       |     7|
|124   |      gpc1439         |gpc615_5_109        |     8|
|125   |      gpc144          |gpc615_5_110        |     8|
|126   |      gpc1440         |gpc615_5_111        |     8|
|127   |      gpc1441         |gpc615_5_112        |     8|
|128   |      gpc1442         |gpc7_3              |     6|
|129   |      gpc1443         |gpc135_4_113        |     5|
|130   |      gpc1444         |gpc207_4_114        |     8|
|131   |      gpc1445         |gpc1415_5           |     9|
|132   |      gpc1446         |gpc117_4_115        |     6|
|133   |      gpc1447         |gpc1406_5_116       |     8|
|134   |      gpc1448         |gpc615_5_117        |     8|
|135   |      gpc1449         |gpc615_5_118        |     8|
|136   |      gpc145          |gpc606_5_119        |     7|
|137   |      gpc1450         |gpc15_3             |     5|
|138   |      gpc1451         |gpc615_5_120        |     8|
|139   |      gpc1452         |gpc1163_5_121       |     6|
|140   |      gpc1453         |gpc606_5_122        |     7|
|141   |      gpc1454         |gpc3_2              |     3|
|142   |      gpc1455         |gpc2135_5_123       |     7|
|143   |      gpc1456         |gpc2135_5_124       |     7|
|144   |      gpc1457         |gpc2135_5_125       |     7|
|145   |      gpc1458         |gpc615_5_126        |     8|
|146   |      gpc1459         |gpc2116_5           |     6|
|147   |      gpc146          |gpc606_5_127        |     7|
|148   |      gpc1460         |gpc207_4_128        |     8|
|149   |      gpc1461         |gpc2135_5_129       |     7|
|150   |      gpc1462         |gpc2135_5_130       |     7|
|151   |      gpc1463         |gpc615_5_131        |     8|
|152   |      gpc1464         |gpc615_5_132        |     8|
|153   |      gpc1465         |gpc606_5_133        |     7|
|154   |      gpc1466         |gpc615_5_134        |     8|
|155   |      gpc1467         |gpc606_5_135        |     7|
|156   |      gpc1468         |gpc615_5_136        |     8|
|157   |      gpc1469         |gpc1343_5_137       |     7|
|158   |      gpc147          |gpc606_5_138        |     7|
|159   |      gpc1470         |gpc1343_5_139       |     7|
|160   |      gpc1471         |gpc623_5_140        |     8|
|161   |      gpc1472         |gpc606_5_141        |     7|
|162   |      gpc1473         |gpc117_4_142        |     6|
|163   |      gpc1474         |gpc2223_5           |     9|
|164   |      gpc1475         |gpc606_5_143        |     7|
|165   |      gpc1476         |gpc606_5_144        |     7|
|166   |      gpc148          |gpc606_5_145        |     7|
|167   |      gpc149          |gpc606_5_146        |     7|
|168   |      gpc15           |gpc606_5_147        |     7|
|169   |      gpc150          |gpc606_5_148        |     7|
|170   |      gpc151          |gpc606_5_149        |     7|
|171   |      gpc152          |gpc606_5_150        |     7|
|172   |      gpc153          |gpc606_5_151        |     7|
|173   |      gpc1535         |gpc207_4_152        |     8|
|174   |      gpc1536         |gpc623_5_153        |     8|
|175   |      gpc1537         |gpc135_4_154        |     5|
|176   |      gpc1538         |gpc1343_5_155       |     7|
|177   |      gpc1539         |gpc1343_5_156       |     7|
|178   |      gpc154          |gpc615_5_157        |     8|
|179   |      gpc1540         |gpc7_3_158          |     6|
|180   |      gpc1541         |gpc1343_5_159       |     7|
|181   |      gpc1542         |gpc23_3             |     5|
|182   |      gpc1543         |gpc1343_5_160       |     7|
|183   |      gpc1544         |gpc615_5_161        |     8|
|184   |      gpc1545         |gpc223_4            |     7|
|185   |      gpc1546         |gpc606_5_162        |     7|
|186   |      gpc1547         |gpc3_2_163          |     3|
|187   |      gpc1548         |gpc1163_5_164       |     6|
|188   |      gpc1549         |gpc606_5_165        |     7|
|189   |      gpc155          |gpc615_5_166        |     8|
|190   |      gpc1550         |gpc1343_5_167       |     7|
|191   |      gpc1551         |gpc135_4_168        |     5|
|192   |      gpc1552         |gpc1343_5_169       |     7|
|193   |      gpc1553         |gpc1343_5_170       |     7|
|194   |      gpc1554         |gpc1343_5_171       |     7|
|195   |      gpc1555         |gpc1343_5_172       |     7|
|196   |      gpc1556         |gpc1343_5_173       |     7|
|197   |      gpc1557         |gpc135_4_174        |     5|
|198   |      gpc1558         |gpc2135_5_175       |     7|
|199   |      gpc1559         |gpc615_5_176        |     8|
|200   |      gpc156          |gpc606_5_177        |     7|
|201   |      gpc1560         |gpc2135_5_178       |     7|
|202   |      gpc157          |gpc606_5_179        |     7|
|203   |      gpc158          |gpc606_5_180        |     7|
|204   |      gpc159          |gpc615_5_181        |     8|
|205   |      gpc16           |gpc615_5_182        |     8|
|206   |      gpc160          |gpc1406_5_183       |     8|
|207   |      gpc161          |gpc615_5_184        |     8|
|208   |      gpc162          |gpc615_5_185        |     8|
|209   |      gpc163          |gpc615_5_186        |     8|
|210   |      gpc164          |gpc606_5_187        |     7|
|211   |      gpc165          |gpc606_5_188        |     7|
|212   |      gpc166          |gpc606_5_189        |     7|
|213   |      gpc167          |gpc606_5_190        |     7|
|214   |      gpc168          |gpc606_5_191        |     7|
|215   |      gpc169          |gpc606_5_192        |     7|
|216   |      gpc17           |gpc615_5_193        |     8|
|217   |      gpc170          |gpc606_5_194        |     7|
|218   |      gpc171          |gpc606_5_195        |     7|
|219   |      gpc172          |gpc606_5_196        |     7|
|220   |      gpc173          |gpc615_5_197        |     8|
|221   |      gpc174          |gpc615_5_198        |     8|
|222   |      gpc175          |gpc615_5_199        |     8|
|223   |      gpc176          |gpc615_5_200        |     8|
|224   |      gpc177          |gpc615_5_201        |     8|
|225   |      gpc178          |gpc615_5_202        |     8|
|226   |      gpc179          |gpc606_5_203        |     7|
|227   |      gpc18           |gpc615_5_204        |     8|
|228   |      gpc180          |gpc606_5_205        |     7|
|229   |      gpc181          |gpc606_5_206        |     7|
|230   |      gpc182          |gpc615_5_207        |     8|
|231   |      gpc183          |gpc615_5_208        |     8|
|232   |      gpc184          |gpc615_5_209        |     8|
|233   |      gpc185          |gpc615_5_210        |     8|
|234   |      gpc186          |gpc615_5_211        |     8|
|235   |      gpc187          |gpc615_5_212        |     8|
|236   |      gpc188          |gpc615_5_213        |     8|
|237   |      gpc189          |gpc615_5_214        |     8|
|238   |      gpc19           |gpc615_5_215        |     8|
|239   |      gpc190          |gpc615_5_216        |     8|
|240   |      gpc191          |gpc615_5_217        |     8|
|241   |      gpc192          |gpc615_5_218        |     8|
|242   |      gpc193          |gpc615_5_219        |     8|
|243   |      gpc194          |gpc606_5_220        |     7|
|244   |      gpc195          |gpc606_5_221        |     7|
|245   |      gpc196          |gpc606_5_222        |     7|
|246   |      gpc197          |gpc606_5_223        |     7|
|247   |      gpc198          |gpc615_5_224        |     8|
|248   |      gpc199          |gpc615_5_225        |     8|
|249   |      gpc2            |gpc1163_5_226       |     6|
|250   |      gpc20           |gpc615_5_227        |     8|
|251   |      gpc200          |gpc615_5_228        |     8|
|252   |      gpc201          |gpc606_5_229        |     7|
|253   |      gpc202          |gpc615_5_230        |     8|
|254   |      gpc203          |gpc615_5_231        |     8|
|255   |      gpc204          |gpc615_5_232        |     8|
|256   |      gpc205          |gpc615_5_233        |     8|
|257   |      gpc206          |gpc615_5_234        |     8|
|258   |      gpc207          |gpc615_5_235        |     8|
|259   |      gpc208          |gpc615_5_236        |     8|
|260   |      gpc209          |gpc615_5_237        |     8|
|261   |      gpc21           |gpc615_5_238        |     8|
|262   |      gpc210          |gpc615_5_239        |     8|
|263   |      gpc211          |gpc615_5_240        |     8|
|264   |      gpc212          |gpc606_5_241        |     7|
|265   |      gpc213          |gpc606_5_242        |     7|
|266   |      gpc214          |gpc606_5_243        |     7|
|267   |      gpc215          |gpc606_5_244        |     7|
|268   |      gpc216          |gpc606_5_245        |     7|
|269   |      gpc217          |gpc606_5_246        |     7|
|270   |      gpc218          |gpc606_5_247        |     7|
|271   |      gpc219          |gpc606_5_248        |     7|
|272   |      gpc22           |gpc615_5_249        |     8|
|273   |      gpc220          |gpc606_5_250        |     7|
|274   |      gpc221          |gpc606_5_251        |     7|
|275   |      gpc222          |gpc606_5_252        |     7|
|276   |      gpc223          |gpc606_5_253        |     7|
|277   |      gpc224          |gpc606_5_254        |     7|
|278   |      gpc225          |gpc606_5_255        |     7|
|279   |      gpc226          |gpc606_5_256        |     7|
|280   |      gpc227          |gpc606_5_257        |     7|
|281   |      gpc228          |gpc606_5_258        |     7|
|282   |      gpc229          |gpc606_5_259        |     7|
|283   |      gpc23           |gpc615_5_260        |     8|
|284   |      gpc230          |gpc606_5_261        |     7|
|285   |      gpc231          |gpc606_5_262        |     7|
|286   |      gpc232          |gpc606_5_263        |     7|
|287   |      gpc233          |gpc606_5_264        |     7|
|288   |      gpc234          |gpc606_5_265        |     7|
|289   |      gpc235          |gpc606_5_266        |     7|
|290   |      gpc236          |gpc606_5_267        |     7|
|291   |      gpc237          |gpc606_5_268        |     7|
|292   |      gpc238          |gpc606_5_269        |     7|
|293   |      gpc239          |gpc606_5_270        |     7|
|294   |      gpc24           |gpc615_5_271        |     8|
|295   |      gpc240          |gpc606_5_272        |     7|
|296   |      gpc241          |gpc606_5_273        |     7|
|297   |      gpc242          |gpc606_5_274        |     7|
|298   |      gpc243          |gpc606_5_275        |     7|
|299   |      gpc25           |gpc606_5_276        |     7|
|300   |      gpc26           |gpc606_5_277        |     7|
|301   |      gpc27           |gpc615_5_278        |     8|
|302   |      gpc28           |gpc615_5_279        |     8|
|303   |      gpc29           |gpc615_5_280        |     8|
|304   |      gpc3            |gpc7_3_281          |     6|
|305   |      gpc30           |gpc606_5_282        |     7|
|306   |      gpc31           |gpc606_5_283        |     7|
|307   |      gpc32           |gpc606_5_284        |     7|
|308   |      gpc33           |gpc606_5_285        |     7|
|309   |      gpc34           |gpc615_5_286        |     8|
|310   |      gpc35           |gpc615_5_287        |     8|
|311   |      gpc36           |gpc606_5_288        |     7|
|312   |      gpc37           |gpc606_5_289        |     7|
|313   |      gpc38           |gpc606_5_290        |     7|
|314   |      gpc39           |gpc606_5_291        |     7|
|315   |      gpc4            |gpc606_5_292        |     7|
|316   |      gpc40           |gpc606_5_293        |     7|
|317   |      gpc41           |gpc606_5_294        |     7|
|318   |      gpc42           |gpc606_5_295        |     7|
|319   |      gpc43           |gpc615_5_296        |     8|
|320   |      gpc44           |gpc615_5_297        |     8|
|321   |      gpc45           |gpc615_5_298        |     8|
|322   |      gpc46           |gpc615_5_299        |     8|
|323   |      gpc47           |gpc615_5_300        |     8|
|324   |      gpc48           |gpc615_5_301        |     8|
|325   |      gpc49           |gpc615_5_302        |     8|
|326   |      gpc5            |gpc606_5_303        |     7|
|327   |      gpc50           |gpc615_5_304        |     8|
|328   |      gpc51           |gpc615_5_305        |     8|
|329   |      gpc52           |gpc615_5_306        |     8|
|330   |      gpc53           |gpc606_5_307        |     7|
|331   |      gpc54           |gpc606_5_308        |     7|
|332   |      gpc55           |gpc606_5_309        |     7|
|333   |      gpc56           |gpc606_5_310        |     7|
|334   |      gpc57           |gpc606_5_311        |     7|
|335   |      gpc58           |gpc606_5_312        |     7|
|336   |      gpc59           |gpc606_5_313        |     7|
|337   |      gpc6            |gpc606_5_314        |     7|
|338   |      gpc60           |gpc606_5_315        |     7|
|339   |      gpc61           |gpc615_5_316        |     8|
|340   |      gpc62           |gpc615_5_317        |     8|
|341   |      gpc63           |gpc615_5_318        |     8|
|342   |      gpc64           |gpc615_5_319        |     8|
|343   |      gpc65           |gpc615_5_320        |     8|
|344   |      gpc66           |gpc615_5_321        |     8|
|345   |      gpc67           |gpc606_5_322        |     7|
|346   |      gpc68           |gpc606_5_323        |     7|
|347   |      gpc69           |gpc606_5_324        |     7|
|348   |      gpc7            |gpc606_5_325        |     7|
|349   |      gpc70           |gpc606_5_326        |     7|
|350   |      gpc71           |gpc606_5_327        |     7|
|351   |      gpc72           |gpc606_5_328        |     7|
|352   |      gpc73           |gpc606_5_329        |     7|
|353   |      gpc74           |gpc606_5_330        |     7|
|354   |      gpc75           |gpc606_5_331        |     7|
|355   |      gpc76           |gpc606_5_332        |     7|
|356   |      gpc77           |gpc606_5_333        |     7|
|357   |      gpc78           |gpc606_5_334        |     7|
|358   |      gpc79           |gpc606_5_335        |     7|
|359   |      gpc797          |gpc1163_5_336       |     6|
|360   |      gpc798          |gpc606_5_337        |     7|
|361   |      gpc799          |gpc615_5_338        |     8|
|362   |      gpc8            |gpc606_5_339        |     7|
|363   |      gpc80           |gpc606_5_340        |     7|
|364   |      gpc800          |gpc2135_5_341       |     7|
|365   |      gpc801          |gpc606_5_342        |     7|
|366   |      gpc802          |gpc615_5_343        |     8|
|367   |      gpc803          |gpc615_5_344        |     8|
|368   |      gpc804          |gpc615_5_345        |     8|
|369   |      gpc805          |gpc2135_5_346       |     7|
|370   |      gpc806          |gpc2135_5_347       |     7|
|371   |      gpc807          |gpc606_5_348        |     7|
|372   |      gpc808          |gpc606_5_349        |     7|
|373   |      gpc809          |gpc606_5_350        |     7|
|374   |      gpc81           |gpc615_5_351        |     8|
|375   |      gpc810          |gpc615_5_352        |     8|
|376   |      gpc811          |gpc615_5_353        |     8|
|377   |      gpc812          |gpc615_5_354        |     8|
|378   |      gpc813          |gpc606_5_355        |     7|
|379   |      gpc814          |gpc606_5_356        |     7|
|380   |      gpc815          |gpc606_5_357        |     7|
|381   |      gpc816          |gpc615_5_358        |     8|
|382   |      gpc817          |gpc1415_5_359       |     9|
|383   |      gpc818          |gpc1415_5_360       |     9|
|384   |      gpc819          |gpc1163_5_361       |     6|
|385   |      gpc82           |gpc615_5_362        |     8|
|386   |      gpc820          |gpc1163_5_363       |     6|
|387   |      gpc821          |gpc615_5_364        |     8|
|388   |      gpc822          |gpc615_5_365        |     8|
|389   |      gpc823          |gpc606_5_366        |     7|
|390   |      gpc824          |gpc1343_5_367       |     7|
|391   |      gpc825          |gpc1343_5_368       |     7|
|392   |      gpc826          |gpc1163_5_369       |     6|
|393   |      gpc827          |gpc1163_5_370       |     6|
|394   |      gpc828          |gpc1163_5_371       |     6|
|395   |      gpc829          |gpc1163_5_372       |     6|
|396   |      gpc83           |gpc615_5_373        |     8|
|397   |      gpc830          |gpc1163_5_374       |     6|
|398   |      gpc831          |gpc606_5_375        |     7|
|399   |      gpc832          |gpc606_5_376        |     7|
|400   |      gpc833          |gpc606_5_377        |     7|
|401   |      gpc834          |gpc615_5_378        |     8|
|402   |      gpc835          |gpc615_5_379        |     8|
|403   |      gpc836          |gpc615_5_380        |     8|
|404   |      gpc837          |gpc615_5_381        |     8|
|405   |      gpc838          |gpc615_5_382        |     8|
|406   |      gpc839          |gpc1343_5_383       |     7|
|407   |      gpc84           |gpc615_5_384        |     8|
|408   |      gpc840          |gpc1343_5_385       |     7|
|409   |      gpc841          |gpc606_5_386        |     7|
|410   |      gpc842          |gpc606_5_387        |     7|
|411   |      gpc843          |gpc615_5_388        |     8|
|412   |      gpc844          |gpc615_5_389        |     8|
|413   |      gpc845          |gpc615_5_390        |     8|
|414   |      gpc846          |gpc615_5_391        |     8|
|415   |      gpc847          |gpc615_5_392        |     8|
|416   |      gpc848          |gpc615_5_393        |     8|
|417   |      gpc849          |gpc615_5_394        |     8|
|418   |      gpc85           |gpc615_5_395        |     8|
|419   |      gpc850          |gpc1343_5_396       |     7|
|420   |      gpc851          |gpc1343_5_397       |     7|
|421   |      gpc852          |gpc1343_5_398       |     7|
|422   |      gpc853          |gpc606_5_399        |     7|
|423   |      gpc854          |gpc615_5_400        |     8|
|424   |      gpc855          |gpc606_5_401        |     7|
|425   |      gpc856          |gpc606_5_402        |     7|
|426   |      gpc857          |gpc615_5_403        |     8|
|427   |      gpc858          |gpc606_5_404        |     7|
|428   |      gpc859          |gpc606_5_405        |     7|
|429   |      gpc86           |gpc606_5_406        |     7|
|430   |      gpc860          |gpc606_5_407        |     7|
|431   |      gpc861          |gpc606_5_408        |     7|
|432   |      gpc862          |gpc606_5_409        |     7|
|433   |      gpc863          |gpc606_5_410        |     7|
|434   |      gpc864          |gpc615_5_411        |     8|
|435   |      gpc865          |gpc615_5_412        |     8|
|436   |      gpc866          |gpc615_5_413        |     8|
|437   |      gpc867          |gpc615_5_414        |     8|
|438   |      gpc868          |gpc615_5_415        |     8|
|439   |      gpc869          |gpc606_5_416        |     7|
|440   |      gpc87           |gpc606_5_417        |     7|
|441   |      gpc870          |gpc606_5_418        |     7|
|442   |      gpc871          |gpc606_5_419        |     7|
|443   |      gpc872          |gpc615_5_420        |     8|
|444   |      gpc873          |gpc615_5_421        |     8|
|445   |      gpc874          |gpc615_5_422        |     8|
|446   |      gpc875          |gpc1163_5_423       |     6|
|447   |      gpc876          |gpc1163_5_424       |     6|
|448   |      gpc877          |gpc1163_5_425       |     6|
|449   |      gpc878          |gpc606_5_426        |     7|
|450   |      gpc879          |gpc606_5_427        |     7|
|451   |      gpc88           |gpc606_5_428        |     7|
|452   |      gpc880          |gpc606_5_429        |     7|
|453   |      gpc881          |gpc606_5_430        |     7|
|454   |      gpc882          |gpc606_5_431        |     7|
|455   |      gpc883          |gpc606_5_432        |     7|
|456   |      gpc884          |gpc606_5_433        |     7|
|457   |      gpc885          |gpc606_5_434        |     7|
|458   |      gpc886          |gpc615_5_435        |     8|
|459   |      gpc887          |gpc615_5_436        |     8|
|460   |      gpc888          |gpc615_5_437        |     8|
|461   |      gpc889          |gpc615_5_438        |     8|
|462   |      gpc89           |gpc606_5_439        |     7|
|463   |      gpc890          |gpc606_5_440        |     7|
|464   |      gpc891          |gpc606_5_441        |     7|
|465   |      gpc892          |gpc2135_5_442       |     7|
|466   |      gpc893          |gpc2135_5_443       |     7|
|467   |      gpc894          |gpc2135_5_444       |     7|
|468   |      gpc895          |gpc2135_5_445       |     7|
|469   |      gpc896          |gpc2135_5_446       |     7|
|470   |      gpc897          |gpc615_5_447        |     8|
|471   |      gpc898          |gpc606_5_448        |     7|
|472   |      gpc899          |gpc606_5_449        |     7|
|473   |      gpc9            |gpc606_5_450        |     7|
|474   |      gpc90           |gpc606_5_451        |     7|
|475   |      gpc900          |gpc606_5_452        |     7|
|476   |      gpc901          |gpc606_5_453        |     7|
|477   |      gpc902          |gpc606_5_454        |     7|
|478   |      gpc903          |gpc606_5_455        |     7|
|479   |      gpc904          |gpc615_5_456        |     8|
|480   |      gpc905          |gpc615_5_457        |     8|
|481   |      gpc906          |gpc606_5_458        |     7|
|482   |      gpc907          |gpc606_5_459        |     7|
|483   |      gpc908          |gpc606_5_460        |     7|
|484   |      gpc909          |gpc606_5_461        |     7|
|485   |      gpc91           |gpc606_5_462        |     7|
|486   |      gpc910          |gpc606_5_463        |     7|
|487   |      gpc911          |gpc615_5_464        |     8|
|488   |      gpc912          |gpc606_5_465        |     7|
|489   |      gpc913          |gpc135_4_466        |     5|
|490   |      gpc914          |gpc135_4_467        |     5|
|491   |      gpc915          |gpc135_4_468        |     5|
|492   |      gpc916          |gpc135_4_469        |     5|
|493   |      gpc917          |gpc135_4_470        |     5|
|494   |      gpc918          |gpc135_4_471        |     5|
|495   |      gpc919          |gpc606_5_472        |     7|
|496   |      gpc92           |gpc606_5_473        |     7|
|497   |      gpc920          |gpc606_5_474        |     7|
|498   |      gpc921          |gpc1163_5_475       |     6|
|499   |      gpc922          |gpc1163_5_476       |     6|
|500   |      gpc923          |gpc606_5_477        |     7|
|501   |      gpc924          |gpc606_5_478        |     7|
|502   |      gpc93           |gpc606_5_479        |     7|
|503   |      gpc94           |gpc606_5_480        |     7|
|504   |      gpc95           |gpc606_5_481        |     7|
|505   |      gpc96           |gpc606_5_482        |     7|
|506   |      gpc97           |gpc615_5_483        |     8|
|507   |      gpc98           |gpc615_5_484        |     8|
|508   |      gpc99           |gpc615_5_485        |     8|
|509   |    rowadder2_1inst   |rowadder2_1_70      |   158|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1559 ; free virtual = 7781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.973 ; gain = 652.797 ; free physical = 1559 ; free virtual = 7781
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.980 ; gain = 652.797 ; free physical = 1559 ; free virtual = 7781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2013.910 ; gain = 0.000 ; free physical = 1839 ; free virtual = 8060
INFO: [Netlist 29-17] Analyzing 1359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.531 ; gain = 0.000 ; free physical = 1752 ; free virtual = 7973
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 836 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 836 instances

Synth Design complete | Checksum: 96bc4b3c
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2163.566 ; gain = 816.328 ; free physical = 1751 ; free virtual = 7973
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1309.813; main = 1309.813; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2163.535; main = 2163.535; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2187.543 ; gain = 0.000 ; free physical = 1750 ; free virtual = 7973
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:45:04 2024...
[Sat Aug 10 01:45:07 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2964 ; free virtual = 9179
[Sat Aug 10 01:45:07 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:45:07 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1690.246 ; gain = 0.000 ; free physical = 2146 ; free virtual = 8361
INFO: [Netlist 29-17] Analyzing 1359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1774.902 ; gain = 2.000 ; free physical = 2054 ; free virtual = 8270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.902 ; gain = 0.000 ; free physical = 2054 ; free virtual = 8270
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 836 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 836 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1886.527 ; gain = 111.590 ; free physical = 2036 ; free virtual = 8251

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d0bec07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.387 ; gain = 505.859 ; free physical = 1608 ; free virtual = 7824

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 10d0bec07

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.191 ; gain = 0.000 ; free physical = 1305 ; free virtual = 7520

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 10d0bec07

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.191 ; gain = 0.000 ; free physical = 1305 ; free virtual = 7520
Phase 1 Initialization | Checksum: 10d0bec07

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.191 ; gain = 0.000 ; free physical = 1305 ; free virtual = 7520

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 10d0bec07

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2699.191 ; gain = 0.000 ; free physical = 1305 ; free virtual = 7520

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 10d0bec07

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2699.191 ; gain = 0.000 ; free physical = 1304 ; free virtual = 7519
Phase 2 Timer Update And Timing Data Collection | Checksum: 10d0bec07

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2699.191 ; gain = 0.000 ; free physical = 1304 ; free virtual = 7519

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f7d5942e

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2755.219 ; gain = 56.027 ; free physical = 1302 ; free virtual = 7518
Retarget | Checksum: f7d5942e
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 38 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ab5e0bcd

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2755.219 ; gain = 56.027 ; free physical = 1302 ; free virtual = 7518
Constant propagation | Checksum: ab5e0bcd
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 26 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 4249cbde

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2755.219 ; gain = 56.027 ; free physical = 1302 ; free virtual = 7517
Sweep | Checksum: 4249cbde
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 4249cbde

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2787.234 ; gain = 88.043 ; free physical = 1302 ; free virtual = 7517
BUFG optimization | Checksum: 4249cbde
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 4249cbde

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2787.234 ; gain = 88.043 ; free physical = 1302 ; free virtual = 7517
Shift Register Optimization | Checksum: 4249cbde
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 4249cbde

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2787.234 ; gain = 88.043 ; free physical = 1301 ; free virtual = 7517
Post Processing Netlist | Checksum: 4249cbde
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 67b876c5

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2787.234 ; gain = 88.043 ; free physical = 1301 ; free virtual = 7517

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7517
Phase 9.2 Verifying Netlist Connectivity | Checksum: 67b876c5

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2787.234 ; gain = 88.043 ; free physical = 1301 ; free virtual = 7517
Phase 9 Finalization | Checksum: 67b876c5

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2787.234 ; gain = 88.043 ; free physical = 1301 ; free virtual = 7517
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              38  |                                              0  |
|  Constant propagation         |               0  |              26  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 67b876c5

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2787.234 ; gain = 88.043 ; free physical = 1301 ; free virtual = 7517
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7517

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 67b876c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7517

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 67b876c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7517

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7517
Ending Netlist Obfuscation Task | Checksum: 67b876c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7517
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2787.234 ; gain = 1012.297 ; free physical = 1301 ; free virtual = 7517
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.277 ; gain = 0.000 ; free physical = 1276 ; free virtual = 7492
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7496
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 292549f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7496

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5c9f3840

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7480

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1217e78ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7479

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1217e78ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7479
Phase 1 Placer Initialization | Checksum: 1217e78ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7479

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1217e78ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7479

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1217e78ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7479

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1217e78ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7479

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 14f6e44d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1223 ; free virtual = 7439
Phase 2 Global Placement | Checksum: 14f6e44d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7439

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f6e44d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10bb3873c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7439

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: df392d83

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7439

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: df392d83

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1222 ; free virtual = 7439

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436
Phase 3 Detail Placement | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436
Phase 4.3 Placer Reporting | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2085eba6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436
Ending Placer Task | Checksum: 12671cdee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7436
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1217 ; free virtual = 7434
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1213 ; free virtual = 7430
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7435
Wrote PlaceDB: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7431
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7431
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7432
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7431
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1207 ; free virtual = 7431
Write Physdb Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1207 ; free virtual = 7431
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2883.281 ; gain = 0.000 ; free physical = 1203 ; free virtual = 7421
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.980 ; gain = 7.699 ; free physical = 1202 ; free virtual = 7421
Wrote PlaceDB: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2890.980 ; gain = 7.699 ; free physical = 1196 ; free virtual = 7421
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.980 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7421
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2890.980 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7420
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.980 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7421
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.980 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7420
Write Physdb Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2890.980 ; gain = 7.699 ; free physical = 1195 ; free virtual = 7420
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fd4c83fb ConstDB: 0 ShapeSum: 292549f3 RouteDB: 0
Post Restoration Checksum: NetGraph: 89e83d67 | NumContArr: 2a17e082 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 239521323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3018.371 ; gain = 65.656 ; free physical = 1053 ; free virtual = 7274

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 239521323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.371 ; gain = 98.656 ; free physical = 1021 ; free virtual = 7242

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 239521323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.371 ; gain = 98.656 ; free physical = 1021 ; free virtual = 7242
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6090
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6090
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c101dd04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c101dd04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 317e5c2b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204
Phase 3 Initial Routing | Checksum: 317e5c2b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 23875d4cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204
Phase 4 Rip-up And Reroute | Checksum: 23875d4cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 23875d4cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 23875d4cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204
Phase 6 Post Hold Fix | Checksum: 23875d4cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.694695 %
  Global Horizontal Routing Utilization  = 0.990409 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23875d4cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7204

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23875d4cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 982 ; free virtual = 7203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 272eccb15

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7203
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 8d91c667

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7203
Ending Routing Task | Checksum: 8d91c667

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 138.797 ; free physical = 983 ; free virtual = 7203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.512 ; gain = 200.531 ; free physical = 983 ; free virtual = 7203
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3182.523 ; gain = 0.000 ; free physical = 962 ; free virtual = 7187
Wrote PlaceDB: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3182.523 ; gain = 0.000 ; free physical = 958 ; free virtual = 7188
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.523 ; gain = 0.000 ; free physical = 958 ; free virtual = 7188
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3182.523 ; gain = 0.000 ; free physical = 957 ; free virtual = 7188
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.523 ; gain = 0.000 ; free physical = 956 ; free virtual = 7188
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.523 ; gain = 0.000 ; free physical = 956 ; free virtual = 7188
Write Physdb Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3182.523 ; gain = 0.000 ; free physical = 956 ; free virtual = 7188
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:45:43 2024...
[Sat Aug 10 01:45:49 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:42 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9183
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9183
INFO: [Netlist 29-17] Analyzing 1359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9183
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9182
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9182
Read PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9182
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9182
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2956 ; free virtual = 9182
Read Physdb Files: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2956 ; free virtual = 9182
Restored from archive | CPU: 0.170000 secs | Memory: 7.608612 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2956 ; free virtual = 9182
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2956 ; free virtual = 9182
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 836 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 836 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_32_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:45:52 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:45:52 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2964751
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.215 ; gain = 407.629 ; free physical = 1814 ; free virtual = 8027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_32_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:131]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:236]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:236]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_21' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1364]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_21' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1364]
WARNING: [Synth 8-689] width (21) of port connection 'dst0' does not match port width (22) of module 'rowadder2_1_21' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:233]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_32_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:131]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1842.184 ; gain = 486.598 ; free physical = 1713 ; free virtual = 7926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1859.996 ; gain = 504.410 ; free physical = 1712 ; free virtual = 7926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.000 ; gain = 512.414 ; free physical = 1712 ; free virtual = 7925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.938 ; gain = 518.352 ; free physical = 1704 ; free virtual = 7918
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1591 ; free virtual = 7808
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1591 ; free virtual = 7808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    76|
|3     |LUT1   |     2|
|4     |LUT2   |    56|
|5     |LUT4   |    82|
|6     |LUT5   |   210|
|7     |LUT6   |   126|
|8     |FDRE   |   512|
|9     |IBUF   |    17|
|10    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  1103|
|2     |  compressor2_1_32_16 |compressor2_1_32_16 |   552|
|3     |    compressor_inst   |compressor          |   504|
|4     |      gpc0            |gpc1163_5           |     6|
|5     |      gpc1            |gpc606_5            |     7|
|6     |      gpc10           |gpc615_5            |     8|
|7     |      gpc11           |gpc606_5_0          |     7|
|8     |      gpc12           |gpc606_5_1          |     7|
|9     |      gpc13           |gpc606_5_2          |     7|
|10    |      gpc14           |gpc606_5_3          |     7|
|11    |      gpc15           |gpc606_5_4          |     7|
|12    |      gpc16           |gpc606_5_5          |     7|
|13    |      gpc162          |gpc1163_5_6         |     6|
|14    |      gpc163          |gpc1163_5_7         |     6|
|15    |      gpc164          |gpc615_5_8          |     8|
|16    |      gpc165          |gpc606_5_9          |     7|
|17    |      gpc166          |gpc615_5_10         |     8|
|18    |      gpc167          |gpc615_5_11         |     8|
|19    |      gpc168          |gpc606_5_12         |     7|
|20    |      gpc169          |gpc606_5_13         |     7|
|21    |      gpc17           |gpc615_5_14         |     8|
|22    |      gpc170          |gpc606_5_15         |     7|
|23    |      gpc171          |gpc1163_5_16        |     6|
|24    |      gpc18           |gpc615_5_17         |     8|
|25    |      gpc19           |gpc615_5_18         |     8|
|26    |      gpc195          |gpc2135_5           |     7|
|27    |      gpc196          |gpc606_5_19         |     7|
|28    |      gpc197          |gpc2135_5_20        |     7|
|29    |      gpc198          |gpc615_5_21         |     8|
|30    |      gpc199          |gpc2135_5_22        |     7|
|31    |      gpc2            |gpc606_5_23         |     7|
|32    |      gpc20           |gpc1406_5           |     8|
|33    |      gpc200          |gpc117_4            |     6|
|34    |      gpc21           |gpc606_5_24         |     7|
|35    |      gpc22           |gpc606_5_25         |     7|
|36    |      gpc23           |gpc606_5_26         |     7|
|37    |      gpc24           |gpc606_5_27         |     7|
|38    |      gpc25           |gpc615_5_28         |     8|
|39    |      gpc26           |gpc615_5_29         |     8|
|40    |      gpc27           |gpc615_5_30         |     8|
|41    |      gpc28           |gpc615_5_31         |     8|
|42    |      gpc29           |gpc615_5_32         |     8|
|43    |      gpc3            |gpc606_5_33         |     7|
|44    |      gpc30           |gpc606_5_34         |     7|
|45    |      gpc31           |gpc606_5_35         |     7|
|46    |      gpc32           |gpc606_5_36         |     7|
|47    |      gpc33           |gpc606_5_37         |     7|
|48    |      gpc34           |gpc606_5_38         |     7|
|49    |      gpc35           |gpc606_5_39         |     7|
|50    |      gpc36           |gpc606_5_40         |     7|
|51    |      gpc37           |gpc606_5_41         |     7|
|52    |      gpc38           |gpc615_5_42         |     8|
|53    |      gpc4            |gpc606_5_43         |     7|
|54    |      gpc5            |gpc606_5_44         |     7|
|55    |      gpc6            |gpc606_5_45         |     7|
|56    |      gpc7            |gpc606_5_46         |     7|
|57    |      gpc8            |gpc606_5_47         |     7|
|58    |      gpc85           |gpc606_5_48         |     7|
|59    |      gpc86           |gpc606_5_49         |     7|
|60    |      gpc87           |gpc615_5_50         |     8|
|61    |      gpc88           |gpc606_5_51         |     7|
|62    |      gpc89           |gpc606_5_52         |     7|
|63    |      gpc9            |gpc615_5_53         |     8|
|64    |      gpc90           |gpc606_5_54         |     7|
|65    |      gpc91           |gpc606_5_55         |     7|
|66    |      gpc92           |gpc615_5_56         |     8|
|67    |      gpc93           |gpc606_5_57         |     7|
|68    |      gpc94           |gpc606_5_58         |     7|
|69    |      gpc95           |gpc606_5_59         |     7|
|70    |      gpc96           |gpc615_5_60         |     8|
|71    |      gpc97           |gpc606_5_61         |     7|
|72    |      gpc98           |gpc606_5_62         |     7|
|73    |      gpc99           |gpc606_5_63         |     7|
|74    |    rowadder2_1inst   |rowadder2_1_21      |    48|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.312 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.320 ; gain = 636.727 ; free physical = 1585 ; free virtual = 7802
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1998.250 ; gain = 0.000 ; free physical = 1866 ; free virtual = 8083
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.934 ; gain = 0.000 ; free physical = 1784 ; free virtual = 8001
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 126 instances

Synth Design complete | Checksum: 8d6a6530
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2138.969 ; gain = 789.320 ; free physical = 1784 ; free virtual = 8001
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1282.605; main = 1282.605; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2138.938; main = 2138.938; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2162.945 ; gain = 0.000 ; free physical = 1784 ; free virtual = 8001
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:46:07 2024...
[Sat Aug 10 01:46:11 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2971 ; free virtual = 9184
[Sat Aug 10 01:46:11 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:46:11 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.246 ; gain = 0.000 ; free physical = 2119 ; free virtual = 8340
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.996 ; gain = 0.000 ; free physical = 2030 ; free virtual = 8252
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.996 ; gain = 0.000 ; free physical = 2030 ; free virtual = 8252
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 126 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1875.559 ; gain = 116.527 ; free physical = 2004 ; free virtual = 8226

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: da47e6ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.418 ; gain = 501.859 ; free physical = 1586 ; free virtual = 7807

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: da47e6ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.254 ; gain = 0.000 ; free physical = 1281 ; free virtual = 7503

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: da47e6ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.254 ; gain = 0.000 ; free physical = 1281 ; free virtual = 7503
Phase 1 Initialization | Checksum: da47e6ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.254 ; gain = 0.000 ; free physical = 1281 ; free virtual = 7503

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: da47e6ca

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.254 ; gain = 0.000 ; free physical = 1281 ; free virtual = 7503

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: da47e6ca

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.254 ; gain = 0.000 ; free physical = 1281 ; free virtual = 7502
Phase 2 Timer Update And Timing Data Collection | Checksum: da47e6ca

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.254 ; gain = 0.000 ; free physical = 1281 ; free virtual = 7502

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 101236ef4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2740.281 ; gain = 56.027 ; free physical = 1280 ; free virtual = 7502
Retarget | Checksum: 101236ef4
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 9dcf0c1a

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2740.281 ; gain = 56.027 ; free physical = 1280 ; free virtual = 7502
Constant propagation | Checksum: 9dcf0c1a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: ec90c745

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2740.281 ; gain = 56.027 ; free physical = 1280 ; free virtual = 7502
Sweep | Checksum: ec90c745
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ec90c745

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2772.297 ; gain = 88.043 ; free physical = 1280 ; free virtual = 7501
BUFG optimization | Checksum: ec90c745
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ec90c745

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2772.297 ; gain = 88.043 ; free physical = 1280 ; free virtual = 7501
Shift Register Optimization | Checksum: ec90c745
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ec90c745

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2772.297 ; gain = 88.043 ; free physical = 1280 ; free virtual = 7501
Post Processing Netlist | Checksum: ec90c745
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1643f1a41

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2772.297 ; gain = 88.043 ; free physical = 1280 ; free virtual = 7501

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2772.297 ; gain = 0.000 ; free physical = 1280 ; free virtual = 7501
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1643f1a41

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2772.297 ; gain = 88.043 ; free physical = 1280 ; free virtual = 7501
Phase 9 Finalization | Checksum: 1643f1a41

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2772.297 ; gain = 88.043 ; free physical = 1280 ; free virtual = 7501
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               4  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1643f1a41

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2772.297 ; gain = 88.043 ; free physical = 1280 ; free virtual = 7501
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.297 ; gain = 0.000 ; free physical = 1280 ; free virtual = 7501

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1643f1a41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.297 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1643f1a41

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.297 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7501

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.297 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7501
Ending Netlist Obfuscation Task | Checksum: 1643f1a41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.297 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7501
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7485
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7483
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: deaee8e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7483
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7483

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1740df6de

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1246 ; free virtual = 7467

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18eb15a98

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1245 ; free virtual = 7467

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18eb15a98

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1245 ; free virtual = 7467
Phase 1 Placer Initialization | Checksum: 18eb15a98

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1244 ; free virtual = 7466

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18eb15a98

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1244 ; free virtual = 7466

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18eb15a98

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1244 ; free virtual = 7466

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18eb15a98

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1244 ; free virtual = 7466

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 25f0b9758

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7424
Phase 2 Global Placement | Checksum: 25f0b9758

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7424

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25f0b9758

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7424

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ca8f1db3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7424

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27297e5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7424

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27297e5b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7424

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1197 ; free virtual = 7418

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418
Phase 3 Detail Placement | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418
Phase 4.3 Placer Reporting | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1406534ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418
Ending Placer Task | Checksum: 14052708b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7418
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1198 ; free virtual = 7420
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1203 ; free virtual = 7425
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7425
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7425
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7425
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7425
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7426
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2804.312 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7426
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2811.340 ; gain = 0.000 ; free physical = 1197 ; free virtual = 7419
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 11.875 ; free physical = 1197 ; free virtual = 7420
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2870.074 ; gain = 8.906 ; free physical = 1193 ; free virtual = 7416
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1193 ; free virtual = 7416
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1192 ; free virtual = 7415
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1192 ; free virtual = 7415
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1191 ; free virtual = 7415
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2870.074 ; gain = 11.875 ; free physical = 1191 ; free virtual = 7415
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 61a387a4 ConstDB: 0 ShapeSum: deaee8e7 RouteDB: 0
Post Restoration Checksum: NetGraph: 333d883a | NumContArr: 9fa41474 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2583391e8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2988.496 ; gain = 57.656 ; free physical = 1051 ; free virtual = 7273

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2583391e8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3020.496 ; gain = 89.656 ; free physical = 1020 ; free virtual = 7243

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2583391e8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3020.496 ; gain = 89.656 ; free physical = 1020 ; free virtual = 7243
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 903
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 903
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 239701c17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 239701c17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2dfc03e3f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205
Phase 3 Initial Routing | Checksum: 2dfc03e3f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 25a70f9a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205
Phase 4 Rip-up And Reroute | Checksum: 25a70f9a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 25a70f9a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 25a70f9a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205
Phase 6 Post Hold Fix | Checksum: 25a70f9a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.091918 %
  Global Horizontal Routing Utilization  = 0.112816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 25a70f9a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 985 ; free virtual = 7205

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25a70f9a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 984 ; free virtual = 7205

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b1812a1f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 984 ; free virtual = 7205
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1392b62f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 984 ; free virtual = 7205
Ending Routing Task | Checksum: 1392b62f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.668 ; gain = 125.828 ; free physical = 984 ; free virtual = 7205

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.668 ; gain = 186.594 ; free physical = 984 ; free virtual = 7205
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.680 ; gain = 0.000 ; free physical = 966 ; free virtual = 7190
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3148.680 ; gain = 0.000 ; free physical = 965 ; free virtual = 7190
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.680 ; gain = 0.000 ; free physical = 965 ; free virtual = 7190
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.680 ; gain = 0.000 ; free physical = 965 ; free virtual = 7190
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.680 ; gain = 0.000 ; free physical = 965 ; free virtual = 7190
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.680 ; gain = 0.000 ; free physical = 965 ; free virtual = 7190
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3148.680 ; gain = 0.000 ; free physical = 965 ; free virtual = 7190
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:46:40 2024...
[Sat Aug 10 01:46:45 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:35 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Read PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Restored from archive | CPU: 0.030000 secs | Memory: 1.190994 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2932 ; free virtual = 9154
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 126 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_128_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:46:48 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:46:48 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2979328
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1762.805 ; gain = 410.598 ; free physical = 1760 ; free virtual = 7988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_128_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:471]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:822]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc2135_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:14951]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:822]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_71' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:15531]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_71' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:15531]
WARNING: [Synth 8-689] width (71) of port connection 'dst0' does not match port width (72) of module 'rowadder2_1_71' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:819]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_128_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:471]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.742 ; gain = 542.535 ; free physical = 1601 ; free virtual = 7831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1912.555 ; gain = 560.348 ; free physical = 1601 ; free virtual = 7830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1920.559 ; gain = 568.352 ; free physical = 1600 ; free virtual = 7829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1931.535 ; gain = 579.328 ; free physical = 1584 ; free virtual = 7816
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2008.066 ; gain = 655.859 ; free physical = 1489 ; free virtual = 7728
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1486 ; free virtual = 7724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1473 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1473 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1473 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1473 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1473 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1473 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1473 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1217|
|3     |LUT1   |    70|
|4     |LUT2   |   476|
|5     |LUT4   |  1842|
|6     |LUT5   |  3258|
|7     |LUT6   |  2017|
|8     |FDRE   |  8192|
|9     |IBUF   |    65|
|10    |OBUF   |    71|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 17209|
|2     |  compressor2_1_128_64 |compressor2_1_128_64 |  8880|
|3     |    compressor_inst    |compressor           |  8720|
|4     |      gpc0             |gpc117_4             |     6|
|5     |      gpc1             |gpc117_4_0           |     6|
|6     |      gpc10            |gpc1163_5            |     6|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc101           |gpc606_5_1           |     7|
|9     |      gpc102           |gpc606_5_2           |     7|
|10    |      gpc103           |gpc615_5             |     8|
|11    |      gpc104           |gpc615_5_3           |     8|
|12    |      gpc105           |gpc615_5_4           |     8|
|13    |      gpc106           |gpc615_5_5           |     8|
|14    |      gpc107           |gpc615_5_6           |     8|
|15    |      gpc108           |gpc615_5_7           |     8|
|16    |      gpc109           |gpc615_5_8           |     8|
|17    |      gpc11            |gpc1163_5_9          |     6|
|18    |      gpc110           |gpc615_5_10          |     8|
|19    |      gpc111           |gpc615_5_11          |     8|
|20    |      gpc112           |gpc615_5_12          |     8|
|21    |      gpc113           |gpc117_4_13          |     6|
|22    |      gpc114           |gpc117_4_14          |     6|
|23    |      gpc115           |gpc117_4_15          |     6|
|24    |      gpc116           |gpc117_4_16          |     6|
|25    |      gpc117           |gpc615_5_17          |     8|
|26    |      gpc118           |gpc615_5_18          |     8|
|27    |      gpc119           |gpc615_5_19          |     8|
|28    |      gpc12            |gpc1163_5_20         |     6|
|29    |      gpc120           |gpc615_5_21          |     8|
|30    |      gpc121           |gpc615_5_22          |     8|
|31    |      gpc122           |gpc615_5_23          |     8|
|32    |      gpc123           |gpc615_5_24          |     8|
|33    |      gpc124           |gpc615_5_25          |     8|
|34    |      gpc125           |gpc615_5_26          |     8|
|35    |      gpc126           |gpc615_5_27          |     8|
|36    |      gpc127           |gpc1406_5            |     8|
|37    |      gpc128           |gpc606_5_28          |     7|
|38    |      gpc129           |gpc606_5_29          |     7|
|39    |      gpc13            |gpc1163_5_30         |     6|
|40    |      gpc130           |gpc606_5_31          |     7|
|41    |      gpc131           |gpc606_5_32          |     7|
|42    |      gpc132           |gpc606_5_33          |     7|
|43    |      gpc133           |gpc606_5_34          |     7|
|44    |      gpc134           |gpc606_5_35          |     7|
|45    |      gpc135           |gpc606_5_36          |     7|
|46    |      gpc136           |gpc606_5_37          |     7|
|47    |      gpc137           |gpc606_5_38          |     7|
|48    |      gpc138           |gpc606_5_39          |     7|
|49    |      gpc139           |gpc606_5_40          |     7|
|50    |      gpc14            |gpc1163_5_41         |     6|
|51    |      gpc140           |gpc606_5_42          |     7|
|52    |      gpc141           |gpc606_5_43          |     7|
|53    |      gpc142           |gpc606_5_44          |     7|
|54    |      gpc143           |gpc606_5_45          |     7|
|55    |      gpc144           |gpc606_5_46          |     7|
|56    |      gpc145           |gpc606_5_47          |     7|
|57    |      gpc146           |gpc606_5_48          |     7|
|58    |      gpc147           |gpc615_5_49          |     8|
|59    |      gpc148           |gpc615_5_50          |     8|
|60    |      gpc149           |gpc615_5_51          |     8|
|61    |      gpc15            |gpc1163_5_52         |     6|
|62    |      gpc150           |gpc615_5_53          |     8|
|63    |      gpc151           |gpc615_5_54          |     8|
|64    |      gpc152           |gpc615_5_55          |     8|
|65    |      gpc153           |gpc615_5_56          |     8|
|66    |      gpc154           |gpc615_5_57          |     8|
|67    |      gpc155           |gpc615_5_58          |     8|
|68    |      gpc156           |gpc1343_5            |     7|
|69    |      gpc157           |gpc606_5_59          |     7|
|70    |      gpc158           |gpc606_5_60          |     7|
|71    |      gpc159           |gpc606_5_61          |     7|
|72    |      gpc1592          |gpc1163_5_62         |     6|
|73    |      gpc1593          |gpc615_5_63          |     8|
|74    |      gpc1594          |gpc615_5_64          |     8|
|75    |      gpc1595          |gpc606_5_65          |     7|
|76    |      gpc1596          |gpc606_5_66          |     7|
|77    |      gpc1597          |gpc606_5_67          |     7|
|78    |      gpc1598          |gpc606_5_68          |     7|
|79    |      gpc1599          |gpc606_5_69          |     7|
|80    |      gpc16            |gpc1163_5_70         |     6|
|81    |      gpc160           |gpc615_5_71          |     8|
|82    |      gpc1600          |gpc606_5_72          |     7|
|83    |      gpc1601          |gpc1163_5_73         |     6|
|84    |      gpc1602          |gpc606_5_74          |     7|
|85    |      gpc1603          |gpc606_5_75          |     7|
|86    |      gpc1604          |gpc606_5_76          |     7|
|87    |      gpc1605          |gpc615_5_77          |     8|
|88    |      gpc1606          |gpc615_5_78          |     8|
|89    |      gpc1607          |gpc615_5_79          |     8|
|90    |      gpc1608          |gpc606_5_80          |     7|
|91    |      gpc1609          |gpc615_5_81          |     8|
|92    |      gpc161           |gpc615_5_82          |     8|
|93    |      gpc1610          |gpc615_5_83          |     8|
|94    |      gpc1611          |gpc615_5_84          |     8|
|95    |      gpc1612          |gpc615_5_85          |     8|
|96    |      gpc1613          |gpc615_5_86          |     8|
|97    |      gpc1614          |gpc615_5_87          |     8|
|98    |      gpc1615          |gpc606_5_88          |     7|
|99    |      gpc1616          |gpc606_5_89          |     7|
|100   |      gpc1617          |gpc615_5_90          |     8|
|101   |      gpc1618          |gpc615_5_91          |     8|
|102   |      gpc1619          |gpc615_5_92          |     8|
|103   |      gpc162           |gpc615_5_93          |     8|
|104   |      gpc1620          |gpc615_5_94          |     8|
|105   |      gpc1621          |gpc615_5_95          |     8|
|106   |      gpc1622          |gpc615_5_96          |     8|
|107   |      gpc1623          |gpc615_5_97          |     8|
|108   |      gpc1624          |gpc1406_5_98         |     8|
|109   |      gpc1625          |gpc117_4_99          |     6|
|110   |      gpc1626          |gpc117_4_100         |     6|
|111   |      gpc1627          |gpc117_4_101         |     6|
|112   |      gpc1628          |gpc117_4_102         |     6|
|113   |      gpc1629          |gpc606_5_103         |     7|
|114   |      gpc163           |gpc606_5_104         |     7|
|115   |      gpc1630          |gpc606_5_105         |     7|
|116   |      gpc1631          |gpc606_5_106         |     7|
|117   |      gpc1632          |gpc615_5_107         |     8|
|118   |      gpc1633          |gpc606_5_108         |     7|
|119   |      gpc1634          |gpc615_5_109         |     8|
|120   |      gpc1635          |gpc615_5_110         |     8|
|121   |      gpc1636          |gpc615_5_111         |     8|
|122   |      gpc1637          |gpc615_5_112         |     8|
|123   |      gpc1638          |gpc615_5_113         |     8|
|124   |      gpc1639          |gpc615_5_114         |     8|
|125   |      gpc164           |gpc606_5_115         |     7|
|126   |      gpc1640          |gpc615_5_116         |     8|
|127   |      gpc1641          |gpc606_5_117         |     7|
|128   |      gpc1642          |gpc606_5_118         |     7|
|129   |      gpc1643          |gpc606_5_119         |     7|
|130   |      gpc1644          |gpc606_5_120         |     7|
|131   |      gpc1645          |gpc606_5_121         |     7|
|132   |      gpc1646          |gpc606_5_122         |     7|
|133   |      gpc1647          |gpc615_5_123         |     8|
|134   |      gpc1648          |gpc615_5_124         |     8|
|135   |      gpc1649          |gpc615_5_125         |     8|
|136   |      gpc165           |gpc606_5_126         |     7|
|137   |      gpc1650          |gpc606_5_127         |     7|
|138   |      gpc1651          |gpc606_5_128         |     7|
|139   |      gpc1652          |gpc606_5_129         |     7|
|140   |      gpc1653          |gpc615_5_130         |     8|
|141   |      gpc1654          |gpc615_5_131         |     8|
|142   |      gpc1655          |gpc615_5_132         |     8|
|143   |      gpc1656          |gpc615_5_133         |     8|
|144   |      gpc1657          |gpc615_5_134         |     8|
|145   |      gpc1658          |gpc615_5_135         |     8|
|146   |      gpc1659          |gpc615_5_136         |     8|
|147   |      gpc166           |gpc606_5_137         |     7|
|148   |      gpc1660          |gpc1415_5            |     9|
|149   |      gpc1661          |gpc2116_5            |     6|
|150   |      gpc1662          |gpc2116_5_138        |     6|
|151   |      gpc1663          |gpc2116_5_139        |     6|
|152   |      gpc1664          |gpc2116_5_140        |     6|
|153   |      gpc1665          |gpc2116_5_141        |     6|
|154   |      gpc1666          |gpc615_5_142         |     8|
|155   |      gpc1667          |gpc615_5_143         |     8|
|156   |      gpc1668          |gpc615_5_144         |     8|
|157   |      gpc1669          |gpc615_5_145         |     8|
|158   |      gpc167           |gpc606_5_146         |     7|
|159   |      gpc1670          |gpc615_5_147         |     8|
|160   |      gpc1671          |gpc606_5_148         |     7|
|161   |      gpc1672          |gpc606_5_149         |     7|
|162   |      gpc1673          |gpc606_5_150         |     7|
|163   |      gpc1674          |gpc135_4             |     5|
|164   |      gpc1675          |gpc1343_5_151        |     7|
|165   |      gpc1676          |gpc1343_5_152        |     7|
|166   |      gpc1677          |gpc606_5_153         |     7|
|167   |      gpc1678          |gpc606_5_154         |     7|
|168   |      gpc1679          |gpc615_5_155         |     8|
|169   |      gpc168           |gpc606_5_156         |     7|
|170   |      gpc1680          |gpc615_5_157         |     8|
|171   |      gpc1681          |gpc615_5_158         |     8|
|172   |      gpc1682          |gpc615_5_159         |     8|
|173   |      gpc1683          |gpc615_5_160         |     8|
|174   |      gpc1684          |gpc615_5_161         |     8|
|175   |      gpc1685          |gpc615_5_162         |     8|
|176   |      gpc1686          |gpc606_5_163         |     7|
|177   |      gpc1687          |gpc606_5_164         |     7|
|178   |      gpc1688          |gpc606_5_165         |     7|
|179   |      gpc1689          |gpc606_5_166         |     7|
|180   |      gpc169           |gpc606_5_167         |     7|
|181   |      gpc1690          |gpc606_5_168         |     7|
|182   |      gpc1691          |gpc606_5_169         |     7|
|183   |      gpc1692          |gpc606_5_170         |     7|
|184   |      gpc1693          |gpc606_5_171         |     7|
|185   |      gpc1694          |gpc615_5_172         |     8|
|186   |      gpc1695          |gpc606_5_173         |     7|
|187   |      gpc1696          |gpc606_5_174         |     7|
|188   |      gpc1697          |gpc615_5_175         |     8|
|189   |      gpc1698          |gpc615_5_176         |     8|
|190   |      gpc1699          |gpc615_5_177         |     8|
|191   |      gpc17            |gpc1163_5_178        |     6|
|192   |      gpc170           |gpc606_5_179         |     7|
|193   |      gpc1700          |gpc615_5_180         |     8|
|194   |      gpc1701          |gpc615_5_181         |     8|
|195   |      gpc1702          |gpc615_5_182         |     8|
|196   |      gpc1703          |gpc615_5_183         |     8|
|197   |      gpc1704          |gpc615_5_184         |     8|
|198   |      gpc1705          |gpc606_5_185         |     7|
|199   |      gpc1706          |gpc606_5_186         |     7|
|200   |      gpc1707          |gpc606_5_187         |     7|
|201   |      gpc1708          |gpc606_5_188         |     7|
|202   |      gpc1709          |gpc606_5_189         |     7|
|203   |      gpc171           |gpc606_5_190         |     7|
|204   |      gpc1710          |gpc606_5_191         |     7|
|205   |      gpc1711          |gpc606_5_192         |     7|
|206   |      gpc1712          |gpc606_5_193         |     7|
|207   |      gpc1713          |gpc606_5_194         |     7|
|208   |      gpc1714          |gpc615_5_195         |     8|
|209   |      gpc1715          |gpc615_5_196         |     8|
|210   |      gpc1716          |gpc615_5_197         |     8|
|211   |      gpc1717          |gpc615_5_198         |     8|
|212   |      gpc1718          |gpc615_5_199         |     8|
|213   |      gpc1719          |gpc615_5_200         |     8|
|214   |      gpc172           |gpc606_5_201         |     7|
|215   |      gpc1720          |gpc615_5_202         |     8|
|216   |      gpc1721          |gpc615_5_203         |     8|
|217   |      gpc1722          |gpc615_5_204         |     8|
|218   |      gpc1723          |gpc615_5_205         |     8|
|219   |      gpc1724          |gpc615_5_206         |     8|
|220   |      gpc1725          |gpc615_5_207         |     8|
|221   |      gpc1726          |gpc615_5_208         |     8|
|222   |      gpc1727          |gpc615_5_209         |     8|
|223   |      gpc1728          |gpc615_5_210         |     8|
|224   |      gpc1729          |gpc606_5_211         |     7|
|225   |      gpc173           |gpc606_5_212         |     7|
|226   |      gpc1730          |gpc606_5_213         |     7|
|227   |      gpc1731          |gpc606_5_214         |     7|
|228   |      gpc1732          |gpc606_5_215         |     7|
|229   |      gpc1733          |gpc1406_5_216        |     8|
|230   |      gpc1734          |gpc615_5_217         |     8|
|231   |      gpc1735          |gpc615_5_218         |     8|
|232   |      gpc1736          |gpc615_5_219         |     8|
|233   |      gpc1737          |gpc615_5_220         |     8|
|234   |      gpc1738          |gpc615_5_221         |     8|
|235   |      gpc1739          |gpc615_5_222         |     8|
|236   |      gpc174           |gpc606_5_223         |     7|
|237   |      gpc1740          |gpc615_5_224         |     8|
|238   |      gpc1741          |gpc606_5_225         |     7|
|239   |      gpc1742          |gpc606_5_226         |     7|
|240   |      gpc1743          |gpc606_5_227         |     7|
|241   |      gpc1744          |gpc606_5_228         |     7|
|242   |      gpc1745          |gpc606_5_229         |     7|
|243   |      gpc1746          |gpc606_5_230         |     7|
|244   |      gpc1747          |gpc606_5_231         |     7|
|245   |      gpc1748          |gpc606_5_232         |     7|
|246   |      gpc1749          |gpc606_5_233         |     7|
|247   |      gpc175           |gpc606_5_234         |     7|
|248   |      gpc1750          |gpc606_5_235         |     7|
|249   |      gpc1751          |gpc606_5_236         |     7|
|250   |      gpc1752          |gpc606_5_237         |     7|
|251   |      gpc1753          |gpc606_5_238         |     7|
|252   |      gpc1754          |gpc606_5_239         |     7|
|253   |      gpc1755          |gpc606_5_240         |     7|
|254   |      gpc1756          |gpc606_5_241         |     7|
|255   |      gpc1757          |gpc615_5_242         |     8|
|256   |      gpc1758          |gpc615_5_243         |     8|
|257   |      gpc1759          |gpc615_5_244         |     8|
|258   |      gpc176           |gpc606_5_245         |     7|
|259   |      gpc1760          |gpc615_5_246         |     8|
|260   |      gpc1761          |gpc615_5_247         |     8|
|261   |      gpc1762          |gpc615_5_248         |     8|
|262   |      gpc1763          |gpc606_5_249         |     7|
|263   |      gpc1764          |gpc606_5_250         |     7|
|264   |      gpc1765          |gpc606_5_251         |     7|
|265   |      gpc1766          |gpc606_5_252         |     7|
|266   |      gpc1767          |gpc606_5_253         |     7|
|267   |      gpc1768          |gpc606_5_254         |     7|
|268   |      gpc1769          |gpc615_5_255         |     8|
|269   |      gpc177           |gpc606_5_256         |     7|
|270   |      gpc1770          |gpc615_5_257         |     8|
|271   |      gpc1771          |gpc615_5_258         |     8|
|272   |      gpc1772          |gpc615_5_259         |     8|
|273   |      gpc1773          |gpc615_5_260         |     8|
|274   |      gpc1774          |gpc615_5_261         |     8|
|275   |      gpc1775          |gpc615_5_262         |     8|
|276   |      gpc1776          |gpc615_5_263         |     8|
|277   |      gpc1777          |gpc615_5_264         |     8|
|278   |      gpc1778          |gpc615_5_265         |     8|
|279   |      gpc1779          |gpc615_5_266         |     8|
|280   |      gpc178           |gpc606_5_267         |     7|
|281   |      gpc1780          |gpc615_5_268         |     8|
|282   |      gpc1781          |gpc615_5_269         |     8|
|283   |      gpc1782          |gpc615_5_270         |     8|
|284   |      gpc1783          |gpc615_5_271         |     8|
|285   |      gpc1784          |gpc606_5_272         |     7|
|286   |      gpc1785          |gpc606_5_273         |     7|
|287   |      gpc1786          |gpc606_5_274         |     7|
|288   |      gpc1787          |gpc606_5_275         |     7|
|289   |      gpc1788          |gpc606_5_276         |     7|
|290   |      gpc1789          |gpc606_5_277         |     7|
|291   |      gpc179           |gpc606_5_278         |     7|
|292   |      gpc1790          |gpc606_5_279         |     7|
|293   |      gpc1791          |gpc615_5_280         |     8|
|294   |      gpc1792          |gpc615_5_281         |     8|
|295   |      gpc1793          |gpc615_5_282         |     8|
|296   |      gpc1794          |gpc615_5_283         |     8|
|297   |      gpc1795          |gpc615_5_284         |     8|
|298   |      gpc1796          |gpc615_5_285         |     8|
|299   |      gpc1797          |gpc615_5_286         |     8|
|300   |      gpc1798          |gpc615_5_287         |     8|
|301   |      gpc1799          |gpc606_5_288         |     7|
|302   |      gpc18            |gpc1163_5_289        |     6|
|303   |      gpc180           |gpc606_5_290         |     7|
|304   |      gpc1800          |gpc606_5_291         |     7|
|305   |      gpc1801          |gpc606_5_292         |     7|
|306   |      gpc1802          |gpc606_5_293         |     7|
|307   |      gpc1803          |gpc606_5_294         |     7|
|308   |      gpc1804          |gpc615_5_295         |     8|
|309   |      gpc1805          |gpc615_5_296         |     8|
|310   |      gpc1806          |gpc615_5_297         |     8|
|311   |      gpc1807          |gpc615_5_298         |     8|
|312   |      gpc1808          |gpc615_5_299         |     8|
|313   |      gpc1809          |gpc615_5_300         |     8|
|314   |      gpc181           |gpc606_5_301         |     7|
|315   |      gpc1810          |gpc615_5_302         |     8|
|316   |      gpc1811          |gpc615_5_303         |     8|
|317   |      gpc1812          |gpc615_5_304         |     8|
|318   |      gpc1813          |gpc615_5_305         |     8|
|319   |      gpc1814          |gpc117_4_306         |     6|
|320   |      gpc1815          |gpc615_5_307         |     8|
|321   |      gpc1816          |gpc615_5_308         |     8|
|322   |      gpc1817          |gpc615_5_309         |     8|
|323   |      gpc1818          |gpc2135_5            |     7|
|324   |      gpc1819          |gpc2135_5_310        |     7|
|325   |      gpc182           |gpc615_5_311         |     8|
|326   |      gpc1820          |gpc2135_5_312        |     7|
|327   |      gpc1821          |gpc606_5_313         |     7|
|328   |      gpc1822          |gpc606_5_314         |     7|
|329   |      gpc1823          |gpc606_5_315         |     7|
|330   |      gpc1824          |gpc606_5_316         |     7|
|331   |      gpc1825          |gpc606_5_317         |     7|
|332   |      gpc1826          |gpc615_5_318         |     8|
|333   |      gpc1827          |gpc615_5_319         |     8|
|334   |      gpc1828          |gpc615_5_320         |     8|
|335   |      gpc1829          |gpc606_5_321         |     7|
|336   |      gpc183           |gpc615_5_322         |     8|
|337   |      gpc1830          |gpc606_5_323         |     7|
|338   |      gpc1831          |gpc1163_5_324        |     6|
|339   |      gpc1832          |gpc1163_5_325        |     6|
|340   |      gpc1833          |gpc1163_5_326        |     6|
|341   |      gpc1834          |gpc1163_5_327        |     6|
|342   |      gpc1835          |gpc1163_5_328        |     6|
|343   |      gpc1836          |gpc1163_5_329        |     6|
|344   |      gpc1837          |gpc615_5_330         |     8|
|345   |      gpc1838          |gpc615_5_331         |     8|
|346   |      gpc1839          |gpc615_5_332         |     8|
|347   |      gpc184           |gpc606_5_333         |     7|
|348   |      gpc1840          |gpc615_5_334         |     8|
|349   |      gpc1841          |gpc615_5_335         |     8|
|350   |      gpc1842          |gpc615_5_336         |     8|
|351   |      gpc1843          |gpc606_5_337         |     7|
|352   |      gpc1844          |gpc606_5_338         |     7|
|353   |      gpc1845          |gpc606_5_339         |     7|
|354   |      gpc1846          |gpc606_5_340         |     7|
|355   |      gpc1847          |gpc606_5_341         |     7|
|356   |      gpc1848          |gpc606_5_342         |     7|
|357   |      gpc1849          |gpc606_5_343         |     7|
|358   |      gpc185           |gpc606_5_344         |     7|
|359   |      gpc1850          |gpc615_5_345         |     8|
|360   |      gpc1851          |gpc615_5_346         |     8|
|361   |      gpc1852          |gpc615_5_347         |     8|
|362   |      gpc1853          |gpc615_5_348         |     8|
|363   |      gpc1854          |gpc615_5_349         |     8|
|364   |      gpc1855          |gpc615_5_350         |     8|
|365   |      gpc1856          |gpc615_5_351         |     8|
|366   |      gpc1857          |gpc615_5_352         |     8|
|367   |      gpc1858          |gpc615_5_353         |     8|
|368   |      gpc1859          |gpc615_5_354         |     8|
|369   |      gpc186           |gpc606_5_355         |     7|
|370   |      gpc1860          |gpc615_5_356         |     8|
|371   |      gpc1861          |gpc615_5_357         |     8|
|372   |      gpc1862          |gpc615_5_358         |     8|
|373   |      gpc1863          |gpc606_5_359         |     7|
|374   |      gpc1864          |gpc606_5_360         |     7|
|375   |      gpc1865          |gpc606_5_361         |     7|
|376   |      gpc1866          |gpc606_5_362         |     7|
|377   |      gpc1867          |gpc606_5_363         |     7|
|378   |      gpc1868          |gpc606_5_364         |     7|
|379   |      gpc1869          |gpc606_5_365         |     7|
|380   |      gpc187           |gpc606_5_366         |     7|
|381   |      gpc1870          |gpc606_5_367         |     7|
|382   |      gpc1871          |gpc606_5_368         |     7|
|383   |      gpc1872          |gpc606_5_369         |     7|
|384   |      gpc1873          |gpc606_5_370         |     7|
|385   |      gpc1874          |gpc606_5_371         |     7|
|386   |      gpc1875          |gpc606_5_372         |     7|
|387   |      gpc1876          |gpc606_5_373         |     7|
|388   |      gpc1877          |gpc606_5_374         |     7|
|389   |      gpc1878          |gpc606_5_375         |     7|
|390   |      gpc1879          |gpc606_5_376         |     7|
|391   |      gpc188           |gpc606_5_377         |     7|
|392   |      gpc1880          |gpc1163_5_378        |     6|
|393   |      gpc1881          |gpc1163_5_379        |     6|
|394   |      gpc1882          |gpc1163_5_380        |     6|
|395   |      gpc1883          |gpc1163_5_381        |     6|
|396   |      gpc1884          |gpc1163_5_382        |     6|
|397   |      gpc1885          |gpc1163_5_383        |     6|
|398   |      gpc1886          |gpc1163_5_384        |     6|
|399   |      gpc1887          |gpc1163_5_385        |     6|
|400   |      gpc1888          |gpc1163_5_386        |     6|
|401   |      gpc1889          |gpc1163_5_387        |     6|
|402   |      gpc189           |gpc606_5_388         |     7|
|403   |      gpc1890          |gpc1163_5_389        |     6|
|404   |      gpc1891          |gpc606_5_390         |     7|
|405   |      gpc1892          |gpc2135_5_391        |     7|
|406   |      gpc1893          |gpc2135_5_392        |     7|
|407   |      gpc1894          |gpc2135_5_393        |     7|
|408   |      gpc1895          |gpc606_5_394         |     7|
|409   |      gpc1896          |gpc615_5_395         |     8|
|410   |      gpc1897          |gpc615_5_396         |     8|
|411   |      gpc19            |gpc1163_5_397        |     6|
|412   |      gpc190           |gpc606_5_398         |     7|
|413   |      gpc191           |gpc606_5_399         |     7|
|414   |      gpc192           |gpc606_5_400         |     7|
|415   |      gpc193           |gpc606_5_401         |     7|
|416   |      gpc194           |gpc615_5_402         |     8|
|417   |      gpc195           |gpc606_5_403         |     7|
|418   |      gpc196           |gpc615_5_404         |     8|
|419   |      gpc197           |gpc615_5_405         |     8|
|420   |      gpc198           |gpc615_5_406         |     8|
|421   |      gpc199           |gpc615_5_407         |     8|
|422   |      gpc2             |gpc1163_5_408        |     6|
|423   |      gpc20            |gpc606_5_409         |     7|
|424   |      gpc200           |gpc615_5_410         |     8|
|425   |      gpc201           |gpc615_5_411         |     8|
|426   |      gpc202           |gpc615_5_412         |     8|
|427   |      gpc203           |gpc615_5_413         |     8|
|428   |      gpc204           |gpc615_5_414         |     8|
|429   |      gpc205           |gpc615_5_415         |     8|
|430   |      gpc206           |gpc606_5_416         |     7|
|431   |      gpc207           |gpc606_5_417         |     7|
|432   |      gpc208           |gpc606_5_418         |     7|
|433   |      gpc209           |gpc615_5_419         |     8|
|434   |      gpc21            |gpc606_5_420         |     7|
|435   |      gpc210           |gpc615_5_421         |     8|
|436   |      gpc211           |gpc606_5_422         |     7|
|437   |      gpc212           |gpc606_5_423         |     7|
|438   |      gpc213           |gpc606_5_424         |     7|
|439   |      gpc214           |gpc615_5_425         |     8|
|440   |      gpc215           |gpc615_5_426         |     8|
|441   |      gpc216           |gpc615_5_427         |     8|
|442   |      gpc217           |gpc615_5_428         |     8|
|443   |      gpc218           |gpc615_5_429         |     8|
|444   |      gpc219           |gpc615_5_430         |     8|
|445   |      gpc22            |gpc606_5_431         |     7|
|446   |      gpc220           |gpc615_5_432         |     8|
|447   |      gpc221           |gpc606_5_433         |     7|
|448   |      gpc222           |gpc606_5_434         |     7|
|449   |      gpc223           |gpc606_5_435         |     7|
|450   |      gpc224           |gpc606_5_436         |     7|
|451   |      gpc225           |gpc606_5_437         |     7|
|452   |      gpc226           |gpc606_5_438         |     7|
|453   |      gpc227           |gpc606_5_439         |     7|
|454   |      gpc228           |gpc606_5_440         |     7|
|455   |      gpc229           |gpc606_5_441         |     7|
|456   |      gpc2294          |gpc606_5_442         |     7|
|457   |      gpc2295          |gpc606_5_443         |     7|
|458   |      gpc2296          |gpc606_5_444         |     7|
|459   |      gpc2297          |gpc615_5_445         |     8|
|460   |      gpc2298          |gpc615_5_446         |     8|
|461   |      gpc2299          |gpc606_5_447         |     7|
|462   |      gpc23            |gpc606_5_448         |     7|
|463   |      gpc230           |gpc615_5_449         |     8|
|464   |      gpc2300          |gpc606_5_450         |     7|
|465   |      gpc2301          |gpc606_5_451         |     7|
|466   |      gpc2302          |gpc615_5_452         |     8|
|467   |      gpc2303          |gpc606_5_453         |     7|
|468   |      gpc2304          |gpc606_5_454         |     7|
|469   |      gpc2305          |gpc615_5_455         |     8|
|470   |      gpc2306          |gpc606_5_456         |     7|
|471   |      gpc2307          |gpc606_5_457         |     7|
|472   |      gpc2308          |gpc606_5_458         |     7|
|473   |      gpc2309          |gpc606_5_459         |     7|
|474   |      gpc231           |gpc615_5_460         |     8|
|475   |      gpc2310          |gpc615_5_461         |     8|
|476   |      gpc2311          |gpc615_5_462         |     8|
|477   |      gpc2312          |gpc615_5_463         |     8|
|478   |      gpc2313          |gpc615_5_464         |     8|
|479   |      gpc2314          |gpc615_5_465         |     8|
|480   |      gpc2315          |gpc606_5_466         |     7|
|481   |      gpc2316          |gpc2116_5_467        |     6|
|482   |      gpc2317          |gpc615_5_468         |     8|
|483   |      gpc2318          |gpc615_5_469         |     8|
|484   |      gpc2319          |gpc606_5_470         |     7|
|485   |      gpc232           |gpc615_5_471         |     8|
|486   |      gpc2320          |gpc606_5_472         |     7|
|487   |      gpc2321          |gpc606_5_473         |     7|
|488   |      gpc2322          |gpc606_5_474         |     7|
|489   |      gpc2323          |gpc606_5_475         |     7|
|490   |      gpc2324          |gpc615_5_476         |     8|
|491   |      gpc2325          |gpc615_5_477         |     8|
|492   |      gpc2326          |gpc2135_5_478        |     7|
|493   |      gpc2327          |gpc606_5_479         |     7|
|494   |      gpc2328          |gpc615_5_480         |     8|
|495   |      gpc2329          |gpc1163_5_481        |     6|
|496   |      gpc233           |gpc606_5_482         |     7|
|497   |      gpc2330          |gpc1163_5_483        |     6|
|498   |      gpc2331          |gpc1163_5_484        |     6|
|499   |      gpc2332          |gpc606_5_485         |     7|
|500   |      gpc2333          |gpc615_5_486         |     8|
|501   |      gpc2334          |gpc2135_5_487        |     7|
|502   |      gpc2335          |gpc2135_5_488        |     7|
|503   |      gpc2336          |gpc1343_5_489        |     7|
|504   |      gpc2337          |gpc1343_5_490        |     7|
|505   |      gpc2338          |gpc615_5_491         |     8|
|506   |      gpc2339          |gpc615_5_492         |     8|
|507   |      gpc234           |gpc606_5_493         |     7|
|508   |      gpc2340          |gpc615_5_494         |     8|
|509   |      gpc2341          |gpc615_5_495         |     8|
|510   |      gpc2342          |gpc623_5             |     8|
|511   |      gpc2343          |gpc2135_5_496        |     7|
|512   |      gpc2344          |gpc2135_5_497        |     7|
|513   |      gpc2345          |gpc615_5_498         |     8|
|514   |      gpc2346          |gpc615_5_499         |     8|
|515   |      gpc2347          |gpc615_5_500         |     8|
|516   |      gpc2348          |gpc606_5_501         |     7|
|517   |      gpc2349          |gpc606_5_502         |     7|
|518   |      gpc235           |gpc606_5_503         |     7|
|519   |      gpc2350          |gpc606_5_504         |     7|
|520   |      gpc2351          |gpc2135_5_505        |     7|
|521   |      gpc2352          |gpc2135_5_506        |     7|
|522   |      gpc2353          |gpc2135_5_507        |     7|
|523   |      gpc2354          |gpc606_5_508         |     7|
|524   |      gpc2355          |gpc606_5_509         |     7|
|525   |      gpc2356          |gpc606_5_510         |     7|
|526   |      gpc2357          |gpc606_5_511         |     7|
|527   |      gpc2358          |gpc606_5_512         |     7|
|528   |      gpc2359          |gpc2135_5_513        |     7|
|529   |      gpc236           |gpc606_5_514         |     7|
|530   |      gpc2360          |gpc2135_5_515        |     7|
|531   |      gpc2361          |gpc2135_5_516        |     7|
|532   |      gpc2362          |gpc2135_5_517        |     7|
|533   |      gpc2363          |gpc2135_5_518        |     7|
|534   |      gpc2364          |gpc615_5_519         |     8|
|535   |      gpc2365          |gpc615_5_520         |     8|
|536   |      gpc2366          |gpc117_4_521         |     6|
|537   |      gpc2367          |gpc606_5_522         |     7|
|538   |      gpc2368          |gpc606_5_523         |     7|
|539   |      gpc2369          |gpc606_5_524         |     7|
|540   |      gpc237           |gpc606_5_525         |     7|
|541   |      gpc2370          |gpc606_5_526         |     7|
|542   |      gpc2371          |gpc135_4_527         |     5|
|543   |      gpc2372          |gpc135_4_528         |     5|
|544   |      gpc2373          |gpc135_4_529         |     5|
|545   |      gpc2374          |gpc615_5_530         |     8|
|546   |      gpc2375          |gpc615_5_531         |     8|
|547   |      gpc2376          |gpc1163_5_532        |     6|
|548   |      gpc2377          |gpc1163_5_533        |     6|
|549   |      gpc2378          |gpc1163_5_534        |     6|
|550   |      gpc2379          |gpc1163_5_535        |     6|
|551   |      gpc238           |gpc606_5_536         |     7|
|552   |      gpc2380          |gpc1163_5_537        |     6|
|553   |      gpc2381          |gpc1163_5_538        |     6|
|554   |      gpc2382          |gpc606_5_539         |     7|
|555   |      gpc2383          |gpc606_5_540         |     7|
|556   |      gpc2384          |gpc606_5_541         |     7|
|557   |      gpc2385          |gpc606_5_542         |     7|
|558   |      gpc2386          |gpc606_5_543         |     7|
|559   |      gpc2387          |gpc606_5_544         |     7|
|560   |      gpc2388          |gpc606_5_545         |     7|
|561   |      gpc2389          |gpc615_5_546         |     8|
|562   |      gpc239           |gpc606_5_547         |     7|
|563   |      gpc2390          |gpc606_5_548         |     7|
|564   |      gpc2391          |gpc606_5_549         |     7|
|565   |      gpc2392          |gpc615_5_550         |     8|
|566   |      gpc2393          |gpc615_5_551         |     8|
|567   |      gpc2394          |gpc615_5_552         |     8|
|568   |      gpc2395          |gpc606_5_553         |     7|
|569   |      gpc2396          |gpc606_5_554         |     7|
|570   |      gpc2397          |gpc615_5_555         |     8|
|571   |      gpc2398          |gpc606_5_556         |     7|
|572   |      gpc2399          |gpc615_5_557         |     8|
|573   |      gpc24            |gpc606_5_558         |     7|
|574   |      gpc240           |gpc606_5_559         |     7|
|575   |      gpc2400          |gpc615_5_560         |     8|
|576   |      gpc2401          |gpc615_5_561         |     8|
|577   |      gpc2402          |gpc615_5_562         |     8|
|578   |      gpc2403          |gpc615_5_563         |     8|
|579   |      gpc2404          |gpc615_5_564         |     8|
|580   |      gpc2405          |gpc615_5_565         |     8|
|581   |      gpc2406          |gpc615_5_566         |     8|
|582   |      gpc2407          |gpc615_5_567         |     8|
|583   |      gpc2408          |gpc615_5_568         |     8|
|584   |      gpc2409          |gpc135_4_569         |     5|
|585   |      gpc241           |gpc606_5_570         |     7|
|586   |      gpc2410          |gpc615_5_571         |     8|
|587   |      gpc2411          |gpc615_5_572         |     8|
|588   |      gpc2412          |gpc615_5_573         |     8|
|589   |      gpc2413          |gpc615_5_574         |     8|
|590   |      gpc2414          |gpc615_5_575         |     8|
|591   |      gpc2415          |gpc615_5_576         |     8|
|592   |      gpc2416          |gpc615_5_577         |     8|
|593   |      gpc2417          |gpc1163_5_578        |     6|
|594   |      gpc2418          |gpc1163_5_579        |     6|
|595   |      gpc2419          |gpc1163_5_580        |     6|
|596   |      gpc242           |gpc615_5_581         |     8|
|597   |      gpc2420          |gpc606_5_582         |     7|
|598   |      gpc2421          |gpc606_5_583         |     7|
|599   |      gpc2422          |gpc606_5_584         |     7|
|600   |      gpc2423          |gpc606_5_585         |     7|
|601   |      gpc2424          |gpc606_5_586         |     7|
|602   |      gpc2425          |gpc606_5_587         |     7|
|603   |      gpc2426          |gpc606_5_588         |     7|
|604   |      gpc2427          |gpc606_5_589         |     7|
|605   |      gpc2428          |gpc606_5_590         |     7|
|606   |      gpc2429          |gpc606_5_591         |     7|
|607   |      gpc243           |gpc606_5_592         |     7|
|608   |      gpc2430          |gpc606_5_593         |     7|
|609   |      gpc2431          |gpc606_5_594         |     7|
|610   |      gpc2432          |gpc623_5_595         |     8|
|611   |      gpc2433          |gpc606_5_596         |     7|
|612   |      gpc2434          |gpc606_5_597         |     7|
|613   |      gpc2435          |gpc606_5_598         |     7|
|614   |      gpc2436          |gpc606_5_599         |     7|
|615   |      gpc2437          |gpc1343_5_600        |     7|
|616   |      gpc2438          |gpc1343_5_601        |     7|
|617   |      gpc2439          |gpc1343_5_602        |     7|
|618   |      gpc244           |gpc606_5_603         |     7|
|619   |      gpc2440          |gpc1343_5_604        |     7|
|620   |      gpc2441          |gpc1343_5_605        |     7|
|621   |      gpc245           |gpc606_5_606         |     7|
|622   |      gpc246           |gpc606_5_607         |     7|
|623   |      gpc247           |gpc606_5_608         |     7|
|624   |      gpc248           |gpc606_5_609         |     7|
|625   |      gpc249           |gpc606_5_610         |     7|
|626   |      gpc25            |gpc606_5_611         |     7|
|627   |      gpc250           |gpc606_5_612         |     7|
|628   |      gpc251           |gpc606_5_613         |     7|
|629   |      gpc252           |gpc606_5_614         |     7|
|630   |      gpc253           |gpc606_5_615         |     7|
|631   |      gpc254           |gpc606_5_616         |     7|
|632   |      gpc255           |gpc606_5_617         |     7|
|633   |      gpc256           |gpc606_5_618         |     7|
|634   |      gpc257           |gpc606_5_619         |     7|
|635   |      gpc258           |gpc1163_5_620        |     6|
|636   |      gpc259           |gpc1163_5_621        |     6|
|637   |      gpc26            |gpc606_5_622         |     7|
|638   |      gpc260           |gpc1163_5_623        |     6|
|639   |      gpc261           |gpc1163_5_624        |     6|
|640   |      gpc262           |gpc1163_5_625        |     6|
|641   |      gpc263           |gpc207_4             |     8|
|642   |      gpc264           |gpc606_5_626         |     7|
|643   |      gpc2644          |gpc615_5_627         |     8|
|644   |      gpc2645          |gpc207_4_628         |     8|
|645   |      gpc2646          |gpc615_5_629         |     8|
|646   |      gpc2647          |gpc615_5_630         |     8|
|647   |      gpc2648          |gpc615_5_631         |     8|
|648   |      gpc2649          |gpc615_5_632         |     8|
|649   |      gpc265           |gpc606_5_633         |     7|
|650   |      gpc2650          |gpc615_5_634         |     8|
|651   |      gpc2651          |gpc615_5_635         |     8|
|652   |      gpc2652          |gpc606_5_636         |     7|
|653   |      gpc2653          |gpc606_5_637         |     7|
|654   |      gpc2654          |gpc606_5_638         |     7|
|655   |      gpc2655          |gpc207_4_639         |     8|
|656   |      gpc2656          |gpc606_5_640         |     7|
|657   |      gpc2657          |gpc606_5_641         |     7|
|658   |      gpc2658          |gpc207_4_642         |     8|
|659   |      gpc2659          |gpc207_4_643         |     8|
|660   |      gpc266           |gpc606_5_644         |     7|
|661   |      gpc2660          |gpc615_5_645         |     8|
|662   |      gpc2661          |gpc606_5_646         |     7|
|663   |      gpc2662          |gpc606_5_647         |     7|
|664   |      gpc2663          |gpc615_5_648         |     8|
|665   |      gpc2664          |gpc615_5_649         |     8|
|666   |      gpc2665          |gpc615_5_650         |     8|
|667   |      gpc2666          |gpc606_5_651         |     7|
|668   |      gpc2667          |gpc1163_5_652        |     6|
|669   |      gpc2668          |gpc117_4_653         |     6|
|670   |      gpc2669          |gpc207_4_654         |     8|
|671   |      gpc267           |gpc606_5_655         |     7|
|672   |      gpc2670          |gpc135_4_656         |     5|
|673   |      gpc2671          |gpc135_4_657         |     5|
|674   |      gpc2672          |gpc606_5_658         |     7|
|675   |      gpc2673          |gpc1163_5_659        |     6|
|676   |      gpc2674          |gpc1163_5_660        |     6|
|677   |      gpc2675          |gpc606_5_661         |     7|
|678   |      gpc2676          |gpc207_4_662         |     8|
|679   |      gpc2677          |gpc207_4_663         |     8|
|680   |      gpc2678          |gpc207_4_664         |     8|
|681   |      gpc2679          |gpc606_5_665         |     7|
|682   |      gpc268           |gpc606_5_666         |     7|
|683   |      gpc2680          |gpc615_5_667         |     8|
|684   |      gpc2681          |gpc615_5_668         |     8|
|685   |      gpc2682          |gpc606_5_669         |     7|
|686   |      gpc2683          |gpc117_4_670         |     6|
|687   |      gpc2684          |gpc1163_5_671        |     6|
|688   |      gpc2685          |gpc1163_5_672        |     6|
|689   |      gpc2686          |gpc1163_5_673        |     6|
|690   |      gpc2687          |gpc606_5_674         |     7|
|691   |      gpc2688          |gpc223_4             |     7|
|692   |      gpc2689          |gpc623_5_675         |     8|
|693   |      gpc269           |gpc615_5_676         |     8|
|694   |      gpc2690          |gpc623_5_677         |     8|
|695   |      gpc2691          |gpc623_5_678         |     8|
|696   |      gpc2692          |gpc615_5_679         |     8|
|697   |      gpc2693          |gpc615_5_680         |     8|
|698   |      gpc2694          |gpc207_4_681         |     8|
|699   |      gpc2695          |gpc606_5_682         |     7|
|700   |      gpc2696          |gpc623_5_683         |     8|
|701   |      gpc2697          |gpc135_4_684         |     5|
|702   |      gpc2698          |gpc135_4_685         |     5|
|703   |      gpc2699          |gpc615_5_686         |     8|
|704   |      gpc27            |gpc606_5_687         |     7|
|705   |      gpc270           |gpc2135_5_688        |     7|
|706   |      gpc2700          |gpc615_5_689         |     8|
|707   |      gpc2701          |gpc615_5_690         |     8|
|708   |      gpc2702          |gpc1343_5_691        |     7|
|709   |      gpc2703          |gpc1343_5_692        |     7|
|710   |      gpc2704          |gpc1343_5_693        |     7|
|711   |      gpc2705          |gpc135_4_694         |     5|
|712   |      gpc2706          |gpc606_5_695         |     7|
|713   |      gpc2707          |gpc606_5_696         |     7|
|714   |      gpc2708          |gpc207_4_697         |     8|
|715   |      gpc2709          |gpc207_4_698         |     8|
|716   |      gpc271           |gpc606_5_699         |     7|
|717   |      gpc2710          |gpc606_5_700         |     7|
|718   |      gpc2711          |gpc606_5_701         |     7|
|719   |      gpc2712          |gpc117_4_702         |     6|
|720   |      gpc2713          |gpc207_4_703         |     8|
|721   |      gpc2714          |gpc606_5_704         |     7|
|722   |      gpc2715          |gpc615_5_705         |     8|
|723   |      gpc2716          |gpc606_5_706         |     7|
|724   |      gpc2717          |gpc606_5_707         |     7|
|725   |      gpc2718          |gpc606_5_708         |     7|
|726   |      gpc272           |gpc606_5_709         |     7|
|727   |      gpc273           |gpc606_5_710         |     7|
|728   |      gpc274           |gpc606_5_711         |     7|
|729   |      gpc275           |gpc606_5_712         |     7|
|730   |      gpc276           |gpc606_5_713         |     7|
|731   |      gpc277           |gpc606_5_714         |     7|
|732   |      gpc278           |gpc606_5_715         |     7|
|733   |      gpc279           |gpc606_5_716         |     7|
|734   |      gpc28            |gpc606_5_717         |     7|
|735   |      gpc280           |gpc606_5_718         |     7|
|736   |      gpc281           |gpc606_5_719         |     7|
|737   |      gpc282           |gpc606_5_720         |     7|
|738   |      gpc283           |gpc606_5_721         |     7|
|739   |      gpc284           |gpc606_5_722         |     7|
|740   |      gpc2844          |gpc117_4_723         |     6|
|741   |      gpc2845          |gpc606_5_724         |     7|
|742   |      gpc2846          |gpc1325_5            |     9|
|743   |      gpc2847          |gpc606_5_725         |     7|
|744   |      gpc2848          |gpc606_5_726         |     7|
|745   |      gpc2849          |gpc606_5_727         |     7|
|746   |      gpc285           |gpc615_5_728         |     8|
|747   |      gpc2850          |gpc623_5_729         |     8|
|748   |      gpc2851          |gpc615_5_730         |     8|
|749   |      gpc2852          |gpc606_5_731         |     7|
|750   |      gpc2853          |gpc15_3              |     5|
|751   |      gpc2854          |gpc1163_5_732        |     6|
|752   |      gpc2855          |gpc606_5_733         |     7|
|753   |      gpc2856          |gpc7_3               |     6|
|754   |      gpc2857          |gpc615_5_734         |     8|
|755   |      gpc2858          |gpc606_5_735         |     7|
|756   |      gpc2859          |gpc623_5_736         |     8|
|757   |      gpc286           |gpc615_5_737         |     8|
|758   |      gpc2860          |gpc606_5_738         |     7|
|759   |      gpc2861          |gpc7_3_739           |     6|
|760   |      gpc2862          |gpc7_3_740           |     6|
|761   |      gpc2863          |gpc615_5_741         |     8|
|762   |      gpc2864          |gpc615_5_742         |     8|
|763   |      gpc2865          |gpc606_5_743         |     7|
|764   |      gpc2866          |gpc15_3_744          |     5|
|765   |      gpc2867          |gpc606_5_745         |     7|
|766   |      gpc2868          |gpc615_5_746         |     8|
|767   |      gpc2869          |gpc615_5_747         |     8|
|768   |      gpc287           |gpc615_5_748         |     8|
|769   |      gpc2870          |gpc117_4_749         |     6|
|770   |      gpc2871          |gpc615_5_750         |     8|
|771   |      gpc2872          |gpc606_5_751         |     7|
|772   |      gpc2873          |gpc606_5_752         |     7|
|773   |      gpc2874          |gpc1415_5_753        |     9|
|774   |      gpc2875          |gpc135_4_754         |     5|
|775   |      gpc2876          |gpc606_5_755         |     7|
|776   |      gpc2877          |gpc606_5_756         |     7|
|777   |      gpc2878          |gpc1325_5_757        |     9|
|778   |      gpc2879          |gpc606_5_758         |     7|
|779   |      gpc288           |gpc615_5_759         |     8|
|780   |      gpc2880          |gpc606_5_760         |     7|
|781   |      gpc2881          |gpc2135_5_761        |     7|
|782   |      gpc289           |gpc135_4_762         |     5|
|783   |      gpc29            |gpc606_5_763         |     7|
|784   |      gpc290           |gpc606_5_764         |     7|
|785   |      gpc291           |gpc606_5_765         |     7|
|786   |      gpc292           |gpc606_5_766         |     7|
|787   |      gpc293           |gpc606_5_767         |     7|
|788   |      gpc294           |gpc606_5_768         |     7|
|789   |      gpc295           |gpc606_5_769         |     7|
|790   |      gpc296           |gpc606_5_770         |     7|
|791   |      gpc2967          |gpc1343_5_771        |     7|
|792   |      gpc2968          |gpc135_4_772         |     5|
|793   |      gpc2969          |gpc1343_5_773        |     7|
|794   |      gpc297           |gpc606_5_774         |     7|
|795   |      gpc2970          |gpc615_5_775         |     8|
|796   |      gpc2971          |gpc615_5_776         |     8|
|797   |      gpc2972          |gpc1343_5_777        |     7|
|798   |      gpc2973          |gpc1163_5_778        |     6|
|799   |      gpc2974          |gpc1343_5_779        |     7|
|800   |      gpc2975          |gpc7_3_780           |     6|
|801   |      gpc2976          |gpc1343_5_781        |     7|
|802   |      gpc2977          |gpc615_5_782         |     8|
|803   |      gpc2978          |gpc135_4_783         |     5|
|804   |      gpc2979          |gpc135_4_784         |     5|
|805   |      gpc298           |gpc606_5_785         |     7|
|806   |      gpc2980          |gpc117_4_786         |     6|
|807   |      gpc2981          |gpc1343_5_787        |     7|
|808   |      gpc2982          |gpc1423_5            |     9|
|809   |      gpc2983          |gpc1343_5_788        |     7|
|810   |      gpc2984          |gpc1343_5_789        |     7|
|811   |      gpc2985          |gpc223_4_790         |     7|
|812   |      gpc2986          |gpc223_4_791         |     7|
|813   |      gpc2987          |gpc1325_5_792        |     9|
|814   |      gpc2988          |gpc1163_5_793        |     6|
|815   |      gpc2989          |gpc1343_5_794        |     7|
|816   |      gpc299           |gpc606_5_795         |     7|
|817   |      gpc2990          |gpc1423_5_796        |     9|
|818   |      gpc2991          |gpc135_4_797         |     5|
|819   |      gpc2992          |gpc1163_5_798        |     6|
|820   |      gpc3             |gpc1163_5_799        |     6|
|821   |      gpc30            |gpc606_5_800         |     7|
|822   |      gpc300           |gpc615_5_801         |     8|
|823   |      gpc301           |gpc615_5_802         |     8|
|824   |      gpc302           |gpc2116_5_803        |     6|
|825   |      gpc303           |gpc615_5_804         |     8|
|826   |      gpc304           |gpc615_5_805         |     8|
|827   |      gpc305           |gpc615_5_806         |     8|
|828   |      gpc306           |gpc615_5_807         |     8|
|829   |      gpc307           |gpc615_5_808         |     8|
|830   |      gpc308           |gpc615_5_809         |     8|
|831   |      gpc309           |gpc615_5_810         |     8|
|832   |      gpc31            |gpc606_5_811         |     7|
|833   |      gpc310           |gpc615_5_812         |     8|
|834   |      gpc311           |gpc606_5_813         |     7|
|835   |      gpc312           |gpc606_5_814         |     7|
|836   |      gpc313           |gpc606_5_815         |     7|
|837   |      gpc314           |gpc606_5_816         |     7|
|838   |      gpc315           |gpc606_5_817         |     7|
|839   |      gpc316           |gpc606_5_818         |     7|
|840   |      gpc317           |gpc606_5_819         |     7|
|841   |      gpc318           |gpc606_5_820         |     7|
|842   |      gpc319           |gpc606_5_821         |     7|
|843   |      gpc32            |gpc606_5_822         |     7|
|844   |      gpc320           |gpc606_5_823         |     7|
|845   |      gpc321           |gpc606_5_824         |     7|
|846   |      gpc322           |gpc606_5_825         |     7|
|847   |      gpc323           |gpc606_5_826         |     7|
|848   |      gpc324           |gpc606_5_827         |     7|
|849   |      gpc325           |gpc606_5_828         |     7|
|850   |      gpc326           |gpc606_5_829         |     7|
|851   |      gpc327           |gpc606_5_830         |     7|
|852   |      gpc328           |gpc615_5_831         |     8|
|853   |      gpc329           |gpc615_5_832         |     8|
|854   |      gpc33            |gpc606_5_833         |     7|
|855   |      gpc330           |gpc615_5_834         |     8|
|856   |      gpc331           |gpc615_5_835         |     8|
|857   |      gpc332           |gpc615_5_836         |     8|
|858   |      gpc333           |gpc615_5_837         |     8|
|859   |      gpc334           |gpc606_5_838         |     7|
|860   |      gpc335           |gpc606_5_839         |     7|
|861   |      gpc336           |gpc615_5_840         |     8|
|862   |      gpc337           |gpc615_5_841         |     8|
|863   |      gpc338           |gpc615_5_842         |     8|
|864   |      gpc339           |gpc615_5_843         |     8|
|865   |      gpc34            |gpc606_5_844         |     7|
|866   |      gpc340           |gpc615_5_845         |     8|
|867   |      gpc341           |gpc615_5_846         |     8|
|868   |      gpc342           |gpc615_5_847         |     8|
|869   |      gpc343           |gpc615_5_848         |     8|
|870   |      gpc344           |gpc615_5_849         |     8|
|871   |      gpc345           |gpc615_5_850         |     8|
|872   |      gpc346           |gpc615_5_851         |     8|
|873   |      gpc347           |gpc615_5_852         |     8|
|874   |      gpc348           |gpc615_5_853         |     8|
|875   |      gpc349           |gpc606_5_854         |     7|
|876   |      gpc35            |gpc606_5_855         |     7|
|877   |      gpc350           |gpc606_5_856         |     7|
|878   |      gpc351           |gpc606_5_857         |     7|
|879   |      gpc352           |gpc606_5_858         |     7|
|880   |      gpc353           |gpc606_5_859         |     7|
|881   |      gpc354           |gpc606_5_860         |     7|
|882   |      gpc355           |gpc606_5_861         |     7|
|883   |      gpc356           |gpc606_5_862         |     7|
|884   |      gpc357           |gpc606_5_863         |     7|
|885   |      gpc358           |gpc606_5_864         |     7|
|886   |      gpc359           |gpc606_5_865         |     7|
|887   |      gpc36            |gpc606_5_866         |     7|
|888   |      gpc360           |gpc606_5_867         |     7|
|889   |      gpc361           |gpc606_5_868         |     7|
|890   |      gpc362           |gpc606_5_869         |     7|
|891   |      gpc363           |gpc606_5_870         |     7|
|892   |      gpc364           |gpc615_5_871         |     8|
|893   |      gpc365           |gpc615_5_872         |     8|
|894   |      gpc366           |gpc615_5_873         |     8|
|895   |      gpc367           |gpc615_5_874         |     8|
|896   |      gpc368           |gpc615_5_875         |     8|
|897   |      gpc369           |gpc615_5_876         |     8|
|898   |      gpc37            |gpc606_5_877         |     7|
|899   |      gpc370           |gpc606_5_878         |     7|
|900   |      gpc371           |gpc606_5_879         |     7|
|901   |      gpc372           |gpc615_5_880         |     8|
|902   |      gpc373           |gpc615_5_881         |     8|
|903   |      gpc374           |gpc615_5_882         |     8|
|904   |      gpc375           |gpc615_5_883         |     8|
|905   |      gpc376           |gpc615_5_884         |     8|
|906   |      gpc377           |gpc615_5_885         |     8|
|907   |      gpc378           |gpc615_5_886         |     8|
|908   |      gpc379           |gpc615_5_887         |     8|
|909   |      gpc38            |gpc606_5_888         |     7|
|910   |      gpc380           |gpc615_5_889         |     8|
|911   |      gpc381           |gpc615_5_890         |     8|
|912   |      gpc382           |gpc615_5_891         |     8|
|913   |      gpc383           |gpc615_5_892         |     8|
|914   |      gpc384           |gpc615_5_893         |     8|
|915   |      gpc385           |gpc1163_5_894        |     6|
|916   |      gpc386           |gpc606_5_895         |     7|
|917   |      gpc387           |gpc606_5_896         |     7|
|918   |      gpc388           |gpc606_5_897         |     7|
|919   |      gpc389           |gpc606_5_898         |     7|
|920   |      gpc39            |gpc615_5_899         |     8|
|921   |      gpc390           |gpc606_5_900         |     7|
|922   |      gpc391           |gpc606_5_901         |     7|
|923   |      gpc392           |gpc606_5_902         |     7|
|924   |      gpc393           |gpc606_5_903         |     7|
|925   |      gpc394           |gpc606_5_904         |     7|
|926   |      gpc395           |gpc606_5_905         |     7|
|927   |      gpc396           |gpc615_5_906         |     8|
|928   |      gpc397           |gpc615_5_907         |     8|
|929   |      gpc398           |gpc615_5_908         |     8|
|930   |      gpc399           |gpc615_5_909         |     8|
|931   |      gpc4             |gpc1163_5_910        |     6|
|932   |      gpc40            |gpc615_5_911         |     8|
|933   |      gpc400           |gpc615_5_912         |     8|
|934   |      gpc401           |gpc615_5_913         |     8|
|935   |      gpc402           |gpc615_5_914         |     8|
|936   |      gpc403           |gpc615_5_915         |     8|
|937   |      gpc404           |gpc615_5_916         |     8|
|938   |      gpc405           |gpc615_5_917         |     8|
|939   |      gpc406           |gpc615_5_918         |     8|
|940   |      gpc407           |gpc615_5_919         |     8|
|941   |      gpc408           |gpc615_5_920         |     8|
|942   |      gpc409           |gpc615_5_921         |     8|
|943   |      gpc41            |gpc615_5_922         |     8|
|944   |      gpc410           |gpc615_5_923         |     8|
|945   |      gpc411           |gpc615_5_924         |     8|
|946   |      gpc412           |gpc615_5_925         |     8|
|947   |      gpc413           |gpc615_5_926         |     8|
|948   |      gpc414           |gpc615_5_927         |     8|
|949   |      gpc415           |gpc615_5_928         |     8|
|950   |      gpc416           |gpc615_5_929         |     8|
|951   |      gpc417           |gpc615_5_930         |     8|
|952   |      gpc418           |gpc615_5_931         |     8|
|953   |      gpc419           |gpc615_5_932         |     8|
|954   |      gpc42            |gpc615_5_933         |     8|
|955   |      gpc420           |gpc615_5_934         |     8|
|956   |      gpc421           |gpc615_5_935         |     8|
|957   |      gpc422           |gpc615_5_936         |     8|
|958   |      gpc423           |gpc615_5_937         |     8|
|959   |      gpc424           |gpc615_5_938         |     8|
|960   |      gpc425           |gpc606_5_939         |     7|
|961   |      gpc426           |gpc606_5_940         |     7|
|962   |      gpc427           |gpc606_5_941         |     7|
|963   |      gpc428           |gpc606_5_942         |     7|
|964   |      gpc429           |gpc606_5_943         |     7|
|965   |      gpc43            |gpc615_5_944         |     8|
|966   |      gpc430           |gpc606_5_945         |     7|
|967   |      gpc431           |gpc606_5_946         |     7|
|968   |      gpc432           |gpc606_5_947         |     7|
|969   |      gpc433           |gpc606_5_948         |     7|
|970   |      gpc434           |gpc606_5_949         |     7|
|971   |      gpc435           |gpc606_5_950         |     7|
|972   |      gpc436           |gpc606_5_951         |     7|
|973   |      gpc437           |gpc606_5_952         |     7|
|974   |      gpc438           |gpc606_5_953         |     7|
|975   |      gpc439           |gpc606_5_954         |     7|
|976   |      gpc44            |gpc615_5_955         |     8|
|977   |      gpc440           |gpc606_5_956         |     7|
|978   |      gpc441           |gpc606_5_957         |     7|
|979   |      gpc442           |gpc606_5_958         |     7|
|980   |      gpc443           |gpc606_5_959         |     7|
|981   |      gpc444           |gpc615_5_960         |     8|
|982   |      gpc445           |gpc615_5_961         |     8|
|983   |      gpc446           |gpc615_5_962         |     8|
|984   |      gpc447           |gpc615_5_963         |     8|
|985   |      gpc448           |gpc1325_5_964        |     9|
|986   |      gpc449           |gpc1325_5_965        |     9|
|987   |      gpc45            |gpc615_5_966         |     8|
|988   |      gpc450           |gpc2135_5_967        |     7|
|989   |      gpc451           |gpc606_5_968         |     7|
|990   |      gpc452           |gpc606_5_969         |     7|
|991   |      gpc453           |gpc615_5_970         |     8|
|992   |      gpc454           |gpc615_5_971         |     8|
|993   |      gpc455           |gpc615_5_972         |     8|
|994   |      gpc456           |gpc615_5_973         |     8|
|995   |      gpc457           |gpc615_5_974         |     8|
|996   |      gpc458           |gpc615_5_975         |     8|
|997   |      gpc459           |gpc606_5_976         |     7|
|998   |      gpc46            |gpc615_5_977         |     8|
|999   |      gpc460           |gpc606_5_978         |     7|
|1000  |      gpc461           |gpc606_5_979         |     7|
|1001  |      gpc462           |gpc606_5_980         |     7|
|1002  |      gpc463           |gpc606_5_981         |     7|
|1003  |      gpc464           |gpc606_5_982         |     7|
|1004  |      gpc465           |gpc606_5_983         |     7|
|1005  |      gpc466           |gpc606_5_984         |     7|
|1006  |      gpc467           |gpc606_5_985         |     7|
|1007  |      gpc468           |gpc615_5_986         |     8|
|1008  |      gpc469           |gpc615_5_987         |     8|
|1009  |      gpc47            |gpc615_5_988         |     8|
|1010  |      gpc470           |gpc606_5_989         |     7|
|1011  |      gpc471           |gpc606_5_990         |     7|
|1012  |      gpc472           |gpc606_5_991         |     7|
|1013  |      gpc473           |gpc606_5_992         |     7|
|1014  |      gpc474           |gpc606_5_993         |     7|
|1015  |      gpc475           |gpc606_5_994         |     7|
|1016  |      gpc476           |gpc606_5_995         |     7|
|1017  |      gpc477           |gpc606_5_996         |     7|
|1018  |      gpc478           |gpc606_5_997         |     7|
|1019  |      gpc479           |gpc606_5_998         |     7|
|1020  |      gpc48            |gpc615_5_999         |     8|
|1021  |      gpc480           |gpc606_5_1000        |     7|
|1022  |      gpc481           |gpc606_5_1001        |     7|
|1023  |      gpc482           |gpc623_5_1002        |     8|
|1024  |      gpc483           |gpc606_5_1003        |     7|
|1025  |      gpc484           |gpc606_5_1004        |     7|
|1026  |      gpc485           |gpc606_5_1005        |     7|
|1027  |      gpc486           |gpc606_5_1006        |     7|
|1028  |      gpc487           |gpc606_5_1007        |     7|
|1029  |      gpc488           |gpc606_5_1008        |     7|
|1030  |      gpc489           |gpc606_5_1009        |     7|
|1031  |      gpc49            |gpc615_5_1010        |     8|
|1032  |      gpc490           |gpc606_5_1011        |     7|
|1033  |      gpc491           |gpc606_5_1012        |     7|
|1034  |      gpc492           |gpc606_5_1013        |     7|
|1035  |      gpc493           |gpc606_5_1014        |     7|
|1036  |      gpc494           |gpc606_5_1015        |     7|
|1037  |      gpc495           |gpc606_5_1016        |     7|
|1038  |      gpc496           |gpc606_5_1017        |     7|
|1039  |      gpc497           |gpc606_5_1018        |     7|
|1040  |      gpc498           |gpc606_5_1019        |     7|
|1041  |      gpc499           |gpc606_5_1020        |     7|
|1042  |      gpc5             |gpc1163_5_1021       |     6|
|1043  |      gpc50            |gpc615_5_1022        |     8|
|1044  |      gpc500           |gpc606_5_1023        |     7|
|1045  |      gpc501           |gpc606_5_1024        |     7|
|1046  |      gpc502           |gpc606_5_1025        |     7|
|1047  |      gpc503           |gpc606_5_1026        |     7|
|1048  |      gpc504           |gpc606_5_1027        |     7|
|1049  |      gpc505           |gpc606_5_1028        |     7|
|1050  |      gpc506           |gpc606_5_1029        |     7|
|1051  |      gpc507           |gpc606_5_1030        |     7|
|1052  |      gpc508           |gpc606_5_1031        |     7|
|1053  |      gpc509           |gpc606_5_1032        |     7|
|1054  |      gpc51            |gpc615_5_1033        |     8|
|1055  |      gpc510           |gpc606_5_1034        |     7|
|1056  |      gpc511           |gpc606_5_1035        |     7|
|1057  |      gpc512           |gpc1343_5_1036       |     7|
|1058  |      gpc513           |gpc606_5_1037        |     7|
|1059  |      gpc514           |gpc606_5_1038        |     7|
|1060  |      gpc515           |gpc606_5_1039        |     7|
|1061  |      gpc516           |gpc606_5_1040        |     7|
|1062  |      gpc517           |gpc606_5_1041        |     7|
|1063  |      gpc518           |gpc606_5_1042        |     7|
|1064  |      gpc519           |gpc606_5_1043        |     7|
|1065  |      gpc52            |gpc615_5_1044        |     8|
|1066  |      gpc520           |gpc606_5_1045        |     7|
|1067  |      gpc521           |gpc615_5_1046        |     8|
|1068  |      gpc522           |gpc615_5_1047        |     8|
|1069  |      gpc523           |gpc615_5_1048        |     8|
|1070  |      gpc524           |gpc606_5_1049        |     7|
|1071  |      gpc525           |gpc606_5_1050        |     7|
|1072  |      gpc526           |gpc615_5_1051        |     8|
|1073  |      gpc527           |gpc615_5_1052        |     8|
|1074  |      gpc528           |gpc615_5_1053        |     8|
|1075  |      gpc529           |gpc615_5_1054        |     8|
|1076  |      gpc53            |gpc615_5_1055        |     8|
|1077  |      gpc530           |gpc1163_5_1056       |     6|
|1078  |      gpc531           |gpc1163_5_1057       |     6|
|1079  |      gpc532           |gpc606_5_1058        |     7|
|1080  |      gpc533           |gpc606_5_1059        |     7|
|1081  |      gpc534           |gpc606_5_1060        |     7|
|1082  |      gpc535           |gpc606_5_1061        |     7|
|1083  |      gpc536           |gpc615_5_1062        |     8|
|1084  |      gpc537           |gpc606_5_1063        |     7|
|1085  |      gpc538           |gpc606_5_1064        |     7|
|1086  |      gpc539           |gpc606_5_1065        |     7|
|1087  |      gpc54            |gpc615_5_1066        |     8|
|1088  |      gpc540           |gpc606_5_1067        |     7|
|1089  |      gpc541           |gpc606_5_1068        |     7|
|1090  |      gpc542           |gpc606_5_1069        |     7|
|1091  |      gpc543           |gpc606_5_1070        |     7|
|1092  |      gpc544           |gpc606_5_1071        |     7|
|1093  |      gpc545           |gpc606_5_1072        |     7|
|1094  |      gpc546           |gpc606_5_1073        |     7|
|1095  |      gpc547           |gpc606_5_1074        |     7|
|1096  |      gpc548           |gpc606_5_1075        |     7|
|1097  |      gpc549           |gpc606_5_1076        |     7|
|1098  |      gpc55            |gpc615_5_1077        |     8|
|1099  |      gpc550           |gpc606_5_1078        |     7|
|1100  |      gpc551           |gpc606_5_1079        |     7|
|1101  |      gpc552           |gpc606_5_1080        |     7|
|1102  |      gpc553           |gpc606_5_1081        |     7|
|1103  |      gpc554           |gpc606_5_1082        |     7|
|1104  |      gpc555           |gpc606_5_1083        |     7|
|1105  |      gpc556           |gpc606_5_1084        |     7|
|1106  |      gpc557           |gpc606_5_1085        |     7|
|1107  |      gpc558           |gpc606_5_1086        |     7|
|1108  |      gpc559           |gpc606_5_1087        |     7|
|1109  |      gpc56            |gpc606_5_1088        |     7|
|1110  |      gpc560           |gpc606_5_1089        |     7|
|1111  |      gpc561           |gpc606_5_1090        |     7|
|1112  |      gpc562           |gpc606_5_1091        |     7|
|1113  |      gpc563           |gpc606_5_1092        |     7|
|1114  |      gpc564           |gpc615_5_1093        |     8|
|1115  |      gpc565           |gpc615_5_1094        |     8|
|1116  |      gpc566           |gpc615_5_1095        |     8|
|1117  |      gpc567           |gpc615_5_1096        |     8|
|1118  |      gpc568           |gpc615_5_1097        |     8|
|1119  |      gpc569           |gpc615_5_1098        |     8|
|1120  |      gpc57            |gpc606_5_1099        |     7|
|1121  |      gpc570           |gpc615_5_1100        |     8|
|1122  |      gpc571           |gpc615_5_1101        |     8|
|1123  |      gpc572           |gpc623_5_1102        |     8|
|1124  |      gpc573           |gpc606_5_1103        |     7|
|1125  |      gpc574           |gpc606_5_1104        |     7|
|1126  |      gpc575           |gpc606_5_1105        |     7|
|1127  |      gpc576           |gpc606_5_1106        |     7|
|1128  |      gpc577           |gpc606_5_1107        |     7|
|1129  |      gpc578           |gpc606_5_1108        |     7|
|1130  |      gpc579           |gpc606_5_1109        |     7|
|1131  |      gpc58            |gpc606_5_1110        |     7|
|1132  |      gpc580           |gpc606_5_1111        |     7|
|1133  |      gpc581           |gpc606_5_1112        |     7|
|1134  |      gpc582           |gpc606_5_1113        |     7|
|1135  |      gpc583           |gpc606_5_1114        |     7|
|1136  |      gpc584           |gpc606_5_1115        |     7|
|1137  |      gpc585           |gpc606_5_1116        |     7|
|1138  |      gpc586           |gpc606_5_1117        |     7|
|1139  |      gpc587           |gpc606_5_1118        |     7|
|1140  |      gpc588           |gpc606_5_1119        |     7|
|1141  |      gpc589           |gpc606_5_1120        |     7|
|1142  |      gpc59            |gpc606_5_1121        |     7|
|1143  |      gpc590           |gpc606_5_1122        |     7|
|1144  |      gpc591           |gpc606_5_1123        |     7|
|1145  |      gpc592           |gpc606_5_1124        |     7|
|1146  |      gpc593           |gpc606_5_1125        |     7|
|1147  |      gpc594           |gpc606_5_1126        |     7|
|1148  |      gpc595           |gpc606_5_1127        |     7|
|1149  |      gpc596           |gpc606_5_1128        |     7|
|1150  |      gpc597           |gpc606_5_1129        |     7|
|1151  |      gpc598           |gpc606_5_1130        |     7|
|1152  |      gpc599           |gpc606_5_1131        |     7|
|1153  |      gpc6             |gpc1163_5_1132       |     6|
|1154  |      gpc60            |gpc606_5_1133        |     7|
|1155  |      gpc600           |gpc606_5_1134        |     7|
|1156  |      gpc601           |gpc606_5_1135        |     7|
|1157  |      gpc602           |gpc606_5_1136        |     7|
|1158  |      gpc603           |gpc606_5_1137        |     7|
|1159  |      gpc604           |gpc606_5_1138        |     7|
|1160  |      gpc605           |gpc606_5_1139        |     7|
|1161  |      gpc61            |gpc606_5_1140        |     7|
|1162  |      gpc62            |gpc606_5_1141        |     7|
|1163  |      gpc63            |gpc606_5_1142        |     7|
|1164  |      gpc64            |gpc606_5_1143        |     7|
|1165  |      gpc65            |gpc606_5_1144        |     7|
|1166  |      gpc66            |gpc615_5_1145        |     8|
|1167  |      gpc67            |gpc615_5_1146        |     8|
|1168  |      gpc68            |gpc615_5_1147        |     8|
|1169  |      gpc69            |gpc615_5_1148        |     8|
|1170  |      gpc7             |gpc1163_5_1149       |     6|
|1171  |      gpc70            |gpc615_5_1150        |     8|
|1172  |      gpc71            |gpc615_5_1151        |     8|
|1173  |      gpc72            |gpc623_5_1152        |     8|
|1174  |      gpc73            |gpc606_5_1153        |     7|
|1175  |      gpc74            |gpc606_5_1154        |     7|
|1176  |      gpc75            |gpc606_5_1155        |     7|
|1177  |      gpc76            |gpc606_5_1156        |     7|
|1178  |      gpc77            |gpc606_5_1157        |     7|
|1179  |      gpc78            |gpc606_5_1158        |     7|
|1180  |      gpc79            |gpc606_5_1159        |     7|
|1181  |      gpc8             |gpc1163_5_1160       |     6|
|1182  |      gpc80            |gpc606_5_1161        |     7|
|1183  |      gpc81            |gpc606_5_1162        |     7|
|1184  |      gpc82            |gpc606_5_1163        |     7|
|1185  |      gpc83            |gpc606_5_1164        |     7|
|1186  |      gpc84            |gpc606_5_1165        |     7|
|1187  |      gpc85            |gpc615_5_1166        |     8|
|1188  |      gpc86            |gpc606_5_1167        |     7|
|1189  |      gpc87            |gpc606_5_1168        |     7|
|1190  |      gpc88            |gpc606_5_1169        |     7|
|1191  |      gpc89            |gpc606_5_1170        |     7|
|1192  |      gpc9             |gpc1163_5_1171       |     6|
|1193  |      gpc90            |gpc606_5_1172        |     7|
|1194  |      gpc91            |gpc606_5_1173        |     7|
|1195  |      gpc92            |gpc606_5_1174        |     7|
|1196  |      gpc93            |gpc606_5_1175        |     7|
|1197  |      gpc94            |gpc606_5_1176        |     7|
|1198  |      gpc95            |gpc606_5_1177        |     7|
|1199  |      gpc96            |gpc606_5_1178        |     7|
|1200  |      gpc97            |gpc606_5_1179        |     7|
|1201  |      gpc98            |gpc606_5_1180        |     7|
|1202  |      gpc99            |gpc606_5_1181        |     7|
|1203  |    rowadder2_1inst    |rowadder2_1_71       |   160|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1472 ; free virtual = 7711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.910 ; gain = 673.703 ; free physical = 1472 ; free virtual = 7711
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2025.918 ; gain = 673.703 ; free physical = 1472 ; free virtual = 7711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2038.785 ; gain = 0.000 ; free physical = 1755 ; free virtual = 7994
INFO: [Netlist 29-17] Analyzing 3234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.281 ; gain = 0.000 ; free physical = 1656 ; free virtual = 7894
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2017 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2017 instances

Synth Design complete | Checksum: 472adf70
INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2203.316 ; gain = 854.078 ; free physical = 1655 ; free virtual = 7893
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1563.775; main = 1350.589; forked = 338.221
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3021.215; main = 2203.285; forked = 995.301
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2227.293 ; gain = 0.000 ; free physical = 1653 ; free virtual = 7894
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:47:09 2024...
[Sat Aug 10 01:47:12 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2920 ; free virtual = 9150
[Sat Aug 10 01:47:12 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:47:12 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1702.023 ; gain = 0.000 ; free physical = 2109 ; free virtual = 8334
INFO: [Netlist 29-17] Analyzing 3234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1801.586 ; gain = 4.000 ; free physical = 2007 ; free virtual = 8233
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.586 ; gain = 0.000 ; free physical = 2007 ; free virtual = 8233
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2017 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2017 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.3 . Memory (MB): peak = 1929.055 ; gain = 127.434 ; free physical = 1978 ; free virtual = 8204

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 878a5eb6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.875 ; gain = 488.820 ; free physical = 1568 ; free virtual = 7793

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 878a5eb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2725.680 ; gain = 0.000 ; free physical = 1266 ; free virtual = 7492

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 878a5eb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2725.680 ; gain = 0.000 ; free physical = 1266 ; free virtual = 7492
Phase 1 Initialization | Checksum: 878a5eb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2725.680 ; gain = 0.000 ; free physical = 1266 ; free virtual = 7492

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 878a5eb6

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2725.680 ; gain = 0.000 ; free physical = 1266 ; free virtual = 7491

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 878a5eb6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2725.680 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7488
Phase 2 Timer Update And Timing Data Collection | Checksum: 878a5eb6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2725.680 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7488

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 661bd22c

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2781.707 ; gain = 56.027 ; free physical = 1263 ; free virtual = 7488
Retarget | Checksum: 661bd22c
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 65 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14b3ab0b4

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2781.707 ; gain = 56.027 ; free physical = 1263 ; free virtual = 7488
Constant propagation | Checksum: 14b3ab0b4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 54 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 96ee6dfc

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2781.707 ; gain = 56.027 ; free physical = 1262 ; free virtual = 7488
Sweep | Checksum: 96ee6dfc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 96ee6dfc

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2813.723 ; gain = 88.043 ; free physical = 1262 ; free virtual = 7488
BUFG optimization | Checksum: 96ee6dfc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 96ee6dfc

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2813.723 ; gain = 88.043 ; free physical = 1262 ; free virtual = 7488
Shift Register Optimization | Checksum: 96ee6dfc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 96ee6dfc

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2813.723 ; gain = 88.043 ; free physical = 1262 ; free virtual = 7488
Post Processing Netlist | Checksum: 96ee6dfc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11f5edadb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2813.723 ; gain = 88.043 ; free physical = 1262 ; free virtual = 7487

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2813.723 ; gain = 0.000 ; free physical = 1262 ; free virtual = 7487
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11f5edadb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2813.723 ; gain = 88.043 ; free physical = 1262 ; free virtual = 7487
Phase 9 Finalization | Checksum: 11f5edadb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2813.723 ; gain = 88.043 ; free physical = 1262 ; free virtual = 7487
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |              65  |                                              0  |
|  Constant propagation         |               0  |              54  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11f5edadb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2813.723 ; gain = 88.043 ; free physical = 1262 ; free virtual = 7487
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.723 ; gain = 0.000 ; free physical = 1262 ; free virtual = 7487

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11f5edadb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.723 ; gain = 0.000 ; free physical = 1262 ; free virtual = 7487

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11f5edadb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.723 ; gain = 0.000 ; free physical = 1262 ; free virtual = 7487

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.723 ; gain = 0.000 ; free physical = 1262 ; free virtual = 7487
Ending Netlist Obfuscation Task | Checksum: 11f5edadb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.723 ; gain = 0.000 ; free physical = 1262 ; free virtual = 7487
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.723 ; gain = 1012.102 ; free physical = 1262 ; free virtual = 7487
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2901.766 ; gain = 0.000 ; free physical = 1239 ; free virtual = 7466
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1235 ; free virtual = 7461
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7bbaba67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1235 ; free virtual = 7461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1235 ; free virtual = 7461

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f346082

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1215 ; free virtual = 7443

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 160899926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7439

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 160899926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7439
Phase 1 Placer Initialization | Checksum: 160899926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1211 ; free virtual = 7439

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 160899926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7437

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 160899926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7437

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 160899926

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2909.770 ; gain = 0.000 ; free physical = 1209 ; free virtual = 7437

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1e2df809e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.766 ; gain = 2.996 ; free physical = 1165 ; free virtual = 7394
Phase 2 Global Placement | Checksum: 1e2df809e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.766 ; gain = 2.996 ; free physical = 1165 ; free virtual = 7394

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e2df809e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.766 ; gain = 2.996 ; free physical = 1165 ; free virtual = 7394

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 109905d18

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.766 ; gain = 2.996 ; free physical = 1165 ; free virtual = 7394

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b2818f5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.766 ; gain = 2.996 ; free physical = 1165 ; free virtual = 7394

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2818f5a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.766 ; gain = 2.996 ; free physical = 1165 ; free virtual = 7394

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387
Phase 3 Detail Placement | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387
Phase 4.3 Placer Reporting | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7387

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1300c2817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387
Ending Placer Task | Checksum: fed6ac53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.793 ; gain = 10.023 ; free physical = 1159 ; free virtual = 7387
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2919.793 ; gain = 18.027 ; free physical = 1159 ; free virtual = 7387
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7381
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1161 ; free virtual = 7389
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7387
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1140 ; free virtual = 7380
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1140 ; free virtual = 7380
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1140 ; free virtual = 7380
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1139 ; free virtual = 7380
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7380
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2919.793 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7380
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2934.371 ; gain = 0.000 ; free physical = 1150 ; free virtual = 7382
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2940.078 ; gain = 5.707 ; free physical = 1143 ; free virtual = 7377
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2940.078 ; gain = 5.707 ; free physical = 1119 ; free virtual = 7365
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.078 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7365
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.078 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7365
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.078 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7365
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.078 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7364
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2940.078 ; gain = 5.707 ; free physical = 1117 ; free virtual = 7364
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 831bf1ec ConstDB: 0 ShapeSum: 7bbaba67 RouteDB: 0
Post Restoration Checksum: NetGraph: 309f767d | NumContArr: 2b8e576 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1b8aa512d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3061.500 ; gain = 59.656 ; free physical = 999 ; free virtual = 7235

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b8aa512d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3094.500 ; gain = 92.656 ; free physical = 967 ; free virtual = 7203

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b8aa512d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3094.500 ; gain = 92.656 ; free physical = 967 ; free virtual = 7203
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14276
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14276
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2baf878d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 918 ; free virtual = 7154

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2baf878d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 918 ; free virtual = 7154

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1afadd882

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 918 ; free virtual = 7154
Phase 3 Initial Routing | Checksum: 1afadd882

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 918 ; free virtual = 7154

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 361760112

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 917 ; free virtual = 7153
Phase 4 Rip-up And Reroute | Checksum: 361760112

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 917 ; free virtual = 7153

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 361760112

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 917 ; free virtual = 7153

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 361760112

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 917 ; free virtual = 7153
Phase 6 Post Hold Fix | Checksum: 361760112

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 917 ; free virtual = 7153

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.70044 %
  Global Horizontal Routing Utilization  = 2.31621 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 361760112

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 917 ; free virtual = 7153

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 361760112

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 916 ; free virtual = 7152

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3206b82da

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 916 ; free virtual = 7152
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 139a142fb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 916 ; free virtual = 7152
Ending Routing Task | Checksum: 139a142fb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3143.297 ; gain = 141.453 ; free physical = 916 ; free virtual = 7152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3143.297 ; gain = 203.219 ; free physical = 916 ; free virtual = 7152
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3247.059 ; gain = 0.000 ; free physical = 872 ; free virtual = 7116
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3247.059 ; gain = 0.000 ; free physical = 860 ; free virtual = 7116
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.059 ; gain = 0.000 ; free physical = 860 ; free virtual = 7116
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3247.059 ; gain = 0.000 ; free physical = 858 ; free virtual = 7117
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3247.059 ; gain = 0.000 ; free physical = 858 ; free virtual = 7117
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.059 ; gain = 0.000 ; free physical = 857 ; free virtual = 7117
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3247.059 ; gain = 0.000 ; free physical = 857 ; free virtual = 7117
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:47:57 2024...
[Sat Aug 10 01:48:03 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:51 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2952 ; free virtual = 9199
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2952 ; free virtual = 9199
INFO: [Netlist 29-17] Analyzing 3233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
Read PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
Read Physdb Files: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
Restored from archive | CPU: 0.400000 secs | Memory: 18.241379 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2951 ; free virtual = 9198
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2016 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 2016 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_486_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:48:08 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:48:08 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3011735
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1762.801 ; gain = 409.598 ; free physical = 1786 ; free virtual = 8019
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_486_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:475]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:832]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'dst' does not match port width (5) of module 'gpc606_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:49116]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:832]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_73' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:49179]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_73' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:49179]
WARNING: [Synth 8-689] width (73) of port connection 'dst0' does not match port width (74) of module 'rowadder2_1_73' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:829]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_486_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:475]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.270 ; gain = 677.066 ; free physical = 1492 ; free virtual = 7728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2030.270 ; gain = 677.066 ; free physical = 1493 ; free virtual = 7729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.273 ; gain = 685.070 ; free physical = 1493 ; free virtual = 7729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2155.031 ; gain = 801.828 ; free physical = 1404 ; free virtual = 7647
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              486 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2155.031 ; gain = 801.828 ; free physical = 1361 ; free virtual = 7634
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.031 ; gain = 801.828 ; free physical = 1358 ; free virtual = 7631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1325 ; free virtual = 7598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1325 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1325 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1321 ; free virtual = 7594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1321 ; free virtual = 7594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1321 ; free virtual = 7594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1321 ; free virtual = 7594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  4556|
|3     |LUT1   |   220|
|4     |LUT2   |   806|
|5     |LUT4   |  8906|
|6     |LUT5   | 12242|
|7     |LUT6   |  7035|
|8     |FDRE   | 31104|
|9     |IBUF   |    65|
|10    |OBUF   |    73|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 65008|
|2     |  compressor2_1_486_64 |compressor2_1_486_64 | 33765|
|3     |    compressor_inst    |compressor           | 33600|
|4     |      gpc0             |gpc117_4             |     6|
|5     |      gpc1             |gpc117_4_0           |     6|
|6     |      gpc10            |gpc117_4_1           |     6|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc1000          |gpc606_5_2           |     7|
|9     |      gpc10000         |gpc1406_5            |     8|
|10    |      gpc10001         |gpc7_3               |     6|
|11    |      gpc10002         |gpc15_3              |     5|
|12    |      gpc10003         |gpc135_4             |     5|
|13    |      gpc10004         |gpc615_5             |     8|
|14    |      gpc10005         |gpc7_3_3             |     6|
|15    |      gpc10006         |gpc117_4_4           |     6|
|16    |      gpc10007         |gpc7_3_5             |     6|
|17    |      gpc10008         |gpc207_4             |     8|
|18    |      gpc10009         |gpc1415_5            |     9|
|19    |      gpc1001          |gpc606_5_6           |     7|
|20    |      gpc10010         |gpc2135_5            |     7|
|21    |      gpc10011         |gpc207_4_7           |     8|
|22    |      gpc10012         |gpc3_2               |     3|
|23    |      gpc10013         |gpc615_5_8           |     8|
|24    |      gpc10014         |gpc3_2_9             |     3|
|25    |      gpc10015         |gpc207_4_10          |     8|
|26    |      gpc10016         |gpc207_4_11          |     8|
|27    |      gpc10017         |gpc117_4_12          |     6|
|28    |      gpc10018         |gpc215_4             |     7|
|29    |      gpc10019         |gpc3_2_13            |     3|
|30    |      gpc1002          |gpc606_5_14          |     7|
|31    |      gpc10020         |gpc606_5_15          |     7|
|32    |      gpc10021         |gpc3_2_16            |     3|
|33    |      gpc10022         |gpc615_5_17          |     8|
|34    |      gpc10023         |gpc606_5_18          |     7|
|35    |      gpc1003          |gpc606_5_19          |     7|
|36    |      gpc1004          |gpc606_5_20          |     7|
|37    |      gpc1005          |gpc606_5_21          |     7|
|38    |      gpc1006          |gpc606_5_22          |     7|
|39    |      gpc1007          |gpc606_5_23          |     7|
|40    |      gpc1008          |gpc606_5_24          |     7|
|41    |      gpc1009          |gpc606_5_25          |     7|
|42    |      gpc101           |gpc606_5_26          |     7|
|43    |      gpc1010          |gpc606_5_27          |     7|
|44    |      gpc1011          |gpc606_5_28          |     7|
|45    |      gpc1012          |gpc606_5_29          |     7|
|46    |      gpc1013          |gpc606_5_30          |     7|
|47    |      gpc1014          |gpc606_5_31          |     7|
|48    |      gpc1015          |gpc606_5_32          |     7|
|49    |      gpc1016          |gpc606_5_33          |     7|
|50    |      gpc1017          |gpc606_5_34          |     7|
|51    |      gpc1018          |gpc606_5_35          |     7|
|52    |      gpc1019          |gpc606_5_36          |     7|
|53    |      gpc102           |gpc606_5_37          |     7|
|54    |      gpc1020          |gpc606_5_38          |     7|
|55    |      gpc1021          |gpc606_5_39          |     7|
|56    |      gpc1022          |gpc606_5_40          |     7|
|57    |      gpc1023          |gpc606_5_41          |     7|
|58    |      gpc1024          |gpc606_5_42          |     7|
|59    |      gpc1025          |gpc606_5_43          |     7|
|60    |      gpc1026          |gpc606_5_44          |     7|
|61    |      gpc1027          |gpc606_5_45          |     7|
|62    |      gpc1028          |gpc606_5_46          |     7|
|63    |      gpc1029          |gpc606_5_47          |     7|
|64    |      gpc103           |gpc606_5_48          |     7|
|65    |      gpc1030          |gpc615_5_49          |     8|
|66    |      gpc1031          |gpc615_5_50          |     8|
|67    |      gpc1032          |gpc615_5_51          |     8|
|68    |      gpc1033          |gpc615_5_52          |     8|
|69    |      gpc1034          |gpc615_5_53          |     8|
|70    |      gpc1035          |gpc615_5_54          |     8|
|71    |      gpc1036          |gpc615_5_55          |     8|
|72    |      gpc1037          |gpc615_5_56          |     8|
|73    |      gpc1038          |gpc615_5_57          |     8|
|74    |      gpc1039          |gpc615_5_58          |     8|
|75    |      gpc104           |gpc606_5_59          |     7|
|76    |      gpc1040          |gpc615_5_60          |     8|
|77    |      gpc1041          |gpc615_5_61          |     8|
|78    |      gpc1042          |gpc615_5_62          |     8|
|79    |      gpc1043          |gpc615_5_63          |     8|
|80    |      gpc1044          |gpc615_5_64          |     8|
|81    |      gpc1045          |gpc615_5_65          |     8|
|82    |      gpc1046          |gpc615_5_66          |     8|
|83    |      gpc1047          |gpc615_5_67          |     8|
|84    |      gpc1048          |gpc615_5_68          |     8|
|85    |      gpc1049          |gpc615_5_69          |     8|
|86    |      gpc105           |gpc606_5_70          |     7|
|87    |      gpc1050          |gpc615_5_71          |     8|
|88    |      gpc1051          |gpc615_5_72          |     8|
|89    |      gpc1052          |gpc615_5_73          |     8|
|90    |      gpc1053          |gpc615_5_74          |     8|
|91    |      gpc1054          |gpc615_5_75          |     8|
|92    |      gpc1055          |gpc615_5_76          |     8|
|93    |      gpc1056          |gpc615_5_77          |     8|
|94    |      gpc1057          |gpc615_5_78          |     8|
|95    |      gpc1058          |gpc615_5_79          |     8|
|96    |      gpc1059          |gpc615_5_80          |     8|
|97    |      gpc106           |gpc606_5_81          |     7|
|98    |      gpc1060          |gpc615_5_82          |     8|
|99    |      gpc1061          |gpc615_5_83          |     8|
|100   |      gpc1062          |gpc615_5_84          |     8|
|101   |      gpc1063          |gpc615_5_85          |     8|
|102   |      gpc1064          |gpc615_5_86          |     8|
|103   |      gpc1065          |gpc615_5_87          |     8|
|104   |      gpc1066          |gpc615_5_88          |     8|
|105   |      gpc1067          |gpc615_5_89          |     8|
|106   |      gpc1068          |gpc615_5_90          |     8|
|107   |      gpc1069          |gpc615_5_91          |     8|
|108   |      gpc107           |gpc606_5_92          |     7|
|109   |      gpc1070          |gpc615_5_93          |     8|
|110   |      gpc1071          |gpc615_5_94          |     8|
|111   |      gpc1072          |gpc615_5_95          |     8|
|112   |      gpc1073          |gpc615_5_96          |     8|
|113   |      gpc1074          |gpc615_5_97          |     8|
|114   |      gpc1075          |gpc615_5_98          |     8|
|115   |      gpc1076          |gpc615_5_99          |     8|
|116   |      gpc1077          |gpc615_5_100         |     8|
|117   |      gpc1078          |gpc615_5_101         |     8|
|118   |      gpc1079          |gpc615_5_102         |     8|
|119   |      gpc108           |gpc606_5_103         |     7|
|120   |      gpc1080          |gpc615_5_104         |     8|
|121   |      gpc1081          |gpc615_5_105         |     8|
|122   |      gpc1082          |gpc615_5_106         |     8|
|123   |      gpc1083          |gpc615_5_107         |     8|
|124   |      gpc1084          |gpc615_5_108         |     8|
|125   |      gpc1085          |gpc606_5_109         |     7|
|126   |      gpc1086          |gpc606_5_110         |     7|
|127   |      gpc1087          |gpc606_5_111         |     7|
|128   |      gpc1088          |gpc606_5_112         |     7|
|129   |      gpc1089          |gpc606_5_113         |     7|
|130   |      gpc109           |gpc606_5_114         |     7|
|131   |      gpc1090          |gpc606_5_115         |     7|
|132   |      gpc1091          |gpc606_5_116         |     7|
|133   |      gpc1092          |gpc606_5_117         |     7|
|134   |      gpc1093          |gpc606_5_118         |     7|
|135   |      gpc1094          |gpc606_5_119         |     7|
|136   |      gpc1095          |gpc606_5_120         |     7|
|137   |      gpc1096          |gpc606_5_121         |     7|
|138   |      gpc1097          |gpc606_5_122         |     7|
|139   |      gpc1098          |gpc606_5_123         |     7|
|140   |      gpc1099          |gpc606_5_124         |     7|
|141   |      gpc11            |gpc117_4_125         |     6|
|142   |      gpc110           |gpc606_5_126         |     7|
|143   |      gpc1100          |gpc606_5_127         |     7|
|144   |      gpc1101          |gpc606_5_128         |     7|
|145   |      gpc1102          |gpc606_5_129         |     7|
|146   |      gpc1103          |gpc606_5_130         |     7|
|147   |      gpc1104          |gpc606_5_131         |     7|
|148   |      gpc1105          |gpc606_5_132         |     7|
|149   |      gpc1106          |gpc606_5_133         |     7|
|150   |      gpc1107          |gpc606_5_134         |     7|
|151   |      gpc1108          |gpc606_5_135         |     7|
|152   |      gpc1109          |gpc606_5_136         |     7|
|153   |      gpc111           |gpc606_5_137         |     7|
|154   |      gpc1110          |gpc606_5_138         |     7|
|155   |      gpc1111          |gpc606_5_139         |     7|
|156   |      gpc1112          |gpc606_5_140         |     7|
|157   |      gpc1113          |gpc606_5_141         |     7|
|158   |      gpc1114          |gpc606_5_142         |     7|
|159   |      gpc1115          |gpc606_5_143         |     7|
|160   |      gpc1116          |gpc606_5_144         |     7|
|161   |      gpc1117          |gpc606_5_145         |     7|
|162   |      gpc1118          |gpc606_5_146         |     7|
|163   |      gpc1119          |gpc606_5_147         |     7|
|164   |      gpc112           |gpc606_5_148         |     7|
|165   |      gpc1120          |gpc606_5_149         |     7|
|166   |      gpc1121          |gpc606_5_150         |     7|
|167   |      gpc1122          |gpc606_5_151         |     7|
|168   |      gpc1123          |gpc606_5_152         |     7|
|169   |      gpc1124          |gpc606_5_153         |     7|
|170   |      gpc1125          |gpc606_5_154         |     7|
|171   |      gpc1126          |gpc606_5_155         |     7|
|172   |      gpc1127          |gpc606_5_156         |     7|
|173   |      gpc1128          |gpc606_5_157         |     7|
|174   |      gpc1129          |gpc606_5_158         |     7|
|175   |      gpc113           |gpc606_5_159         |     7|
|176   |      gpc1130          |gpc606_5_160         |     7|
|177   |      gpc1131          |gpc606_5_161         |     7|
|178   |      gpc1132          |gpc606_5_162         |     7|
|179   |      gpc1133          |gpc606_5_163         |     7|
|180   |      gpc1134          |gpc606_5_164         |     7|
|181   |      gpc1135          |gpc606_5_165         |     7|
|182   |      gpc1136          |gpc606_5_166         |     7|
|183   |      gpc1137          |gpc606_5_167         |     7|
|184   |      gpc1138          |gpc606_5_168         |     7|
|185   |      gpc1139          |gpc606_5_169         |     7|
|186   |      gpc114           |gpc606_5_170         |     7|
|187   |      gpc1140          |gpc606_5_171         |     7|
|188   |      gpc1141          |gpc606_5_172         |     7|
|189   |      gpc1142          |gpc606_5_173         |     7|
|190   |      gpc1143          |gpc606_5_174         |     7|
|191   |      gpc1144          |gpc606_5_175         |     7|
|192   |      gpc1145          |gpc606_5_176         |     7|
|193   |      gpc1146          |gpc606_5_177         |     7|
|194   |      gpc1147          |gpc606_5_178         |     7|
|195   |      gpc1148          |gpc606_5_179         |     7|
|196   |      gpc1149          |gpc606_5_180         |     7|
|197   |      gpc115           |gpc606_5_181         |     7|
|198   |      gpc1150          |gpc606_5_182         |     7|
|199   |      gpc1151          |gpc606_5_183         |     7|
|200   |      gpc1152          |gpc606_5_184         |     7|
|201   |      gpc1153          |gpc606_5_185         |     7|
|202   |      gpc1154          |gpc606_5_186         |     7|
|203   |      gpc1155          |gpc606_5_187         |     7|
|204   |      gpc1156          |gpc606_5_188         |     7|
|205   |      gpc1157          |gpc606_5_189         |     7|
|206   |      gpc1158          |gpc606_5_190         |     7|
|207   |      gpc1159          |gpc606_5_191         |     7|
|208   |      gpc116           |gpc606_5_192         |     7|
|209   |      gpc1160          |gpc606_5_193         |     7|
|210   |      gpc1161          |gpc606_5_194         |     7|
|211   |      gpc1162          |gpc606_5_195         |     7|
|212   |      gpc1163          |gpc606_5_196         |     7|
|213   |      gpc1164          |gpc606_5_197         |     7|
|214   |      gpc1165          |gpc606_5_198         |     7|
|215   |      gpc1166          |gpc606_5_199         |     7|
|216   |      gpc1167          |gpc606_5_200         |     7|
|217   |      gpc1168          |gpc606_5_201         |     7|
|218   |      gpc1169          |gpc606_5_202         |     7|
|219   |      gpc117           |gpc606_5_203         |     7|
|220   |      gpc1170          |gpc606_5_204         |     7|
|221   |      gpc1171          |gpc606_5_205         |     7|
|222   |      gpc1172          |gpc606_5_206         |     7|
|223   |      gpc1173          |gpc606_5_207         |     7|
|224   |      gpc1174          |gpc606_5_208         |     7|
|225   |      gpc1175          |gpc606_5_209         |     7|
|226   |      gpc1176          |gpc615_5_210         |     8|
|227   |      gpc1177          |gpc615_5_211         |     8|
|228   |      gpc1178          |gpc615_5_212         |     8|
|229   |      gpc1179          |gpc615_5_213         |     8|
|230   |      gpc118           |gpc606_5_214         |     7|
|231   |      gpc1180          |gpc615_5_215         |     8|
|232   |      gpc1181          |gpc615_5_216         |     8|
|233   |      gpc1182          |gpc615_5_217         |     8|
|234   |      gpc1183          |gpc615_5_218         |     8|
|235   |      gpc1184          |gpc615_5_219         |     8|
|236   |      gpc1185          |gpc615_5_220         |     8|
|237   |      gpc1186          |gpc615_5_221         |     8|
|238   |      gpc1187          |gpc615_5_222         |     8|
|239   |      gpc1188          |gpc615_5_223         |     8|
|240   |      gpc1189          |gpc615_5_224         |     8|
|241   |      gpc119           |gpc606_5_225         |     7|
|242   |      gpc1190          |gpc615_5_226         |     8|
|243   |      gpc1191          |gpc615_5_227         |     8|
|244   |      gpc1192          |gpc615_5_228         |     8|
|245   |      gpc1193          |gpc615_5_229         |     8|
|246   |      gpc1194          |gpc615_5_230         |     8|
|247   |      gpc1195          |gpc615_5_231         |     8|
|248   |      gpc1196          |gpc615_5_232         |     8|
|249   |      gpc1197          |gpc615_5_233         |     8|
|250   |      gpc1198          |gpc615_5_234         |     8|
|251   |      gpc1199          |gpc615_5_235         |     8|
|252   |      gpc12            |gpc117_4_236         |     6|
|253   |      gpc120           |gpc606_5_237         |     7|
|254   |      gpc1200          |gpc615_5_238         |     8|
|255   |      gpc1201          |gpc615_5_239         |     8|
|256   |      gpc1202          |gpc615_5_240         |     8|
|257   |      gpc1203          |gpc615_5_241         |     8|
|258   |      gpc1204          |gpc615_5_242         |     8|
|259   |      gpc1205          |gpc615_5_243         |     8|
|260   |      gpc1206          |gpc615_5_244         |     8|
|261   |      gpc1207          |gpc615_5_245         |     8|
|262   |      gpc1208          |gpc615_5_246         |     8|
|263   |      gpc1209          |gpc615_5_247         |     8|
|264   |      gpc121           |gpc606_5_248         |     7|
|265   |      gpc1210          |gpc615_5_249         |     8|
|266   |      gpc1211          |gpc615_5_250         |     8|
|267   |      gpc1212          |gpc615_5_251         |     8|
|268   |      gpc1213          |gpc615_5_252         |     8|
|269   |      gpc1214          |gpc615_5_253         |     8|
|270   |      gpc1215          |gpc615_5_254         |     8|
|271   |      gpc1216          |gpc615_5_255         |     8|
|272   |      gpc1217          |gpc615_5_256         |     8|
|273   |      gpc1218          |gpc615_5_257         |     8|
|274   |      gpc1219          |gpc615_5_258         |     8|
|275   |      gpc122           |gpc606_5_259         |     7|
|276   |      gpc1220          |gpc615_5_260         |     8|
|277   |      gpc1221          |gpc615_5_261         |     8|
|278   |      gpc1222          |gpc615_5_262         |     8|
|279   |      gpc1223          |gpc615_5_263         |     8|
|280   |      gpc1224          |gpc615_5_264         |     8|
|281   |      gpc1225          |gpc615_5_265         |     8|
|282   |      gpc1226          |gpc615_5_266         |     8|
|283   |      gpc1227          |gpc615_5_267         |     8|
|284   |      gpc1228          |gpc615_5_268         |     8|
|285   |      gpc1229          |gpc615_5_269         |     8|
|286   |      gpc123           |gpc606_5_270         |     7|
|287   |      gpc1230          |gpc615_5_271         |     8|
|288   |      gpc1231          |gpc615_5_272         |     8|
|289   |      gpc1232          |gpc615_5_273         |     8|
|290   |      gpc1233          |gpc615_5_274         |     8|
|291   |      gpc1234          |gpc615_5_275         |     8|
|292   |      gpc1235          |gpc615_5_276         |     8|
|293   |      gpc1236          |gpc615_5_277         |     8|
|294   |      gpc1237          |gpc615_5_278         |     8|
|295   |      gpc1238          |gpc615_5_279         |     8|
|296   |      gpc1239          |gpc615_5_280         |     8|
|297   |      gpc124           |gpc606_5_281         |     7|
|298   |      gpc1240          |gpc615_5_282         |     8|
|299   |      gpc1241          |gpc615_5_283         |     8|
|300   |      gpc1242          |gpc615_5_284         |     8|
|301   |      gpc1243          |gpc615_5_285         |     8|
|302   |      gpc1244          |gpc615_5_286         |     8|
|303   |      gpc1245          |gpc615_5_287         |     8|
|304   |      gpc1246          |gpc615_5_288         |     8|
|305   |      gpc1247          |gpc615_5_289         |     8|
|306   |      gpc1248          |gpc615_5_290         |     8|
|307   |      gpc1249          |gpc615_5_291         |     8|
|308   |      gpc125           |gpc606_5_292         |     7|
|309   |      gpc1250          |gpc606_5_293         |     7|
|310   |      gpc1251          |gpc606_5_294         |     7|
|311   |      gpc1252          |gpc606_5_295         |     7|
|312   |      gpc1253          |gpc606_5_296         |     7|
|313   |      gpc1254          |gpc606_5_297         |     7|
|314   |      gpc1255          |gpc606_5_298         |     7|
|315   |      gpc1256          |gpc606_5_299         |     7|
|316   |      gpc1257          |gpc606_5_300         |     7|
|317   |      gpc1258          |gpc606_5_301         |     7|
|318   |      gpc1259          |gpc606_5_302         |     7|
|319   |      gpc126           |gpc606_5_303         |     7|
|320   |      gpc1260          |gpc606_5_304         |     7|
|321   |      gpc1261          |gpc606_5_305         |     7|
|322   |      gpc1262          |gpc606_5_306         |     7|
|323   |      gpc1263          |gpc606_5_307         |     7|
|324   |      gpc1264          |gpc606_5_308         |     7|
|325   |      gpc1265          |gpc606_5_309         |     7|
|326   |      gpc1266          |gpc606_5_310         |     7|
|327   |      gpc1267          |gpc606_5_311         |     7|
|328   |      gpc1268          |gpc606_5_312         |     7|
|329   |      gpc1269          |gpc606_5_313         |     7|
|330   |      gpc127           |gpc606_5_314         |     7|
|331   |      gpc1270          |gpc606_5_315         |     7|
|332   |      gpc1271          |gpc606_5_316         |     7|
|333   |      gpc1272          |gpc606_5_317         |     7|
|334   |      gpc1273          |gpc606_5_318         |     7|
|335   |      gpc1274          |gpc606_5_319         |     7|
|336   |      gpc1275          |gpc606_5_320         |     7|
|337   |      gpc1276          |gpc606_5_321         |     7|
|338   |      gpc1277          |gpc606_5_322         |     7|
|339   |      gpc1278          |gpc606_5_323         |     7|
|340   |      gpc1279          |gpc606_5_324         |     7|
|341   |      gpc128           |gpc606_5_325         |     7|
|342   |      gpc1280          |gpc606_5_326         |     7|
|343   |      gpc1281          |gpc606_5_327         |     7|
|344   |      gpc1282          |gpc606_5_328         |     7|
|345   |      gpc1283          |gpc606_5_329         |     7|
|346   |      gpc1284          |gpc606_5_330         |     7|
|347   |      gpc1285          |gpc606_5_331         |     7|
|348   |      gpc1286          |gpc606_5_332         |     7|
|349   |      gpc1287          |gpc606_5_333         |     7|
|350   |      gpc1288          |gpc606_5_334         |     7|
|351   |      gpc1289          |gpc606_5_335         |     7|
|352   |      gpc129           |gpc606_5_336         |     7|
|353   |      gpc1290          |gpc606_5_337         |     7|
|354   |      gpc1291          |gpc606_5_338         |     7|
|355   |      gpc1292          |gpc606_5_339         |     7|
|356   |      gpc1293          |gpc606_5_340         |     7|
|357   |      gpc1294          |gpc606_5_341         |     7|
|358   |      gpc1295          |gpc606_5_342         |     7|
|359   |      gpc1296          |gpc606_5_343         |     7|
|360   |      gpc1297          |gpc606_5_344         |     7|
|361   |      gpc1298          |gpc606_5_345         |     7|
|362   |      gpc1299          |gpc606_5_346         |     7|
|363   |      gpc13            |gpc1163_5            |     6|
|364   |      gpc130           |gpc606_5_347         |     7|
|365   |      gpc1300          |gpc606_5_348         |     7|
|366   |      gpc1301          |gpc606_5_349         |     7|
|367   |      gpc1302          |gpc606_5_350         |     7|
|368   |      gpc1303          |gpc606_5_351         |     7|
|369   |      gpc1304          |gpc606_5_352         |     7|
|370   |      gpc1305          |gpc606_5_353         |     7|
|371   |      gpc1306          |gpc606_5_354         |     7|
|372   |      gpc1307          |gpc606_5_355         |     7|
|373   |      gpc1308          |gpc606_5_356         |     7|
|374   |      gpc1309          |gpc606_5_357         |     7|
|375   |      gpc131           |gpc606_5_358         |     7|
|376   |      gpc1310          |gpc606_5_359         |     7|
|377   |      gpc1311          |gpc606_5_360         |     7|
|378   |      gpc1312          |gpc606_5_361         |     7|
|379   |      gpc1313          |gpc606_5_362         |     7|
|380   |      gpc1314          |gpc1163_5_363        |     6|
|381   |      gpc1315          |gpc1163_5_364        |     6|
|382   |      gpc1316          |gpc1163_5_365        |     6|
|383   |      gpc1317          |gpc1163_5_366        |     6|
|384   |      gpc1318          |gpc1163_5_367        |     6|
|385   |      gpc1319          |gpc1163_5_368        |     6|
|386   |      gpc132           |gpc606_5_369         |     7|
|387   |      gpc1320          |gpc1163_5_370        |     6|
|388   |      gpc1321          |gpc1163_5_371        |     6|
|389   |      gpc1322          |gpc1163_5_372        |     6|
|390   |      gpc1323          |gpc1163_5_373        |     6|
|391   |      gpc1324          |gpc1163_5_374        |     6|
|392   |      gpc1325          |gpc1163_5_375        |     6|
|393   |      gpc1326          |gpc1163_5_376        |     6|
|394   |      gpc1327          |gpc1163_5_377        |     6|
|395   |      gpc1328          |gpc1163_5_378        |     6|
|396   |      gpc1329          |gpc1163_5_379        |     6|
|397   |      gpc133           |gpc606_5_380         |     7|
|398   |      gpc1330          |gpc1163_5_381        |     6|
|399   |      gpc1331          |gpc1163_5_382        |     6|
|400   |      gpc1332          |gpc1163_5_383        |     6|
|401   |      gpc1333          |gpc1163_5_384        |     6|
|402   |      gpc1334          |gpc1163_5_385        |     6|
|403   |      gpc1335          |gpc1163_5_386        |     6|
|404   |      gpc1336          |gpc1163_5_387        |     6|
|405   |      gpc1337          |gpc1163_5_388        |     6|
|406   |      gpc1338          |gpc1163_5_389        |     6|
|407   |      gpc1339          |gpc1163_5_390        |     6|
|408   |      gpc134           |gpc606_5_391         |     7|
|409   |      gpc1340          |gpc1163_5_392        |     6|
|410   |      gpc1341          |gpc1163_5_393        |     6|
|411   |      gpc1342          |gpc1163_5_394        |     6|
|412   |      gpc1343          |gpc1163_5_395        |     6|
|413   |      gpc1344          |gpc1163_5_396        |     6|
|414   |      gpc1345          |gpc1163_5_397        |     6|
|415   |      gpc1346          |gpc1163_5_398        |     6|
|416   |      gpc1347          |gpc1163_5_399        |     6|
|417   |      gpc1348          |gpc1163_5_400        |     6|
|418   |      gpc1349          |gpc1163_5_401        |     6|
|419   |      gpc135           |gpc606_5_402         |     7|
|420   |      gpc1350          |gpc1163_5_403        |     6|
|421   |      gpc1351          |gpc1163_5_404        |     6|
|422   |      gpc1352          |gpc1163_5_405        |     6|
|423   |      gpc1353          |gpc1163_5_406        |     6|
|424   |      gpc1354          |gpc1163_5_407        |     6|
|425   |      gpc1355          |gpc1163_5_408        |     6|
|426   |      gpc1356          |gpc1163_5_409        |     6|
|427   |      gpc1357          |gpc615_5_410         |     8|
|428   |      gpc1358          |gpc615_5_411         |     8|
|429   |      gpc1359          |gpc615_5_412         |     8|
|430   |      gpc136           |gpc606_5_413         |     7|
|431   |      gpc1360          |gpc615_5_414         |     8|
|432   |      gpc1361          |gpc615_5_415         |     8|
|433   |      gpc1362          |gpc615_5_416         |     8|
|434   |      gpc1363          |gpc615_5_417         |     8|
|435   |      gpc1364          |gpc615_5_418         |     8|
|436   |      gpc1365          |gpc615_5_419         |     8|
|437   |      gpc1366          |gpc615_5_420         |     8|
|438   |      gpc1367          |gpc615_5_421         |     8|
|439   |      gpc1368          |gpc615_5_422         |     8|
|440   |      gpc1369          |gpc615_5_423         |     8|
|441   |      gpc137           |gpc606_5_424         |     7|
|442   |      gpc1370          |gpc615_5_425         |     8|
|443   |      gpc1371          |gpc615_5_426         |     8|
|444   |      gpc1372          |gpc615_5_427         |     8|
|445   |      gpc1373          |gpc615_5_428         |     8|
|446   |      gpc1374          |gpc615_5_429         |     8|
|447   |      gpc1375          |gpc615_5_430         |     8|
|448   |      gpc1376          |gpc615_5_431         |     8|
|449   |      gpc1377          |gpc615_5_432         |     8|
|450   |      gpc1378          |gpc615_5_433         |     8|
|451   |      gpc1379          |gpc615_5_434         |     8|
|452   |      gpc138           |gpc606_5_435         |     7|
|453   |      gpc1380          |gpc615_5_436         |     8|
|454   |      gpc1381          |gpc615_5_437         |     8|
|455   |      gpc1382          |gpc615_5_438         |     8|
|456   |      gpc1383          |gpc615_5_439         |     8|
|457   |      gpc1384          |gpc615_5_440         |     8|
|458   |      gpc1385          |gpc615_5_441         |     8|
|459   |      gpc1386          |gpc615_5_442         |     8|
|460   |      gpc1387          |gpc615_5_443         |     8|
|461   |      gpc1388          |gpc615_5_444         |     8|
|462   |      gpc1389          |gpc615_5_445         |     8|
|463   |      gpc139           |gpc606_5_446         |     7|
|464   |      gpc1390          |gpc615_5_447         |     8|
|465   |      gpc1391          |gpc606_5_448         |     7|
|466   |      gpc1392          |gpc606_5_449         |     7|
|467   |      gpc1393          |gpc606_5_450         |     7|
|468   |      gpc1394          |gpc606_5_451         |     7|
|469   |      gpc1395          |gpc606_5_452         |     7|
|470   |      gpc1396          |gpc606_5_453         |     7|
|471   |      gpc1397          |gpc606_5_454         |     7|
|472   |      gpc1398          |gpc606_5_455         |     7|
|473   |      gpc1399          |gpc606_5_456         |     7|
|474   |      gpc14            |gpc1163_5_457        |     6|
|475   |      gpc140           |gpc606_5_458         |     7|
|476   |      gpc1400          |gpc606_5_459         |     7|
|477   |      gpc1401          |gpc606_5_460         |     7|
|478   |      gpc1402          |gpc606_5_461         |     7|
|479   |      gpc1403          |gpc606_5_462         |     7|
|480   |      gpc1404          |gpc606_5_463         |     7|
|481   |      gpc1405          |gpc606_5_464         |     7|
|482   |      gpc1406          |gpc606_5_465         |     7|
|483   |      gpc1407          |gpc606_5_466         |     7|
|484   |      gpc1408          |gpc606_5_467         |     7|
|485   |      gpc1409          |gpc606_5_468         |     7|
|486   |      gpc141           |gpc606_5_469         |     7|
|487   |      gpc1410          |gpc606_5_470         |     7|
|488   |      gpc1411          |gpc606_5_471         |     7|
|489   |      gpc1412          |gpc606_5_472         |     7|
|490   |      gpc1413          |gpc606_5_473         |     7|
|491   |      gpc1414          |gpc606_5_474         |     7|
|492   |      gpc1415          |gpc606_5_475         |     7|
|493   |      gpc1416          |gpc606_5_476         |     7|
|494   |      gpc1417          |gpc606_5_477         |     7|
|495   |      gpc1418          |gpc606_5_478         |     7|
|496   |      gpc1419          |gpc606_5_479         |     7|
|497   |      gpc142           |gpc606_5_480         |     7|
|498   |      gpc1420          |gpc606_5_481         |     7|
|499   |      gpc1421          |gpc606_5_482         |     7|
|500   |      gpc1422          |gpc606_5_483         |     7|
|501   |      gpc1423          |gpc606_5_484         |     7|
|502   |      gpc1424          |gpc606_5_485         |     7|
|503   |      gpc1425          |gpc606_5_486         |     7|
|504   |      gpc1426          |gpc606_5_487         |     7|
|505   |      gpc1427          |gpc606_5_488         |     7|
|506   |      gpc1428          |gpc606_5_489         |     7|
|507   |      gpc1429          |gpc606_5_490         |     7|
|508   |      gpc143           |gpc606_5_491         |     7|
|509   |      gpc1430          |gpc606_5_492         |     7|
|510   |      gpc1431          |gpc606_5_493         |     7|
|511   |      gpc1432          |gpc606_5_494         |     7|
|512   |      gpc1433          |gpc606_5_495         |     7|
|513   |      gpc1434          |gpc606_5_496         |     7|
|514   |      gpc1435          |gpc606_5_497         |     7|
|515   |      gpc1436          |gpc606_5_498         |     7|
|516   |      gpc1437          |gpc606_5_499         |     7|
|517   |      gpc1438          |gpc606_5_500         |     7|
|518   |      gpc1439          |gpc606_5_501         |     7|
|519   |      gpc144           |gpc606_5_502         |     7|
|520   |      gpc1440          |gpc606_5_503         |     7|
|521   |      gpc1441          |gpc606_5_504         |     7|
|522   |      gpc1442          |gpc606_5_505         |     7|
|523   |      gpc1443          |gpc606_5_506         |     7|
|524   |      gpc1444          |gpc606_5_507         |     7|
|525   |      gpc1445          |gpc606_5_508         |     7|
|526   |      gpc1446          |gpc606_5_509         |     7|
|527   |      gpc1447          |gpc606_5_510         |     7|
|528   |      gpc1448          |gpc606_5_511         |     7|
|529   |      gpc1449          |gpc606_5_512         |     7|
|530   |      gpc145           |gpc606_5_513         |     7|
|531   |      gpc1450          |gpc606_5_514         |     7|
|532   |      gpc1451          |gpc606_5_515         |     7|
|533   |      gpc1452          |gpc606_5_516         |     7|
|534   |      gpc1453          |gpc606_5_517         |     7|
|535   |      gpc1454          |gpc606_5_518         |     7|
|536   |      gpc1455          |gpc606_5_519         |     7|
|537   |      gpc1456          |gpc606_5_520         |     7|
|538   |      gpc1457          |gpc606_5_521         |     7|
|539   |      gpc1458          |gpc606_5_522         |     7|
|540   |      gpc1459          |gpc606_5_523         |     7|
|541   |      gpc146           |gpc606_5_524         |     7|
|542   |      gpc1460          |gpc606_5_525         |     7|
|543   |      gpc1461          |gpc606_5_526         |     7|
|544   |      gpc1462          |gpc606_5_527         |     7|
|545   |      gpc1463          |gpc606_5_528         |     7|
|546   |      gpc1464          |gpc606_5_529         |     7|
|547   |      gpc1465          |gpc606_5_530         |     7|
|548   |      gpc1466          |gpc606_5_531         |     7|
|549   |      gpc1467          |gpc606_5_532         |     7|
|550   |      gpc1468          |gpc606_5_533         |     7|
|551   |      gpc1469          |gpc606_5_534         |     7|
|552   |      gpc147           |gpc606_5_535         |     7|
|553   |      gpc1470          |gpc606_5_536         |     7|
|554   |      gpc1471          |gpc606_5_537         |     7|
|555   |      gpc1472          |gpc606_5_538         |     7|
|556   |      gpc1473          |gpc606_5_539         |     7|
|557   |      gpc1474          |gpc606_5_540         |     7|
|558   |      gpc1475          |gpc606_5_541         |     7|
|559   |      gpc1476          |gpc606_5_542         |     7|
|560   |      gpc1477          |gpc606_5_543         |     7|
|561   |      gpc1478          |gpc606_5_544         |     7|
|562   |      gpc1479          |gpc615_5_545         |     8|
|563   |      gpc148           |gpc606_5_546         |     7|
|564   |      gpc1480          |gpc615_5_547         |     8|
|565   |      gpc1481          |gpc615_5_548         |     8|
|566   |      gpc1482          |gpc615_5_549         |     8|
|567   |      gpc1483          |gpc615_5_550         |     8|
|568   |      gpc1484          |gpc615_5_551         |     8|
|569   |      gpc1485          |gpc615_5_552         |     8|
|570   |      gpc1486          |gpc615_5_553         |     8|
|571   |      gpc1487          |gpc615_5_554         |     8|
|572   |      gpc1488          |gpc615_5_555         |     8|
|573   |      gpc1489          |gpc615_5_556         |     8|
|574   |      gpc149           |gpc606_5_557         |     7|
|575   |      gpc1490          |gpc615_5_558         |     8|
|576   |      gpc1491          |gpc615_5_559         |     8|
|577   |      gpc1492          |gpc615_5_560         |     8|
|578   |      gpc1493          |gpc615_5_561         |     8|
|579   |      gpc1494          |gpc615_5_562         |     8|
|580   |      gpc1495          |gpc615_5_563         |     8|
|581   |      gpc1496          |gpc615_5_564         |     8|
|582   |      gpc1497          |gpc615_5_565         |     8|
|583   |      gpc1498          |gpc615_5_566         |     8|
|584   |      gpc1499          |gpc615_5_567         |     8|
|585   |      gpc15            |gpc1163_5_568        |     6|
|586   |      gpc150           |gpc606_5_569         |     7|
|587   |      gpc1500          |gpc615_5_570         |     8|
|588   |      gpc1501          |gpc615_5_571         |     8|
|589   |      gpc1502          |gpc615_5_572         |     8|
|590   |      gpc1503          |gpc615_5_573         |     8|
|591   |      gpc1504          |gpc615_5_574         |     8|
|592   |      gpc1505          |gpc615_5_575         |     8|
|593   |      gpc1506          |gpc615_5_576         |     8|
|594   |      gpc1507          |gpc615_5_577         |     8|
|595   |      gpc1508          |gpc615_5_578         |     8|
|596   |      gpc1509          |gpc615_5_579         |     8|
|597   |      gpc151           |gpc606_5_580         |     7|
|598   |      gpc1510          |gpc615_5_581         |     8|
|599   |      gpc1511          |gpc615_5_582         |     8|
|600   |      gpc1512          |gpc615_5_583         |     8|
|601   |      gpc1513          |gpc615_5_584         |     8|
|602   |      gpc1514          |gpc615_5_585         |     8|
|603   |      gpc1515          |gpc615_5_586         |     8|
|604   |      gpc1516          |gpc615_5_587         |     8|
|605   |      gpc1517          |gpc615_5_588         |     8|
|606   |      gpc1518          |gpc615_5_589         |     8|
|607   |      gpc1519          |gpc615_5_590         |     8|
|608   |      gpc152           |gpc606_5_591         |     7|
|609   |      gpc1520          |gpc615_5_592         |     8|
|610   |      gpc1521          |gpc615_5_593         |     8|
|611   |      gpc1522          |gpc615_5_594         |     8|
|612   |      gpc1523          |gpc615_5_595         |     8|
|613   |      gpc1524          |gpc615_5_596         |     8|
|614   |      gpc1525          |gpc615_5_597         |     8|
|615   |      gpc1526          |gpc615_5_598         |     8|
|616   |      gpc1527          |gpc615_5_599         |     8|
|617   |      gpc1528          |gpc615_5_600         |     8|
|618   |      gpc1529          |gpc615_5_601         |     8|
|619   |      gpc153           |gpc606_5_602         |     7|
|620   |      gpc1530          |gpc615_5_603         |     8|
|621   |      gpc1531          |gpc615_5_604         |     8|
|622   |      gpc1532          |gpc615_5_605         |     8|
|623   |      gpc1533          |gpc615_5_606         |     8|
|624   |      gpc1534          |gpc615_5_607         |     8|
|625   |      gpc1535          |gpc615_5_608         |     8|
|626   |      gpc1536          |gpc615_5_609         |     8|
|627   |      gpc1537          |gpc615_5_610         |     8|
|628   |      gpc1538          |gpc615_5_611         |     8|
|629   |      gpc1539          |gpc615_5_612         |     8|
|630   |      gpc154           |gpc606_5_613         |     7|
|631   |      gpc1540          |gpc606_5_614         |     7|
|632   |      gpc1541          |gpc606_5_615         |     7|
|633   |      gpc1542          |gpc606_5_616         |     7|
|634   |      gpc1543          |gpc606_5_617         |     7|
|635   |      gpc1544          |gpc606_5_618         |     7|
|636   |      gpc1545          |gpc606_5_619         |     7|
|637   |      gpc1546          |gpc606_5_620         |     7|
|638   |      gpc1547          |gpc606_5_621         |     7|
|639   |      gpc1548          |gpc606_5_622         |     7|
|640   |      gpc1549          |gpc606_5_623         |     7|
|641   |      gpc155           |gpc606_5_624         |     7|
|642   |      gpc1550          |gpc606_5_625         |     7|
|643   |      gpc1551          |gpc606_5_626         |     7|
|644   |      gpc1552          |gpc606_5_627         |     7|
|645   |      gpc1553          |gpc606_5_628         |     7|
|646   |      gpc1554          |gpc606_5_629         |     7|
|647   |      gpc1555          |gpc606_5_630         |     7|
|648   |      gpc1556          |gpc606_5_631         |     7|
|649   |      gpc1557          |gpc606_5_632         |     7|
|650   |      gpc1558          |gpc606_5_633         |     7|
|651   |      gpc1559          |gpc606_5_634         |     7|
|652   |      gpc156           |gpc606_5_635         |     7|
|653   |      gpc1560          |gpc606_5_636         |     7|
|654   |      gpc1561          |gpc606_5_637         |     7|
|655   |      gpc1562          |gpc606_5_638         |     7|
|656   |      gpc1563          |gpc606_5_639         |     7|
|657   |      gpc1564          |gpc606_5_640         |     7|
|658   |      gpc1565          |gpc606_5_641         |     7|
|659   |      gpc1566          |gpc606_5_642         |     7|
|660   |      gpc1567          |gpc606_5_643         |     7|
|661   |      gpc1568          |gpc606_5_644         |     7|
|662   |      gpc1569          |gpc606_5_645         |     7|
|663   |      gpc157           |gpc606_5_646         |     7|
|664   |      gpc1570          |gpc606_5_647         |     7|
|665   |      gpc1571          |gpc606_5_648         |     7|
|666   |      gpc1572          |gpc606_5_649         |     7|
|667   |      gpc1573          |gpc606_5_650         |     7|
|668   |      gpc1574          |gpc606_5_651         |     7|
|669   |      gpc1575          |gpc606_5_652         |     7|
|670   |      gpc1576          |gpc606_5_653         |     7|
|671   |      gpc1577          |gpc606_5_654         |     7|
|672   |      gpc1578          |gpc606_5_655         |     7|
|673   |      gpc1579          |gpc606_5_656         |     7|
|674   |      gpc158           |gpc615_5_657         |     8|
|675   |      gpc1580          |gpc606_5_658         |     7|
|676   |      gpc1581          |gpc606_5_659         |     7|
|677   |      gpc1582          |gpc606_5_660         |     7|
|678   |      gpc1583          |gpc606_5_661         |     7|
|679   |      gpc1584          |gpc606_5_662         |     7|
|680   |      gpc1585          |gpc606_5_663         |     7|
|681   |      gpc1586          |gpc606_5_664         |     7|
|682   |      gpc1587          |gpc606_5_665         |     7|
|683   |      gpc1588          |gpc606_5_666         |     7|
|684   |      gpc1589          |gpc606_5_667         |     7|
|685   |      gpc159           |gpc615_5_668         |     8|
|686   |      gpc1590          |gpc606_5_669         |     7|
|687   |      gpc1591          |gpc606_5_670         |     7|
|688   |      gpc1592          |gpc606_5_671         |     7|
|689   |      gpc1593          |gpc606_5_672         |     7|
|690   |      gpc1594          |gpc606_5_673         |     7|
|691   |      gpc1595          |gpc606_5_674         |     7|
|692   |      gpc1596          |gpc606_5_675         |     7|
|693   |      gpc1597          |gpc606_5_676         |     7|
|694   |      gpc1598          |gpc606_5_677         |     7|
|695   |      gpc1599          |gpc606_5_678         |     7|
|696   |      gpc16            |gpc1163_5_679        |     6|
|697   |      gpc160           |gpc615_5_680         |     8|
|698   |      gpc1600          |gpc606_5_681         |     7|
|699   |      gpc1601          |gpc606_5_682         |     7|
|700   |      gpc1602          |gpc606_5_683         |     7|
|701   |      gpc1603          |gpc606_5_684         |     7|
|702   |      gpc1604          |gpc606_5_685         |     7|
|703   |      gpc1605          |gpc615_5_686         |     8|
|704   |      gpc1606          |gpc615_5_687         |     8|
|705   |      gpc1607          |gpc615_5_688         |     8|
|706   |      gpc1608          |gpc615_5_689         |     8|
|707   |      gpc1609          |gpc615_5_690         |     8|
|708   |      gpc161           |gpc615_5_691         |     8|
|709   |      gpc1610          |gpc615_5_692         |     8|
|710   |      gpc1611          |gpc615_5_693         |     8|
|711   |      gpc1612          |gpc615_5_694         |     8|
|712   |      gpc1613          |gpc615_5_695         |     8|
|713   |      gpc1614          |gpc615_5_696         |     8|
|714   |      gpc1615          |gpc615_5_697         |     8|
|715   |      gpc1616          |gpc615_5_698         |     8|
|716   |      gpc1617          |gpc615_5_699         |     8|
|717   |      gpc1618          |gpc615_5_700         |     8|
|718   |      gpc1619          |gpc615_5_701         |     8|
|719   |      gpc162           |gpc615_5_702         |     8|
|720   |      gpc1620          |gpc615_5_703         |     8|
|721   |      gpc1621          |gpc615_5_704         |     8|
|722   |      gpc1622          |gpc615_5_705         |     8|
|723   |      gpc1623          |gpc615_5_706         |     8|
|724   |      gpc1624          |gpc615_5_707         |     8|
|725   |      gpc1625          |gpc615_5_708         |     8|
|726   |      gpc1626          |gpc615_5_709         |     8|
|727   |      gpc1627          |gpc615_5_710         |     8|
|728   |      gpc1628          |gpc615_5_711         |     8|
|729   |      gpc1629          |gpc615_5_712         |     8|
|730   |      gpc163           |gpc615_5_713         |     8|
|731   |      gpc1630          |gpc615_5_714         |     8|
|732   |      gpc1631          |gpc615_5_715         |     8|
|733   |      gpc1632          |gpc615_5_716         |     8|
|734   |      gpc1633          |gpc615_5_717         |     8|
|735   |      gpc1634          |gpc615_5_718         |     8|
|736   |      gpc1635          |gpc615_5_719         |     8|
|737   |      gpc1636          |gpc615_5_720         |     8|
|738   |      gpc1637          |gpc615_5_721         |     8|
|739   |      gpc1638          |gpc615_5_722         |     8|
|740   |      gpc1639          |gpc615_5_723         |     8|
|741   |      gpc164           |gpc615_5_724         |     8|
|742   |      gpc1640          |gpc615_5_725         |     8|
|743   |      gpc1641          |gpc615_5_726         |     8|
|744   |      gpc1642          |gpc615_5_727         |     8|
|745   |      gpc1643          |gpc615_5_728         |     8|
|746   |      gpc1644          |gpc615_5_729         |     8|
|747   |      gpc1645          |gpc615_5_730         |     8|
|748   |      gpc1646          |gpc615_5_731         |     8|
|749   |      gpc1647          |gpc615_5_732         |     8|
|750   |      gpc1648          |gpc615_5_733         |     8|
|751   |      gpc1649          |gpc615_5_734         |     8|
|752   |      gpc165           |gpc615_5_735         |     8|
|753   |      gpc1650          |gpc615_5_736         |     8|
|754   |      gpc1651          |gpc615_5_737         |     8|
|755   |      gpc1652          |gpc615_5_738         |     8|
|756   |      gpc1653          |gpc615_5_739         |     8|
|757   |      gpc1654          |gpc615_5_740         |     8|
|758   |      gpc1655          |gpc615_5_741         |     8|
|759   |      gpc1656          |gpc615_5_742         |     8|
|760   |      gpc1657          |gpc615_5_743         |     8|
|761   |      gpc1658          |gpc615_5_744         |     8|
|762   |      gpc1659          |gpc615_5_745         |     8|
|763   |      gpc166           |gpc615_5_746         |     8|
|764   |      gpc1660          |gpc615_5_747         |     8|
|765   |      gpc1661          |gpc615_5_748         |     8|
|766   |      gpc1662          |gpc615_5_749         |     8|
|767   |      gpc1663          |gpc615_5_750         |     8|
|768   |      gpc1664          |gpc615_5_751         |     8|
|769   |      gpc1665          |gpc615_5_752         |     8|
|770   |      gpc1666          |gpc615_5_753         |     8|
|771   |      gpc1667          |gpc615_5_754         |     8|
|772   |      gpc1668          |gpc615_5_755         |     8|
|773   |      gpc1669          |gpc615_5_756         |     8|
|774   |      gpc167           |gpc615_5_757         |     8|
|775   |      gpc1670          |gpc615_5_758         |     8|
|776   |      gpc1671          |gpc615_5_759         |     8|
|777   |      gpc1672          |gpc615_5_760         |     8|
|778   |      gpc1673          |gpc615_5_761         |     8|
|779   |      gpc1674          |gpc615_5_762         |     8|
|780   |      gpc1675          |gpc615_5_763         |     8|
|781   |      gpc1676          |gpc615_5_764         |     8|
|782   |      gpc1677          |gpc615_5_765         |     8|
|783   |      gpc1678          |gpc615_5_766         |     8|
|784   |      gpc1679          |gpc615_5_767         |     8|
|785   |      gpc168           |gpc615_5_768         |     8|
|786   |      gpc1680          |gpc615_5_769         |     8|
|787   |      gpc1681          |gpc615_5_770         |     8|
|788   |      gpc1682          |gpc615_5_771         |     8|
|789   |      gpc1683          |gpc615_5_772         |     8|
|790   |      gpc1684          |gpc615_5_773         |     8|
|791   |      gpc1685          |gpc615_5_774         |     8|
|792   |      gpc1686          |gpc615_5_775         |     8|
|793   |      gpc1687          |gpc615_5_776         |     8|
|794   |      gpc1688          |gpc615_5_777         |     8|
|795   |      gpc1689          |gpc615_5_778         |     8|
|796   |      gpc169           |gpc615_5_779         |     8|
|797   |      gpc1690          |gpc615_5_780         |     8|
|798   |      gpc1691          |gpc615_5_781         |     8|
|799   |      gpc1692          |gpc615_5_782         |     8|
|800   |      gpc1693          |gpc615_5_783         |     8|
|801   |      gpc1694          |gpc615_5_784         |     8|
|802   |      gpc1695          |gpc615_5_785         |     8|
|803   |      gpc1696          |gpc615_5_786         |     8|
|804   |      gpc1697          |gpc615_5_787         |     8|
|805   |      gpc1698          |gpc615_5_788         |     8|
|806   |      gpc1699          |gpc615_5_789         |     8|
|807   |      gpc17            |gpc1163_5_790        |     6|
|808   |      gpc170           |gpc615_5_791         |     8|
|809   |      gpc1700          |gpc615_5_792         |     8|
|810   |      gpc1701          |gpc615_5_793         |     8|
|811   |      gpc1702          |gpc615_5_794         |     8|
|812   |      gpc1703          |gpc615_5_795         |     8|
|813   |      gpc1704          |gpc615_5_796         |     8|
|814   |      gpc1705          |gpc615_5_797         |     8|
|815   |      gpc1706          |gpc615_5_798         |     8|
|816   |      gpc1707          |gpc615_5_799         |     8|
|817   |      gpc1708          |gpc615_5_800         |     8|
|818   |      gpc1709          |gpc615_5_801         |     8|
|819   |      gpc171           |gpc615_5_802         |     8|
|820   |      gpc1710          |gpc615_5_803         |     8|
|821   |      gpc1711          |gpc615_5_804         |     8|
|822   |      gpc1712          |gpc615_5_805         |     8|
|823   |      gpc1713          |gpc615_5_806         |     8|
|824   |      gpc1714          |gpc615_5_807         |     8|
|825   |      gpc1715          |gpc615_5_808         |     8|
|826   |      gpc1716          |gpc615_5_809         |     8|
|827   |      gpc1717          |gpc615_5_810         |     8|
|828   |      gpc1718          |gpc615_5_811         |     8|
|829   |      gpc1719          |gpc615_5_812         |     8|
|830   |      gpc172           |gpc615_5_813         |     8|
|831   |      gpc1720          |gpc615_5_814         |     8|
|832   |      gpc1721          |gpc615_5_815         |     8|
|833   |      gpc1722          |gpc615_5_816         |     8|
|834   |      gpc1723          |gpc615_5_817         |     8|
|835   |      gpc1724          |gpc615_5_818         |     8|
|836   |      gpc1725          |gpc615_5_819         |     8|
|837   |      gpc1726          |gpc615_5_820         |     8|
|838   |      gpc1727          |gpc615_5_821         |     8|
|839   |      gpc1728          |gpc615_5_822         |     8|
|840   |      gpc1729          |gpc615_5_823         |     8|
|841   |      gpc173           |gpc615_5_824         |     8|
|842   |      gpc1730          |gpc615_5_825         |     8|
|843   |      gpc1731          |gpc615_5_826         |     8|
|844   |      gpc1732          |gpc615_5_827         |     8|
|845   |      gpc1733          |gpc615_5_828         |     8|
|846   |      gpc1734          |gpc606_5_829         |     7|
|847   |      gpc1735          |gpc606_5_830         |     7|
|848   |      gpc1736          |gpc606_5_831         |     7|
|849   |      gpc1737          |gpc606_5_832         |     7|
|850   |      gpc1738          |gpc606_5_833         |     7|
|851   |      gpc1739          |gpc606_5_834         |     7|
|852   |      gpc174           |gpc615_5_835         |     8|
|853   |      gpc1740          |gpc606_5_836         |     7|
|854   |      gpc1741          |gpc606_5_837         |     7|
|855   |      gpc1742          |gpc606_5_838         |     7|
|856   |      gpc1743          |gpc606_5_839         |     7|
|857   |      gpc1744          |gpc606_5_840         |     7|
|858   |      gpc1745          |gpc606_5_841         |     7|
|859   |      gpc1746          |gpc606_5_842         |     7|
|860   |      gpc1747          |gpc606_5_843         |     7|
|861   |      gpc1748          |gpc135_4_844         |     5|
|862   |      gpc1749          |gpc135_4_845         |     5|
|863   |      gpc175           |gpc615_5_846         |     8|
|864   |      gpc1750          |gpc135_4_847         |     5|
|865   |      gpc1751          |gpc135_4_848         |     5|
|866   |      gpc1752          |gpc135_4_849         |     5|
|867   |      gpc1753          |gpc135_4_850         |     5|
|868   |      gpc1754          |gpc135_4_851         |     5|
|869   |      gpc1755          |gpc135_4_852         |     5|
|870   |      gpc1756          |gpc135_4_853         |     5|
|871   |      gpc1757          |gpc135_4_854         |     5|
|872   |      gpc1758          |gpc615_5_855         |     8|
|873   |      gpc1759          |gpc615_5_856         |     8|
|874   |      gpc176           |gpc615_5_857         |     8|
|875   |      gpc1760          |gpc615_5_858         |     8|
|876   |      gpc1761          |gpc615_5_859         |     8|
|877   |      gpc1762          |gpc615_5_860         |     8|
|878   |      gpc1763          |gpc615_5_861         |     8|
|879   |      gpc1764          |gpc615_5_862         |     8|
|880   |      gpc1765          |gpc615_5_863         |     8|
|881   |      gpc1766          |gpc615_5_864         |     8|
|882   |      gpc1767          |gpc615_5_865         |     8|
|883   |      gpc1768          |gpc615_5_866         |     8|
|884   |      gpc1769          |gpc615_5_867         |     8|
|885   |      gpc177           |gpc615_5_868         |     8|
|886   |      gpc1770          |gpc615_5_869         |     8|
|887   |      gpc1771          |gpc615_5_870         |     8|
|888   |      gpc1772          |gpc615_5_871         |     8|
|889   |      gpc1773          |gpc615_5_872         |     8|
|890   |      gpc1774          |gpc615_5_873         |     8|
|891   |      gpc1775          |gpc615_5_874         |     8|
|892   |      gpc1776          |gpc615_5_875         |     8|
|893   |      gpc1777          |gpc615_5_876         |     8|
|894   |      gpc1778          |gpc615_5_877         |     8|
|895   |      gpc1779          |gpc615_5_878         |     8|
|896   |      gpc178           |gpc615_5_879         |     8|
|897   |      gpc1780          |gpc615_5_880         |     8|
|898   |      gpc1781          |gpc615_5_881         |     8|
|899   |      gpc1782          |gpc615_5_882         |     8|
|900   |      gpc1783          |gpc615_5_883         |     8|
|901   |      gpc1784          |gpc615_5_884         |     8|
|902   |      gpc1785          |gpc615_5_885         |     8|
|903   |      gpc1786          |gpc615_5_886         |     8|
|904   |      gpc1787          |gpc615_5_887         |     8|
|905   |      gpc1788          |gpc615_5_888         |     8|
|906   |      gpc1789          |gpc615_5_889         |     8|
|907   |      gpc179           |gpc615_5_890         |     8|
|908   |      gpc1790          |gpc615_5_891         |     8|
|909   |      gpc1791          |gpc615_5_892         |     8|
|910   |      gpc1792          |gpc615_5_893         |     8|
|911   |      gpc1793          |gpc615_5_894         |     8|
|912   |      gpc1794          |gpc615_5_895         |     8|
|913   |      gpc1795          |gpc615_5_896         |     8|
|914   |      gpc1796          |gpc615_5_897         |     8|
|915   |      gpc1797          |gpc615_5_898         |     8|
|916   |      gpc1798          |gpc615_5_899         |     8|
|917   |      gpc1799          |gpc615_5_900         |     8|
|918   |      gpc18            |gpc1163_5_901        |     6|
|919   |      gpc180           |gpc615_5_902         |     8|
|920   |      gpc1800          |gpc615_5_903         |     8|
|921   |      gpc1801          |gpc615_5_904         |     8|
|922   |      gpc1802          |gpc615_5_905         |     8|
|923   |      gpc1803          |gpc615_5_906         |     8|
|924   |      gpc1804          |gpc615_5_907         |     8|
|925   |      gpc1805          |gpc615_5_908         |     8|
|926   |      gpc1806          |gpc615_5_909         |     8|
|927   |      gpc1807          |gpc615_5_910         |     8|
|928   |      gpc1808          |gpc615_5_911         |     8|
|929   |      gpc1809          |gpc615_5_912         |     8|
|930   |      gpc181           |gpc615_5_913         |     8|
|931   |      gpc1810          |gpc615_5_914         |     8|
|932   |      gpc1811          |gpc615_5_915         |     8|
|933   |      gpc1812          |gpc615_5_916         |     8|
|934   |      gpc1813          |gpc615_5_917         |     8|
|935   |      gpc1814          |gpc615_5_918         |     8|
|936   |      gpc1815          |gpc615_5_919         |     8|
|937   |      gpc1816          |gpc615_5_920         |     8|
|938   |      gpc1817          |gpc615_5_921         |     8|
|939   |      gpc1818          |gpc615_5_922         |     8|
|940   |      gpc1819          |gpc615_5_923         |     8|
|941   |      gpc182           |gpc615_5_924         |     8|
|942   |      gpc1820          |gpc615_5_925         |     8|
|943   |      gpc1821          |gpc615_5_926         |     8|
|944   |      gpc1822          |gpc615_5_927         |     8|
|945   |      gpc1823          |gpc615_5_928         |     8|
|946   |      gpc1824          |gpc615_5_929         |     8|
|947   |      gpc1825          |gpc615_5_930         |     8|
|948   |      gpc1826          |gpc615_5_931         |     8|
|949   |      gpc1827          |gpc615_5_932         |     8|
|950   |      gpc1828          |gpc615_5_933         |     8|
|951   |      gpc1829          |gpc615_5_934         |     8|
|952   |      gpc183           |gpc615_5_935         |     8|
|953   |      gpc1830          |gpc615_5_936         |     8|
|954   |      gpc1831          |gpc615_5_937         |     8|
|955   |      gpc1832          |gpc615_5_938         |     8|
|956   |      gpc1833          |gpc615_5_939         |     8|
|957   |      gpc1834          |gpc615_5_940         |     8|
|958   |      gpc1835          |gpc615_5_941         |     8|
|959   |      gpc1836          |gpc615_5_942         |     8|
|960   |      gpc1837          |gpc615_5_943         |     8|
|961   |      gpc1838          |gpc615_5_944         |     8|
|962   |      gpc1839          |gpc615_5_945         |     8|
|963   |      gpc184           |gpc615_5_946         |     8|
|964   |      gpc1840          |gpc615_5_947         |     8|
|965   |      gpc1841          |gpc615_5_948         |     8|
|966   |      gpc1842          |gpc615_5_949         |     8|
|967   |      gpc1843          |gpc606_5_950         |     7|
|968   |      gpc1844          |gpc606_5_951         |     7|
|969   |      gpc1845          |gpc606_5_952         |     7|
|970   |      gpc1846          |gpc606_5_953         |     7|
|971   |      gpc1847          |gpc606_5_954         |     7|
|972   |      gpc1848          |gpc606_5_955         |     7|
|973   |      gpc1849          |gpc606_5_956         |     7|
|974   |      gpc185           |gpc615_5_957         |     8|
|975   |      gpc1850          |gpc606_5_958         |     7|
|976   |      gpc1851          |gpc606_5_959         |     7|
|977   |      gpc1852          |gpc606_5_960         |     7|
|978   |      gpc1853          |gpc606_5_961         |     7|
|979   |      gpc1854          |gpc606_5_962         |     7|
|980   |      gpc1855          |gpc606_5_963         |     7|
|981   |      gpc1856          |gpc615_5_964         |     8|
|982   |      gpc1857          |gpc615_5_965         |     8|
|983   |      gpc1858          |gpc615_5_966         |     8|
|984   |      gpc1859          |gpc615_5_967         |     8|
|985   |      gpc186           |gpc615_5_968         |     8|
|986   |      gpc1860          |gpc615_5_969         |     8|
|987   |      gpc1861          |gpc615_5_970         |     8|
|988   |      gpc1862          |gpc615_5_971         |     8|
|989   |      gpc1863          |gpc615_5_972         |     8|
|990   |      gpc1864          |gpc615_5_973         |     8|
|991   |      gpc1865          |gpc615_5_974         |     8|
|992   |      gpc1866          |gpc615_5_975         |     8|
|993   |      gpc1867          |gpc615_5_976         |     8|
|994   |      gpc1868          |gpc615_5_977         |     8|
|995   |      gpc1869          |gpc615_5_978         |     8|
|996   |      gpc187           |gpc615_5_979         |     8|
|997   |      gpc1870          |gpc615_5_980         |     8|
|998   |      gpc1871          |gpc615_5_981         |     8|
|999   |      gpc1872          |gpc615_5_982         |     8|
|1000  |      gpc1873          |gpc615_5_983         |     8|
|1001  |      gpc1874          |gpc615_5_984         |     8|
|1002  |      gpc1875          |gpc615_5_985         |     8|
|1003  |      gpc1876          |gpc615_5_986         |     8|
|1004  |      gpc1877          |gpc615_5_987         |     8|
|1005  |      gpc1878          |gpc615_5_988         |     8|
|1006  |      gpc1879          |gpc615_5_989         |     8|
|1007  |      gpc188           |gpc615_5_990         |     8|
|1008  |      gpc1880          |gpc615_5_991         |     8|
|1009  |      gpc1881          |gpc615_5_992         |     8|
|1010  |      gpc1882          |gpc615_5_993         |     8|
|1011  |      gpc1883          |gpc615_5_994         |     8|
|1012  |      gpc1884          |gpc615_5_995         |     8|
|1013  |      gpc1885          |gpc615_5_996         |     8|
|1014  |      gpc1886          |gpc615_5_997         |     8|
|1015  |      gpc1887          |gpc615_5_998         |     8|
|1016  |      gpc1888          |gpc615_5_999         |     8|
|1017  |      gpc1889          |gpc615_5_1000        |     8|
|1018  |      gpc189           |gpc615_5_1001        |     8|
|1019  |      gpc1890          |gpc615_5_1002        |     8|
|1020  |      gpc1891          |gpc615_5_1003        |     8|
|1021  |      gpc1892          |gpc615_5_1004        |     8|
|1022  |      gpc1893          |gpc606_5_1005        |     7|
|1023  |      gpc1894          |gpc606_5_1006        |     7|
|1024  |      gpc1895          |gpc606_5_1007        |     7|
|1025  |      gpc1896          |gpc606_5_1008        |     7|
|1026  |      gpc1897          |gpc606_5_1009        |     7|
|1027  |      gpc1898          |gpc606_5_1010        |     7|
|1028  |      gpc1899          |gpc606_5_1011        |     7|
|1029  |      gpc19            |gpc1163_5_1012       |     6|
|1030  |      gpc190           |gpc615_5_1013        |     8|
|1031  |      gpc1900          |gpc606_5_1014        |     7|
|1032  |      gpc1901          |gpc606_5_1015        |     7|
|1033  |      gpc1902          |gpc606_5_1016        |     7|
|1034  |      gpc1903          |gpc606_5_1017        |     7|
|1035  |      gpc1904          |gpc606_5_1018        |     7|
|1036  |      gpc1905          |gpc606_5_1019        |     7|
|1037  |      gpc1906          |gpc615_5_1020        |     8|
|1038  |      gpc1907          |gpc615_5_1021        |     8|
|1039  |      gpc1908          |gpc615_5_1022        |     8|
|1040  |      gpc1909          |gpc615_5_1023        |     8|
|1041  |      gpc191           |gpc615_5_1024        |     8|
|1042  |      gpc1910          |gpc615_5_1025        |     8|
|1043  |      gpc1911          |gpc615_5_1026        |     8|
|1044  |      gpc1912          |gpc615_5_1027        |     8|
|1045  |      gpc1913          |gpc615_5_1028        |     8|
|1046  |      gpc1914          |gpc615_5_1029        |     8|
|1047  |      gpc1915          |gpc615_5_1030        |     8|
|1048  |      gpc1916          |gpc615_5_1031        |     8|
|1049  |      gpc1917          |gpc615_5_1032        |     8|
|1050  |      gpc1918          |gpc615_5_1033        |     8|
|1051  |      gpc1919          |gpc615_5_1034        |     8|
|1052  |      gpc192           |gpc615_5_1035        |     8|
|1053  |      gpc1920          |gpc615_5_1036        |     8|
|1054  |      gpc1921          |gpc615_5_1037        |     8|
|1055  |      gpc1922          |gpc615_5_1038        |     8|
|1056  |      gpc1923          |gpc615_5_1039        |     8|
|1057  |      gpc1924          |gpc615_5_1040        |     8|
|1058  |      gpc1925          |gpc615_5_1041        |     8|
|1059  |      gpc1926          |gpc615_5_1042        |     8|
|1060  |      gpc1927          |gpc615_5_1043        |     8|
|1061  |      gpc1928          |gpc615_5_1044        |     8|
|1062  |      gpc1929          |gpc615_5_1045        |     8|
|1063  |      gpc193           |gpc615_5_1046        |     8|
|1064  |      gpc1930          |gpc615_5_1047        |     8|
|1065  |      gpc1931          |gpc615_5_1048        |     8|
|1066  |      gpc1932          |gpc615_5_1049        |     8|
|1067  |      gpc1933          |gpc615_5_1050        |     8|
|1068  |      gpc1934          |gpc615_5_1051        |     8|
|1069  |      gpc1935          |gpc615_5_1052        |     8|
|1070  |      gpc1936          |gpc615_5_1053        |     8|
|1071  |      gpc1937          |gpc615_5_1054        |     8|
|1072  |      gpc1938          |gpc615_5_1055        |     8|
|1073  |      gpc1939          |gpc615_5_1056        |     8|
|1074  |      gpc194           |gpc615_5_1057        |     8|
|1075  |      gpc1940          |gpc615_5_1058        |     8|
|1076  |      gpc1941          |gpc615_5_1059        |     8|
|1077  |      gpc1942          |gpc615_5_1060        |     8|
|1078  |      gpc1943          |gpc615_5_1061        |     8|
|1079  |      gpc1944          |gpc615_5_1062        |     8|
|1080  |      gpc1945          |gpc615_5_1063        |     8|
|1081  |      gpc1946          |gpc615_5_1064        |     8|
|1082  |      gpc1947          |gpc615_5_1065        |     8|
|1083  |      gpc1948          |gpc615_5_1066        |     8|
|1084  |      gpc1949          |gpc615_5_1067        |     8|
|1085  |      gpc195           |gpc606_5_1068        |     7|
|1086  |      gpc1950          |gpc615_5_1069        |     8|
|1087  |      gpc1951          |gpc615_5_1070        |     8|
|1088  |      gpc1952          |gpc615_5_1071        |     8|
|1089  |      gpc1953          |gpc615_5_1072        |     8|
|1090  |      gpc1954          |gpc615_5_1073        |     8|
|1091  |      gpc1955          |gpc615_5_1074        |     8|
|1092  |      gpc1956          |gpc615_5_1075        |     8|
|1093  |      gpc1957          |gpc615_5_1076        |     8|
|1094  |      gpc1958          |gpc615_5_1077        |     8|
|1095  |      gpc1959          |gpc615_5_1078        |     8|
|1096  |      gpc196           |gpc606_5_1079        |     7|
|1097  |      gpc1960          |gpc615_5_1080        |     8|
|1098  |      gpc1961          |gpc615_5_1081        |     8|
|1099  |      gpc1962          |gpc615_5_1082        |     8|
|1100  |      gpc1963          |gpc615_5_1083        |     8|
|1101  |      gpc1964          |gpc615_5_1084        |     8|
|1102  |      gpc1965          |gpc615_5_1085        |     8|
|1103  |      gpc1966          |gpc615_5_1086        |     8|
|1104  |      gpc1967          |gpc615_5_1087        |     8|
|1105  |      gpc1968          |gpc615_5_1088        |     8|
|1106  |      gpc1969          |gpc615_5_1089        |     8|
|1107  |      gpc197           |gpc606_5_1090        |     7|
|1108  |      gpc1970          |gpc615_5_1091        |     8|
|1109  |      gpc1971          |gpc615_5_1092        |     8|
|1110  |      gpc1972          |gpc615_5_1093        |     8|
|1111  |      gpc1973          |gpc615_5_1094        |     8|
|1112  |      gpc1974          |gpc615_5_1095        |     8|
|1113  |      gpc1975          |gpc615_5_1096        |     8|
|1114  |      gpc1976          |gpc615_5_1097        |     8|
|1115  |      gpc1977          |gpc615_5_1098        |     8|
|1116  |      gpc1978          |gpc615_5_1099        |     8|
|1117  |      gpc1979          |gpc615_5_1100        |     8|
|1118  |      gpc198           |gpc606_5_1101        |     7|
|1119  |      gpc1980          |gpc615_5_1102        |     8|
|1120  |      gpc1981          |gpc615_5_1103        |     8|
|1121  |      gpc1982          |gpc615_5_1104        |     8|
|1122  |      gpc1983          |gpc615_5_1105        |     8|
|1123  |      gpc1984          |gpc615_5_1106        |     8|
|1124  |      gpc1985          |gpc615_5_1107        |     8|
|1125  |      gpc1986          |gpc615_5_1108        |     8|
|1126  |      gpc1987          |gpc615_5_1109        |     8|
|1127  |      gpc1988          |gpc615_5_1110        |     8|
|1128  |      gpc1989          |gpc615_5_1111        |     8|
|1129  |      gpc199           |gpc606_5_1112        |     7|
|1130  |      gpc1990          |gpc615_5_1113        |     8|
|1131  |      gpc1991          |gpc615_5_1114        |     8|
|1132  |      gpc1992          |gpc615_5_1115        |     8|
|1133  |      gpc1993          |gpc615_5_1116        |     8|
|1134  |      gpc1994          |gpc615_5_1117        |     8|
|1135  |      gpc1995          |gpc615_5_1118        |     8|
|1136  |      gpc1996          |gpc615_5_1119        |     8|
|1137  |      gpc1997          |gpc615_5_1120        |     8|
|1138  |      gpc1998          |gpc615_5_1121        |     8|
|1139  |      gpc1999          |gpc615_5_1122        |     8|
|1140  |      gpc2             |gpc117_4_1123        |     6|
|1141  |      gpc20            |gpc1163_5_1124       |     6|
|1142  |      gpc200           |gpc606_5_1125        |     7|
|1143  |      gpc2000          |gpc615_5_1126        |     8|
|1144  |      gpc2001          |gpc615_5_1127        |     8|
|1145  |      gpc2002          |gpc615_5_1128        |     8|
|1146  |      gpc2003          |gpc615_5_1129        |     8|
|1147  |      gpc2004          |gpc615_5_1130        |     8|
|1148  |      gpc2005          |gpc615_5_1131        |     8|
|1149  |      gpc2006          |gpc606_5_1132        |     7|
|1150  |      gpc2007          |gpc606_5_1133        |     7|
|1151  |      gpc2008          |gpc606_5_1134        |     7|
|1152  |      gpc2009          |gpc606_5_1135        |     7|
|1153  |      gpc201           |gpc606_5_1136        |     7|
|1154  |      gpc2010          |gpc606_5_1137        |     7|
|1155  |      gpc2011          |gpc606_5_1138        |     7|
|1156  |      gpc2012          |gpc606_5_1139        |     7|
|1157  |      gpc2013          |gpc606_5_1140        |     7|
|1158  |      gpc2014          |gpc606_5_1141        |     7|
|1159  |      gpc2015          |gpc606_5_1142        |     7|
|1160  |      gpc2016          |gpc606_5_1143        |     7|
|1161  |      gpc2017          |gpc606_5_1144        |     7|
|1162  |      gpc2018          |gpc606_5_1145        |     7|
|1163  |      gpc2019          |gpc606_5_1146        |     7|
|1164  |      gpc202           |gpc606_5_1147        |     7|
|1165  |      gpc2020          |gpc606_5_1148        |     7|
|1166  |      gpc2021          |gpc606_5_1149        |     7|
|1167  |      gpc2022          |gpc606_5_1150        |     7|
|1168  |      gpc2023          |gpc606_5_1151        |     7|
|1169  |      gpc2024          |gpc606_5_1152        |     7|
|1170  |      gpc2025          |gpc606_5_1153        |     7|
|1171  |      gpc2026          |gpc606_5_1154        |     7|
|1172  |      gpc2027          |gpc606_5_1155        |     7|
|1173  |      gpc2028          |gpc606_5_1156        |     7|
|1174  |      gpc2029          |gpc606_5_1157        |     7|
|1175  |      gpc203           |gpc606_5_1158        |     7|
|1176  |      gpc2030          |gpc606_5_1159        |     7|
|1177  |      gpc2031          |gpc606_5_1160        |     7|
|1178  |      gpc2032          |gpc606_5_1161        |     7|
|1179  |      gpc2033          |gpc606_5_1162        |     7|
|1180  |      gpc2034          |gpc615_5_1163        |     8|
|1181  |      gpc2035          |gpc615_5_1164        |     8|
|1182  |      gpc2036          |gpc615_5_1165        |     8|
|1183  |      gpc2037          |gpc615_5_1166        |     8|
|1184  |      gpc2038          |gpc615_5_1167        |     8|
|1185  |      gpc2039          |gpc615_5_1168        |     8|
|1186  |      gpc204           |gpc606_5_1169        |     7|
|1187  |      gpc2040          |gpc615_5_1170        |     8|
|1188  |      gpc2041          |gpc615_5_1171        |     8|
|1189  |      gpc2042          |gpc615_5_1172        |     8|
|1190  |      gpc2043          |gpc615_5_1173        |     8|
|1191  |      gpc2044          |gpc615_5_1174        |     8|
|1192  |      gpc2045          |gpc615_5_1175        |     8|
|1193  |      gpc2046          |gpc615_5_1176        |     8|
|1194  |      gpc2047          |gpc615_5_1177        |     8|
|1195  |      gpc2048          |gpc615_5_1178        |     8|
|1196  |      gpc2049          |gpc615_5_1179        |     8|
|1197  |      gpc205           |gpc606_5_1180        |     7|
|1198  |      gpc2050          |gpc615_5_1181        |     8|
|1199  |      gpc2051          |gpc615_5_1182        |     8|
|1200  |      gpc2052          |gpc615_5_1183        |     8|
|1201  |      gpc2053          |gpc615_5_1184        |     8|
|1202  |      gpc2054          |gpc615_5_1185        |     8|
|1203  |      gpc2055          |gpc615_5_1186        |     8|
|1204  |      gpc2056          |gpc615_5_1187        |     8|
|1205  |      gpc2057          |gpc615_5_1188        |     8|
|1206  |      gpc2058          |gpc615_5_1189        |     8|
|1207  |      gpc2059          |gpc615_5_1190        |     8|
|1208  |      gpc206           |gpc606_5_1191        |     7|
|1209  |      gpc2060          |gpc615_5_1192        |     8|
|1210  |      gpc2061          |gpc615_5_1193        |     8|
|1211  |      gpc2062          |gpc117_4_1194        |     6|
|1212  |      gpc2063          |gpc615_5_1195        |     8|
|1213  |      gpc2064          |gpc615_5_1196        |     8|
|1214  |      gpc2065          |gpc615_5_1197        |     8|
|1215  |      gpc2066          |gpc615_5_1198        |     8|
|1216  |      gpc2067          |gpc615_5_1199        |     8|
|1217  |      gpc2068          |gpc615_5_1200        |     8|
|1218  |      gpc2069          |gpc615_5_1201        |     8|
|1219  |      gpc207           |gpc606_5_1202        |     7|
|1220  |      gpc2070          |gpc615_5_1203        |     8|
|1221  |      gpc2071          |gpc615_5_1204        |     8|
|1222  |      gpc2072          |gpc615_5_1205        |     8|
|1223  |      gpc2073          |gpc615_5_1206        |     8|
|1224  |      gpc2074          |gpc615_5_1207        |     8|
|1225  |      gpc2075          |gpc615_5_1208        |     8|
|1226  |      gpc2076          |gpc615_5_1209        |     8|
|1227  |      gpc2077          |gpc615_5_1210        |     8|
|1228  |      gpc2078          |gpc615_5_1211        |     8|
|1229  |      gpc2079          |gpc615_5_1212        |     8|
|1230  |      gpc208           |gpc606_5_1213        |     7|
|1231  |      gpc2080          |gpc615_5_1214        |     8|
|1232  |      gpc2081          |gpc615_5_1215        |     8|
|1233  |      gpc2082          |gpc615_5_1216        |     8|
|1234  |      gpc2083          |gpc615_5_1217        |     8|
|1235  |      gpc2084          |gpc615_5_1218        |     8|
|1236  |      gpc2085          |gpc615_5_1219        |     8|
|1237  |      gpc2086          |gpc615_5_1220        |     8|
|1238  |      gpc2087          |gpc615_5_1221        |     8|
|1239  |      gpc2088          |gpc615_5_1222        |     8|
|1240  |      gpc2089          |gpc615_5_1223        |     8|
|1241  |      gpc209           |gpc606_5_1224        |     7|
|1242  |      gpc2090          |gpc615_5_1225        |     8|
|1243  |      gpc2091          |gpc615_5_1226        |     8|
|1244  |      gpc2092          |gpc615_5_1227        |     8|
|1245  |      gpc2093          |gpc615_5_1228        |     8|
|1246  |      gpc2094          |gpc615_5_1229        |     8|
|1247  |      gpc2095          |gpc615_5_1230        |     8|
|1248  |      gpc2096          |gpc615_5_1231        |     8|
|1249  |      gpc2097          |gpc615_5_1232        |     8|
|1250  |      gpc2098          |gpc615_5_1233        |     8|
|1251  |      gpc2099          |gpc615_5_1234        |     8|
|1252  |      gpc21            |gpc1163_5_1235       |     6|
|1253  |      gpc210           |gpc606_5_1236        |     7|
|1254  |      gpc2100          |gpc615_5_1237        |     8|
|1255  |      gpc2101          |gpc615_5_1238        |     8|
|1256  |      gpc2102          |gpc615_5_1239        |     8|
|1257  |      gpc2103          |gpc615_5_1240        |     8|
|1258  |      gpc2104          |gpc615_5_1241        |     8|
|1259  |      gpc2105          |gpc606_5_1242        |     7|
|1260  |      gpc2106          |gpc606_5_1243        |     7|
|1261  |      gpc2107          |gpc606_5_1244        |     7|
|1262  |      gpc2108          |gpc606_5_1245        |     7|
|1263  |      gpc2109          |gpc606_5_1246        |     7|
|1264  |      gpc211           |gpc606_5_1247        |     7|
|1265  |      gpc2110          |gpc606_5_1248        |     7|
|1266  |      gpc2111          |gpc606_5_1249        |     7|
|1267  |      gpc2112          |gpc606_5_1250        |     7|
|1268  |      gpc2113          |gpc606_5_1251        |     7|
|1269  |      gpc2114          |gpc606_5_1252        |     7|
|1270  |      gpc2115          |gpc606_5_1253        |     7|
|1271  |      gpc2116          |gpc606_5_1254        |     7|
|1272  |      gpc2117          |gpc606_5_1255        |     7|
|1273  |      gpc2118          |gpc606_5_1256        |     7|
|1274  |      gpc2119          |gpc606_5_1257        |     7|
|1275  |      gpc212           |gpc606_5_1258        |     7|
|1276  |      gpc2120          |gpc606_5_1259        |     7|
|1277  |      gpc2121          |gpc606_5_1260        |     7|
|1278  |      gpc2122          |gpc606_5_1261        |     7|
|1279  |      gpc2123          |gpc606_5_1262        |     7|
|1280  |      gpc2124          |gpc606_5_1263        |     7|
|1281  |      gpc2125          |gpc606_5_1264        |     7|
|1282  |      gpc2126          |gpc606_5_1265        |     7|
|1283  |      gpc2127          |gpc606_5_1266        |     7|
|1284  |      gpc2128          |gpc606_5_1267        |     7|
|1285  |      gpc2129          |gpc606_5_1268        |     7|
|1286  |      gpc213           |gpc606_5_1269        |     7|
|1287  |      gpc2130          |gpc606_5_1270        |     7|
|1288  |      gpc2131          |gpc606_5_1271        |     7|
|1289  |      gpc2132          |gpc606_5_1272        |     7|
|1290  |      gpc2133          |gpc606_5_1273        |     7|
|1291  |      gpc2134          |gpc606_5_1274        |     7|
|1292  |      gpc2135          |gpc606_5_1275        |     7|
|1293  |      gpc2136          |gpc606_5_1276        |     7|
|1294  |      gpc2137          |gpc606_5_1277        |     7|
|1295  |      gpc2138          |gpc606_5_1278        |     7|
|1296  |      gpc2139          |gpc606_5_1279        |     7|
|1297  |      gpc214           |gpc606_5_1280        |     7|
|1298  |      gpc2140          |gpc606_5_1281        |     7|
|1299  |      gpc2141          |gpc606_5_1282        |     7|
|1300  |      gpc2142          |gpc606_5_1283        |     7|
|1301  |      gpc2143          |gpc606_5_1284        |     7|
|1302  |      gpc2144          |gpc606_5_1285        |     7|
|1303  |      gpc2145          |gpc606_5_1286        |     7|
|1304  |      gpc2146          |gpc606_5_1287        |     7|
|1305  |      gpc2147          |gpc615_5_1288        |     8|
|1306  |      gpc2148          |gpc615_5_1289        |     8|
|1307  |      gpc2149          |gpc606_5_1290        |     7|
|1308  |      gpc215           |gpc606_5_1291        |     7|
|1309  |      gpc2150          |gpc606_5_1292        |     7|
|1310  |      gpc2151          |gpc606_5_1293        |     7|
|1311  |      gpc2152          |gpc606_5_1294        |     7|
|1312  |      gpc2153          |gpc606_5_1295        |     7|
|1313  |      gpc2154          |gpc606_5_1296        |     7|
|1314  |      gpc2155          |gpc606_5_1297        |     7|
|1315  |      gpc2156          |gpc606_5_1298        |     7|
|1316  |      gpc2157          |gpc606_5_1299        |     7|
|1317  |      gpc2158          |gpc606_5_1300        |     7|
|1318  |      gpc2159          |gpc606_5_1301        |     7|
|1319  |      gpc216           |gpc606_5_1302        |     7|
|1320  |      gpc2160          |gpc615_5_1303        |     8|
|1321  |      gpc2161          |gpc615_5_1304        |     8|
|1322  |      gpc2162          |gpc615_5_1305        |     8|
|1323  |      gpc2163          |gpc615_5_1306        |     8|
|1324  |      gpc2164          |gpc615_5_1307        |     8|
|1325  |      gpc2165          |gpc615_5_1308        |     8|
|1326  |      gpc2166          |gpc615_5_1309        |     8|
|1327  |      gpc2167          |gpc615_5_1310        |     8|
|1328  |      gpc2168          |gpc615_5_1311        |     8|
|1329  |      gpc2169          |gpc615_5_1312        |     8|
|1330  |      gpc217           |gpc606_5_1313        |     7|
|1331  |      gpc2170          |gpc615_5_1314        |     8|
|1332  |      gpc2171          |gpc615_5_1315        |     8|
|1333  |      gpc2172          |gpc615_5_1316        |     8|
|1334  |      gpc2173          |gpc615_5_1317        |     8|
|1335  |      gpc2174          |gpc615_5_1318        |     8|
|1336  |      gpc2175          |gpc615_5_1319        |     8|
|1337  |      gpc2176          |gpc615_5_1320        |     8|
|1338  |      gpc2177          |gpc615_5_1321        |     8|
|1339  |      gpc2178          |gpc615_5_1322        |     8|
|1340  |      gpc2179          |gpc615_5_1323        |     8|
|1341  |      gpc218           |gpc606_5_1324        |     7|
|1342  |      gpc2180          |gpc615_5_1325        |     8|
|1343  |      gpc2181          |gpc615_5_1326        |     8|
|1344  |      gpc2182          |gpc615_5_1327        |     8|
|1345  |      gpc2183          |gpc615_5_1328        |     8|
|1346  |      gpc2184          |gpc615_5_1329        |     8|
|1347  |      gpc2185          |gpc615_5_1330        |     8|
|1348  |      gpc2186          |gpc615_5_1331        |     8|
|1349  |      gpc2187          |gpc615_5_1332        |     8|
|1350  |      gpc2188          |gpc615_5_1333        |     8|
|1351  |      gpc2189          |gpc615_5_1334        |     8|
|1352  |      gpc219           |gpc606_5_1335        |     7|
|1353  |      gpc2190          |gpc615_5_1336        |     8|
|1354  |      gpc2191          |gpc615_5_1337        |     8|
|1355  |      gpc2192          |gpc615_5_1338        |     8|
|1356  |      gpc2193          |gpc615_5_1339        |     8|
|1357  |      gpc2194          |gpc615_5_1340        |     8|
|1358  |      gpc2195          |gpc615_5_1341        |     8|
|1359  |      gpc2196          |gpc615_5_1342        |     8|
|1360  |      gpc2197          |gpc615_5_1343        |     8|
|1361  |      gpc2198          |gpc615_5_1344        |     8|
|1362  |      gpc2199          |gpc615_5_1345        |     8|
|1363  |      gpc22            |gpc1163_5_1346       |     6|
|1364  |      gpc220           |gpc606_5_1347        |     7|
|1365  |      gpc2200          |gpc615_5_1348        |     8|
|1366  |      gpc2201          |gpc615_5_1349        |     8|
|1367  |      gpc2202          |gpc615_5_1350        |     8|
|1368  |      gpc2203          |gpc615_5_1351        |     8|
|1369  |      gpc2204          |gpc615_5_1352        |     8|
|1370  |      gpc2205          |gpc615_5_1353        |     8|
|1371  |      gpc2206          |gpc615_5_1354        |     8|
|1372  |      gpc2207          |gpc615_5_1355        |     8|
|1373  |      gpc2208          |gpc615_5_1356        |     8|
|1374  |      gpc2209          |gpc615_5_1357        |     8|
|1375  |      gpc221           |gpc606_5_1358        |     7|
|1376  |      gpc2210          |gpc615_5_1359        |     8|
|1377  |      gpc2211          |gpc615_5_1360        |     8|
|1378  |      gpc2212          |gpc615_5_1361        |     8|
|1379  |      gpc2213          |gpc615_5_1362        |     8|
|1380  |      gpc2214          |gpc615_5_1363        |     8|
|1381  |      gpc2215          |gpc615_5_1364        |     8|
|1382  |      gpc2216          |gpc615_5_1365        |     8|
|1383  |      gpc2217          |gpc615_5_1366        |     8|
|1384  |      gpc2218          |gpc615_5_1367        |     8|
|1385  |      gpc2219          |gpc615_5_1368        |     8|
|1386  |      gpc222           |gpc606_5_1369        |     7|
|1387  |      gpc2220          |gpc615_5_1370        |     8|
|1388  |      gpc2221          |gpc615_5_1371        |     8|
|1389  |      gpc2222          |gpc615_5_1372        |     8|
|1390  |      gpc2223          |gpc615_5_1373        |     8|
|1391  |      gpc2224          |gpc615_5_1374        |     8|
|1392  |      gpc2225          |gpc615_5_1375        |     8|
|1393  |      gpc2226          |gpc615_5_1376        |     8|
|1394  |      gpc2227          |gpc615_5_1377        |     8|
|1395  |      gpc2228          |gpc615_5_1378        |     8|
|1396  |      gpc2229          |gpc615_5_1379        |     8|
|1397  |      gpc223           |gpc606_5_1380        |     7|
|1398  |      gpc2230          |gpc615_5_1381        |     8|
|1399  |      gpc2231          |gpc7_3_1382          |     6|
|1400  |      gpc2232          |gpc7_3_1383          |     6|
|1401  |      gpc2233          |gpc7_3_1384          |     6|
|1402  |      gpc2234          |gpc7_3_1385          |     6|
|1403  |      gpc2235          |gpc7_3_1386          |     6|
|1404  |      gpc2236          |gpc7_3_1387          |     6|
|1405  |      gpc2237          |gpc606_5_1388        |     7|
|1406  |      gpc2238          |gpc606_5_1389        |     7|
|1407  |      gpc2239          |gpc606_5_1390        |     7|
|1408  |      gpc224           |gpc606_5_1391        |     7|
|1409  |      gpc2240          |gpc606_5_1392        |     7|
|1410  |      gpc2241          |gpc606_5_1393        |     7|
|1411  |      gpc2242          |gpc606_5_1394        |     7|
|1412  |      gpc2243          |gpc606_5_1395        |     7|
|1413  |      gpc2244          |gpc606_5_1396        |     7|
|1414  |      gpc2245          |gpc606_5_1397        |     7|
|1415  |      gpc2246          |gpc606_5_1398        |     7|
|1416  |      gpc2247          |gpc606_5_1399        |     7|
|1417  |      gpc2248          |gpc606_5_1400        |     7|
|1418  |      gpc2249          |gpc606_5_1401        |     7|
|1419  |      gpc225           |gpc606_5_1402        |     7|
|1420  |      gpc2250          |gpc606_5_1403        |     7|
|1421  |      gpc2251          |gpc606_5_1404        |     7|
|1422  |      gpc2252          |gpc606_5_1405        |     7|
|1423  |      gpc2253          |gpc615_5_1406        |     8|
|1424  |      gpc2254          |gpc615_5_1407        |     8|
|1425  |      gpc2255          |gpc615_5_1408        |     8|
|1426  |      gpc2256          |gpc615_5_1409        |     8|
|1427  |      gpc2257          |gpc117_4_1410        |     6|
|1428  |      gpc2258          |gpc117_4_1411        |     6|
|1429  |      gpc2259          |gpc117_4_1412        |     6|
|1430  |      gpc226           |gpc606_5_1413        |     7|
|1431  |      gpc2260          |gpc117_4_1414        |     6|
|1432  |      gpc2261          |gpc117_4_1415        |     6|
|1433  |      gpc2262          |gpc117_4_1416        |     6|
|1434  |      gpc2263          |gpc117_4_1417        |     6|
|1435  |      gpc2264          |gpc117_4_1418        |     6|
|1436  |      gpc2265          |gpc117_4_1419        |     6|
|1437  |      gpc2266          |gpc117_4_1420        |     6|
|1438  |      gpc2267          |gpc117_4_1421        |     6|
|1439  |      gpc2268          |gpc117_4_1422        |     6|
|1440  |      gpc2269          |gpc117_4_1423        |     6|
|1441  |      gpc227           |gpc606_5_1424        |     7|
|1442  |      gpc2270          |gpc117_4_1425        |     6|
|1443  |      gpc2271          |gpc117_4_1426        |     6|
|1444  |      gpc2272          |gpc606_5_1427        |     7|
|1445  |      gpc2273          |gpc606_5_1428        |     7|
|1446  |      gpc2274          |gpc606_5_1429        |     7|
|1447  |      gpc2275          |gpc606_5_1430        |     7|
|1448  |      gpc2276          |gpc606_5_1431        |     7|
|1449  |      gpc2277          |gpc606_5_1432        |     7|
|1450  |      gpc2278          |gpc606_5_1433        |     7|
|1451  |      gpc2279          |gpc606_5_1434        |     7|
|1452  |      gpc228           |gpc606_5_1435        |     7|
|1453  |      gpc2280          |gpc606_5_1436        |     7|
|1454  |      gpc2281          |gpc606_5_1437        |     7|
|1455  |      gpc2282          |gpc606_5_1438        |     7|
|1456  |      gpc2283          |gpc606_5_1439        |     7|
|1457  |      gpc2284          |gpc606_5_1440        |     7|
|1458  |      gpc2285          |gpc606_5_1441        |     7|
|1459  |      gpc2286          |gpc606_5_1442        |     7|
|1460  |      gpc2287          |gpc606_5_1443        |     7|
|1461  |      gpc2288          |gpc606_5_1444        |     7|
|1462  |      gpc2289          |gpc606_5_1445        |     7|
|1463  |      gpc229           |gpc606_5_1446        |     7|
|1464  |      gpc2290          |gpc606_5_1447        |     7|
|1465  |      gpc2291          |gpc606_5_1448        |     7|
|1466  |      gpc2292          |gpc606_5_1449        |     7|
|1467  |      gpc2293          |gpc606_5_1450        |     7|
|1468  |      gpc2294          |gpc606_5_1451        |     7|
|1469  |      gpc2295          |gpc615_5_1452        |     8|
|1470  |      gpc2296          |gpc615_5_1453        |     8|
|1471  |      gpc2297          |gpc615_5_1454        |     8|
|1472  |      gpc2298          |gpc615_5_1455        |     8|
|1473  |      gpc2299          |gpc615_5_1456        |     8|
|1474  |      gpc23            |gpc1163_5_1457       |     6|
|1475  |      gpc230           |gpc606_5_1458        |     7|
|1476  |      gpc2300          |gpc615_5_1459        |     8|
|1477  |      gpc2301          |gpc615_5_1460        |     8|
|1478  |      gpc2302          |gpc615_5_1461        |     8|
|1479  |      gpc2303          |gpc615_5_1462        |     8|
|1480  |      gpc2304          |gpc615_5_1463        |     8|
|1481  |      gpc2305          |gpc615_5_1464        |     8|
|1482  |      gpc2306          |gpc615_5_1465        |     8|
|1483  |      gpc2307          |gpc615_5_1466        |     8|
|1484  |      gpc2308          |gpc615_5_1467        |     8|
|1485  |      gpc2309          |gpc615_5_1468        |     8|
|1486  |      gpc231           |gpc606_5_1469        |     7|
|1487  |      gpc2310          |gpc615_5_1470        |     8|
|1488  |      gpc2311          |gpc615_5_1471        |     8|
|1489  |      gpc2312          |gpc615_5_1472        |     8|
|1490  |      gpc2313          |gpc615_5_1473        |     8|
|1491  |      gpc2314          |gpc615_5_1474        |     8|
|1492  |      gpc2315          |gpc615_5_1475        |     8|
|1493  |      gpc2316          |gpc615_5_1476        |     8|
|1494  |      gpc2317          |gpc615_5_1477        |     8|
|1495  |      gpc2318          |gpc615_5_1478        |     8|
|1496  |      gpc2319          |gpc615_5_1479        |     8|
|1497  |      gpc232           |gpc606_5_1480        |     7|
|1498  |      gpc2320          |gpc615_5_1481        |     8|
|1499  |      gpc2321          |gpc615_5_1482        |     8|
|1500  |      gpc2322          |gpc615_5_1483        |     8|
|1501  |      gpc2323          |gpc615_5_1484        |     8|
|1502  |      gpc2324          |gpc615_5_1485        |     8|
|1503  |      gpc2325          |gpc615_5_1486        |     8|
|1504  |      gpc2326          |gpc615_5_1487        |     8|
|1505  |      gpc2327          |gpc615_5_1488        |     8|
|1506  |      gpc2328          |gpc615_5_1489        |     8|
|1507  |      gpc2329          |gpc615_5_1490        |     8|
|1508  |      gpc233           |gpc606_5_1491        |     7|
|1509  |      gpc2330          |gpc615_5_1492        |     8|
|1510  |      gpc2331          |gpc615_5_1493        |     8|
|1511  |      gpc2332          |gpc615_5_1494        |     8|
|1512  |      gpc2333          |gpc615_5_1495        |     8|
|1513  |      gpc2334          |gpc615_5_1496        |     8|
|1514  |      gpc2335          |gpc615_5_1497        |     8|
|1515  |      gpc2336          |gpc615_5_1498        |     8|
|1516  |      gpc2337          |gpc615_5_1499        |     8|
|1517  |      gpc2338          |gpc615_5_1500        |     8|
|1518  |      gpc2339          |gpc615_5_1501        |     8|
|1519  |      gpc234           |gpc606_5_1502        |     7|
|1520  |      gpc2340          |gpc615_5_1503        |     8|
|1521  |      gpc2341          |gpc615_5_1504        |     8|
|1522  |      gpc2342          |gpc615_5_1505        |     8|
|1523  |      gpc2343          |gpc615_5_1506        |     8|
|1524  |      gpc2344          |gpc615_5_1507        |     8|
|1525  |      gpc2345          |gpc615_5_1508        |     8|
|1526  |      gpc2346          |gpc615_5_1509        |     8|
|1527  |      gpc2347          |gpc615_5_1510        |     8|
|1528  |      gpc2348          |gpc615_5_1511        |     8|
|1529  |      gpc2349          |gpc615_5_1512        |     8|
|1530  |      gpc235           |gpc606_5_1513        |     7|
|1531  |      gpc2350          |gpc615_5_1514        |     8|
|1532  |      gpc2351          |gpc615_5_1515        |     8|
|1533  |      gpc2352          |gpc615_5_1516        |     8|
|1534  |      gpc2353          |gpc615_5_1517        |     8|
|1535  |      gpc2354          |gpc615_5_1518        |     8|
|1536  |      gpc2355          |gpc615_5_1519        |     8|
|1537  |      gpc2356          |gpc615_5_1520        |     8|
|1538  |      gpc2357          |gpc615_5_1521        |     8|
|1539  |      gpc2358          |gpc615_5_1522        |     8|
|1540  |      gpc2359          |gpc615_5_1523        |     8|
|1541  |      gpc236           |gpc606_5_1524        |     7|
|1542  |      gpc2360          |gpc615_5_1525        |     8|
|1543  |      gpc2361          |gpc615_5_1526        |     8|
|1544  |      gpc2362          |gpc615_5_1527        |     8|
|1545  |      gpc2363          |gpc615_5_1528        |     8|
|1546  |      gpc2364          |gpc615_5_1529        |     8|
|1547  |      gpc2365          |gpc615_5_1530        |     8|
|1548  |      gpc2366          |gpc615_5_1531        |     8|
|1549  |      gpc2367          |gpc615_5_1532        |     8|
|1550  |      gpc2368          |gpc615_5_1533        |     8|
|1551  |      gpc2369          |gpc615_5_1534        |     8|
|1552  |      gpc237           |gpc606_5_1535        |     7|
|1553  |      gpc2370          |gpc615_5_1536        |     8|
|1554  |      gpc2371          |gpc615_5_1537        |     8|
|1555  |      gpc2372          |gpc615_5_1538        |     8|
|1556  |      gpc2373          |gpc615_5_1539        |     8|
|1557  |      gpc2374          |gpc615_5_1540        |     8|
|1558  |      gpc2375          |gpc615_5_1541        |     8|
|1559  |      gpc2376          |gpc615_5_1542        |     8|
|1560  |      gpc2377          |gpc615_5_1543        |     8|
|1561  |      gpc2378          |gpc615_5_1544        |     8|
|1562  |      gpc2379          |gpc615_5_1545        |     8|
|1563  |      gpc238           |gpc606_5_1546        |     7|
|1564  |      gpc2380          |gpc615_5_1547        |     8|
|1565  |      gpc2381          |gpc615_5_1548        |     8|
|1566  |      gpc2382          |gpc615_5_1549        |     8|
|1567  |      gpc2383          |gpc615_5_1550        |     8|
|1568  |      gpc2384          |gpc615_5_1551        |     8|
|1569  |      gpc2385          |gpc615_5_1552        |     8|
|1570  |      gpc2386          |gpc615_5_1553        |     8|
|1571  |      gpc2387          |gpc615_5_1554        |     8|
|1572  |      gpc2388          |gpc615_5_1555        |     8|
|1573  |      gpc2389          |gpc615_5_1556        |     8|
|1574  |      gpc239           |gpc606_5_1557        |     7|
|1575  |      gpc2390          |gpc615_5_1558        |     8|
|1576  |      gpc2391          |gpc615_5_1559        |     8|
|1577  |      gpc2392          |gpc615_5_1560        |     8|
|1578  |      gpc2393          |gpc615_5_1561        |     8|
|1579  |      gpc2394          |gpc615_5_1562        |     8|
|1580  |      gpc2395          |gpc615_5_1563        |     8|
|1581  |      gpc2396          |gpc615_5_1564        |     8|
|1582  |      gpc2397          |gpc615_5_1565        |     8|
|1583  |      gpc2398          |gpc615_5_1566        |     8|
|1584  |      gpc2399          |gpc615_5_1567        |     8|
|1585  |      gpc24            |gpc1163_5_1568       |     6|
|1586  |      gpc240           |gpc606_5_1569        |     7|
|1587  |      gpc2400          |gpc615_5_1570        |     8|
|1588  |      gpc2401          |gpc615_5_1571        |     8|
|1589  |      gpc2402          |gpc615_5_1572        |     8|
|1590  |      gpc2403          |gpc615_5_1573        |     8|
|1591  |      gpc2404          |gpc615_5_1574        |     8|
|1592  |      gpc2405          |gpc615_5_1575        |     8|
|1593  |      gpc2406          |gpc615_5_1576        |     8|
|1594  |      gpc2407          |gpc615_5_1577        |     8|
|1595  |      gpc2408          |gpc615_5_1578        |     8|
|1596  |      gpc2409          |gpc615_5_1579        |     8|
|1597  |      gpc241           |gpc606_5_1580        |     7|
|1598  |      gpc2410          |gpc615_5_1581        |     8|
|1599  |      gpc2411          |gpc615_5_1582        |     8|
|1600  |      gpc2412          |gpc615_5_1583        |     8|
|1601  |      gpc2413          |gpc615_5_1584        |     8|
|1602  |      gpc2414          |gpc615_5_1585        |     8|
|1603  |      gpc2415          |gpc615_5_1586        |     8|
|1604  |      gpc2416          |gpc615_5_1587        |     8|
|1605  |      gpc2417          |gpc615_5_1588        |     8|
|1606  |      gpc242           |gpc606_5_1589        |     7|
|1607  |      gpc243           |gpc606_5_1590        |     7|
|1608  |      gpc244           |gpc606_5_1591        |     7|
|1609  |      gpc245           |gpc606_5_1592        |     7|
|1610  |      gpc246           |gpc606_5_1593        |     7|
|1611  |      gpc247           |gpc606_5_1594        |     7|
|1612  |      gpc248           |gpc606_5_1595        |     7|
|1613  |      gpc249           |gpc606_5_1596        |     7|
|1614  |      gpc25            |gpc1163_5_1597       |     6|
|1615  |      gpc250           |gpc606_5_1598        |     7|
|1616  |      gpc251           |gpc606_5_1599        |     7|
|1617  |      gpc252           |gpc606_5_1600        |     7|
|1618  |      gpc253           |gpc606_5_1601        |     7|
|1619  |      gpc254           |gpc606_5_1602        |     7|
|1620  |      gpc255           |gpc606_5_1603        |     7|
|1621  |      gpc256           |gpc606_5_1604        |     7|
|1622  |      gpc257           |gpc606_5_1605        |     7|
|1623  |      gpc258           |gpc606_5_1606        |     7|
|1624  |      gpc259           |gpc606_5_1607        |     7|
|1625  |      gpc26            |gpc1163_5_1608       |     6|
|1626  |      gpc260           |gpc606_5_1609        |     7|
|1627  |      gpc261           |gpc606_5_1610        |     7|
|1628  |      gpc262           |gpc606_5_1611        |     7|
|1629  |      gpc263           |gpc606_5_1612        |     7|
|1630  |      gpc264           |gpc606_5_1613        |     7|
|1631  |      gpc265           |gpc606_5_1614        |     7|
|1632  |      gpc266           |gpc606_5_1615        |     7|
|1633  |      gpc267           |gpc606_5_1616        |     7|
|1634  |      gpc268           |gpc606_5_1617        |     7|
|1635  |      gpc269           |gpc606_5_1618        |     7|
|1636  |      gpc27            |gpc1163_5_1619       |     6|
|1637  |      gpc270           |gpc606_5_1620        |     7|
|1638  |      gpc271           |gpc606_5_1621        |     7|
|1639  |      gpc272           |gpc606_5_1622        |     7|
|1640  |      gpc273           |gpc606_5_1623        |     7|
|1641  |      gpc274           |gpc606_5_1624        |     7|
|1642  |      gpc275           |gpc606_5_1625        |     7|
|1643  |      gpc276           |gpc606_5_1626        |     7|
|1644  |      gpc277           |gpc606_5_1627        |     7|
|1645  |      gpc278           |gpc606_5_1628        |     7|
|1646  |      gpc279           |gpc606_5_1629        |     7|
|1647  |      gpc28            |gpc1163_5_1630       |     6|
|1648  |      gpc280           |gpc606_5_1631        |     7|
|1649  |      gpc281           |gpc606_5_1632        |     7|
|1650  |      gpc282           |gpc606_5_1633        |     7|
|1651  |      gpc283           |gpc606_5_1634        |     7|
|1652  |      gpc284           |gpc606_5_1635        |     7|
|1653  |      gpc285           |gpc615_5_1636        |     8|
|1654  |      gpc286           |gpc615_5_1637        |     8|
|1655  |      gpc287           |gpc615_5_1638        |     8|
|1656  |      gpc288           |gpc615_5_1639        |     8|
|1657  |      gpc289           |gpc615_5_1640        |     8|
|1658  |      gpc29            |gpc1163_5_1641       |     6|
|1659  |      gpc290           |gpc615_5_1642        |     8|
|1660  |      gpc291           |gpc615_5_1643        |     8|
|1661  |      gpc292           |gpc615_5_1644        |     8|
|1662  |      gpc293           |gpc615_5_1645        |     8|
|1663  |      gpc294           |gpc615_5_1646        |     8|
|1664  |      gpc295           |gpc615_5_1647        |     8|
|1665  |      gpc296           |gpc615_5_1648        |     8|
|1666  |      gpc297           |gpc615_5_1649        |     8|
|1667  |      gpc298           |gpc615_5_1650        |     8|
|1668  |      gpc299           |gpc615_5_1651        |     8|
|1669  |      gpc3             |gpc117_4_1652        |     6|
|1670  |      gpc30            |gpc1163_5_1653       |     6|
|1671  |      gpc300           |gpc615_5_1654        |     8|
|1672  |      gpc301           |gpc615_5_1655        |     8|
|1673  |      gpc302           |gpc615_5_1656        |     8|
|1674  |      gpc303           |gpc615_5_1657        |     8|
|1675  |      gpc304           |gpc615_5_1658        |     8|
|1676  |      gpc305           |gpc615_5_1659        |     8|
|1677  |      gpc306           |gpc615_5_1660        |     8|
|1678  |      gpc307           |gpc615_5_1661        |     8|
|1679  |      gpc308           |gpc615_5_1662        |     8|
|1680  |      gpc309           |gpc615_5_1663        |     8|
|1681  |      gpc31            |gpc1163_5_1664       |     6|
|1682  |      gpc310           |gpc615_5_1665        |     8|
|1683  |      gpc311           |gpc615_5_1666        |     8|
|1684  |      gpc312           |gpc615_5_1667        |     8|
|1685  |      gpc313           |gpc615_5_1668        |     8|
|1686  |      gpc314           |gpc615_5_1669        |     8|
|1687  |      gpc315           |gpc615_5_1670        |     8|
|1688  |      gpc316           |gpc615_5_1671        |     8|
|1689  |      gpc317           |gpc615_5_1672        |     8|
|1690  |      gpc318           |gpc615_5_1673        |     8|
|1691  |      gpc319           |gpc615_5_1674        |     8|
|1692  |      gpc32            |gpc1163_5_1675       |     6|
|1693  |      gpc320           |gpc615_5_1676        |     8|
|1694  |      gpc321           |gpc615_5_1677        |     8|
|1695  |      gpc322           |gpc615_5_1678        |     8|
|1696  |      gpc323           |gpc615_5_1679        |     8|
|1697  |      gpc324           |gpc615_5_1680        |     8|
|1698  |      gpc325           |gpc615_5_1681        |     8|
|1699  |      gpc326           |gpc615_5_1682        |     8|
|1700  |      gpc327           |gpc615_5_1683        |     8|
|1701  |      gpc328           |gpc615_5_1684        |     8|
|1702  |      gpc329           |gpc615_5_1685        |     8|
|1703  |      gpc33            |gpc1163_5_1686       |     6|
|1704  |      gpc330           |gpc615_5_1687        |     8|
|1705  |      gpc331           |gpc615_5_1688        |     8|
|1706  |      gpc332           |gpc615_5_1689        |     8|
|1707  |      gpc333           |gpc615_5_1690        |     8|
|1708  |      gpc334           |gpc615_5_1691        |     8|
|1709  |      gpc335           |gpc615_5_1692        |     8|
|1710  |      gpc336           |gpc615_5_1693        |     8|
|1711  |      gpc337           |gpc615_5_1694        |     8|
|1712  |      gpc338           |gpc615_5_1695        |     8|
|1713  |      gpc339           |gpc615_5_1696        |     8|
|1714  |      gpc34            |gpc1163_5_1697       |     6|
|1715  |      gpc340           |gpc615_5_1698        |     8|
|1716  |      gpc341           |gpc615_5_1699        |     8|
|1717  |      gpc342           |gpc615_5_1700        |     8|
|1718  |      gpc343           |gpc615_5_1701        |     8|
|1719  |      gpc344           |gpc615_5_1702        |     8|
|1720  |      gpc345           |gpc615_5_1703        |     8|
|1721  |      gpc346           |gpc615_5_1704        |     8|
|1722  |      gpc347           |gpc615_5_1705        |     8|
|1723  |      gpc348           |gpc615_5_1706        |     8|
|1724  |      gpc349           |gpc615_5_1707        |     8|
|1725  |      gpc35            |gpc1163_5_1708       |     6|
|1726  |      gpc350           |gpc615_5_1709        |     8|
|1727  |      gpc351           |gpc615_5_1710        |     8|
|1728  |      gpc352           |gpc615_5_1711        |     8|
|1729  |      gpc353           |gpc615_5_1712        |     8|
|1730  |      gpc354           |gpc615_5_1713        |     8|
|1731  |      gpc355           |gpc606_5_1714        |     7|
|1732  |      gpc356           |gpc606_5_1715        |     7|
|1733  |      gpc357           |gpc606_5_1716        |     7|
|1734  |      gpc358           |gpc606_5_1717        |     7|
|1735  |      gpc359           |gpc606_5_1718        |     7|
|1736  |      gpc36            |gpc1163_5_1719       |     6|
|1737  |      gpc360           |gpc606_5_1720        |     7|
|1738  |      gpc361           |gpc606_5_1721        |     7|
|1739  |      gpc362           |gpc606_5_1722        |     7|
|1740  |      gpc363           |gpc606_5_1723        |     7|
|1741  |      gpc364           |gpc606_5_1724        |     7|
|1742  |      gpc365           |gpc606_5_1725        |     7|
|1743  |      gpc366           |gpc606_5_1726        |     7|
|1744  |      gpc367           |gpc606_5_1727        |     7|
|1745  |      gpc368           |gpc606_5_1728        |     7|
|1746  |      gpc369           |gpc606_5_1729        |     7|
|1747  |      gpc37            |gpc1163_5_1730       |     6|
|1748  |      gpc370           |gpc606_5_1731        |     7|
|1749  |      gpc371           |gpc606_5_1732        |     7|
|1750  |      gpc372           |gpc606_5_1733        |     7|
|1751  |      gpc373           |gpc606_5_1734        |     7|
|1752  |      gpc374           |gpc606_5_1735        |     7|
|1753  |      gpc375           |gpc606_5_1736        |     7|
|1754  |      gpc376           |gpc606_5_1737        |     7|
|1755  |      gpc377           |gpc606_5_1738        |     7|
|1756  |      gpc378           |gpc606_5_1739        |     7|
|1757  |      gpc379           |gpc606_5_1740        |     7|
|1758  |      gpc38            |gpc1163_5_1741       |     6|
|1759  |      gpc380           |gpc606_5_1742        |     7|
|1760  |      gpc381           |gpc606_5_1743        |     7|
|1761  |      gpc382           |gpc606_5_1744        |     7|
|1762  |      gpc383           |gpc606_5_1745        |     7|
|1763  |      gpc384           |gpc606_5_1746        |     7|
|1764  |      gpc385           |gpc606_5_1747        |     7|
|1765  |      gpc386           |gpc606_5_1748        |     7|
|1766  |      gpc387           |gpc606_5_1749        |     7|
|1767  |      gpc388           |gpc606_5_1750        |     7|
|1768  |      gpc389           |gpc606_5_1751        |     7|
|1769  |      gpc39            |gpc1163_5_1752       |     6|
|1770  |      gpc390           |gpc606_5_1753        |     7|
|1771  |      gpc391           |gpc606_5_1754        |     7|
|1772  |      gpc392           |gpc606_5_1755        |     7|
|1773  |      gpc393           |gpc606_5_1756        |     7|
|1774  |      gpc394           |gpc606_5_1757        |     7|
|1775  |      gpc395           |gpc606_5_1758        |     7|
|1776  |      gpc396           |gpc606_5_1759        |     7|
|1777  |      gpc397           |gpc606_5_1760        |     7|
|1778  |      gpc398           |gpc606_5_1761        |     7|
|1779  |      gpc399           |gpc606_5_1762        |     7|
|1780  |      gpc4             |gpc117_4_1763        |     6|
|1781  |      gpc40            |gpc1163_5_1764       |     6|
|1782  |      gpc400           |gpc606_5_1765        |     7|
|1783  |      gpc401           |gpc606_5_1766        |     7|
|1784  |      gpc402           |gpc606_5_1767        |     7|
|1785  |      gpc403           |gpc606_5_1768        |     7|
|1786  |      gpc404           |gpc606_5_1769        |     7|
|1787  |      gpc405           |gpc606_5_1770        |     7|
|1788  |      gpc406           |gpc606_5_1771        |     7|
|1789  |      gpc407           |gpc606_5_1772        |     7|
|1790  |      gpc408           |gpc606_5_1773        |     7|
|1791  |      gpc409           |gpc606_5_1774        |     7|
|1792  |      gpc41            |gpc1163_5_1775       |     6|
|1793  |      gpc410           |gpc606_5_1776        |     7|
|1794  |      gpc411           |gpc606_5_1777        |     7|
|1795  |      gpc412           |gpc606_5_1778        |     7|
|1796  |      gpc413           |gpc606_5_1779        |     7|
|1797  |      gpc414           |gpc606_5_1780        |     7|
|1798  |      gpc415           |gpc606_5_1781        |     7|
|1799  |      gpc416           |gpc606_5_1782        |     7|
|1800  |      gpc417           |gpc606_5_1783        |     7|
|1801  |      gpc418           |gpc606_5_1784        |     7|
|1802  |      gpc419           |gpc606_5_1785        |     7|
|1803  |      gpc42            |gpc606_5_1786        |     7|
|1804  |      gpc420           |gpc606_5_1787        |     7|
|1805  |      gpc421           |gpc606_5_1788        |     7|
|1806  |      gpc422           |gpc606_5_1789        |     7|
|1807  |      gpc423           |gpc606_5_1790        |     7|
|1808  |      gpc424           |gpc606_5_1791        |     7|
|1809  |      gpc425           |gpc606_5_1792        |     7|
|1810  |      gpc426           |gpc606_5_1793        |     7|
|1811  |      gpc427           |gpc606_5_1794        |     7|
|1812  |      gpc428           |gpc606_5_1795        |     7|
|1813  |      gpc429           |gpc606_5_1796        |     7|
|1814  |      gpc43            |gpc606_5_1797        |     7|
|1815  |      gpc430           |gpc606_5_1798        |     7|
|1816  |      gpc431           |gpc606_5_1799        |     7|
|1817  |      gpc432           |gpc606_5_1800        |     7|
|1818  |      gpc433           |gpc606_5_1801        |     7|
|1819  |      gpc434           |gpc606_5_1802        |     7|
|1820  |      gpc435           |gpc606_5_1803        |     7|
|1821  |      gpc436           |gpc606_5_1804        |     7|
|1822  |      gpc437           |gpc2135_5_1805       |     7|
|1823  |      gpc438           |gpc2135_5_1806       |     7|
|1824  |      gpc439           |gpc2135_5_1807       |     7|
|1825  |      gpc44            |gpc606_5_1808        |     7|
|1826  |      gpc440           |gpc2135_5_1809       |     7|
|1827  |      gpc441           |gpc606_5_1810        |     7|
|1828  |      gpc442           |gpc606_5_1811        |     7|
|1829  |      gpc443           |gpc606_5_1812        |     7|
|1830  |      gpc444           |gpc606_5_1813        |     7|
|1831  |      gpc445           |gpc606_5_1814        |     7|
|1832  |      gpc446           |gpc606_5_1815        |     7|
|1833  |      gpc447           |gpc606_5_1816        |     7|
|1834  |      gpc448           |gpc606_5_1817        |     7|
|1835  |      gpc449           |gpc606_5_1818        |     7|
|1836  |      gpc45            |gpc606_5_1819        |     7|
|1837  |      gpc450           |gpc606_5_1820        |     7|
|1838  |      gpc451           |gpc606_5_1821        |     7|
|1839  |      gpc452           |gpc606_5_1822        |     7|
|1840  |      gpc453           |gpc606_5_1823        |     7|
|1841  |      gpc454           |gpc615_5_1824        |     8|
|1842  |      gpc455           |gpc615_5_1825        |     8|
|1843  |      gpc456           |gpc615_5_1826        |     8|
|1844  |      gpc457           |gpc615_5_1827        |     8|
|1845  |      gpc458           |gpc615_5_1828        |     8|
|1846  |      gpc459           |gpc615_5_1829        |     8|
|1847  |      gpc46            |gpc606_5_1830        |     7|
|1848  |      gpc460           |gpc615_5_1831        |     8|
|1849  |      gpc461           |gpc615_5_1832        |     8|
|1850  |      gpc462           |gpc615_5_1833        |     8|
|1851  |      gpc463           |gpc615_5_1834        |     8|
|1852  |      gpc464           |gpc615_5_1835        |     8|
|1853  |      gpc465           |gpc615_5_1836        |     8|
|1854  |      gpc466           |gpc615_5_1837        |     8|
|1855  |      gpc467           |gpc615_5_1838        |     8|
|1856  |      gpc468           |gpc615_5_1839        |     8|
|1857  |      gpc469           |gpc615_5_1840        |     8|
|1858  |      gpc47            |gpc606_5_1841        |     7|
|1859  |      gpc470           |gpc615_5_1842        |     8|
|1860  |      gpc471           |gpc615_5_1843        |     8|
|1861  |      gpc472           |gpc615_5_1844        |     8|
|1862  |      gpc473           |gpc615_5_1845        |     8|
|1863  |      gpc474           |gpc615_5_1846        |     8|
|1864  |      gpc4743          |gpc606_5_1847        |     7|
|1865  |      gpc4744          |gpc606_5_1848        |     7|
|1866  |      gpc4745          |gpc606_5_1849        |     7|
|1867  |      gpc4746          |gpc615_5_1850        |     8|
|1868  |      gpc4747          |gpc615_5_1851        |     8|
|1869  |      gpc4748          |gpc615_5_1852        |     8|
|1870  |      gpc4749          |gpc615_5_1853        |     8|
|1871  |      gpc475           |gpc615_5_1854        |     8|
|1872  |      gpc4750          |gpc615_5_1855        |     8|
|1873  |      gpc4751          |gpc615_5_1856        |     8|
|1874  |      gpc4752          |gpc615_5_1857        |     8|
|1875  |      gpc4753          |gpc615_5_1858        |     8|
|1876  |      gpc4754          |gpc615_5_1859        |     8|
|1877  |      gpc4755          |gpc615_5_1860        |     8|
|1878  |      gpc4756          |gpc615_5_1861        |     8|
|1879  |      gpc4757          |gpc615_5_1862        |     8|
|1880  |      gpc4758          |gpc615_5_1863        |     8|
|1881  |      gpc4759          |gpc615_5_1864        |     8|
|1882  |      gpc476           |gpc615_5_1865        |     8|
|1883  |      gpc4760          |gpc615_5_1866        |     8|
|1884  |      gpc4761          |gpc615_5_1867        |     8|
|1885  |      gpc4762          |gpc615_5_1868        |     8|
|1886  |      gpc4763          |gpc615_5_1869        |     8|
|1887  |      gpc4764          |gpc606_5_1870        |     7|
|1888  |      gpc4765          |gpc606_5_1871        |     7|
|1889  |      gpc4766          |gpc606_5_1872        |     7|
|1890  |      gpc4767          |gpc606_5_1873        |     7|
|1891  |      gpc4768          |gpc606_5_1874        |     7|
|1892  |      gpc4769          |gpc606_5_1875        |     7|
|1893  |      gpc477           |gpc615_5_1876        |     8|
|1894  |      gpc4770          |gpc606_5_1877        |     7|
|1895  |      gpc4771          |gpc606_5_1878        |     7|
|1896  |      gpc4772          |gpc606_5_1879        |     7|
|1897  |      gpc4773          |gpc606_5_1880        |     7|
|1898  |      gpc4774          |gpc606_5_1881        |     7|
|1899  |      gpc4775          |gpc606_5_1882        |     7|
|1900  |      gpc4776          |gpc606_5_1883        |     7|
|1901  |      gpc4777          |gpc606_5_1884        |     7|
|1902  |      gpc4778          |gpc606_5_1885        |     7|
|1903  |      gpc4779          |gpc606_5_1886        |     7|
|1904  |      gpc478           |gpc615_5_1887        |     8|
|1905  |      gpc4780          |gpc606_5_1888        |     7|
|1906  |      gpc4781          |gpc606_5_1889        |     7|
|1907  |      gpc4782          |gpc606_5_1890        |     7|
|1908  |      gpc4783          |gpc606_5_1891        |     7|
|1909  |      gpc4784          |gpc606_5_1892        |     7|
|1910  |      gpc4785          |gpc606_5_1893        |     7|
|1911  |      gpc4786          |gpc606_5_1894        |     7|
|1912  |      gpc4787          |gpc606_5_1895        |     7|
|1913  |      gpc4788          |gpc606_5_1896        |     7|
|1914  |      gpc4789          |gpc606_5_1897        |     7|
|1915  |      gpc479           |gpc615_5_1898        |     8|
|1916  |      gpc4790          |gpc606_5_1899        |     7|
|1917  |      gpc4791          |gpc606_5_1900        |     7|
|1918  |      gpc4792          |gpc1343_5            |     7|
|1919  |      gpc4793          |gpc1406_5_1901       |     8|
|1920  |      gpc4794          |gpc606_5_1902        |     7|
|1921  |      gpc4795          |gpc606_5_1903        |     7|
|1922  |      gpc4796          |gpc606_5_1904        |     7|
|1923  |      gpc4797          |gpc606_5_1905        |     7|
|1924  |      gpc4798          |gpc606_5_1906        |     7|
|1925  |      gpc4799          |gpc606_5_1907        |     7|
|1926  |      gpc48            |gpc606_5_1908        |     7|
|1927  |      gpc480           |gpc615_5_1909        |     8|
|1928  |      gpc4800          |gpc606_5_1910        |     7|
|1929  |      gpc4801          |gpc606_5_1911        |     7|
|1930  |      gpc4802          |gpc606_5_1912        |     7|
|1931  |      gpc4803          |gpc606_5_1913        |     7|
|1932  |      gpc4804          |gpc606_5_1914        |     7|
|1933  |      gpc4805          |gpc606_5_1915        |     7|
|1934  |      gpc4806          |gpc606_5_1916        |     7|
|1935  |      gpc4807          |gpc606_5_1917        |     7|
|1936  |      gpc4808          |gpc606_5_1918        |     7|
|1937  |      gpc4809          |gpc606_5_1919        |     7|
|1938  |      gpc481           |gpc615_5_1920        |     8|
|1939  |      gpc4810          |gpc606_5_1921        |     7|
|1940  |      gpc4811          |gpc606_5_1922        |     7|
|1941  |      gpc4812          |gpc606_5_1923        |     7|
|1942  |      gpc4813          |gpc606_5_1924        |     7|
|1943  |      gpc4814          |gpc606_5_1925        |     7|
|1944  |      gpc4815          |gpc606_5_1926        |     7|
|1945  |      gpc4816          |gpc606_5_1927        |     7|
|1946  |      gpc4817          |gpc606_5_1928        |     7|
|1947  |      gpc4818          |gpc606_5_1929        |     7|
|1948  |      gpc4819          |gpc606_5_1930        |     7|
|1949  |      gpc482           |gpc615_5_1931        |     8|
|1950  |      gpc4820          |gpc606_5_1932        |     7|
|1951  |      gpc4821          |gpc606_5_1933        |     7|
|1952  |      gpc4822          |gpc606_5_1934        |     7|
|1953  |      gpc4823          |gpc606_5_1935        |     7|
|1954  |      gpc4824          |gpc606_5_1936        |     7|
|1955  |      gpc4825          |gpc606_5_1937        |     7|
|1956  |      gpc4826          |gpc606_5_1938        |     7|
|1957  |      gpc4827          |gpc606_5_1939        |     7|
|1958  |      gpc4828          |gpc606_5_1940        |     7|
|1959  |      gpc4829          |gpc606_5_1941        |     7|
|1960  |      gpc483           |gpc615_5_1942        |     8|
|1961  |      gpc4830          |gpc606_5_1943        |     7|
|1962  |      gpc4831          |gpc606_5_1944        |     7|
|1963  |      gpc4832          |gpc606_5_1945        |     7|
|1964  |      gpc4833          |gpc606_5_1946        |     7|
|1965  |      gpc4834          |gpc606_5_1947        |     7|
|1966  |      gpc4835          |gpc606_5_1948        |     7|
|1967  |      gpc4836          |gpc606_5_1949        |     7|
|1968  |      gpc4837          |gpc606_5_1950        |     7|
|1969  |      gpc4838          |gpc606_5_1951        |     7|
|1970  |      gpc4839          |gpc606_5_1952        |     7|
|1971  |      gpc484           |gpc615_5_1953        |     8|
|1972  |      gpc4840          |gpc606_5_1954        |     7|
|1973  |      gpc4841          |gpc606_5_1955        |     7|
|1974  |      gpc4842          |gpc615_5_1956        |     8|
|1975  |      gpc4843          |gpc615_5_1957        |     8|
|1976  |      gpc4844          |gpc615_5_1958        |     8|
|1977  |      gpc4845          |gpc615_5_1959        |     8|
|1978  |      gpc4846          |gpc615_5_1960        |     8|
|1979  |      gpc4847          |gpc615_5_1961        |     8|
|1980  |      gpc4848          |gpc615_5_1962        |     8|
|1981  |      gpc4849          |gpc615_5_1963        |     8|
|1982  |      gpc485           |gpc615_5_1964        |     8|
|1983  |      gpc4850          |gpc615_5_1965        |     8|
|1984  |      gpc4851          |gpc615_5_1966        |     8|
|1985  |      gpc4852          |gpc615_5_1967        |     8|
|1986  |      gpc4853          |gpc615_5_1968        |     8|
|1987  |      gpc4854          |gpc615_5_1969        |     8|
|1988  |      gpc4855          |gpc615_5_1970        |     8|
|1989  |      gpc4856          |gpc615_5_1971        |     8|
|1990  |      gpc4857          |gpc615_5_1972        |     8|
|1991  |      gpc4858          |gpc615_5_1973        |     8|
|1992  |      gpc4859          |gpc615_5_1974        |     8|
|1993  |      gpc486           |gpc615_5_1975        |     8|
|1994  |      gpc4860          |gpc615_5_1976        |     8|
|1995  |      gpc4861          |gpc207_4_1977        |     8|
|1996  |      gpc4862          |gpc606_5_1978        |     7|
|1997  |      gpc4863          |gpc606_5_1979        |     7|
|1998  |      gpc4864          |gpc606_5_1980        |     7|
|1999  |      gpc4865          |gpc606_5_1981        |     7|
|2000  |      gpc4866          |gpc606_5_1982        |     7|
|2001  |      gpc4867          |gpc606_5_1983        |     7|
|2002  |      gpc4868          |gpc606_5_1984        |     7|
|2003  |      gpc4869          |gpc606_5_1985        |     7|
|2004  |      gpc487           |gpc615_5_1986        |     8|
|2005  |      gpc4870          |gpc606_5_1987        |     7|
|2006  |      gpc4871          |gpc606_5_1988        |     7|
|2007  |      gpc4872          |gpc606_5_1989        |     7|
|2008  |      gpc4873          |gpc606_5_1990        |     7|
|2009  |      gpc4874          |gpc606_5_1991        |     7|
|2010  |      gpc4875          |gpc606_5_1992        |     7|
|2011  |      gpc4876          |gpc606_5_1993        |     7|
|2012  |      gpc4877          |gpc606_5_1994        |     7|
|2013  |      gpc4878          |gpc606_5_1995        |     7|
|2014  |      gpc4879          |gpc606_5_1996        |     7|
|2015  |      gpc488           |gpc615_5_1997        |     8|
|2016  |      gpc4880          |gpc606_5_1998        |     7|
|2017  |      gpc4881          |gpc606_5_1999        |     7|
|2018  |      gpc4882          |gpc606_5_2000        |     7|
|2019  |      gpc4883          |gpc615_5_2001        |     8|
|2020  |      gpc4884          |gpc615_5_2002        |     8|
|2021  |      gpc4885          |gpc615_5_2003        |     8|
|2022  |      gpc4886          |gpc615_5_2004        |     8|
|2023  |      gpc4887          |gpc615_5_2005        |     8|
|2024  |      gpc4888          |gpc615_5_2006        |     8|
|2025  |      gpc4889          |gpc615_5_2007        |     8|
|2026  |      gpc489           |gpc615_5_2008        |     8|
|2027  |      gpc4890          |gpc615_5_2009        |     8|
|2028  |      gpc4891          |gpc615_5_2010        |     8|
|2029  |      gpc4892          |gpc615_5_2011        |     8|
|2030  |      gpc4893          |gpc615_5_2012        |     8|
|2031  |      gpc4894          |gpc615_5_2013        |     8|
|2032  |      gpc4895          |gpc615_5_2014        |     8|
|2033  |      gpc4896          |gpc606_5_2015        |     7|
|2034  |      gpc4897          |gpc606_5_2016        |     7|
|2035  |      gpc4898          |gpc606_5_2017        |     7|
|2036  |      gpc4899          |gpc606_5_2018        |     7|
|2037  |      gpc49            |gpc606_5_2019        |     7|
|2038  |      gpc490           |gpc615_5_2020        |     8|
|2039  |      gpc4900          |gpc606_5_2021        |     7|
|2040  |      gpc4901          |gpc606_5_2022        |     7|
|2041  |      gpc4902          |gpc606_5_2023        |     7|
|2042  |      gpc4903          |gpc606_5_2024        |     7|
|2043  |      gpc4904          |gpc606_5_2025        |     7|
|2044  |      gpc4905          |gpc606_5_2026        |     7|
|2045  |      gpc4906          |gpc606_5_2027        |     7|
|2046  |      gpc4907          |gpc606_5_2028        |     7|
|2047  |      gpc4908          |gpc606_5_2029        |     7|
|2048  |      gpc4909          |gpc606_5_2030        |     7|
|2049  |      gpc491           |gpc615_5_2031        |     8|
|2050  |      gpc4910          |gpc606_5_2032        |     7|
|2051  |      gpc4911          |gpc606_5_2033        |     7|
|2052  |      gpc4912          |gpc606_5_2034        |     7|
|2053  |      gpc4913          |gpc615_5_2035        |     8|
|2054  |      gpc4914          |gpc615_5_2036        |     8|
|2055  |      gpc4915          |gpc615_5_2037        |     8|
|2056  |      gpc4916          |gpc615_5_2038        |     8|
|2057  |      gpc4917          |gpc615_5_2039        |     8|
|2058  |      gpc4918          |gpc615_5_2040        |     8|
|2059  |      gpc4919          |gpc615_5_2041        |     8|
|2060  |      gpc492           |gpc615_5_2042        |     8|
|2061  |      gpc4920          |gpc615_5_2043        |     8|
|2062  |      gpc4921          |gpc615_5_2044        |     8|
|2063  |      gpc4922          |gpc615_5_2045        |     8|
|2064  |      gpc4923          |gpc615_5_2046        |     8|
|2065  |      gpc4924          |gpc615_5_2047        |     8|
|2066  |      gpc4925          |gpc615_5_2048        |     8|
|2067  |      gpc4926          |gpc615_5_2049        |     8|
|2068  |      gpc4927          |gpc615_5_2050        |     8|
|2069  |      gpc4928          |gpc615_5_2051        |     8|
|2070  |      gpc4929          |gpc615_5_2052        |     8|
|2071  |      gpc493           |gpc615_5_2053        |     8|
|2072  |      gpc4930          |gpc615_5_2054        |     8|
|2073  |      gpc4931          |gpc1325_5            |     9|
|2074  |      gpc4932          |gpc2135_5_2055       |     7|
|2075  |      gpc4933          |gpc606_5_2056        |     7|
|2076  |      gpc4934          |gpc606_5_2057        |     7|
|2077  |      gpc4935          |gpc606_5_2058        |     7|
|2078  |      gpc4936          |gpc606_5_2059        |     7|
|2079  |      gpc4937          |gpc606_5_2060        |     7|
|2080  |      gpc4938          |gpc606_5_2061        |     7|
|2081  |      gpc4939          |gpc606_5_2062        |     7|
|2082  |      gpc494           |gpc615_5_2063        |     8|
|2083  |      gpc4940          |gpc606_5_2064        |     7|
|2084  |      gpc4941          |gpc606_5_2065        |     7|
|2085  |      gpc4942          |gpc606_5_2066        |     7|
|2086  |      gpc4943          |gpc606_5_2067        |     7|
|2087  |      gpc4944          |gpc606_5_2068        |     7|
|2088  |      gpc4945          |gpc606_5_2069        |     7|
|2089  |      gpc4946          |gpc606_5_2070        |     7|
|2090  |      gpc4947          |gpc606_5_2071        |     7|
|2091  |      gpc4948          |gpc606_5_2072        |     7|
|2092  |      gpc4949          |gpc606_5_2073        |     7|
|2093  |      gpc495           |gpc615_5_2074        |     8|
|2094  |      gpc4950          |gpc606_5_2075        |     7|
|2095  |      gpc4951          |gpc606_5_2076        |     7|
|2096  |      gpc4952          |gpc606_5_2077        |     7|
|2097  |      gpc4953          |gpc606_5_2078        |     7|
|2098  |      gpc4954          |gpc606_5_2079        |     7|
|2099  |      gpc4955          |gpc606_5_2080        |     7|
|2100  |      gpc4956          |gpc606_5_2081        |     7|
|2101  |      gpc4957          |gpc606_5_2082        |     7|
|2102  |      gpc4958          |gpc615_5_2083        |     8|
|2103  |      gpc4959          |gpc615_5_2084        |     8|
|2104  |      gpc496           |gpc615_5_2085        |     8|
|2105  |      gpc4960          |gpc615_5_2086        |     8|
|2106  |      gpc4961          |gpc615_5_2087        |     8|
|2107  |      gpc4962          |gpc615_5_2088        |     8|
|2108  |      gpc4963          |gpc615_5_2089        |     8|
|2109  |      gpc4964          |gpc615_5_2090        |     8|
|2110  |      gpc4965          |gpc615_5_2091        |     8|
|2111  |      gpc4966          |gpc615_5_2092        |     8|
|2112  |      gpc4967          |gpc615_5_2093        |     8|
|2113  |      gpc4968          |gpc615_5_2094        |     8|
|2114  |      gpc4969          |gpc615_5_2095        |     8|
|2115  |      gpc497           |gpc615_5_2096        |     8|
|2116  |      gpc4970          |gpc615_5_2097        |     8|
|2117  |      gpc4971          |gpc615_5_2098        |     8|
|2118  |      gpc4972          |gpc615_5_2099        |     8|
|2119  |      gpc4973          |gpc615_5_2100        |     8|
|2120  |      gpc4974          |gpc615_5_2101        |     8|
|2121  |      gpc4975          |gpc615_5_2102        |     8|
|2122  |      gpc4976          |gpc615_5_2103        |     8|
|2123  |      gpc4977          |gpc615_5_2104        |     8|
|2124  |      gpc4978          |gpc615_5_2105        |     8|
|2125  |      gpc4979          |gpc615_5_2106        |     8|
|2126  |      gpc498           |gpc615_5_2107        |     8|
|2127  |      gpc4980          |gpc615_5_2108        |     8|
|2128  |      gpc4981          |gpc615_5_2109        |     8|
|2129  |      gpc4982          |gpc615_5_2110        |     8|
|2130  |      gpc4983          |gpc615_5_2111        |     8|
|2131  |      gpc4984          |gpc615_5_2112        |     8|
|2132  |      gpc4985          |gpc615_5_2113        |     8|
|2133  |      gpc4986          |gpc615_5_2114        |     8|
|2134  |      gpc4987          |gpc615_5_2115        |     8|
|2135  |      gpc4988          |gpc615_5_2116        |     8|
|2136  |      gpc4989          |gpc606_5_2117        |     7|
|2137  |      gpc499           |gpc615_5_2118        |     8|
|2138  |      gpc4990          |gpc606_5_2119        |     7|
|2139  |      gpc4991          |gpc606_5_2120        |     7|
|2140  |      gpc4992          |gpc606_5_2121        |     7|
|2141  |      gpc4993          |gpc606_5_2122        |     7|
|2142  |      gpc4994          |gpc606_5_2123        |     7|
|2143  |      gpc4995          |gpc606_5_2124        |     7|
|2144  |      gpc4996          |gpc606_5_2125        |     7|
|2145  |      gpc4997          |gpc606_5_2126        |     7|
|2146  |      gpc4998          |gpc606_5_2127        |     7|
|2147  |      gpc4999          |gpc606_5_2128        |     7|
|2148  |      gpc5             |gpc117_4_2129        |     6|
|2149  |      gpc50            |gpc606_5_2130        |     7|
|2150  |      gpc500           |gpc615_5_2131        |     8|
|2151  |      gpc5000          |gpc606_5_2132        |     7|
|2152  |      gpc5001          |gpc606_5_2133        |     7|
|2153  |      gpc5002          |gpc606_5_2134        |     7|
|2154  |      gpc5003          |gpc606_5_2135        |     7|
|2155  |      gpc5004          |gpc606_5_2136        |     7|
|2156  |      gpc5005          |gpc606_5_2137        |     7|
|2157  |      gpc5006          |gpc606_5_2138        |     7|
|2158  |      gpc5007          |gpc606_5_2139        |     7|
|2159  |      gpc5008          |gpc606_5_2140        |     7|
|2160  |      gpc5009          |gpc606_5_2141        |     7|
|2161  |      gpc501           |gpc615_5_2142        |     8|
|2162  |      gpc5010          |gpc606_5_2143        |     7|
|2163  |      gpc5011          |gpc606_5_2144        |     7|
|2164  |      gpc5012          |gpc606_5_2145        |     7|
|2165  |      gpc5013          |gpc606_5_2146        |     7|
|2166  |      gpc5014          |gpc606_5_2147        |     7|
|2167  |      gpc5015          |gpc606_5_2148        |     7|
|2168  |      gpc5016          |gpc606_5_2149        |     7|
|2169  |      gpc5017          |gpc606_5_2150        |     7|
|2170  |      gpc5018          |gpc606_5_2151        |     7|
|2171  |      gpc5019          |gpc606_5_2152        |     7|
|2172  |      gpc502           |gpc615_5_2153        |     8|
|2173  |      gpc5020          |gpc606_5_2154        |     7|
|2174  |      gpc5021          |gpc606_5_2155        |     7|
|2175  |      gpc5022          |gpc606_5_2156        |     7|
|2176  |      gpc5023          |gpc606_5_2157        |     7|
|2177  |      gpc5024          |gpc606_5_2158        |     7|
|2178  |      gpc5025          |gpc606_5_2159        |     7|
|2179  |      gpc5026          |gpc606_5_2160        |     7|
|2180  |      gpc5027          |gpc606_5_2161        |     7|
|2181  |      gpc5028          |gpc606_5_2162        |     7|
|2182  |      gpc5029          |gpc606_5_2163        |     7|
|2183  |      gpc503           |gpc615_5_2164        |     8|
|2184  |      gpc5030          |gpc606_5_2165        |     7|
|2185  |      gpc5031          |gpc606_5_2166        |     7|
|2186  |      gpc5032          |gpc606_5_2167        |     7|
|2187  |      gpc5033          |gpc606_5_2168        |     7|
|2188  |      gpc5034          |gpc606_5_2169        |     7|
|2189  |      gpc5035          |gpc606_5_2170        |     7|
|2190  |      gpc5036          |gpc606_5_2171        |     7|
|2191  |      gpc5037          |gpc606_5_2172        |     7|
|2192  |      gpc5038          |gpc606_5_2173        |     7|
|2193  |      gpc5039          |gpc606_5_2174        |     7|
|2194  |      gpc504           |gpc615_5_2175        |     8|
|2195  |      gpc5040          |gpc606_5_2176        |     7|
|2196  |      gpc5041          |gpc606_5_2177        |     7|
|2197  |      gpc5042          |gpc606_5_2178        |     7|
|2198  |      gpc5043          |gpc606_5_2179        |     7|
|2199  |      gpc5044          |gpc606_5_2180        |     7|
|2200  |      gpc5045          |gpc606_5_2181        |     7|
|2201  |      gpc5046          |gpc606_5_2182        |     7|
|2202  |      gpc5047          |gpc606_5_2183        |     7|
|2203  |      gpc5048          |gpc606_5_2184        |     7|
|2204  |      gpc5049          |gpc606_5_2185        |     7|
|2205  |      gpc505           |gpc615_5_2186        |     8|
|2206  |      gpc5050          |gpc606_5_2187        |     7|
|2207  |      gpc5051          |gpc606_5_2188        |     7|
|2208  |      gpc5052          |gpc606_5_2189        |     7|
|2209  |      gpc5053          |gpc606_5_2190        |     7|
|2210  |      gpc5054          |gpc606_5_2191        |     7|
|2211  |      gpc5055          |gpc606_5_2192        |     7|
|2212  |      gpc5056          |gpc606_5_2193        |     7|
|2213  |      gpc5057          |gpc606_5_2194        |     7|
|2214  |      gpc5058          |gpc615_5_2195        |     8|
|2215  |      gpc5059          |gpc615_5_2196        |     8|
|2216  |      gpc506           |gpc615_5_2197        |     8|
|2217  |      gpc5060          |gpc606_5_2198        |     7|
|2218  |      gpc5061          |gpc615_5_2199        |     8|
|2219  |      gpc5062          |gpc615_5_2200        |     8|
|2220  |      gpc5063          |gpc615_5_2201        |     8|
|2221  |      gpc5064          |gpc615_5_2202        |     8|
|2222  |      gpc5065          |gpc615_5_2203        |     8|
|2223  |      gpc5066          |gpc615_5_2204        |     8|
|2224  |      gpc5067          |gpc615_5_2205        |     8|
|2225  |      gpc5068          |gpc615_5_2206        |     8|
|2226  |      gpc5069          |gpc615_5_2207        |     8|
|2227  |      gpc507           |gpc615_5_2208        |     8|
|2228  |      gpc5070          |gpc615_5_2209        |     8|
|2229  |      gpc5071          |gpc615_5_2210        |     8|
|2230  |      gpc5072          |gpc615_5_2211        |     8|
|2231  |      gpc5073          |gpc615_5_2212        |     8|
|2232  |      gpc5074          |gpc615_5_2213        |     8|
|2233  |      gpc5075          |gpc615_5_2214        |     8|
|2234  |      gpc5076          |gpc606_5_2215        |     7|
|2235  |      gpc5077          |gpc606_5_2216        |     7|
|2236  |      gpc5078          |gpc606_5_2217        |     7|
|2237  |      gpc5079          |gpc606_5_2218        |     7|
|2238  |      gpc508           |gpc615_5_2219        |     8|
|2239  |      gpc5080          |gpc606_5_2220        |     7|
|2240  |      gpc5081          |gpc606_5_2221        |     7|
|2241  |      gpc5082          |gpc606_5_2222        |     7|
|2242  |      gpc5083          |gpc606_5_2223        |     7|
|2243  |      gpc5084          |gpc606_5_2224        |     7|
|2244  |      gpc5085          |gpc606_5_2225        |     7|
|2245  |      gpc5086          |gpc606_5_2226        |     7|
|2246  |      gpc5087          |gpc606_5_2227        |     7|
|2247  |      gpc5088          |gpc606_5_2228        |     7|
|2248  |      gpc5089          |gpc606_5_2229        |     7|
|2249  |      gpc509           |gpc615_5_2230        |     8|
|2250  |      gpc5090          |gpc606_5_2231        |     7|
|2251  |      gpc5091          |gpc606_5_2232        |     7|
|2252  |      gpc5092          |gpc606_5_2233        |     7|
|2253  |      gpc5093          |gpc606_5_2234        |     7|
|2254  |      gpc5094          |gpc615_5_2235        |     8|
|2255  |      gpc5095          |gpc615_5_2236        |     8|
|2256  |      gpc5096          |gpc615_5_2237        |     8|
|2257  |      gpc5097          |gpc615_5_2238        |     8|
|2258  |      gpc5098          |gpc615_5_2239        |     8|
|2259  |      gpc5099          |gpc615_5_2240        |     8|
|2260  |      gpc51            |gpc606_5_2241        |     7|
|2261  |      gpc510           |gpc615_5_2242        |     8|
|2262  |      gpc5100          |gpc615_5_2243        |     8|
|2263  |      gpc5101          |gpc615_5_2244        |     8|
|2264  |      gpc5102          |gpc615_5_2245        |     8|
|2265  |      gpc5103          |gpc615_5_2246        |     8|
|2266  |      gpc5104          |gpc615_5_2247        |     8|
|2267  |      gpc5105          |gpc615_5_2248        |     8|
|2268  |      gpc5106          |gpc615_5_2249        |     8|
|2269  |      gpc5107          |gpc615_5_2250        |     8|
|2270  |      gpc5108          |gpc615_5_2251        |     8|
|2271  |      gpc5109          |gpc615_5_2252        |     8|
|2272  |      gpc511           |gpc615_5_2253        |     8|
|2273  |      gpc5110          |gpc615_5_2254        |     8|
|2274  |      gpc5111          |gpc615_5_2255        |     8|
|2275  |      gpc5112          |gpc615_5_2256        |     8|
|2276  |      gpc5113          |gpc615_5_2257        |     8|
|2277  |      gpc5114          |gpc615_5_2258        |     8|
|2278  |      gpc5115          |gpc615_5_2259        |     8|
|2279  |      gpc5116          |gpc615_5_2260        |     8|
|2280  |      gpc5117          |gpc615_5_2261        |     8|
|2281  |      gpc5118          |gpc615_5_2262        |     8|
|2282  |      gpc5119          |gpc615_5_2263        |     8|
|2283  |      gpc512           |gpc615_5_2264        |     8|
|2284  |      gpc5120          |gpc615_5_2265        |     8|
|2285  |      gpc5121          |gpc615_5_2266        |     8|
|2286  |      gpc5122          |gpc615_5_2267        |     8|
|2287  |      gpc5123          |gpc615_5_2268        |     8|
|2288  |      gpc5124          |gpc615_5_2269        |     8|
|2289  |      gpc5125          |gpc615_5_2270        |     8|
|2290  |      gpc5126          |gpc615_5_2271        |     8|
|2291  |      gpc5127          |gpc615_5_2272        |     8|
|2292  |      gpc5128          |gpc615_5_2273        |     8|
|2293  |      gpc5129          |gpc615_5_2274        |     8|
|2294  |      gpc513           |gpc615_5_2275        |     8|
|2295  |      gpc5130          |gpc615_5_2276        |     8|
|2296  |      gpc5131          |gpc615_5_2277        |     8|
|2297  |      gpc5132          |gpc615_5_2278        |     8|
|2298  |      gpc5133          |gpc615_5_2279        |     8|
|2299  |      gpc5134          |gpc615_5_2280        |     8|
|2300  |      gpc5135          |gpc606_5_2281        |     7|
|2301  |      gpc5136          |gpc606_5_2282        |     7|
|2302  |      gpc5137          |gpc606_5_2283        |     7|
|2303  |      gpc5138          |gpc606_5_2284        |     7|
|2304  |      gpc5139          |gpc606_5_2285        |     7|
|2305  |      gpc514           |gpc615_5_2286        |     8|
|2306  |      gpc5140          |gpc606_5_2287        |     7|
|2307  |      gpc5141          |gpc606_5_2288        |     7|
|2308  |      gpc5142          |gpc606_5_2289        |     7|
|2309  |      gpc5143          |gpc606_5_2290        |     7|
|2310  |      gpc5144          |gpc606_5_2291        |     7|
|2311  |      gpc5145          |gpc606_5_2292        |     7|
|2312  |      gpc5146          |gpc606_5_2293        |     7|
|2313  |      gpc5147          |gpc606_5_2294        |     7|
|2314  |      gpc5148          |gpc606_5_2295        |     7|
|2315  |      gpc5149          |gpc606_5_2296        |     7|
|2316  |      gpc515           |gpc615_5_2297        |     8|
|2317  |      gpc5150          |gpc606_5_2298        |     7|
|2318  |      gpc5151          |gpc606_5_2299        |     7|
|2319  |      gpc5152          |gpc606_5_2300        |     7|
|2320  |      gpc5153          |gpc606_5_2301        |     7|
|2321  |      gpc5154          |gpc606_5_2302        |     7|
|2322  |      gpc5155          |gpc606_5_2303        |     7|
|2323  |      gpc5156          |gpc606_5_2304        |     7|
|2324  |      gpc5157          |gpc606_5_2305        |     7|
|2325  |      gpc5158          |gpc207_4_2306        |     8|
|2326  |      gpc5159          |gpc606_5_2307        |     7|
|2327  |      gpc516           |gpc615_5_2308        |     8|
|2328  |      gpc5160          |gpc606_5_2309        |     7|
|2329  |      gpc5161          |gpc606_5_2310        |     7|
|2330  |      gpc5162          |gpc606_5_2311        |     7|
|2331  |      gpc5163          |gpc615_5_2312        |     8|
|2332  |      gpc5164          |gpc615_5_2313        |     8|
|2333  |      gpc5165          |gpc615_5_2314        |     8|
|2334  |      gpc5166          |gpc615_5_2315        |     8|
|2335  |      gpc5167          |gpc615_5_2316        |     8|
|2336  |      gpc5168          |gpc615_5_2317        |     8|
|2337  |      gpc5169          |gpc615_5_2318        |     8|
|2338  |      gpc517           |gpc615_5_2319        |     8|
|2339  |      gpc5170          |gpc615_5_2320        |     8|
|2340  |      gpc5171          |gpc615_5_2321        |     8|
|2341  |      gpc5172          |gpc615_5_2322        |     8|
|2342  |      gpc5173          |gpc615_5_2323        |     8|
|2343  |      gpc5174          |gpc615_5_2324        |     8|
|2344  |      gpc5175          |gpc615_5_2325        |     8|
|2345  |      gpc5176          |gpc615_5_2326        |     8|
|2346  |      gpc5177          |gpc615_5_2327        |     8|
|2347  |      gpc5178          |gpc615_5_2328        |     8|
|2348  |      gpc5179          |gpc615_5_2329        |     8|
|2349  |      gpc518           |gpc615_5_2330        |     8|
|2350  |      gpc5180          |gpc615_5_2331        |     8|
|2351  |      gpc5181          |gpc615_5_2332        |     8|
|2352  |      gpc5182          |gpc615_5_2333        |     8|
|2353  |      gpc5183          |gpc615_5_2334        |     8|
|2354  |      gpc5184          |gpc615_5_2335        |     8|
|2355  |      gpc5185          |gpc615_5_2336        |     8|
|2356  |      gpc5186          |gpc615_5_2337        |     8|
|2357  |      gpc5187          |gpc615_5_2338        |     8|
|2358  |      gpc5188          |gpc615_5_2339        |     8|
|2359  |      gpc5189          |gpc615_5_2340        |     8|
|2360  |      gpc519           |gpc615_5_2341        |     8|
|2361  |      gpc5190          |gpc615_5_2342        |     8|
|2362  |      gpc5191          |gpc615_5_2343        |     8|
|2363  |      gpc5192          |gpc615_5_2344        |     8|
|2364  |      gpc5193          |gpc615_5_2345        |     8|
|2365  |      gpc5194          |gpc615_5_2346        |     8|
|2366  |      gpc5195          |gpc615_5_2347        |     8|
|2367  |      gpc5196          |gpc615_5_2348        |     8|
|2368  |      gpc5197          |gpc615_5_2349        |     8|
|2369  |      gpc5198          |gpc615_5_2350        |     8|
|2370  |      gpc5199          |gpc615_5_2351        |     8|
|2371  |      gpc52            |gpc606_5_2352        |     7|
|2372  |      gpc520           |gpc615_5_2353        |     8|
|2373  |      gpc5200          |gpc615_5_2354        |     8|
|2374  |      gpc5201          |gpc615_5_2355        |     8|
|2375  |      gpc5202          |gpc615_5_2356        |     8|
|2376  |      gpc5203          |gpc615_5_2357        |     8|
|2377  |      gpc5204          |gpc615_5_2358        |     8|
|2378  |      gpc5205          |gpc615_5_2359        |     8|
|2379  |      gpc5206          |gpc615_5_2360        |     8|
|2380  |      gpc5207          |gpc615_5_2361        |     8|
|2381  |      gpc5208          |gpc615_5_2362        |     8|
|2382  |      gpc5209          |gpc615_5_2363        |     8|
|2383  |      gpc521           |gpc615_5_2364        |     8|
|2384  |      gpc5210          |gpc615_5_2365        |     8|
|2385  |      gpc5211          |gpc615_5_2366        |     8|
|2386  |      gpc5212          |gpc615_5_2367        |     8|
|2387  |      gpc5213          |gpc615_5_2368        |     8|
|2388  |      gpc5214          |gpc615_5_2369        |     8|
|2389  |      gpc5215          |gpc615_5_2370        |     8|
|2390  |      gpc5216          |gpc615_5_2371        |     8|
|2391  |      gpc5217          |gpc606_5_2372        |     7|
|2392  |      gpc5218          |gpc606_5_2373        |     7|
|2393  |      gpc5219          |gpc606_5_2374        |     7|
|2394  |      gpc522           |gpc615_5_2375        |     8|
|2395  |      gpc5220          |gpc606_5_2376        |     7|
|2396  |      gpc5221          |gpc606_5_2377        |     7|
|2397  |      gpc5222          |gpc606_5_2378        |     7|
|2398  |      gpc5223          |gpc606_5_2379        |     7|
|2399  |      gpc5224          |gpc606_5_2380        |     7|
|2400  |      gpc5225          |gpc606_5_2381        |     7|
|2401  |      gpc5226          |gpc606_5_2382        |     7|
|2402  |      gpc5227          |gpc1163_5_2383       |     6|
|2403  |      gpc5228          |gpc1163_5_2384       |     6|
|2404  |      gpc5229          |gpc1163_5_2385       |     6|
|2405  |      gpc523           |gpc615_5_2386        |     8|
|2406  |      gpc5230          |gpc1163_5_2387       |     6|
|2407  |      gpc5231          |gpc606_5_2388        |     7|
|2408  |      gpc5232          |gpc606_5_2389        |     7|
|2409  |      gpc5233          |gpc606_5_2390        |     7|
|2410  |      gpc5234          |gpc615_5_2391        |     8|
|2411  |      gpc5235          |gpc615_5_2392        |     8|
|2412  |      gpc5236          |gpc615_5_2393        |     8|
|2413  |      gpc5237          |gpc615_5_2394        |     8|
|2414  |      gpc5238          |gpc615_5_2395        |     8|
|2415  |      gpc5239          |gpc615_5_2396        |     8|
|2416  |      gpc524           |gpc615_5_2397        |     8|
|2417  |      gpc5240          |gpc615_5_2398        |     8|
|2418  |      gpc5241          |gpc615_5_2399        |     8|
|2419  |      gpc5242          |gpc615_5_2400        |     8|
|2420  |      gpc5243          |gpc615_5_2401        |     8|
|2421  |      gpc5244          |gpc615_5_2402        |     8|
|2422  |      gpc5245          |gpc615_5_2403        |     8|
|2423  |      gpc5246          |gpc615_5_2404        |     8|
|2424  |      gpc5247          |gpc615_5_2405        |     8|
|2425  |      gpc5248          |gpc1163_5_2406       |     6|
|2426  |      gpc5249          |gpc606_5_2407        |     7|
|2427  |      gpc525           |gpc615_5_2408        |     8|
|2428  |      gpc5250          |gpc606_5_2409        |     7|
|2429  |      gpc5251          |gpc606_5_2410        |     7|
|2430  |      gpc5252          |gpc606_5_2411        |     7|
|2431  |      gpc5253          |gpc606_5_2412        |     7|
|2432  |      gpc5254          |gpc606_5_2413        |     7|
|2433  |      gpc5255          |gpc606_5_2414        |     7|
|2434  |      gpc5256          |gpc606_5_2415        |     7|
|2435  |      gpc5257          |gpc606_5_2416        |     7|
|2436  |      gpc5258          |gpc606_5_2417        |     7|
|2437  |      gpc5259          |gpc606_5_2418        |     7|
|2438  |      gpc526           |gpc615_5_2419        |     8|
|2439  |      gpc5260          |gpc606_5_2420        |     7|
|2440  |      gpc5261          |gpc615_5_2421        |     8|
|2441  |      gpc5262          |gpc615_5_2422        |     8|
|2442  |      gpc5263          |gpc615_5_2423        |     8|
|2443  |      gpc5264          |gpc615_5_2424        |     8|
|2444  |      gpc5265          |gpc615_5_2425        |     8|
|2445  |      gpc5266          |gpc615_5_2426        |     8|
|2446  |      gpc5267          |gpc615_5_2427        |     8|
|2447  |      gpc5268          |gpc615_5_2428        |     8|
|2448  |      gpc5269          |gpc615_5_2429        |     8|
|2449  |      gpc527           |gpc615_5_2430        |     8|
|2450  |      gpc5270          |gpc615_5_2431        |     8|
|2451  |      gpc5271          |gpc615_5_2432        |     8|
|2452  |      gpc5272          |gpc615_5_2433        |     8|
|2453  |      gpc5273          |gpc615_5_2434        |     8|
|2454  |      gpc5274          |gpc615_5_2435        |     8|
|2455  |      gpc5275          |gpc615_5_2436        |     8|
|2456  |      gpc5276          |gpc615_5_2437        |     8|
|2457  |      gpc5277          |gpc615_5_2438        |     8|
|2458  |      gpc5278          |gpc615_5_2439        |     8|
|2459  |      gpc5279          |gpc615_5_2440        |     8|
|2460  |      gpc528           |gpc615_5_2441        |     8|
|2461  |      gpc5280          |gpc615_5_2442        |     8|
|2462  |      gpc5281          |gpc615_5_2443        |     8|
|2463  |      gpc5282          |gpc615_5_2444        |     8|
|2464  |      gpc5283          |gpc615_5_2445        |     8|
|2465  |      gpc5284          |gpc606_5_2446        |     7|
|2466  |      gpc5285          |gpc606_5_2447        |     7|
|2467  |      gpc5286          |gpc606_5_2448        |     7|
|2468  |      gpc5287          |gpc606_5_2449        |     7|
|2469  |      gpc5288          |gpc606_5_2450        |     7|
|2470  |      gpc5289          |gpc606_5_2451        |     7|
|2471  |      gpc529           |gpc615_5_2452        |     8|
|2472  |      gpc5290          |gpc606_5_2453        |     7|
|2473  |      gpc5291          |gpc606_5_2454        |     7|
|2474  |      gpc5292          |gpc606_5_2455        |     7|
|2475  |      gpc5293          |gpc606_5_2456        |     7|
|2476  |      gpc5294          |gpc606_5_2457        |     7|
|2477  |      gpc5295          |gpc2116_5            |     6|
|2478  |      gpc5296          |gpc606_5_2458        |     7|
|2479  |      gpc5297          |gpc606_5_2459        |     7|
|2480  |      gpc5298          |gpc606_5_2460        |     7|
|2481  |      gpc5299          |gpc606_5_2461        |     7|
|2482  |      gpc53            |gpc606_5_2462        |     7|
|2483  |      gpc530           |gpc615_5_2463        |     8|
|2484  |      gpc5300          |gpc606_5_2464        |     7|
|2485  |      gpc5301          |gpc606_5_2465        |     7|
|2486  |      gpc5302          |gpc606_5_2466        |     7|
|2487  |      gpc5303          |gpc606_5_2467        |     7|
|2488  |      gpc5304          |gpc606_5_2468        |     7|
|2489  |      gpc5305          |gpc606_5_2469        |     7|
|2490  |      gpc5306          |gpc606_5_2470        |     7|
|2491  |      gpc5307          |gpc606_5_2471        |     7|
|2492  |      gpc5308          |gpc606_5_2472        |     7|
|2493  |      gpc5309          |gpc606_5_2473        |     7|
|2494  |      gpc531           |gpc615_5_2474        |     8|
|2495  |      gpc5310          |gpc606_5_2475        |     7|
|2496  |      gpc5311          |gpc606_5_2476        |     7|
|2497  |      gpc5312          |gpc606_5_2477        |     7|
|2498  |      gpc5313          |gpc606_5_2478        |     7|
|2499  |      gpc5314          |gpc606_5_2479        |     7|
|2500  |      gpc5315          |gpc615_5_2480        |     8|
|2501  |      gpc5316          |gpc615_5_2481        |     8|
|2502  |      gpc5317          |gpc615_5_2482        |     8|
|2503  |      gpc5318          |gpc615_5_2483        |     8|
|2504  |      gpc5319          |gpc615_5_2484        |     8|
|2505  |      gpc532           |gpc615_5_2485        |     8|
|2506  |      gpc5320          |gpc615_5_2486        |     8|
|2507  |      gpc5321          |gpc615_5_2487        |     8|
|2508  |      gpc5322          |gpc615_5_2488        |     8|
|2509  |      gpc5323          |gpc615_5_2489        |     8|
|2510  |      gpc5324          |gpc615_5_2490        |     8|
|2511  |      gpc5325          |gpc615_5_2491        |     8|
|2512  |      gpc5326          |gpc615_5_2492        |     8|
|2513  |      gpc5327          |gpc615_5_2493        |     8|
|2514  |      gpc5328          |gpc615_5_2494        |     8|
|2515  |      gpc5329          |gpc615_5_2495        |     8|
|2516  |      gpc533           |gpc615_5_2496        |     8|
|2517  |      gpc5330          |gpc615_5_2497        |     8|
|2518  |      gpc5331          |gpc615_5_2498        |     8|
|2519  |      gpc5332          |gpc615_5_2499        |     8|
|2520  |      gpc5333          |gpc615_5_2500        |     8|
|2521  |      gpc5334          |gpc615_5_2501        |     8|
|2522  |      gpc5335          |gpc615_5_2502        |     8|
|2523  |      gpc5336          |gpc615_5_2503        |     8|
|2524  |      gpc5337          |gpc615_5_2504        |     8|
|2525  |      gpc5338          |gpc615_5_2505        |     8|
|2526  |      gpc5339          |gpc615_5_2506        |     8|
|2527  |      gpc534           |gpc615_5_2507        |     8|
|2528  |      gpc5340          |gpc615_5_2508        |     8|
|2529  |      gpc5341          |gpc615_5_2509        |     8|
|2530  |      gpc5342          |gpc1406_5_2510       |     8|
|2531  |      gpc5343          |gpc606_5_2511        |     7|
|2532  |      gpc5344          |gpc606_5_2512        |     7|
|2533  |      gpc5345          |gpc606_5_2513        |     7|
|2534  |      gpc5346          |gpc606_5_2514        |     7|
|2535  |      gpc5347          |gpc606_5_2515        |     7|
|2536  |      gpc5348          |gpc606_5_2516        |     7|
|2537  |      gpc5349          |gpc606_5_2517        |     7|
|2538  |      gpc535           |gpc615_5_2518        |     8|
|2539  |      gpc5350          |gpc606_5_2519        |     7|
|2540  |      gpc5351          |gpc606_5_2520        |     7|
|2541  |      gpc5352          |gpc606_5_2521        |     7|
|2542  |      gpc5353          |gpc606_5_2522        |     7|
|2543  |      gpc5354          |gpc606_5_2523        |     7|
|2544  |      gpc5355          |gpc606_5_2524        |     7|
|2545  |      gpc5356          |gpc606_5_2525        |     7|
|2546  |      gpc5357          |gpc606_5_2526        |     7|
|2547  |      gpc5358          |gpc606_5_2527        |     7|
|2548  |      gpc5359          |gpc606_5_2528        |     7|
|2549  |      gpc536           |gpc615_5_2529        |     8|
|2550  |      gpc5360          |gpc606_5_2530        |     7|
|2551  |      gpc5361          |gpc606_5_2531        |     7|
|2552  |      gpc5362          |gpc606_5_2532        |     7|
|2553  |      gpc5363          |gpc606_5_2533        |     7|
|2554  |      gpc5364          |gpc606_5_2534        |     7|
|2555  |      gpc5365          |gpc606_5_2535        |     7|
|2556  |      gpc5366          |gpc606_5_2536        |     7|
|2557  |      gpc5367          |gpc606_5_2537        |     7|
|2558  |      gpc5368          |gpc606_5_2538        |     7|
|2559  |      gpc5369          |gpc606_5_2539        |     7|
|2560  |      gpc537           |gpc615_5_2540        |     8|
|2561  |      gpc5370          |gpc606_5_2541        |     7|
|2562  |      gpc5371          |gpc606_5_2542        |     7|
|2563  |      gpc5372          |gpc606_5_2543        |     7|
|2564  |      gpc5373          |gpc606_5_2544        |     7|
|2565  |      gpc5374          |gpc606_5_2545        |     7|
|2566  |      gpc5375          |gpc606_5_2546        |     7|
|2567  |      gpc5376          |gpc606_5_2547        |     7|
|2568  |      gpc5377          |gpc606_5_2548        |     7|
|2569  |      gpc5378          |gpc606_5_2549        |     7|
|2570  |      gpc5379          |gpc606_5_2550        |     7|
|2571  |      gpc538           |gpc615_5_2551        |     8|
|2572  |      gpc5380          |gpc606_5_2552        |     7|
|2573  |      gpc5381          |gpc606_5_2553        |     7|
|2574  |      gpc5382          |gpc606_5_2554        |     7|
|2575  |      gpc5383          |gpc606_5_2555        |     7|
|2576  |      gpc5384          |gpc615_5_2556        |     8|
|2577  |      gpc5385          |gpc615_5_2557        |     8|
|2578  |      gpc5386          |gpc615_5_2558        |     8|
|2579  |      gpc5387          |gpc615_5_2559        |     8|
|2580  |      gpc5388          |gpc615_5_2560        |     8|
|2581  |      gpc5389          |gpc615_5_2561        |     8|
|2582  |      gpc539           |gpc615_5_2562        |     8|
|2583  |      gpc5390          |gpc615_5_2563        |     8|
|2584  |      gpc5391          |gpc615_5_2564        |     8|
|2585  |      gpc5392          |gpc615_5_2565        |     8|
|2586  |      gpc5393          |gpc615_5_2566        |     8|
|2587  |      gpc5394          |gpc615_5_2567        |     8|
|2588  |      gpc5395          |gpc615_5_2568        |     8|
|2589  |      gpc5396          |gpc615_5_2569        |     8|
|2590  |      gpc5397          |gpc615_5_2570        |     8|
|2591  |      gpc5398          |gpc615_5_2571        |     8|
|2592  |      gpc5399          |gpc615_5_2572        |     8|
|2593  |      gpc54            |gpc606_5_2573        |     7|
|2594  |      gpc540           |gpc615_5_2574        |     8|
|2595  |      gpc5400          |gpc615_5_2575        |     8|
|2596  |      gpc5401          |gpc615_5_2576        |     8|
|2597  |      gpc5402          |gpc615_5_2577        |     8|
|2598  |      gpc5403          |gpc615_5_2578        |     8|
|2599  |      gpc5404          |gpc615_5_2579        |     8|
|2600  |      gpc5405          |gpc615_5_2580        |     8|
|2601  |      gpc5406          |gpc615_5_2581        |     8|
|2602  |      gpc5407          |gpc615_5_2582        |     8|
|2603  |      gpc5408          |gpc615_5_2583        |     8|
|2604  |      gpc5409          |gpc606_5_2584        |     7|
|2605  |      gpc541           |gpc615_5_2585        |     8|
|2606  |      gpc5410          |gpc606_5_2586        |     7|
|2607  |      gpc5411          |gpc606_5_2587        |     7|
|2608  |      gpc5412          |gpc606_5_2588        |     7|
|2609  |      gpc5413          |gpc606_5_2589        |     7|
|2610  |      gpc5414          |gpc606_5_2590        |     7|
|2611  |      gpc5415          |gpc606_5_2591        |     7|
|2612  |      gpc5416          |gpc606_5_2592        |     7|
|2613  |      gpc5417          |gpc606_5_2593        |     7|
|2614  |      gpc5418          |gpc606_5_2594        |     7|
|2615  |      gpc5419          |gpc615_5_2595        |     8|
|2616  |      gpc542           |gpc606_5_2596        |     7|
|2617  |      gpc5420          |gpc615_5_2597        |     8|
|2618  |      gpc5421          |gpc615_5_2598        |     8|
|2619  |      gpc5422          |gpc615_5_2599        |     8|
|2620  |      gpc5423          |gpc615_5_2600        |     8|
|2621  |      gpc5424          |gpc615_5_2601        |     8|
|2622  |      gpc5425          |gpc615_5_2602        |     8|
|2623  |      gpc5426          |gpc615_5_2603        |     8|
|2624  |      gpc5427          |gpc615_5_2604        |     8|
|2625  |      gpc5428          |gpc615_5_2605        |     8|
|2626  |      gpc5429          |gpc615_5_2606        |     8|
|2627  |      gpc543           |gpc606_5_2607        |     7|
|2628  |      gpc5430          |gpc615_5_2608        |     8|
|2629  |      gpc5431          |gpc615_5_2609        |     8|
|2630  |      gpc5432          |gpc606_5_2610        |     7|
|2631  |      gpc5433          |gpc606_5_2611        |     7|
|2632  |      gpc5434          |gpc606_5_2612        |     7|
|2633  |      gpc5435          |gpc606_5_2613        |     7|
|2634  |      gpc5436          |gpc606_5_2614        |     7|
|2635  |      gpc5437          |gpc615_5_2615        |     8|
|2636  |      gpc5438          |gpc615_5_2616        |     8|
|2637  |      gpc5439          |gpc615_5_2617        |     8|
|2638  |      gpc544           |gpc606_5_2618        |     7|
|2639  |      gpc5440          |gpc615_5_2619        |     8|
|2640  |      gpc5441          |gpc615_5_2620        |     8|
|2641  |      gpc5442          |gpc615_5_2621        |     8|
|2642  |      gpc5443          |gpc615_5_2622        |     8|
|2643  |      gpc5444          |gpc615_5_2623        |     8|
|2644  |      gpc5445          |gpc615_5_2624        |     8|
|2645  |      gpc5446          |gpc615_5_2625        |     8|
|2646  |      gpc5447          |gpc615_5_2626        |     8|
|2647  |      gpc5448          |gpc615_5_2627        |     8|
|2648  |      gpc5449          |gpc615_5_2628        |     8|
|2649  |      gpc545           |gpc606_5_2629        |     7|
|2650  |      gpc5450          |gpc615_5_2630        |     8|
|2651  |      gpc5451          |gpc615_5_2631        |     8|
|2652  |      gpc5452          |gpc615_5_2632        |     8|
|2653  |      gpc5453          |gpc615_5_2633        |     8|
|2654  |      gpc5454          |gpc615_5_2634        |     8|
|2655  |      gpc5455          |gpc615_5_2635        |     8|
|2656  |      gpc5456          |gpc615_5_2636        |     8|
|2657  |      gpc5457          |gpc615_5_2637        |     8|
|2658  |      gpc5458          |gpc615_5_2638        |     8|
|2659  |      gpc5459          |gpc615_5_2639        |     8|
|2660  |      gpc546           |gpc606_5_2640        |     7|
|2661  |      gpc5460          |gpc615_5_2641        |     8|
|2662  |      gpc5461          |gpc615_5_2642        |     8|
|2663  |      gpc5462          |gpc615_5_2643        |     8|
|2664  |      gpc5463          |gpc615_5_2644        |     8|
|2665  |      gpc5464          |gpc615_5_2645        |     8|
|2666  |      gpc5465          |gpc615_5_2646        |     8|
|2667  |      gpc5466          |gpc615_5_2647        |     8|
|2668  |      gpc5467          |gpc615_5_2648        |     8|
|2669  |      gpc5468          |gpc615_5_2649        |     8|
|2670  |      gpc5469          |gpc615_5_2650        |     8|
|2671  |      gpc547           |gpc606_5_2651        |     7|
|2672  |      gpc5470          |gpc615_5_2652        |     8|
|2673  |      gpc5471          |gpc615_5_2653        |     8|
|2674  |      gpc5472          |gpc615_5_2654        |     8|
|2675  |      gpc5473          |gpc615_5_2655        |     8|
|2676  |      gpc5474          |gpc615_5_2656        |     8|
|2677  |      gpc5475          |gpc606_5_2657        |     7|
|2678  |      gpc5476          |gpc606_5_2658        |     7|
|2679  |      gpc5477          |gpc606_5_2659        |     7|
|2680  |      gpc5478          |gpc606_5_2660        |     7|
|2681  |      gpc5479          |gpc606_5_2661        |     7|
|2682  |      gpc548           |gpc606_5_2662        |     7|
|2683  |      gpc5480          |gpc606_5_2663        |     7|
|2684  |      gpc5481          |gpc606_5_2664        |     7|
|2685  |      gpc5482          |gpc606_5_2665        |     7|
|2686  |      gpc5483          |gpc606_5_2666        |     7|
|2687  |      gpc5484          |gpc606_5_2667        |     7|
|2688  |      gpc5485          |gpc606_5_2668        |     7|
|2689  |      gpc5486          |gpc606_5_2669        |     7|
|2690  |      gpc5487          |gpc606_5_2670        |     7|
|2691  |      gpc5488          |gpc606_5_2671        |     7|
|2692  |      gpc5489          |gpc606_5_2672        |     7|
|2693  |      gpc549           |gpc606_5_2673        |     7|
|2694  |      gpc5490          |gpc606_5_2674        |     7|
|2695  |      gpc5491          |gpc606_5_2675        |     7|
|2696  |      gpc5492          |gpc606_5_2676        |     7|
|2697  |      gpc5493          |gpc606_5_2677        |     7|
|2698  |      gpc5494          |gpc606_5_2678        |     7|
|2699  |      gpc5495          |gpc606_5_2679        |     7|
|2700  |      gpc5496          |gpc606_5_2680        |     7|
|2701  |      gpc5497          |gpc606_5_2681        |     7|
|2702  |      gpc5498          |gpc606_5_2682        |     7|
|2703  |      gpc5499          |gpc606_5_2683        |     7|
|2704  |      gpc55            |gpc606_5_2684        |     7|
|2705  |      gpc550           |gpc606_5_2685        |     7|
|2706  |      gpc5500          |gpc606_5_2686        |     7|
|2707  |      gpc5501          |gpc606_5_2687        |     7|
|2708  |      gpc5502          |gpc606_5_2688        |     7|
|2709  |      gpc5503          |gpc606_5_2689        |     7|
|2710  |      gpc5504          |gpc606_5_2690        |     7|
|2711  |      gpc5505          |gpc606_5_2691        |     7|
|2712  |      gpc5506          |gpc606_5_2692        |     7|
|2713  |      gpc5507          |gpc606_5_2693        |     7|
|2714  |      gpc5508          |gpc606_5_2694        |     7|
|2715  |      gpc5509          |gpc606_5_2695        |     7|
|2716  |      gpc551           |gpc615_5_2696        |     8|
|2717  |      gpc5510          |gpc606_5_2697        |     7|
|2718  |      gpc5511          |gpc606_5_2698        |     7|
|2719  |      gpc5512          |gpc606_5_2699        |     7|
|2720  |      gpc5513          |gpc606_5_2700        |     7|
|2721  |      gpc5514          |gpc615_5_2701        |     8|
|2722  |      gpc5515          |gpc615_5_2702        |     8|
|2723  |      gpc5516          |gpc615_5_2703        |     8|
|2724  |      gpc5517          |gpc615_5_2704        |     8|
|2725  |      gpc5518          |gpc615_5_2705        |     8|
|2726  |      gpc5519          |gpc615_5_2706        |     8|
|2727  |      gpc552           |gpc615_5_2707        |     8|
|2728  |      gpc5520          |gpc615_5_2708        |     8|
|2729  |      gpc5521          |gpc615_5_2709        |     8|
|2730  |      gpc5522          |gpc615_5_2710        |     8|
|2731  |      gpc5523          |gpc615_5_2711        |     8|
|2732  |      gpc5524          |gpc615_5_2712        |     8|
|2733  |      gpc5525          |gpc615_5_2713        |     8|
|2734  |      gpc5526          |gpc615_5_2714        |     8|
|2735  |      gpc5527          |gpc615_5_2715        |     8|
|2736  |      gpc5528          |gpc615_5_2716        |     8|
|2737  |      gpc5529          |gpc615_5_2717        |     8|
|2738  |      gpc553           |gpc615_5_2718        |     8|
|2739  |      gpc5530          |gpc615_5_2719        |     8|
|2740  |      gpc5531          |gpc615_5_2720        |     8|
|2741  |      gpc5532          |gpc615_5_2721        |     8|
|2742  |      gpc5533          |gpc615_5_2722        |     8|
|2743  |      gpc5534          |gpc615_5_2723        |     8|
|2744  |      gpc5535          |gpc615_5_2724        |     8|
|2745  |      gpc5536          |gpc615_5_2725        |     8|
|2746  |      gpc5537          |gpc615_5_2726        |     8|
|2747  |      gpc5538          |gpc615_5_2727        |     8|
|2748  |      gpc5539          |gpc615_5_2728        |     8|
|2749  |      gpc554           |gpc615_5_2729        |     8|
|2750  |      gpc5540          |gpc615_5_2730        |     8|
|2751  |      gpc5541          |gpc615_5_2731        |     8|
|2752  |      gpc5542          |gpc615_5_2732        |     8|
|2753  |      gpc5543          |gpc615_5_2733        |     8|
|2754  |      gpc5544          |gpc615_5_2734        |     8|
|2755  |      gpc5545          |gpc615_5_2735        |     8|
|2756  |      gpc5546          |gpc615_5_2736        |     8|
|2757  |      gpc5547          |gpc615_5_2737        |     8|
|2758  |      gpc5548          |gpc615_5_2738        |     8|
|2759  |      gpc5549          |gpc615_5_2739        |     8|
|2760  |      gpc555           |gpc615_5_2740        |     8|
|2761  |      gpc5550          |gpc615_5_2741        |     8|
|2762  |      gpc5551          |gpc615_5_2742        |     8|
|2763  |      gpc5552          |gpc615_5_2743        |     8|
|2764  |      gpc5553          |gpc615_5_2744        |     8|
|2765  |      gpc5554          |gpc615_5_2745        |     8|
|2766  |      gpc5555          |gpc615_5_2746        |     8|
|2767  |      gpc5556          |gpc615_5_2747        |     8|
|2768  |      gpc5557          |gpc615_5_2748        |     8|
|2769  |      gpc5558          |gpc615_5_2749        |     8|
|2770  |      gpc5559          |gpc615_5_2750        |     8|
|2771  |      gpc556           |gpc615_5_2751        |     8|
|2772  |      gpc5560          |gpc615_5_2752        |     8|
|2773  |      gpc5561          |gpc606_5_2753        |     7|
|2774  |      gpc5562          |gpc606_5_2754        |     7|
|2775  |      gpc5563          |gpc606_5_2755        |     7|
|2776  |      gpc5564          |gpc606_5_2756        |     7|
|2777  |      gpc5565          |gpc606_5_2757        |     7|
|2778  |      gpc5566          |gpc606_5_2758        |     7|
|2779  |      gpc5567          |gpc606_5_2759        |     7|
|2780  |      gpc5568          |gpc606_5_2760        |     7|
|2781  |      gpc5569          |gpc615_5_2761        |     8|
|2782  |      gpc557           |gpc615_5_2762        |     8|
|2783  |      gpc5570          |gpc615_5_2763        |     8|
|2784  |      gpc5571          |gpc615_5_2764        |     8|
|2785  |      gpc5572          |gpc615_5_2765        |     8|
|2786  |      gpc5573          |gpc615_5_2766        |     8|
|2787  |      gpc5574          |gpc615_5_2767        |     8|
|2788  |      gpc5575          |gpc615_5_2768        |     8|
|2789  |      gpc5576          |gpc615_5_2769        |     8|
|2790  |      gpc5577          |gpc615_5_2770        |     8|
|2791  |      gpc5578          |gpc615_5_2771        |     8|
|2792  |      gpc5579          |gpc606_5_2772        |     7|
|2793  |      gpc558           |gpc615_5_2773        |     8|
|2794  |      gpc5580          |gpc606_5_2774        |     7|
|2795  |      gpc5581          |gpc606_5_2775        |     7|
|2796  |      gpc5582          |gpc606_5_2776        |     7|
|2797  |      gpc5583          |gpc606_5_2777        |     7|
|2798  |      gpc5584          |gpc606_5_2778        |     7|
|2799  |      gpc5585          |gpc606_5_2779        |     7|
|2800  |      gpc5586          |gpc606_5_2780        |     7|
|2801  |      gpc5587          |gpc606_5_2781        |     7|
|2802  |      gpc5588          |gpc606_5_2782        |     7|
|2803  |      gpc5589          |gpc2135_5_2783       |     7|
|2804  |      gpc559           |gpc615_5_2784        |     8|
|2805  |      gpc5590          |gpc1163_5_2785       |     6|
|2806  |      gpc5591          |gpc1163_5_2786       |     6|
|2807  |      gpc5592          |gpc1163_5_2787       |     6|
|2808  |      gpc5593          |gpc1163_5_2788       |     6|
|2809  |      gpc5594          |gpc1163_5_2789       |     6|
|2810  |      gpc5595          |gpc1163_5_2790       |     6|
|2811  |      gpc5596          |gpc1163_5_2791       |     6|
|2812  |      gpc5597          |gpc1163_5_2792       |     6|
|2813  |      gpc5598          |gpc1163_5_2793       |     6|
|2814  |      gpc5599          |gpc1163_5_2794       |     6|
|2815  |      gpc56            |gpc606_5_2795        |     7|
|2816  |      gpc560           |gpc615_5_2796        |     8|
|2817  |      gpc5600          |gpc1163_5_2797       |     6|
|2818  |      gpc5601          |gpc1163_5_2798       |     6|
|2819  |      gpc5602          |gpc1163_5_2799       |     6|
|2820  |      gpc5603          |gpc1163_5_2800       |     6|
|2821  |      gpc5604          |gpc1163_5_2801       |     6|
|2822  |      gpc5605          |gpc1163_5_2802       |     6|
|2823  |      gpc5606          |gpc1163_5_2803       |     6|
|2824  |      gpc5607          |gpc1163_5_2804       |     6|
|2825  |      gpc5608          |gpc1163_5_2805       |     6|
|2826  |      gpc5609          |gpc1163_5_2806       |     6|
|2827  |      gpc561           |gpc615_5_2807        |     8|
|2828  |      gpc5610          |gpc1163_5_2808       |     6|
|2829  |      gpc5611          |gpc1163_5_2809       |     6|
|2830  |      gpc5612          |gpc606_5_2810        |     7|
|2831  |      gpc5613          |gpc615_5_2811        |     8|
|2832  |      gpc5614          |gpc615_5_2812        |     8|
|2833  |      gpc5615          |gpc615_5_2813        |     8|
|2834  |      gpc5616          |gpc615_5_2814        |     8|
|2835  |      gpc5617          |gpc615_5_2815        |     8|
|2836  |      gpc5618          |gpc615_5_2816        |     8|
|2837  |      gpc5619          |gpc615_5_2817        |     8|
|2838  |      gpc562           |gpc615_5_2818        |     8|
|2839  |      gpc5620          |gpc615_5_2819        |     8|
|2840  |      gpc5621          |gpc615_5_2820        |     8|
|2841  |      gpc5622          |gpc615_5_2821        |     8|
|2842  |      gpc5623          |gpc615_5_2822        |     8|
|2843  |      gpc5624          |gpc615_5_2823        |     8|
|2844  |      gpc5625          |gpc615_5_2824        |     8|
|2845  |      gpc5626          |gpc606_5_2825        |     7|
|2846  |      gpc5627          |gpc606_5_2826        |     7|
|2847  |      gpc5628          |gpc606_5_2827        |     7|
|2848  |      gpc5629          |gpc606_5_2828        |     7|
|2849  |      gpc563           |gpc615_5_2829        |     8|
|2850  |      gpc5630          |gpc606_5_2830        |     7|
|2851  |      gpc5631          |gpc606_5_2831        |     7|
|2852  |      gpc5632          |gpc606_5_2832        |     7|
|2853  |      gpc5633          |gpc606_5_2833        |     7|
|2854  |      gpc5634          |gpc606_5_2834        |     7|
|2855  |      gpc5635          |gpc606_5_2835        |     7|
|2856  |      gpc5636          |gpc606_5_2836        |     7|
|2857  |      gpc5637          |gpc615_5_2837        |     8|
|2858  |      gpc5638          |gpc615_5_2838        |     8|
|2859  |      gpc5639          |gpc615_5_2839        |     8|
|2860  |      gpc564           |gpc615_5_2840        |     8|
|2861  |      gpc5640          |gpc615_5_2841        |     8|
|2862  |      gpc5641          |gpc615_5_2842        |     8|
|2863  |      gpc5642          |gpc615_5_2843        |     8|
|2864  |      gpc5643          |gpc615_5_2844        |     8|
|2865  |      gpc5644          |gpc615_5_2845        |     8|
|2866  |      gpc5645          |gpc615_5_2846        |     8|
|2867  |      gpc5646          |gpc615_5_2847        |     8|
|2868  |      gpc5647          |gpc615_5_2848        |     8|
|2869  |      gpc5648          |gpc615_5_2849        |     8|
|2870  |      gpc5649          |gpc615_5_2850        |     8|
|2871  |      gpc565           |gpc615_5_2851        |     8|
|2872  |      gpc5650          |gpc615_5_2852        |     8|
|2873  |      gpc5651          |gpc615_5_2853        |     8|
|2874  |      gpc5652          |gpc615_5_2854        |     8|
|2875  |      gpc5653          |gpc615_5_2855        |     8|
|2876  |      gpc5654          |gpc615_5_2856        |     8|
|2877  |      gpc5655          |gpc606_5_2857        |     7|
|2878  |      gpc5656          |gpc606_5_2858        |     7|
|2879  |      gpc5657          |gpc606_5_2859        |     7|
|2880  |      gpc5658          |gpc606_5_2860        |     7|
|2881  |      gpc5659          |gpc615_5_2861        |     8|
|2882  |      gpc566           |gpc615_5_2862        |     8|
|2883  |      gpc5660          |gpc615_5_2863        |     8|
|2884  |      gpc5661          |gpc2135_5_2864       |     7|
|2885  |      gpc5662          |gpc2135_5_2865       |     7|
|2886  |      gpc5663          |gpc2135_5_2866       |     7|
|2887  |      gpc5664          |gpc2135_5_2867       |     7|
|2888  |      gpc5665          |gpc2135_5_2868       |     7|
|2889  |      gpc5666          |gpc2135_5_2869       |     7|
|2890  |      gpc5667          |gpc2135_5_2870       |     7|
|2891  |      gpc5668          |gpc2135_5_2871       |     7|
|2892  |      gpc5669          |gpc2135_5_2872       |     7|
|2893  |      gpc567           |gpc615_5_2873        |     8|
|2894  |      gpc5670          |gpc2135_5_2874       |     7|
|2895  |      gpc5671          |gpc2135_5_2875       |     7|
|2896  |      gpc5672          |gpc2135_5_2876       |     7|
|2897  |      gpc5673          |gpc2135_5_2877       |     7|
|2898  |      gpc5674          |gpc2135_5_2878       |     7|
|2899  |      gpc5675          |gpc2135_5_2879       |     7|
|2900  |      gpc5676          |gpc2135_5_2880       |     7|
|2901  |      gpc5677          |gpc2135_5_2881       |     7|
|2902  |      gpc5678          |gpc2135_5_2882       |     7|
|2903  |      gpc5679          |gpc606_5_2883        |     7|
|2904  |      gpc568           |gpc615_5_2884        |     8|
|2905  |      gpc5680          |gpc606_5_2885        |     7|
|2906  |      gpc5681          |gpc606_5_2886        |     7|
|2907  |      gpc5682          |gpc606_5_2887        |     7|
|2908  |      gpc5683          |gpc606_5_2888        |     7|
|2909  |      gpc5684          |gpc606_5_2889        |     7|
|2910  |      gpc5685          |gpc606_5_2890        |     7|
|2911  |      gpc5686          |gpc606_5_2891        |     7|
|2912  |      gpc5687          |gpc606_5_2892        |     7|
|2913  |      gpc5688          |gpc606_5_2893        |     7|
|2914  |      gpc5689          |gpc606_5_2894        |     7|
|2915  |      gpc569           |gpc615_5_2895        |     8|
|2916  |      gpc5690          |gpc606_5_2896        |     7|
|2917  |      gpc5691          |gpc606_5_2897        |     7|
|2918  |      gpc5692          |gpc606_5_2898        |     7|
|2919  |      gpc5693          |gpc606_5_2899        |     7|
|2920  |      gpc5694          |gpc606_5_2900        |     7|
|2921  |      gpc5695          |gpc606_5_2901        |     7|
|2922  |      gpc5696          |gpc606_5_2902        |     7|
|2923  |      gpc5697          |gpc606_5_2903        |     7|
|2924  |      gpc5698          |gpc606_5_2904        |     7|
|2925  |      gpc5699          |gpc606_5_2905        |     7|
|2926  |      gpc57            |gpc606_5_2906        |     7|
|2927  |      gpc570           |gpc615_5_2907        |     8|
|2928  |      gpc5700          |gpc606_5_2908        |     7|
|2929  |      gpc5701          |gpc606_5_2909        |     7|
|2930  |      gpc5702          |gpc606_5_2910        |     7|
|2931  |      gpc5703          |gpc606_5_2911        |     7|
|2932  |      gpc5704          |gpc606_5_2912        |     7|
|2933  |      gpc5705          |gpc606_5_2913        |     7|
|2934  |      gpc5706          |gpc606_5_2914        |     7|
|2935  |      gpc5707          |gpc606_5_2915        |     7|
|2936  |      gpc5708          |gpc606_5_2916        |     7|
|2937  |      gpc5709          |gpc606_5_2917        |     7|
|2938  |      gpc571           |gpc615_5_2918        |     8|
|2939  |      gpc5710          |gpc606_5_2919        |     7|
|2940  |      gpc5711          |gpc606_5_2920        |     7|
|2941  |      gpc5712          |gpc606_5_2921        |     7|
|2942  |      gpc5713          |gpc606_5_2922        |     7|
|2943  |      gpc5714          |gpc615_5_2923        |     8|
|2944  |      gpc5715          |gpc615_5_2924        |     8|
|2945  |      gpc5716          |gpc615_5_2925        |     8|
|2946  |      gpc5717          |gpc615_5_2926        |     8|
|2947  |      gpc5718          |gpc606_5_2927        |     7|
|2948  |      gpc5719          |gpc615_5_2928        |     8|
|2949  |      gpc572           |gpc615_5_2929        |     8|
|2950  |      gpc5720          |gpc615_5_2930        |     8|
|2951  |      gpc5721          |gpc615_5_2931        |     8|
|2952  |      gpc5722          |gpc615_5_2932        |     8|
|2953  |      gpc5723          |gpc615_5_2933        |     8|
|2954  |      gpc5724          |gpc615_5_2934        |     8|
|2955  |      gpc5725          |gpc615_5_2935        |     8|
|2956  |      gpc5726          |gpc615_5_2936        |     8|
|2957  |      gpc5727          |gpc615_5_2937        |     8|
|2958  |      gpc5728          |gpc615_5_2938        |     8|
|2959  |      gpc5729          |gpc615_5_2939        |     8|
|2960  |      gpc573           |gpc615_5_2940        |     8|
|2961  |      gpc5730          |gpc615_5_2941        |     8|
|2962  |      gpc5731          |gpc615_5_2942        |     8|
|2963  |      gpc5732          |gpc615_5_2943        |     8|
|2964  |      gpc5733          |gpc615_5_2944        |     8|
|2965  |      gpc5734          |gpc615_5_2945        |     8|
|2966  |      gpc5735          |gpc615_5_2946        |     8|
|2967  |      gpc5736          |gpc615_5_2947        |     8|
|2968  |      gpc5737          |gpc615_5_2948        |     8|
|2969  |      gpc5738          |gpc615_5_2949        |     8|
|2970  |      gpc5739          |gpc615_5_2950        |     8|
|2971  |      gpc574           |gpc615_5_2951        |     8|
|2972  |      gpc5740          |gpc615_5_2952        |     8|
|2973  |      gpc5741          |gpc2135_5_2953       |     7|
|2974  |      gpc5742          |gpc606_5_2954        |     7|
|2975  |      gpc5743          |gpc606_5_2955        |     7|
|2976  |      gpc5744          |gpc606_5_2956        |     7|
|2977  |      gpc5745          |gpc606_5_2957        |     7|
|2978  |      gpc5746          |gpc606_5_2958        |     7|
|2979  |      gpc5747          |gpc606_5_2959        |     7|
|2980  |      gpc5748          |gpc606_5_2960        |     7|
|2981  |      gpc5749          |gpc606_5_2961        |     7|
|2982  |      gpc575           |gpc615_5_2962        |     8|
|2983  |      gpc5750          |gpc606_5_2963        |     7|
|2984  |      gpc5751          |gpc606_5_2964        |     7|
|2985  |      gpc5752          |gpc606_5_2965        |     7|
|2986  |      gpc5753          |gpc606_5_2966        |     7|
|2987  |      gpc5754          |gpc606_5_2967        |     7|
|2988  |      gpc5755          |gpc606_5_2968        |     7|
|2989  |      gpc5756          |gpc606_5_2969        |     7|
|2990  |      gpc5757          |gpc606_5_2970        |     7|
|2991  |      gpc5758          |gpc606_5_2971        |     7|
|2992  |      gpc5759          |gpc606_5_2972        |     7|
|2993  |      gpc576           |gpc615_5_2973        |     8|
|2994  |      gpc5760          |gpc606_5_2974        |     7|
|2995  |      gpc5761          |gpc606_5_2975        |     7|
|2996  |      gpc5762          |gpc606_5_2976        |     7|
|2997  |      gpc5763          |gpc606_5_2977        |     7|
|2998  |      gpc5764          |gpc606_5_2978        |     7|
|2999  |      gpc5765          |gpc606_5_2979        |     7|
|3000  |      gpc5766          |gpc606_5_2980        |     7|
|3001  |      gpc5767          |gpc606_5_2981        |     7|
|3002  |      gpc5768          |gpc606_5_2982        |     7|
|3003  |      gpc5769          |gpc615_5_2983        |     8|
|3004  |      gpc577           |gpc615_5_2984        |     8|
|3005  |      gpc5770          |gpc606_5_2985        |     7|
|3006  |      gpc5771          |gpc606_5_2986        |     7|
|3007  |      gpc5772          |gpc606_5_2987        |     7|
|3008  |      gpc5773          |gpc606_5_2988        |     7|
|3009  |      gpc5774          |gpc606_5_2989        |     7|
|3010  |      gpc5775          |gpc606_5_2990        |     7|
|3011  |      gpc5776          |gpc606_5_2991        |     7|
|3012  |      gpc5777          |gpc606_5_2992        |     7|
|3013  |      gpc5778          |gpc606_5_2993        |     7|
|3014  |      gpc5779          |gpc615_5_2994        |     8|
|3015  |      gpc578           |gpc615_5_2995        |     8|
|3016  |      gpc5780          |gpc615_5_2996        |     8|
|3017  |      gpc5781          |gpc615_5_2997        |     8|
|3018  |      gpc5782          |gpc615_5_2998        |     8|
|3019  |      gpc5783          |gpc615_5_2999        |     8|
|3020  |      gpc5784          |gpc615_5_3000        |     8|
|3021  |      gpc5785          |gpc615_5_3001        |     8|
|3022  |      gpc5786          |gpc615_5_3002        |     8|
|3023  |      gpc5787          |gpc615_5_3003        |     8|
|3024  |      gpc5788          |gpc615_5_3004        |     8|
|3025  |      gpc5789          |gpc615_5_3005        |     8|
|3026  |      gpc579           |gpc615_5_3006        |     8|
|3027  |      gpc5790          |gpc615_5_3007        |     8|
|3028  |      gpc5791          |gpc615_5_3008        |     8|
|3029  |      gpc5792          |gpc615_5_3009        |     8|
|3030  |      gpc5793          |gpc1163_5_3010       |     6|
|3031  |      gpc5794          |gpc1163_5_3011       |     6|
|3032  |      gpc5795          |gpc1163_5_3012       |     6|
|3033  |      gpc5796          |gpc1163_5_3013       |     6|
|3034  |      gpc5797          |gpc1163_5_3014       |     6|
|3035  |      gpc5798          |gpc1163_5_3015       |     6|
|3036  |      gpc5799          |gpc1163_5_3016       |     6|
|3037  |      gpc58            |gpc606_5_3017        |     7|
|3038  |      gpc580           |gpc615_5_3018        |     8|
|3039  |      gpc5800          |gpc1163_5_3019       |     6|
|3040  |      gpc5801          |gpc1163_5_3020       |     6|
|3041  |      gpc5802          |gpc1163_5_3021       |     6|
|3042  |      gpc5803          |gpc1163_5_3022       |     6|
|3043  |      gpc5804          |gpc1163_5_3023       |     6|
|3044  |      gpc5805          |gpc1163_5_3024       |     6|
|3045  |      gpc5806          |gpc1163_5_3025       |     6|
|3046  |      gpc5807          |gpc1163_5_3026       |     6|
|3047  |      gpc5808          |gpc1163_5_3027       |     6|
|3048  |      gpc5809          |gpc1163_5_3028       |     6|
|3049  |      gpc581           |gpc615_5_3029        |     8|
|3050  |      gpc5810          |gpc1163_5_3030       |     6|
|3051  |      gpc5811          |gpc1163_5_3031       |     6|
|3052  |      gpc5812          |gpc1163_5_3032       |     6|
|3053  |      gpc5813          |gpc1163_5_3033       |     6|
|3054  |      gpc5814          |gpc1163_5_3034       |     6|
|3055  |      gpc5815          |gpc1163_5_3035       |     6|
|3056  |      gpc5816          |gpc1163_5_3036       |     6|
|3057  |      gpc5817          |gpc1163_5_3037       |     6|
|3058  |      gpc5818          |gpc1163_5_3038       |     6|
|3059  |      gpc5819          |gpc1163_5_3039       |     6|
|3060  |      gpc582           |gpc615_5_3040        |     8|
|3061  |      gpc5820          |gpc1163_5_3041       |     6|
|3062  |      gpc5821          |gpc1163_5_3042       |     6|
|3063  |      gpc5822          |gpc615_5_3043        |     8|
|3064  |      gpc5823          |gpc615_5_3044        |     8|
|3065  |      gpc5824          |gpc135_4_3045        |     5|
|3066  |      gpc5825          |gpc135_4_3046        |     5|
|3067  |      gpc5826          |gpc207_4_3047        |     8|
|3068  |      gpc5827          |gpc207_4_3048        |     8|
|3069  |      gpc5828          |gpc207_4_3049        |     8|
|3070  |      gpc5829          |gpc207_4_3050        |     8|
|3071  |      gpc583           |gpc615_5_3051        |     8|
|3072  |      gpc5830          |gpc207_4_3052        |     8|
|3073  |      gpc5831          |gpc207_4_3053        |     8|
|3074  |      gpc5832          |gpc207_4_3054        |     8|
|3075  |      gpc5833          |gpc207_4_3055        |     8|
|3076  |      gpc5834          |gpc207_4_3056        |     8|
|3077  |      gpc584           |gpc615_5_3057        |     8|
|3078  |      gpc585           |gpc615_5_3058        |     8|
|3079  |      gpc586           |gpc606_5_3059        |     7|
|3080  |      gpc587           |gpc606_5_3060        |     7|
|3081  |      gpc588           |gpc606_5_3061        |     7|
|3082  |      gpc589           |gpc615_5_3062        |     8|
|3083  |      gpc59            |gpc606_5_3063        |     7|
|3084  |      gpc590           |gpc615_5_3064        |     8|
|3085  |      gpc591           |gpc615_5_3065        |     8|
|3086  |      gpc592           |gpc615_5_3066        |     8|
|3087  |      gpc593           |gpc615_5_3067        |     8|
|3088  |      gpc594           |gpc615_5_3068        |     8|
|3089  |      gpc595           |gpc615_5_3069        |     8|
|3090  |      gpc596           |gpc615_5_3070        |     8|
|3091  |      gpc597           |gpc615_5_3071        |     8|
|3092  |      gpc598           |gpc615_5_3072        |     8|
|3093  |      gpc599           |gpc615_5_3073        |     8|
|3094  |      gpc6             |gpc117_4_3074        |     6|
|3095  |      gpc60            |gpc606_5_3075        |     7|
|3096  |      gpc600           |gpc615_5_3076        |     8|
|3097  |      gpc601           |gpc615_5_3077        |     8|
|3098  |      gpc602           |gpc615_5_3078        |     8|
|3099  |      gpc603           |gpc615_5_3079        |     8|
|3100  |      gpc604           |gpc615_5_3080        |     8|
|3101  |      gpc605           |gpc615_5_3081        |     8|
|3102  |      gpc606           |gpc615_5_3082        |     8|
|3103  |      gpc607           |gpc615_5_3083        |     8|
|3104  |      gpc608           |gpc615_5_3084        |     8|
|3105  |      gpc609           |gpc615_5_3085        |     8|
|3106  |      gpc61            |gpc606_5_3086        |     7|
|3107  |      gpc610           |gpc615_5_3087        |     8|
|3108  |      gpc611           |gpc615_5_3088        |     8|
|3109  |      gpc612           |gpc615_5_3089        |     8|
|3110  |      gpc613           |gpc615_5_3090        |     8|
|3111  |      gpc614           |gpc615_5_3091        |     8|
|3112  |      gpc615           |gpc615_5_3092        |     8|
|3113  |      gpc616           |gpc615_5_3093        |     8|
|3114  |      gpc617           |gpc615_5_3094        |     8|
|3115  |      gpc618           |gpc615_5_3095        |     8|
|3116  |      gpc619           |gpc615_5_3096        |     8|
|3117  |      gpc62            |gpc606_5_3097        |     7|
|3118  |      gpc620           |gpc615_5_3098        |     8|
|3119  |      gpc621           |gpc615_5_3099        |     8|
|3120  |      gpc622           |gpc615_5_3100        |     8|
|3121  |      gpc623           |gpc615_5_3101        |     8|
|3122  |      gpc624           |gpc615_5_3102        |     8|
|3123  |      gpc625           |gpc615_5_3103        |     8|
|3124  |      gpc626           |gpc615_5_3104        |     8|
|3125  |      gpc627           |gpc615_5_3105        |     8|
|3126  |      gpc628           |gpc615_5_3106        |     8|
|3127  |      gpc629           |gpc615_5_3107        |     8|
|3128  |      gpc63            |gpc606_5_3108        |     7|
|3129  |      gpc630           |gpc615_5_3109        |     8|
|3130  |      gpc631           |gpc615_5_3110        |     8|
|3131  |      gpc632           |gpc606_5_3111        |     7|
|3132  |      gpc633           |gpc606_5_3112        |     7|
|3133  |      gpc634           |gpc606_5_3113        |     7|
|3134  |      gpc635           |gpc606_5_3114        |     7|
|3135  |      gpc636           |gpc606_5_3115        |     7|
|3136  |      gpc637           |gpc606_5_3116        |     7|
|3137  |      gpc638           |gpc606_5_3117        |     7|
|3138  |      gpc639           |gpc606_5_3118        |     7|
|3139  |      gpc64            |gpc606_5_3119        |     7|
|3140  |      gpc640           |gpc606_5_3120        |     7|
|3141  |      gpc641           |gpc606_5_3121        |     7|
|3142  |      gpc642           |gpc606_5_3122        |     7|
|3143  |      gpc643           |gpc606_5_3123        |     7|
|3144  |      gpc644           |gpc606_5_3124        |     7|
|3145  |      gpc645           |gpc606_5_3125        |     7|
|3146  |      gpc646           |gpc606_5_3126        |     7|
|3147  |      gpc647           |gpc606_5_3127        |     7|
|3148  |      gpc648           |gpc606_5_3128        |     7|
|3149  |      gpc649           |gpc606_5_3129        |     7|
|3150  |      gpc65            |gpc606_5_3130        |     7|
|3151  |      gpc650           |gpc606_5_3131        |     7|
|3152  |      gpc651           |gpc606_5_3132        |     7|
|3153  |      gpc652           |gpc606_5_3133        |     7|
|3154  |      gpc653           |gpc606_5_3134        |     7|
|3155  |      gpc654           |gpc606_5_3135        |     7|
|3156  |      gpc655           |gpc606_5_3136        |     7|
|3157  |      gpc656           |gpc606_5_3137        |     7|
|3158  |      gpc657           |gpc606_5_3138        |     7|
|3159  |      gpc658           |gpc606_5_3139        |     7|
|3160  |      gpc659           |gpc606_5_3140        |     7|
|3161  |      gpc66            |gpc606_5_3141        |     7|
|3162  |      gpc660           |gpc606_5_3142        |     7|
|3163  |      gpc661           |gpc606_5_3143        |     7|
|3164  |      gpc662           |gpc606_5_3144        |     7|
|3165  |      gpc663           |gpc606_5_3145        |     7|
|3166  |      gpc664           |gpc606_5_3146        |     7|
|3167  |      gpc665           |gpc606_5_3147        |     7|
|3168  |      gpc666           |gpc606_5_3148        |     7|
|3169  |      gpc667           |gpc606_5_3149        |     7|
|3170  |      gpc668           |gpc606_5_3150        |     7|
|3171  |      gpc669           |gpc606_5_3151        |     7|
|3172  |      gpc67            |gpc606_5_3152        |     7|
|3173  |      gpc670           |gpc606_5_3153        |     7|
|3174  |      gpc671           |gpc606_5_3154        |     7|
|3175  |      gpc672           |gpc606_5_3155        |     7|
|3176  |      gpc673           |gpc606_5_3156        |     7|
|3177  |      gpc674           |gpc606_5_3157        |     7|
|3178  |      gpc675           |gpc606_5_3158        |     7|
|3179  |      gpc676           |gpc606_5_3159        |     7|
|3180  |      gpc677           |gpc606_5_3160        |     7|
|3181  |      gpc678           |gpc606_5_3161        |     7|
|3182  |      gpc679           |gpc606_5_3162        |     7|
|3183  |      gpc68            |gpc606_5_3163        |     7|
|3184  |      gpc680           |gpc606_5_3164        |     7|
|3185  |      gpc681           |gpc606_5_3165        |     7|
|3186  |      gpc682           |gpc606_5_3166        |     7|
|3187  |      gpc683           |gpc606_5_3167        |     7|
|3188  |      gpc684           |gpc606_5_3168        |     7|
|3189  |      gpc685           |gpc606_5_3169        |     7|
|3190  |      gpc686           |gpc606_5_3170        |     7|
|3191  |      gpc687           |gpc606_5_3171        |     7|
|3192  |      gpc688           |gpc606_5_3172        |     7|
|3193  |      gpc689           |gpc606_5_3173        |     7|
|3194  |      gpc69            |gpc606_5_3174        |     7|
|3195  |      gpc690           |gpc606_5_3175        |     7|
|3196  |      gpc691           |gpc606_5_3176        |     7|
|3197  |      gpc692           |gpc606_5_3177        |     7|
|3198  |      gpc693           |gpc606_5_3178        |     7|
|3199  |      gpc694           |gpc606_5_3179        |     7|
|3200  |      gpc695           |gpc606_5_3180        |     7|
|3201  |      gpc696           |gpc606_5_3181        |     7|
|3202  |      gpc697           |gpc606_5_3182        |     7|
|3203  |      gpc698           |gpc606_5_3183        |     7|
|3204  |      gpc699           |gpc606_5_3184        |     7|
|3205  |      gpc7             |gpc117_4_3185        |     6|
|3206  |      gpc70            |gpc606_5_3186        |     7|
|3207  |      gpc700           |gpc606_5_3187        |     7|
|3208  |      gpc701           |gpc606_5_3188        |     7|
|3209  |      gpc702           |gpc606_5_3189        |     7|
|3210  |      gpc703           |gpc606_5_3190        |     7|
|3211  |      gpc704           |gpc606_5_3191        |     7|
|3212  |      gpc705           |gpc606_5_3192        |     7|
|3213  |      gpc706           |gpc606_5_3193        |     7|
|3214  |      gpc707           |gpc606_5_3194        |     7|
|3215  |      gpc708           |gpc606_5_3195        |     7|
|3216  |      gpc709           |gpc606_5_3196        |     7|
|3217  |      gpc71            |gpc606_5_3197        |     7|
|3218  |      gpc710           |gpc606_5_3198        |     7|
|3219  |      gpc711           |gpc606_5_3199        |     7|
|3220  |      gpc712           |gpc606_5_3200        |     7|
|3221  |      gpc713           |gpc606_5_3201        |     7|
|3222  |      gpc714           |gpc606_5_3202        |     7|
|3223  |      gpc715           |gpc606_5_3203        |     7|
|3224  |      gpc716           |gpc606_5_3204        |     7|
|3225  |      gpc717           |gpc606_5_3205        |     7|
|3226  |      gpc718           |gpc606_5_3206        |     7|
|3227  |      gpc719           |gpc606_5_3207        |     7|
|3228  |      gpc72            |gpc606_5_3208        |     7|
|3229  |      gpc720           |gpc606_5_3209        |     7|
|3230  |      gpc721           |gpc606_5_3210        |     7|
|3231  |      gpc722           |gpc606_5_3211        |     7|
|3232  |      gpc7226          |gpc1343_5_3212       |     7|
|3233  |      gpc7227          |gpc1343_5_3213       |     7|
|3234  |      gpc7228          |gpc1343_5_3214       |     7|
|3235  |      gpc7229          |gpc1343_5_3215       |     7|
|3236  |      gpc723           |gpc606_5_3216        |     7|
|3237  |      gpc7230          |gpc2135_5_3217       |     7|
|3238  |      gpc7231          |gpc606_5_3218        |     7|
|3239  |      gpc7232          |gpc606_5_3219        |     7|
|3240  |      gpc7233          |gpc606_5_3220        |     7|
|3241  |      gpc7234          |gpc606_5_3221        |     7|
|3242  |      gpc7235          |gpc615_5_3222        |     8|
|3243  |      gpc7236          |gpc606_5_3223        |     7|
|3244  |      gpc7237          |gpc606_5_3224        |     7|
|3245  |      gpc7238          |gpc615_5_3225        |     8|
|3246  |      gpc7239          |gpc615_5_3226        |     8|
|3247  |      gpc724           |gpc606_5_3227        |     7|
|3248  |      gpc7240          |gpc615_5_3228        |     8|
|3249  |      gpc7241          |gpc615_5_3229        |     8|
|3250  |      gpc7242          |gpc615_5_3230        |     8|
|3251  |      gpc7243          |gpc615_5_3231        |     8|
|3252  |      gpc7244          |gpc615_5_3232        |     8|
|3253  |      gpc7245          |gpc615_5_3233        |     8|
|3254  |      gpc7246          |gpc615_5_3234        |     8|
|3255  |      gpc7247          |gpc615_5_3235        |     8|
|3256  |      gpc7248          |gpc615_5_3236        |     8|
|3257  |      gpc7249          |gpc615_5_3237        |     8|
|3258  |      gpc725           |gpc606_5_3238        |     7|
|3259  |      gpc7250          |gpc615_5_3239        |     8|
|3260  |      gpc7251          |gpc615_5_3240        |     8|
|3261  |      gpc7252          |gpc615_5_3241        |     8|
|3262  |      gpc7253          |gpc615_5_3242        |     8|
|3263  |      gpc7254          |gpc615_5_3243        |     8|
|3264  |      gpc7255          |gpc606_5_3244        |     7|
|3265  |      gpc7256          |gpc606_5_3245        |     7|
|3266  |      gpc7257          |gpc606_5_3246        |     7|
|3267  |      gpc7258          |gpc606_5_3247        |     7|
|3268  |      gpc7259          |gpc606_5_3248        |     7|
|3269  |      gpc726           |gpc606_5_3249        |     7|
|3270  |      gpc7260          |gpc615_5_3250        |     8|
|3271  |      gpc7261          |gpc615_5_3251        |     8|
|3272  |      gpc7262          |gpc615_5_3252        |     8|
|3273  |      gpc7263          |gpc615_5_3253        |     8|
|3274  |      gpc7264          |gpc615_5_3254        |     8|
|3275  |      gpc7265          |gpc615_5_3255        |     8|
|3276  |      gpc7266          |gpc615_5_3256        |     8|
|3277  |      gpc7267          |gpc615_5_3257        |     8|
|3278  |      gpc7268          |gpc615_5_3258        |     8|
|3279  |      gpc7269          |gpc615_5_3259        |     8|
|3280  |      gpc727           |gpc606_5_3260        |     7|
|3281  |      gpc7270          |gpc615_5_3261        |     8|
|3282  |      gpc7271          |gpc615_5_3262        |     8|
|3283  |      gpc7272          |gpc615_5_3263        |     8|
|3284  |      gpc7273          |gpc606_5_3264        |     7|
|3285  |      gpc7274          |gpc606_5_3265        |     7|
|3286  |      gpc7275          |gpc606_5_3266        |     7|
|3287  |      gpc7276          |gpc606_5_3267        |     7|
|3288  |      gpc7277          |gpc606_5_3268        |     7|
|3289  |      gpc7278          |gpc606_5_3269        |     7|
|3290  |      gpc7279          |gpc606_5_3270        |     7|
|3291  |      gpc728           |gpc606_5_3271        |     7|
|3292  |      gpc7280          |gpc606_5_3272        |     7|
|3293  |      gpc7281          |gpc606_5_3273        |     7|
|3294  |      gpc7282          |gpc606_5_3274        |     7|
|3295  |      gpc7283          |gpc606_5_3275        |     7|
|3296  |      gpc7284          |gpc606_5_3276        |     7|
|3297  |      gpc7285          |gpc606_5_3277        |     7|
|3298  |      gpc7286          |gpc606_5_3278        |     7|
|3299  |      gpc7287          |gpc606_5_3279        |     7|
|3300  |      gpc7288          |gpc606_5_3280        |     7|
|3301  |      gpc7289          |gpc606_5_3281        |     7|
|3302  |      gpc729           |gpc606_5_3282        |     7|
|3303  |      gpc7290          |gpc606_5_3283        |     7|
|3304  |      gpc7291          |gpc606_5_3284        |     7|
|3305  |      gpc7292          |gpc606_5_3285        |     7|
|3306  |      gpc7293          |gpc606_5_3286        |     7|
|3307  |      gpc7294          |gpc606_5_3287        |     7|
|3308  |      gpc7295          |gpc606_5_3288        |     7|
|3309  |      gpc7296          |gpc606_5_3289        |     7|
|3310  |      gpc7297          |gpc606_5_3290        |     7|
|3311  |      gpc7298          |gpc606_5_3291        |     7|
|3312  |      gpc7299          |gpc606_5_3292        |     7|
|3313  |      gpc73            |gpc606_5_3293        |     7|
|3314  |      gpc730           |gpc606_5_3294        |     7|
|3315  |      gpc7300          |gpc606_5_3295        |     7|
|3316  |      gpc7301          |gpc606_5_3296        |     7|
|3317  |      gpc7302          |gpc606_5_3297        |     7|
|3318  |      gpc7303          |gpc606_5_3298        |     7|
|3319  |      gpc7304          |gpc606_5_3299        |     7|
|3320  |      gpc7305          |gpc606_5_3300        |     7|
|3321  |      gpc7306          |gpc606_5_3301        |     7|
|3322  |      gpc7307          |gpc606_5_3302        |     7|
|3323  |      gpc7308          |gpc606_5_3303        |     7|
|3324  |      gpc7309          |gpc615_5_3304        |     8|
|3325  |      gpc731           |gpc606_5_3305        |     7|
|3326  |      gpc7310          |gpc615_5_3306        |     8|
|3327  |      gpc7311          |gpc615_5_3307        |     8|
|3328  |      gpc7312          |gpc615_5_3308        |     8|
|3329  |      gpc7313          |gpc615_5_3309        |     8|
|3330  |      gpc7314          |gpc606_5_3310        |     7|
|3331  |      gpc7315          |gpc606_5_3311        |     7|
|3332  |      gpc7316          |gpc606_5_3312        |     7|
|3333  |      gpc7317          |gpc606_5_3313        |     7|
|3334  |      gpc7318          |gpc606_5_3314        |     7|
|3335  |      gpc7319          |gpc606_5_3315        |     7|
|3336  |      gpc732           |gpc606_5_3316        |     7|
|3337  |      gpc7320          |gpc606_5_3317        |     7|
|3338  |      gpc7321          |gpc606_5_3318        |     7|
|3339  |      gpc7322          |gpc606_5_3319        |     7|
|3340  |      gpc7323          |gpc606_5_3320        |     7|
|3341  |      gpc7324          |gpc606_5_3321        |     7|
|3342  |      gpc7325          |gpc606_5_3322        |     7|
|3343  |      gpc7326          |gpc606_5_3323        |     7|
|3344  |      gpc7327          |gpc606_5_3324        |     7|
|3345  |      gpc7328          |gpc606_5_3325        |     7|
|3346  |      gpc7329          |gpc606_5_3326        |     7|
|3347  |      gpc733           |gpc606_5_3327        |     7|
|3348  |      gpc7330          |gpc606_5_3328        |     7|
|3349  |      gpc7331          |gpc606_5_3329        |     7|
|3350  |      gpc7332          |gpc606_5_3330        |     7|
|3351  |      gpc7333          |gpc606_5_3331        |     7|
|3352  |      gpc7334          |gpc606_5_3332        |     7|
|3353  |      gpc7335          |gpc606_5_3333        |     7|
|3354  |      gpc7336          |gpc606_5_3334        |     7|
|3355  |      gpc7337          |gpc606_5_3335        |     7|
|3356  |      gpc7338          |gpc606_5_3336        |     7|
|3357  |      gpc7339          |gpc606_5_3337        |     7|
|3358  |      gpc734           |gpc606_5_3338        |     7|
|3359  |      gpc7340          |gpc606_5_3339        |     7|
|3360  |      gpc7341          |gpc207_4_3340        |     8|
|3361  |      gpc7342          |gpc207_4_3341        |     8|
|3362  |      gpc7343          |gpc615_5_3342        |     8|
|3363  |      gpc7344          |gpc615_5_3343        |     8|
|3364  |      gpc7345          |gpc615_5_3344        |     8|
|3365  |      gpc7346          |gpc615_5_3345        |     8|
|3366  |      gpc7347          |gpc615_5_3346        |     8|
|3367  |      gpc7348          |gpc615_5_3347        |     8|
|3368  |      gpc7349          |gpc615_5_3348        |     8|
|3369  |      gpc735           |gpc615_5_3349        |     8|
|3370  |      gpc7350          |gpc615_5_3350        |     8|
|3371  |      gpc7351          |gpc615_5_3351        |     8|
|3372  |      gpc7352          |gpc615_5_3352        |     8|
|3373  |      gpc7353          |gpc615_5_3353        |     8|
|3374  |      gpc7354          |gpc615_5_3354        |     8|
|3375  |      gpc7355          |gpc615_5_3355        |     8|
|3376  |      gpc7356          |gpc615_5_3356        |     8|
|3377  |      gpc7357          |gpc606_5_3357        |     7|
|3378  |      gpc7358          |gpc606_5_3358        |     7|
|3379  |      gpc7359          |gpc606_5_3359        |     7|
|3380  |      gpc736           |gpc615_5_3360        |     8|
|3381  |      gpc7360          |gpc606_5_3361        |     7|
|3382  |      gpc7361          |gpc606_5_3362        |     7|
|3383  |      gpc7362          |gpc2135_5_3363       |     7|
|3384  |      gpc7363          |gpc2135_5_3364       |     7|
|3385  |      gpc7364          |gpc2135_5_3365       |     7|
|3386  |      gpc7365          |gpc2135_5_3366       |     7|
|3387  |      gpc7366          |gpc2135_5_3367       |     7|
|3388  |      gpc7367          |gpc2135_5_3368       |     7|
|3389  |      gpc7368          |gpc2135_5_3369       |     7|
|3390  |      gpc7369          |gpc2135_5_3370       |     7|
|3391  |      gpc737           |gpc615_5_3371        |     8|
|3392  |      gpc7370          |gpc2135_5_3372       |     7|
|3393  |      gpc7371          |gpc2135_5_3373       |     7|
|3394  |      gpc7372          |gpc2135_5_3374       |     7|
|3395  |      gpc7373          |gpc2135_5_3375       |     7|
|3396  |      gpc7374          |gpc615_5_3376        |     8|
|3397  |      gpc7375          |gpc615_5_3377        |     8|
|3398  |      gpc7376          |gpc615_5_3378        |     8|
|3399  |      gpc7377          |gpc615_5_3379        |     8|
|3400  |      gpc7378          |gpc615_5_3380        |     8|
|3401  |      gpc7379          |gpc615_5_3381        |     8|
|3402  |      gpc738           |gpc615_5_3382        |     8|
|3403  |      gpc7380          |gpc615_5_3383        |     8|
|3404  |      gpc7381          |gpc615_5_3384        |     8|
|3405  |      gpc7382          |gpc615_5_3385        |     8|
|3406  |      gpc7383          |gpc615_5_3386        |     8|
|3407  |      gpc7384          |gpc615_5_3387        |     8|
|3408  |      gpc7385          |gpc615_5_3388        |     8|
|3409  |      gpc7386          |gpc615_5_3389        |     8|
|3410  |      gpc7387          |gpc615_5_3390        |     8|
|3411  |      gpc7388          |gpc615_5_3391        |     8|
|3412  |      gpc7389          |gpc615_5_3392        |     8|
|3413  |      gpc739           |gpc615_5_3393        |     8|
|3414  |      gpc7390          |gpc615_5_3394        |     8|
|3415  |      gpc7391          |gpc606_5_3395        |     7|
|3416  |      gpc7392          |gpc606_5_3396        |     7|
|3417  |      gpc7393          |gpc606_5_3397        |     7|
|3418  |      gpc7394          |gpc606_5_3398        |     7|
|3419  |      gpc7395          |gpc606_5_3399        |     7|
|3420  |      gpc7396          |gpc606_5_3400        |     7|
|3421  |      gpc7397          |gpc615_5_3401        |     8|
|3422  |      gpc7398          |gpc615_5_3402        |     8|
|3423  |      gpc7399          |gpc615_5_3403        |     8|
|3424  |      gpc74            |gpc606_5_3404        |     7|
|3425  |      gpc740           |gpc615_5_3405        |     8|
|3426  |      gpc7400          |gpc615_5_3406        |     8|
|3427  |      gpc7401          |gpc615_5_3407        |     8|
|3428  |      gpc7402          |gpc615_5_3408        |     8|
|3429  |      gpc7403          |gpc615_5_3409        |     8|
|3430  |      gpc7404          |gpc615_5_3410        |     8|
|3431  |      gpc7405          |gpc615_5_3411        |     8|
|3432  |      gpc7406          |gpc615_5_3412        |     8|
|3433  |      gpc7407          |gpc2116_5_3413       |     6|
|3434  |      gpc7408          |gpc615_5_3414        |     8|
|3435  |      gpc7409          |gpc615_5_3415        |     8|
|3436  |      gpc741           |gpc615_5_3416        |     8|
|3437  |      gpc7410          |gpc615_5_3417        |     8|
|3438  |      gpc7411          |gpc615_5_3418        |     8|
|3439  |      gpc7412          |gpc615_5_3419        |     8|
|3440  |      gpc7413          |gpc615_5_3420        |     8|
|3441  |      gpc7414          |gpc615_5_3421        |     8|
|3442  |      gpc7415          |gpc615_5_3422        |     8|
|3443  |      gpc7416          |gpc615_5_3423        |     8|
|3444  |      gpc7417          |gpc615_5_3424        |     8|
|3445  |      gpc7418          |gpc615_5_3425        |     8|
|3446  |      gpc7419          |gpc606_5_3426        |     7|
|3447  |      gpc742           |gpc615_5_3427        |     8|
|3448  |      gpc7420          |gpc606_5_3428        |     7|
|3449  |      gpc7421          |gpc606_5_3429        |     7|
|3450  |      gpc7422          |gpc606_5_3430        |     7|
|3451  |      gpc7423          |gpc606_5_3431        |     7|
|3452  |      gpc7424          |gpc606_5_3432        |     7|
|3453  |      gpc7425          |gpc135_4_3433        |     5|
|3454  |      gpc7426          |gpc135_4_3434        |     5|
|3455  |      gpc7427          |gpc135_4_3435        |     5|
|3456  |      gpc7428          |gpc135_4_3436        |     5|
|3457  |      gpc7429          |gpc135_4_3437        |     5|
|3458  |      gpc743           |gpc615_5_3438        |     8|
|3459  |      gpc7430          |gpc135_4_3439        |     5|
|3460  |      gpc7431          |gpc135_4_3440        |     5|
|3461  |      gpc7432          |gpc135_4_3441        |     5|
|3462  |      gpc7433          |gpc135_4_3442        |     5|
|3463  |      gpc7434          |gpc135_4_3443        |     5|
|3464  |      gpc7435          |gpc135_4_3444        |     5|
|3465  |      gpc7436          |gpc135_4_3445        |     5|
|3466  |      gpc7437          |gpc135_4_3446        |     5|
|3467  |      gpc7438          |gpc1343_5_3447       |     7|
|3468  |      gpc7439          |gpc117_4_3448        |     6|
|3469  |      gpc744           |gpc615_5_3449        |     8|
|3470  |      gpc7440          |gpc7_3_3450          |     6|
|3471  |      gpc7441          |gpc7_3_3451          |     6|
|3472  |      gpc7442          |gpc615_5_3452        |     8|
|3473  |      gpc7443          |gpc606_5_3453        |     7|
|3474  |      gpc7444          |gpc615_5_3454        |     8|
|3475  |      gpc7445          |gpc615_5_3455        |     8|
|3476  |      gpc7446          |gpc615_5_3456        |     8|
|3477  |      gpc7447          |gpc615_5_3457        |     8|
|3478  |      gpc7448          |gpc615_5_3458        |     8|
|3479  |      gpc7449          |gpc615_5_3459        |     8|
|3480  |      gpc745           |gpc615_5_3460        |     8|
|3481  |      gpc7450          |gpc615_5_3461        |     8|
|3482  |      gpc7451          |gpc615_5_3462        |     8|
|3483  |      gpc7452          |gpc615_5_3463        |     8|
|3484  |      gpc7453          |gpc1163_5_3464       |     6|
|3485  |      gpc7454          |gpc1163_5_3465       |     6|
|3486  |      gpc7455          |gpc1163_5_3466       |     6|
|3487  |      gpc7456          |gpc1163_5_3467       |     6|
|3488  |      gpc7457          |gpc1163_5_3468       |     6|
|3489  |      gpc7458          |gpc1163_5_3469       |     6|
|3490  |      gpc7459          |gpc606_5_3470        |     7|
|3491  |      gpc746           |gpc615_5_3471        |     8|
|3492  |      gpc7460          |gpc606_5_3472        |     7|
|3493  |      gpc7461          |gpc606_5_3473        |     7|
|3494  |      gpc7462          |gpc606_5_3474        |     7|
|3495  |      gpc7463          |gpc606_5_3475        |     7|
|3496  |      gpc7464          |gpc606_5_3476        |     7|
|3497  |      gpc7465          |gpc606_5_3477        |     7|
|3498  |      gpc7466          |gpc606_5_3478        |     7|
|3499  |      gpc7467          |gpc606_5_3479        |     7|
|3500  |      gpc7468          |gpc207_4_3480        |     8|
|3501  |      gpc7469          |gpc615_5_3481        |     8|
|3502  |      gpc747           |gpc615_5_3482        |     8|
|3503  |      gpc7470          |gpc615_5_3483        |     8|
|3504  |      gpc7471          |gpc615_5_3484        |     8|
|3505  |      gpc7472          |gpc615_5_3485        |     8|
|3506  |      gpc7473          |gpc615_5_3486        |     8|
|3507  |      gpc7474          |gpc615_5_3487        |     8|
|3508  |      gpc7475          |gpc615_5_3488        |     8|
|3509  |      gpc7476          |gpc606_5_3489        |     7|
|3510  |      gpc7477          |gpc606_5_3490        |     7|
|3511  |      gpc7478          |gpc606_5_3491        |     7|
|3512  |      gpc7479          |gpc606_5_3492        |     7|
|3513  |      gpc748           |gpc615_5_3493        |     8|
|3514  |      gpc7480          |gpc606_5_3494        |     7|
|3515  |      gpc7481          |gpc606_5_3495        |     7|
|3516  |      gpc7482          |gpc606_5_3496        |     7|
|3517  |      gpc7483          |gpc606_5_3497        |     7|
|3518  |      gpc7484          |gpc606_5_3498        |     7|
|3519  |      gpc7485          |gpc606_5_3499        |     7|
|3520  |      gpc7486          |gpc606_5_3500        |     7|
|3521  |      gpc7487          |gpc606_5_3501        |     7|
|3522  |      gpc7488          |gpc606_5_3502        |     7|
|3523  |      gpc7489          |gpc606_5_3503        |     7|
|3524  |      gpc749           |gpc615_5_3504        |     8|
|3525  |      gpc7490          |gpc606_5_3505        |     7|
|3526  |      gpc7491          |gpc606_5_3506        |     7|
|3527  |      gpc7492          |gpc606_5_3507        |     7|
|3528  |      gpc7493          |gpc606_5_3508        |     7|
|3529  |      gpc7494          |gpc606_5_3509        |     7|
|3530  |      gpc7495          |gpc1163_5_3510       |     6|
|3531  |      gpc7496          |gpc1163_5_3511       |     6|
|3532  |      gpc7497          |gpc1163_5_3512       |     6|
|3533  |      gpc7498          |gpc1163_5_3513       |     6|
|3534  |      gpc7499          |gpc1163_5_3514       |     6|
|3535  |      gpc75            |gpc606_5_3515        |     7|
|3536  |      gpc750           |gpc615_5_3516        |     8|
|3537  |      gpc7500          |gpc1163_5_3517       |     6|
|3538  |      gpc7501          |gpc1163_5_3518       |     6|
|3539  |      gpc7502          |gpc1163_5_3519       |     6|
|3540  |      gpc7503          |gpc1163_5_3520       |     6|
|3541  |      gpc7504          |gpc1163_5_3521       |     6|
|3542  |      gpc7505          |gpc615_5_3522        |     8|
|3543  |      gpc7506          |gpc615_5_3523        |     8|
|3544  |      gpc7507          |gpc615_5_3524        |     8|
|3545  |      gpc7508          |gpc1406_5_3525       |     8|
|3546  |      gpc7509          |gpc1406_5_3526       |     8|
|3547  |      gpc751           |gpc615_5_3527        |     8|
|3548  |      gpc7510          |gpc615_5_3528        |     8|
|3549  |      gpc7511          |gpc615_5_3529        |     8|
|3550  |      gpc7512          |gpc615_5_3530        |     8|
|3551  |      gpc7513          |gpc606_5_3531        |     7|
|3552  |      gpc7514          |gpc606_5_3532        |     7|
|3553  |      gpc7515          |gpc606_5_3533        |     7|
|3554  |      gpc7516          |gpc606_5_3534        |     7|
|3555  |      gpc7517          |gpc606_5_3535        |     7|
|3556  |      gpc7518          |gpc606_5_3536        |     7|
|3557  |      gpc7519          |gpc606_5_3537        |     7|
|3558  |      gpc752           |gpc615_5_3538        |     8|
|3559  |      gpc7520          |gpc606_5_3539        |     7|
|3560  |      gpc7521          |gpc606_5_3540        |     7|
|3561  |      gpc7522          |gpc606_5_3541        |     7|
|3562  |      gpc7523          |gpc615_5_3542        |     8|
|3563  |      gpc7524          |gpc615_5_3543        |     8|
|3564  |      gpc7525          |gpc615_5_3544        |     8|
|3565  |      gpc7526          |gpc615_5_3545        |     8|
|3566  |      gpc7527          |gpc606_5_3546        |     7|
|3567  |      gpc7528          |gpc606_5_3547        |     7|
|3568  |      gpc7529          |gpc606_5_3548        |     7|
|3569  |      gpc753           |gpc615_5_3549        |     8|
|3570  |      gpc7530          |gpc606_5_3550        |     7|
|3571  |      gpc7531          |gpc606_5_3551        |     7|
|3572  |      gpc7532          |gpc606_5_3552        |     7|
|3573  |      gpc7533          |gpc606_5_3553        |     7|
|3574  |      gpc7534          |gpc606_5_3554        |     7|
|3575  |      gpc7535          |gpc606_5_3555        |     7|
|3576  |      gpc7536          |gpc606_5_3556        |     7|
|3577  |      gpc7537          |gpc606_5_3557        |     7|
|3578  |      gpc7538          |gpc606_5_3558        |     7|
|3579  |      gpc7539          |gpc615_5_3559        |     8|
|3580  |      gpc754           |gpc615_5_3560        |     8|
|3581  |      gpc7540          |gpc615_5_3561        |     8|
|3582  |      gpc7541          |gpc615_5_3562        |     8|
|3583  |      gpc7542          |gpc615_5_3563        |     8|
|3584  |      gpc7543          |gpc615_5_3564        |     8|
|3585  |      gpc7544          |gpc615_5_3565        |     8|
|3586  |      gpc7545          |gpc615_5_3566        |     8|
|3587  |      gpc7546          |gpc615_5_3567        |     8|
|3588  |      gpc7547          |gpc615_5_3568        |     8|
|3589  |      gpc7548          |gpc615_5_3569        |     8|
|3590  |      gpc7549          |gpc615_5_3570        |     8|
|3591  |      gpc755           |gpc615_5_3571        |     8|
|3592  |      gpc7550          |gpc615_5_3572        |     8|
|3593  |      gpc7551          |gpc615_5_3573        |     8|
|3594  |      gpc7552          |gpc615_5_3574        |     8|
|3595  |      gpc7553          |gpc615_5_3575        |     8|
|3596  |      gpc7554          |gpc615_5_3576        |     8|
|3597  |      gpc7555          |gpc615_5_3577        |     8|
|3598  |      gpc7556          |gpc615_5_3578        |     8|
|3599  |      gpc7557          |gpc606_5_3579        |     7|
|3600  |      gpc7558          |gpc606_5_3580        |     7|
|3601  |      gpc7559          |gpc615_5_3581        |     8|
|3602  |      gpc756           |gpc615_5_3582        |     8|
|3603  |      gpc7560          |gpc615_5_3583        |     8|
|3604  |      gpc7561          |gpc615_5_3584        |     8|
|3605  |      gpc7562          |gpc615_5_3585        |     8|
|3606  |      gpc7563          |gpc615_5_3586        |     8|
|3607  |      gpc7564          |gpc615_5_3587        |     8|
|3608  |      gpc7565          |gpc615_5_3588        |     8|
|3609  |      gpc7566          |gpc615_5_3589        |     8|
|3610  |      gpc7567          |gpc615_5_3590        |     8|
|3611  |      gpc7568          |gpc615_5_3591        |     8|
|3612  |      gpc7569          |gpc615_5_3592        |     8|
|3613  |      gpc757           |gpc615_5_3593        |     8|
|3614  |      gpc7570          |gpc615_5_3594        |     8|
|3615  |      gpc7571          |gpc615_5_3595        |     8|
|3616  |      gpc7572          |gpc615_5_3596        |     8|
|3617  |      gpc7573          |gpc615_5_3597        |     8|
|3618  |      gpc7574          |gpc615_5_3598        |     8|
|3619  |      gpc7575          |gpc615_5_3599        |     8|
|3620  |      gpc7576          |gpc615_5_3600        |     8|
|3621  |      gpc7577          |gpc615_5_3601        |     8|
|3622  |      gpc7578          |gpc615_5_3602        |     8|
|3623  |      gpc7579          |gpc615_5_3603        |     8|
|3624  |      gpc758           |gpc615_5_3604        |     8|
|3625  |      gpc7580          |gpc615_5_3605        |     8|
|3626  |      gpc7581          |gpc615_5_3606        |     8|
|3627  |      gpc7582          |gpc615_5_3607        |     8|
|3628  |      gpc7583          |gpc615_5_3608        |     8|
|3629  |      gpc7584          |gpc615_5_3609        |     8|
|3630  |      gpc7585          |gpc615_5_3610        |     8|
|3631  |      gpc7586          |gpc606_5_3611        |     7|
|3632  |      gpc7587          |gpc606_5_3612        |     7|
|3633  |      gpc7588          |gpc606_5_3613        |     7|
|3634  |      gpc7589          |gpc606_5_3614        |     7|
|3635  |      gpc759           |gpc615_5_3615        |     8|
|3636  |      gpc7590          |gpc606_5_3616        |     7|
|3637  |      gpc7591          |gpc606_5_3617        |     7|
|3638  |      gpc7592          |gpc606_5_3618        |     7|
|3639  |      gpc7593          |gpc1163_5_3619       |     6|
|3640  |      gpc7594          |gpc1163_5_3620       |     6|
|3641  |      gpc7595          |gpc615_5_3621        |     8|
|3642  |      gpc7596          |gpc615_5_3622        |     8|
|3643  |      gpc7597          |gpc615_5_3623        |     8|
|3644  |      gpc7598          |gpc615_5_3624        |     8|
|3645  |      gpc7599          |gpc615_5_3625        |     8|
|3646  |      gpc76            |gpc606_5_3626        |     7|
|3647  |      gpc760           |gpc615_5_3627        |     8|
|3648  |      gpc7600          |gpc615_5_3628        |     8|
|3649  |      gpc7601          |gpc615_5_3629        |     8|
|3650  |      gpc7602          |gpc615_5_3630        |     8|
|3651  |      gpc7603          |gpc615_5_3631        |     8|
|3652  |      gpc7604          |gpc615_5_3632        |     8|
|3653  |      gpc7605          |gpc615_5_3633        |     8|
|3654  |      gpc7606          |gpc615_5_3634        |     8|
|3655  |      gpc7607          |gpc615_5_3635        |     8|
|3656  |      gpc7608          |gpc615_5_3636        |     8|
|3657  |      gpc7609          |gpc615_5_3637        |     8|
|3658  |      gpc761           |gpc615_5_3638        |     8|
|3659  |      gpc7610          |gpc615_5_3639        |     8|
|3660  |      gpc7611          |gpc615_5_3640        |     8|
|3661  |      gpc7612          |gpc615_5_3641        |     8|
|3662  |      gpc7613          |gpc615_5_3642        |     8|
|3663  |      gpc7614          |gpc615_5_3643        |     8|
|3664  |      gpc7615          |gpc615_5_3644        |     8|
|3665  |      gpc7616          |gpc615_5_3645        |     8|
|3666  |      gpc7617          |gpc606_5_3646        |     7|
|3667  |      gpc7618          |gpc606_5_3647        |     7|
|3668  |      gpc7619          |gpc606_5_3648        |     7|
|3669  |      gpc762           |gpc615_5_3649        |     8|
|3670  |      gpc7620          |gpc606_5_3650        |     7|
|3671  |      gpc7621          |gpc606_5_3651        |     7|
|3672  |      gpc7622          |gpc606_5_3652        |     7|
|3673  |      gpc7623          |gpc606_5_3653        |     7|
|3674  |      gpc7624          |gpc606_5_3654        |     7|
|3675  |      gpc7625          |gpc606_5_3655        |     7|
|3676  |      gpc7626          |gpc606_5_3656        |     7|
|3677  |      gpc7627          |gpc606_5_3657        |     7|
|3678  |      gpc7628          |gpc615_5_3658        |     8|
|3679  |      gpc7629          |gpc615_5_3659        |     8|
|3680  |      gpc763           |gpc615_5_3660        |     8|
|3681  |      gpc7630          |gpc615_5_3661        |     8|
|3682  |      gpc7631          |gpc615_5_3662        |     8|
|3683  |      gpc7632          |gpc615_5_3663        |     8|
|3684  |      gpc7633          |gpc615_5_3664        |     8|
|3685  |      gpc7634          |gpc615_5_3665        |     8|
|3686  |      gpc7635          |gpc615_5_3666        |     8|
|3687  |      gpc7636          |gpc615_5_3667        |     8|
|3688  |      gpc7637          |gpc615_5_3668        |     8|
|3689  |      gpc7638          |gpc615_5_3669        |     8|
|3690  |      gpc7639          |gpc615_5_3670        |     8|
|3691  |      gpc764           |gpc615_5_3671        |     8|
|3692  |      gpc7640          |gpc615_5_3672        |     8|
|3693  |      gpc7641          |gpc606_5_3673        |     7|
|3694  |      gpc7642          |gpc606_5_3674        |     7|
|3695  |      gpc7643          |gpc606_5_3675        |     7|
|3696  |      gpc7644          |gpc606_5_3676        |     7|
|3697  |      gpc7645          |gpc606_5_3677        |     7|
|3698  |      gpc7646          |gpc606_5_3678        |     7|
|3699  |      gpc7647          |gpc606_5_3679        |     7|
|3700  |      gpc7648          |gpc606_5_3680        |     7|
|3701  |      gpc7649          |gpc606_5_3681        |     7|
|3702  |      gpc765           |gpc615_5_3682        |     8|
|3703  |      gpc7650          |gpc615_5_3683        |     8|
|3704  |      gpc7651          |gpc615_5_3684        |     8|
|3705  |      gpc7652          |gpc615_5_3685        |     8|
|3706  |      gpc7653          |gpc615_5_3686        |     8|
|3707  |      gpc7654          |gpc615_5_3687        |     8|
|3708  |      gpc7655          |gpc615_5_3688        |     8|
|3709  |      gpc7656          |gpc615_5_3689        |     8|
|3710  |      gpc7657          |gpc615_5_3690        |     8|
|3711  |      gpc7658          |gpc615_5_3691        |     8|
|3712  |      gpc7659          |gpc615_5_3692        |     8|
|3713  |      gpc766           |gpc615_5_3693        |     8|
|3714  |      gpc7660          |gpc615_5_3694        |     8|
|3715  |      gpc7661          |gpc615_5_3695        |     8|
|3716  |      gpc7662          |gpc615_5_3696        |     8|
|3717  |      gpc7663          |gpc615_5_3697        |     8|
|3718  |      gpc7664          |gpc615_5_3698        |     8|
|3719  |      gpc7665          |gpc615_5_3699        |     8|
|3720  |      gpc7666          |gpc615_5_3700        |     8|
|3721  |      gpc7667          |gpc615_5_3701        |     8|
|3722  |      gpc7668          |gpc615_5_3702        |     8|
|3723  |      gpc7669          |gpc615_5_3703        |     8|
|3724  |      gpc767           |gpc615_5_3704        |     8|
|3725  |      gpc7670          |gpc615_5_3705        |     8|
|3726  |      gpc7671          |gpc615_5_3706        |     8|
|3727  |      gpc7672          |gpc615_5_3707        |     8|
|3728  |      gpc7673          |gpc207_4_3708        |     8|
|3729  |      gpc7674          |gpc606_5_3709        |     7|
|3730  |      gpc7675          |gpc606_5_3710        |     7|
|3731  |      gpc7676          |gpc606_5_3711        |     7|
|3732  |      gpc7677          |gpc615_5_3712        |     8|
|3733  |      gpc7678          |gpc615_5_3713        |     8|
|3734  |      gpc7679          |gpc615_5_3714        |     8|
|3735  |      gpc768           |gpc615_5_3715        |     8|
|3736  |      gpc7680          |gpc615_5_3716        |     8|
|3737  |      gpc7681          |gpc615_5_3717        |     8|
|3738  |      gpc7682          |gpc615_5_3718        |     8|
|3739  |      gpc7683          |gpc615_5_3719        |     8|
|3740  |      gpc7684          |gpc615_5_3720        |     8|
|3741  |      gpc7685          |gpc615_5_3721        |     8|
|3742  |      gpc7686          |gpc615_5_3722        |     8|
|3743  |      gpc7687          |gpc615_5_3723        |     8|
|3744  |      gpc7688          |gpc615_5_3724        |     8|
|3745  |      gpc7689          |gpc615_5_3725        |     8|
|3746  |      gpc769           |gpc615_5_3726        |     8|
|3747  |      gpc7690          |gpc615_5_3727        |     8|
|3748  |      gpc7691          |gpc615_5_3728        |     8|
|3749  |      gpc7692          |gpc615_5_3729        |     8|
|3750  |      gpc7693          |gpc615_5_3730        |     8|
|3751  |      gpc7694          |gpc606_5_3731        |     7|
|3752  |      gpc7695          |gpc606_5_3732        |     7|
|3753  |      gpc7696          |gpc606_5_3733        |     7|
|3754  |      gpc7697          |gpc606_5_3734        |     7|
|3755  |      gpc7698          |gpc606_5_3735        |     7|
|3756  |      gpc7699          |gpc606_5_3736        |     7|
|3757  |      gpc77            |gpc606_5_3737        |     7|
|3758  |      gpc770           |gpc615_5_3738        |     8|
|3759  |      gpc7700          |gpc615_5_3739        |     8|
|3760  |      gpc7701          |gpc615_5_3740        |     8|
|3761  |      gpc7702          |gpc615_5_3741        |     8|
|3762  |      gpc7703          |gpc615_5_3742        |     8|
|3763  |      gpc7704          |gpc615_5_3743        |     8|
|3764  |      gpc7705          |gpc615_5_3744        |     8|
|3765  |      gpc7706          |gpc615_5_3745        |     8|
|3766  |      gpc7707          |gpc615_5_3746        |     8|
|3767  |      gpc7708          |gpc615_5_3747        |     8|
|3768  |      gpc7709          |gpc615_5_3748        |     8|
|3769  |      gpc771           |gpc615_5_3749        |     8|
|3770  |      gpc7710          |gpc615_5_3750        |     8|
|3771  |      gpc7711          |gpc615_5_3751        |     8|
|3772  |      gpc7712          |gpc615_5_3752        |     8|
|3773  |      gpc7713          |gpc615_5_3753        |     8|
|3774  |      gpc7714          |gpc615_5_3754        |     8|
|3775  |      gpc7715          |gpc117_4_3755        |     6|
|3776  |      gpc7716          |gpc117_4_3756        |     6|
|3777  |      gpc7717          |gpc117_4_3757        |     6|
|3778  |      gpc7718          |gpc606_5_3758        |     7|
|3779  |      gpc7719          |gpc606_5_3759        |     7|
|3780  |      gpc772           |gpc615_5_3760        |     8|
|3781  |      gpc7720          |gpc606_5_3761        |     7|
|3782  |      gpc7721          |gpc606_5_3762        |     7|
|3783  |      gpc7722          |gpc606_5_3763        |     7|
|3784  |      gpc7723          |gpc606_5_3764        |     7|
|3785  |      gpc7724          |gpc606_5_3765        |     7|
|3786  |      gpc7725          |gpc606_5_3766        |     7|
|3787  |      gpc7726          |gpc606_5_3767        |     7|
|3788  |      gpc7727          |gpc606_5_3768        |     7|
|3789  |      gpc7728          |gpc606_5_3769        |     7|
|3790  |      gpc7729          |gpc606_5_3770        |     7|
|3791  |      gpc773           |gpc615_5_3771        |     8|
|3792  |      gpc7730          |gpc606_5_3772        |     7|
|3793  |      gpc7731          |gpc606_5_3773        |     7|
|3794  |      gpc774           |gpc615_5_3774        |     8|
|3795  |      gpc775           |gpc615_5_3775        |     8|
|3796  |      gpc776           |gpc1343_5_3776       |     7|
|3797  |      gpc777           |gpc1163_5_3777       |     6|
|3798  |      gpc778           |gpc1163_5_3778       |     6|
|3799  |      gpc779           |gpc1163_5_3779       |     6|
|3800  |      gpc78            |gpc606_5_3780        |     7|
|3801  |      gpc780           |gpc1163_5_3781       |     6|
|3802  |      gpc781           |gpc1163_5_3782       |     6|
|3803  |      gpc782           |gpc1163_5_3783       |     6|
|3804  |      gpc783           |gpc606_5_3784        |     7|
|3805  |      gpc784           |gpc606_5_3785        |     7|
|3806  |      gpc785           |gpc606_5_3786        |     7|
|3807  |      gpc786           |gpc606_5_3787        |     7|
|3808  |      gpc787           |gpc606_5_3788        |     7|
|3809  |      gpc788           |gpc606_5_3789        |     7|
|3810  |      gpc789           |gpc606_5_3790        |     7|
|3811  |      gpc79            |gpc606_5_3791        |     7|
|3812  |      gpc790           |gpc606_5_3792        |     7|
|3813  |      gpc791           |gpc606_5_3793        |     7|
|3814  |      gpc792           |gpc606_5_3794        |     7|
|3815  |      gpc793           |gpc606_5_3795        |     7|
|3816  |      gpc794           |gpc606_5_3796        |     7|
|3817  |      gpc795           |gpc606_5_3797        |     7|
|3818  |      gpc796           |gpc606_5_3798        |     7|
|3819  |      gpc797           |gpc606_5_3799        |     7|
|3820  |      gpc798           |gpc606_5_3800        |     7|
|3821  |      gpc799           |gpc606_5_3801        |     7|
|3822  |      gpc8             |gpc117_4_3802        |     6|
|3823  |      gpc80            |gpc606_5_3803        |     7|
|3824  |      gpc800           |gpc606_5_3804        |     7|
|3825  |      gpc801           |gpc606_5_3805        |     7|
|3826  |      gpc802           |gpc606_5_3806        |     7|
|3827  |      gpc803           |gpc606_5_3807        |     7|
|3828  |      gpc804           |gpc606_5_3808        |     7|
|3829  |      gpc805           |gpc606_5_3809        |     7|
|3830  |      gpc806           |gpc606_5_3810        |     7|
|3831  |      gpc807           |gpc606_5_3811        |     7|
|3832  |      gpc808           |gpc606_5_3812        |     7|
|3833  |      gpc809           |gpc606_5_3813        |     7|
|3834  |      gpc81            |gpc606_5_3814        |     7|
|3835  |      gpc810           |gpc606_5_3815        |     7|
|3836  |      gpc811           |gpc606_5_3816        |     7|
|3837  |      gpc812           |gpc606_5_3817        |     7|
|3838  |      gpc813           |gpc606_5_3818        |     7|
|3839  |      gpc814           |gpc606_5_3819        |     7|
|3840  |      gpc815           |gpc606_5_3820        |     7|
|3841  |      gpc816           |gpc606_5_3821        |     7|
|3842  |      gpc817           |gpc606_5_3822        |     7|
|3843  |      gpc818           |gpc606_5_3823        |     7|
|3844  |      gpc819           |gpc606_5_3824        |     7|
|3845  |      gpc82            |gpc606_5_3825        |     7|
|3846  |      gpc820           |gpc606_5_3826        |     7|
|3847  |      gpc821           |gpc606_5_3827        |     7|
|3848  |      gpc822           |gpc606_5_3828        |     7|
|3849  |      gpc823           |gpc606_5_3829        |     7|
|3850  |      gpc824           |gpc606_5_3830        |     7|
|3851  |      gpc825           |gpc606_5_3831        |     7|
|3852  |      gpc826           |gpc606_5_3832        |     7|
|3853  |      gpc827           |gpc606_5_3833        |     7|
|3854  |      gpc828           |gpc606_5_3834        |     7|
|3855  |      gpc829           |gpc606_5_3835        |     7|
|3856  |      gpc83            |gpc606_5_3836        |     7|
|3857  |      gpc830           |gpc606_5_3837        |     7|
|3858  |      gpc831           |gpc606_5_3838        |     7|
|3859  |      gpc832           |gpc606_5_3839        |     7|
|3860  |      gpc833           |gpc606_5_3840        |     7|
|3861  |      gpc834           |gpc606_5_3841        |     7|
|3862  |      gpc835           |gpc606_5_3842        |     7|
|3863  |      gpc836           |gpc606_5_3843        |     7|
|3864  |      gpc837           |gpc606_5_3844        |     7|
|3865  |      gpc838           |gpc615_5_3845        |     8|
|3866  |      gpc839           |gpc615_5_3846        |     8|
|3867  |      gpc84            |gpc606_5_3847        |     7|
|3868  |      gpc840           |gpc615_5_3848        |     8|
|3869  |      gpc841           |gpc615_5_3849        |     8|
|3870  |      gpc842           |gpc615_5_3850        |     8|
|3871  |      gpc843           |gpc615_5_3851        |     8|
|3872  |      gpc844           |gpc615_5_3852        |     8|
|3873  |      gpc845           |gpc615_5_3853        |     8|
|3874  |      gpc846           |gpc606_5_3854        |     7|
|3875  |      gpc847           |gpc606_5_3855        |     7|
|3876  |      gpc848           |gpc606_5_3856        |     7|
|3877  |      gpc849           |gpc606_5_3857        |     7|
|3878  |      gpc85            |gpc606_5_3858        |     7|
|3879  |      gpc850           |gpc606_5_3859        |     7|
|3880  |      gpc851           |gpc606_5_3860        |     7|
|3881  |      gpc852           |gpc606_5_3861        |     7|
|3882  |      gpc853           |gpc606_5_3862        |     7|
|3883  |      gpc854           |gpc606_5_3863        |     7|
|3884  |      gpc855           |gpc606_5_3864        |     7|
|3885  |      gpc856           |gpc606_5_3865        |     7|
|3886  |      gpc857           |gpc606_5_3866        |     7|
|3887  |      gpc858           |gpc606_5_3867        |     7|
|3888  |      gpc859           |gpc606_5_3868        |     7|
|3889  |      gpc86            |gpc606_5_3869        |     7|
|3890  |      gpc860           |gpc606_5_3870        |     7|
|3891  |      gpc861           |gpc606_5_3871        |     7|
|3892  |      gpc862           |gpc606_5_3872        |     7|
|3893  |      gpc8620          |gpc615_5_3873        |     8|
|3894  |      gpc8621          |gpc615_5_3874        |     8|
|3895  |      gpc8622          |gpc615_5_3875        |     8|
|3896  |      gpc8623          |gpc606_5_3876        |     7|
|3897  |      gpc8624          |gpc606_5_3877        |     7|
|3898  |      gpc8625          |gpc606_5_3878        |     7|
|3899  |      gpc8626          |gpc606_5_3879        |     7|
|3900  |      gpc8627          |gpc606_5_3880        |     7|
|3901  |      gpc8628          |gpc606_5_3881        |     7|
|3902  |      gpc8629          |gpc606_5_3882        |     7|
|3903  |      gpc863           |gpc606_5_3883        |     7|
|3904  |      gpc8630          |gpc615_5_3884        |     8|
|3905  |      gpc8631          |gpc1163_5_3885       |     6|
|3906  |      gpc8632          |gpc1163_5_3886       |     6|
|3907  |      gpc8633          |gpc1163_5_3887       |     6|
|3908  |      gpc8634          |gpc1163_5_3888       |     6|
|3909  |      gpc8635          |gpc1163_5_3889       |     6|
|3910  |      gpc8636          |gpc1163_5_3890       |     6|
|3911  |      gpc8637          |gpc606_5_3891        |     7|
|3912  |      gpc8638          |gpc606_5_3892        |     7|
|3913  |      gpc8639          |gpc606_5_3893        |     7|
|3914  |      gpc864           |gpc606_5_3894        |     7|
|3915  |      gpc8640          |gpc606_5_3895        |     7|
|3916  |      gpc8641          |gpc606_5_3896        |     7|
|3917  |      gpc8642          |gpc606_5_3897        |     7|
|3918  |      gpc8643          |gpc606_5_3898        |     7|
|3919  |      gpc8644          |gpc606_5_3899        |     7|
|3920  |      gpc8645          |gpc606_5_3900        |     7|
|3921  |      gpc8646          |gpc606_5_3901        |     7|
|3922  |      gpc8647          |gpc606_5_3902        |     7|
|3923  |      gpc8648          |gpc615_5_3903        |     8|
|3924  |      gpc8649          |gpc615_5_3904        |     8|
|3925  |      gpc865           |gpc606_5_3905        |     7|
|3926  |      gpc8650          |gpc615_5_3906        |     8|
|3927  |      gpc8651          |gpc615_5_3907        |     8|
|3928  |      gpc8652          |gpc615_5_3908        |     8|
|3929  |      gpc8653          |gpc615_5_3909        |     8|
|3930  |      gpc8654          |gpc615_5_3910        |     8|
|3931  |      gpc8655          |gpc606_5_3911        |     7|
|3932  |      gpc8656          |gpc606_5_3912        |     7|
|3933  |      gpc8657          |gpc606_5_3913        |     7|
|3934  |      gpc8658          |gpc606_5_3914        |     7|
|3935  |      gpc8659          |gpc606_5_3915        |     7|
|3936  |      gpc866           |gpc606_5_3916        |     7|
|3937  |      gpc8660          |gpc606_5_3917        |     7|
|3938  |      gpc8661          |gpc606_5_3918        |     7|
|3939  |      gpc8662          |gpc615_5_3919        |     8|
|3940  |      gpc8663          |gpc615_5_3920        |     8|
|3941  |      gpc8664          |gpc615_5_3921        |     8|
|3942  |      gpc8665          |gpc615_5_3922        |     8|
|3943  |      gpc8666          |gpc615_5_3923        |     8|
|3944  |      gpc8667          |gpc615_5_3924        |     8|
|3945  |      gpc8668          |gpc615_5_3925        |     8|
|3946  |      gpc8669          |gpc615_5_3926        |     8|
|3947  |      gpc867           |gpc606_5_3927        |     7|
|3948  |      gpc8670          |gpc615_5_3928        |     8|
|3949  |      gpc8671          |gpc615_5_3929        |     8|
|3950  |      gpc8672          |gpc1325_5_3930       |     9|
|3951  |      gpc8673          |gpc1325_5_3931       |     9|
|3952  |      gpc8674          |gpc207_4_3932        |     8|
|3953  |      gpc8675          |gpc207_4_3933        |     8|
|3954  |      gpc8676          |gpc207_4_3934        |     8|
|3955  |      gpc8677          |gpc615_5_3935        |     8|
|3956  |      gpc8678          |gpc606_5_3936        |     7|
|3957  |      gpc8679          |gpc606_5_3937        |     7|
|3958  |      gpc868           |gpc606_5_3938        |     7|
|3959  |      gpc8680          |gpc606_5_3939        |     7|
|3960  |      gpc8681          |gpc606_5_3940        |     7|
|3961  |      gpc8682          |gpc606_5_3941        |     7|
|3962  |      gpc8683          |gpc606_5_3942        |     7|
|3963  |      gpc8684          |gpc615_5_3943        |     8|
|3964  |      gpc8685          |gpc615_5_3944        |     8|
|3965  |      gpc8686          |gpc615_5_3945        |     8|
|3966  |      gpc8687          |gpc615_5_3946        |     8|
|3967  |      gpc8688          |gpc615_5_3947        |     8|
|3968  |      gpc8689          |gpc615_5_3948        |     8|
|3969  |      gpc869           |gpc606_5_3949        |     7|
|3970  |      gpc8690          |gpc615_5_3950        |     8|
|3971  |      gpc8691          |gpc606_5_3951        |     7|
|3972  |      gpc8692          |gpc606_5_3952        |     7|
|3973  |      gpc8693          |gpc606_5_3953        |     7|
|3974  |      gpc8694          |gpc606_5_3954        |     7|
|3975  |      gpc8695          |gpc606_5_3955        |     7|
|3976  |      gpc8696          |gpc207_4_3956        |     8|
|3977  |      gpc8697          |gpc207_4_3957        |     8|
|3978  |      gpc8698          |gpc207_4_3958        |     8|
|3979  |      gpc8699          |gpc207_4_3959        |     8|
|3980  |      gpc87            |gpc606_5_3960        |     7|
|3981  |      gpc870           |gpc606_5_3961        |     7|
|3982  |      gpc8700          |gpc207_4_3962        |     8|
|3983  |      gpc8701          |gpc207_4_3963        |     8|
|3984  |      gpc8702          |gpc207_4_3964        |     8|
|3985  |      gpc8703          |gpc207_4_3965        |     8|
|3986  |      gpc8704          |gpc207_4_3966        |     8|
|3987  |      gpc8705          |gpc615_5_3967        |     8|
|3988  |      gpc8706          |gpc606_5_3968        |     7|
|3989  |      gpc8707          |gpc606_5_3969        |     7|
|3990  |      gpc8708          |gpc606_5_3970        |     7|
|3991  |      gpc8709          |gpc606_5_3971        |     7|
|3992  |      gpc871           |gpc606_5_3972        |     7|
|3993  |      gpc8710          |gpc606_5_3973        |     7|
|3994  |      gpc8711          |gpc606_5_3974        |     7|
|3995  |      gpc8712          |gpc606_5_3975        |     7|
|3996  |      gpc8713          |gpc606_5_3976        |     7|
|3997  |      gpc8714          |gpc606_5_3977        |     7|
|3998  |      gpc8715          |gpc606_5_3978        |     7|
|3999  |      gpc8716          |gpc606_5_3979        |     7|
|4000  |      gpc8717          |gpc606_5_3980        |     7|
|4001  |      gpc8718          |gpc606_5_3981        |     7|
|4002  |      gpc8719          |gpc615_5_3982        |     8|
|4003  |      gpc872           |gpc606_5_3983        |     7|
|4004  |      gpc8720          |gpc615_5_3984        |     8|
|4005  |      gpc8721          |gpc615_5_3985        |     8|
|4006  |      gpc8722          |gpc615_5_3986        |     8|
|4007  |      gpc8723          |gpc615_5_3987        |     8|
|4008  |      gpc8724          |gpc615_5_3988        |     8|
|4009  |      gpc8725          |gpc615_5_3989        |     8|
|4010  |      gpc8726          |gpc606_5_3990        |     7|
|4011  |      gpc8727          |gpc1163_5_3991       |     6|
|4012  |      gpc8728          |gpc1163_5_3992       |     6|
|4013  |      gpc8729          |gpc1163_5_3993       |     6|
|4014  |      gpc873           |gpc606_5_3994        |     7|
|4015  |      gpc8730          |gpc615_5_3995        |     8|
|4016  |      gpc8731          |gpc615_5_3996        |     8|
|4017  |      gpc8732          |gpc615_5_3997        |     8|
|4018  |      gpc8733          |gpc615_5_3998        |     8|
|4019  |      gpc8734          |gpc615_5_3999        |     8|
|4020  |      gpc8735          |gpc615_5_4000        |     8|
|4021  |      gpc8736          |gpc615_5_4001        |     8|
|4022  |      gpc8737          |gpc615_5_4002        |     8|
|4023  |      gpc8738          |gpc606_5_4003        |     7|
|4024  |      gpc8739          |gpc1163_5_4004       |     6|
|4025  |      gpc874           |gpc606_5_4005        |     7|
|4026  |      gpc8740          |gpc1163_5_4006       |     6|
|4027  |      gpc8741          |gpc1163_5_4007       |     6|
|4028  |      gpc8742          |gpc1163_5_4008       |     6|
|4029  |      gpc8743          |gpc1163_5_4009       |     6|
|4030  |      gpc8744          |gpc606_5_4010        |     7|
|4031  |      gpc8745          |gpc606_5_4011        |     7|
|4032  |      gpc8746          |gpc606_5_4012        |     7|
|4033  |      gpc8747          |gpc606_5_4013        |     7|
|4034  |      gpc8748          |gpc615_5_4014        |     8|
|4035  |      gpc8749          |gpc2135_5_4015       |     7|
|4036  |      gpc875           |gpc615_5_4016        |     8|
|4037  |      gpc8750          |gpc2135_5_4017       |     7|
|4038  |      gpc8751          |gpc615_5_4018        |     8|
|4039  |      gpc8752          |gpc615_5_4019        |     8|
|4040  |      gpc8753          |gpc615_5_4020        |     8|
|4041  |      gpc8754          |gpc615_5_4021        |     8|
|4042  |      gpc8755          |gpc615_5_4022        |     8|
|4043  |      gpc8756          |gpc117_4_4023        |     6|
|4044  |      gpc8757          |gpc117_4_4024        |     6|
|4045  |      gpc8758          |gpc606_5_4025        |     7|
|4046  |      gpc8759          |gpc615_5_4026        |     8|
|4047  |      gpc876           |gpc615_5_4027        |     8|
|4048  |      gpc8760          |gpc615_5_4028        |     8|
|4049  |      gpc8761          |gpc615_5_4029        |     8|
|4050  |      gpc8762          |gpc615_5_4030        |     8|
|4051  |      gpc8763          |gpc615_5_4031        |     8|
|4052  |      gpc8764          |gpc606_5_4032        |     7|
|4053  |      gpc8765          |gpc606_5_4033        |     7|
|4054  |      gpc8766          |gpc606_5_4034        |     7|
|4055  |      gpc8767          |gpc606_5_4035        |     7|
|4056  |      gpc8768          |gpc606_5_4036        |     7|
|4057  |      gpc8769          |gpc606_5_4037        |     7|
|4058  |      gpc877           |gpc615_5_4038        |     8|
|4059  |      gpc8770          |gpc606_5_4039        |     7|
|4060  |      gpc8771          |gpc615_5_4040        |     8|
|4061  |      gpc8772          |gpc615_5_4041        |     8|
|4062  |      gpc8773          |gpc615_5_4042        |     8|
|4063  |      gpc8774          |gpc615_5_4043        |     8|
|4064  |      gpc8775          |gpc615_5_4044        |     8|
|4065  |      gpc8776          |gpc615_5_4045        |     8|
|4066  |      gpc8777          |gpc615_5_4046        |     8|
|4067  |      gpc8778          |gpc207_4_4047        |     8|
|4068  |      gpc8779          |gpc207_4_4048        |     8|
|4069  |      gpc878           |gpc615_5_4049        |     8|
|4070  |      gpc8780          |gpc207_4_4050        |     8|
|4071  |      gpc8781          |gpc207_4_4051        |     8|
|4072  |      gpc8782          |gpc615_5_4052        |     8|
|4073  |      gpc8783          |gpc606_5_4053        |     7|
|4074  |      gpc8784          |gpc606_5_4054        |     7|
|4075  |      gpc8785          |gpc606_5_4055        |     7|
|4076  |      gpc8786          |gpc606_5_4056        |     7|
|4077  |      gpc8787          |gpc606_5_4057        |     7|
|4078  |      gpc8788          |gpc207_4_4058        |     8|
|4079  |      gpc8789          |gpc207_4_4059        |     8|
|4080  |      gpc879           |gpc615_5_4060        |     8|
|4081  |      gpc8790          |gpc207_4_4061        |     8|
|4082  |      gpc8791          |gpc207_4_4062        |     8|
|4083  |      gpc8792          |gpc606_5_4063        |     7|
|4084  |      gpc8793          |gpc606_5_4064        |     7|
|4085  |      gpc8794          |gpc606_5_4065        |     7|
|4086  |      gpc8795          |gpc615_5_4066        |     8|
|4087  |      gpc8796          |gpc606_5_4067        |     7|
|4088  |      gpc8797          |gpc606_5_4068        |     7|
|4089  |      gpc8798          |gpc615_5_4069        |     8|
|4090  |      gpc8799          |gpc135_4_4070        |     5|
|4091  |      gpc88            |gpc606_5_4071        |     7|
|4092  |      gpc880           |gpc615_5_4072        |     8|
|4093  |      gpc8800          |gpc135_4_4073        |     5|
|4094  |      gpc8801          |gpc135_4_4074        |     5|
|4095  |      gpc8802          |gpc615_5_4075        |     8|
|4096  |      gpc8803          |gpc615_5_4076        |     8|
|4097  |      gpc8804          |gpc615_5_4077        |     8|
|4098  |      gpc8805          |gpc615_5_4078        |     8|
|4099  |      gpc8806          |gpc615_5_4079        |     8|
|4100  |      gpc8807          |gpc615_5_4080        |     8|
|4101  |      gpc8808          |gpc606_5_4081        |     7|
|4102  |      gpc8809          |gpc606_5_4082        |     7|
|4103  |      gpc881           |gpc615_5_4083        |     8|
|4104  |      gpc8810          |gpc606_5_4084        |     7|
|4105  |      gpc8811          |gpc606_5_4085        |     7|
|4106  |      gpc8812          |gpc606_5_4086        |     7|
|4107  |      gpc8813          |gpc615_5_4087        |     8|
|4108  |      gpc8814          |gpc606_5_4088        |     7|
|4109  |      gpc8815          |gpc117_4_4089        |     6|
|4110  |      gpc8816          |gpc117_4_4090        |     6|
|4111  |      gpc8817          |gpc615_5_4091        |     8|
|4112  |      gpc8818          |gpc615_5_4092        |     8|
|4113  |      gpc8819          |gpc615_5_4093        |     8|
|4114  |      gpc882           |gpc615_5_4094        |     8|
|4115  |      gpc8820          |gpc615_5_4095        |     8|
|4116  |      gpc8821          |gpc615_5_4096        |     8|
|4117  |      gpc8822          |gpc615_5_4097        |     8|
|4118  |      gpc8823          |gpc615_5_4098        |     8|
|4119  |      gpc8824          |gpc2135_5_4099       |     7|
|4120  |      gpc8825          |gpc2135_5_4100       |     7|
|4121  |      gpc8826          |gpc2135_5_4101       |     7|
|4122  |      gpc8827          |gpc2135_5_4102       |     7|
|4123  |      gpc8828          |gpc2135_5_4103       |     7|
|4124  |      gpc8829          |gpc615_5_4104        |     8|
|4125  |      gpc883           |gpc615_5_4105        |     8|
|4126  |      gpc8830          |gpc615_5_4106        |     8|
|4127  |      gpc8831          |gpc606_5_4107        |     7|
|4128  |      gpc8832          |gpc606_5_4108        |     7|
|4129  |      gpc8833          |gpc606_5_4109        |     7|
|4130  |      gpc8834          |gpc615_5_4110        |     8|
|4131  |      gpc8835          |gpc615_5_4111        |     8|
|4132  |      gpc8836          |gpc615_5_4112        |     8|
|4133  |      gpc8837          |gpc615_5_4113        |     8|
|4134  |      gpc8838          |gpc615_5_4114        |     8|
|4135  |      gpc8839          |gpc615_5_4115        |     8|
|4136  |      gpc884           |gpc615_5_4116        |     8|
|4137  |      gpc8840          |gpc615_5_4117        |     8|
|4138  |      gpc8841          |gpc615_5_4118        |     8|
|4139  |      gpc8842          |gpc615_5_4119        |     8|
|4140  |      gpc8843          |gpc1163_5_4120       |     6|
|4141  |      gpc8844          |gpc1163_5_4121       |     6|
|4142  |      gpc8845          |gpc1163_5_4122       |     6|
|4143  |      gpc8846          |gpc1163_5_4123       |     6|
|4144  |      gpc8847          |gpc1163_5_4124       |     6|
|4145  |      gpc8848          |gpc1163_5_4125       |     6|
|4146  |      gpc8849          |gpc1163_5_4126       |     6|
|4147  |      gpc885           |gpc615_5_4127        |     8|
|4148  |      gpc8850          |gpc1163_5_4128       |     6|
|4149  |      gpc8851          |gpc1163_5_4129       |     6|
|4150  |      gpc8852          |gpc606_5_4130        |     7|
|4151  |      gpc8853          |gpc606_5_4131        |     7|
|4152  |      gpc8854          |gpc615_5_4132        |     8|
|4153  |      gpc8855          |gpc615_5_4133        |     8|
|4154  |      gpc8856          |gpc615_5_4134        |     8|
|4155  |      gpc8857          |gpc615_5_4135        |     8|
|4156  |      gpc8858          |gpc606_5_4136        |     7|
|4157  |      gpc8859          |gpc606_5_4137        |     7|
|4158  |      gpc886           |gpc615_5_4138        |     8|
|4159  |      gpc8860          |gpc606_5_4139        |     7|
|4160  |      gpc8861          |gpc606_5_4140        |     7|
|4161  |      gpc8862          |gpc606_5_4141        |     7|
|4162  |      gpc8863          |gpc606_5_4142        |     7|
|4163  |      gpc8864          |gpc606_5_4143        |     7|
|4164  |      gpc8865          |gpc606_5_4144        |     7|
|4165  |      gpc8866          |gpc606_5_4145        |     7|
|4166  |      gpc8867          |gpc606_5_4146        |     7|
|4167  |      gpc8868          |gpc606_5_4147        |     7|
|4168  |      gpc8869          |gpc606_5_4148        |     7|
|4169  |      gpc887           |gpc615_5_4149        |     8|
|4170  |      gpc8870          |gpc606_5_4150        |     7|
|4171  |      gpc8871          |gpc606_5_4151        |     7|
|4172  |      gpc8872          |gpc606_5_4152        |     7|
|4173  |      gpc8873          |gpc606_5_4153        |     7|
|4174  |      gpc8874          |gpc606_5_4154        |     7|
|4175  |      gpc8875          |gpc606_5_4155        |     7|
|4176  |      gpc8876          |gpc606_5_4156        |     7|
|4177  |      gpc8877          |gpc606_5_4157        |     7|
|4178  |      gpc8878          |gpc606_5_4158        |     7|
|4179  |      gpc888           |gpc615_5_4159        |     8|
|4180  |      gpc889           |gpc615_5_4160        |     8|
|4181  |      gpc89            |gpc606_5_4161        |     7|
|4182  |      gpc890           |gpc615_5_4162        |     8|
|4183  |      gpc891           |gpc615_5_4163        |     8|
|4184  |      gpc892           |gpc615_5_4164        |     8|
|4185  |      gpc893           |gpc615_5_4165        |     8|
|4186  |      gpc894           |gpc615_5_4166        |     8|
|4187  |      gpc895           |gpc615_5_4167        |     8|
|4188  |      gpc896           |gpc615_5_4168        |     8|
|4189  |      gpc897           |gpc615_5_4169        |     8|
|4190  |      gpc898           |gpc615_5_4170        |     8|
|4191  |      gpc899           |gpc615_5_4171        |     8|
|4192  |      gpc9             |gpc117_4_4172        |     6|
|4193  |      gpc90            |gpc606_5_4173        |     7|
|4194  |      gpc900           |gpc615_5_4174        |     8|
|4195  |      gpc901           |gpc615_5_4175        |     8|
|4196  |      gpc902           |gpc615_5_4176        |     8|
|4197  |      gpc903           |gpc615_5_4177        |     8|
|4198  |      gpc904           |gpc615_5_4178        |     8|
|4199  |      gpc905           |gpc615_5_4179        |     8|
|4200  |      gpc906           |gpc615_5_4180        |     8|
|4201  |      gpc907           |gpc615_5_4181        |     8|
|4202  |      gpc908           |gpc615_5_4182        |     8|
|4203  |      gpc909           |gpc615_5_4183        |     8|
|4204  |      gpc91            |gpc606_5_4184        |     7|
|4205  |      gpc910           |gpc615_5_4185        |     8|
|4206  |      gpc911           |gpc615_5_4186        |     8|
|4207  |      gpc912           |gpc615_5_4187        |     8|
|4208  |      gpc913           |gpc615_5_4188        |     8|
|4209  |      gpc914           |gpc615_5_4189        |     8|
|4210  |      gpc915           |gpc615_5_4190        |     8|
|4211  |      gpc916           |gpc615_5_4191        |     8|
|4212  |      gpc917           |gpc615_5_4192        |     8|
|4213  |      gpc918           |gpc615_5_4193        |     8|
|4214  |      gpc919           |gpc615_5_4194        |     8|
|4215  |      gpc92            |gpc606_5_4195        |     7|
|4216  |      gpc920           |gpc615_5_4196        |     8|
|4217  |      gpc921           |gpc615_5_4197        |     8|
|4218  |      gpc922           |gpc615_5_4198        |     8|
|4219  |      gpc923           |gpc615_5_4199        |     8|
|4220  |      gpc924           |gpc615_5_4200        |     8|
|4221  |      gpc925           |gpc615_5_4201        |     8|
|4222  |      gpc926           |gpc615_5_4202        |     8|
|4223  |      gpc927           |gpc615_5_4203        |     8|
|4224  |      gpc928           |gpc615_5_4204        |     8|
|4225  |      gpc9286          |gpc615_5_4205        |     8|
|4226  |      gpc9287          |gpc606_5_4206        |     7|
|4227  |      gpc9288          |gpc1163_5_4207       |     6|
|4228  |      gpc9289          |gpc1163_5_4208       |     6|
|4229  |      gpc929           |gpc615_5_4209        |     8|
|4230  |      gpc9290          |gpc606_5_4210        |     7|
|4231  |      gpc9291          |gpc606_5_4211        |     7|
|4232  |      gpc9292          |gpc606_5_4212        |     7|
|4233  |      gpc9293          |gpc606_5_4213        |     7|
|4234  |      gpc9294          |gpc606_5_4214        |     7|
|4235  |      gpc9295          |gpc606_5_4215        |     7|
|4236  |      gpc9296          |gpc606_5_4216        |     7|
|4237  |      gpc9297          |gpc606_5_4217        |     7|
|4238  |      gpc9298          |gpc207_4_4218        |     8|
|4239  |      gpc9299          |gpc207_4_4219        |     8|
|4240  |      gpc93            |gpc606_5_4220        |     7|
|4241  |      gpc930           |gpc615_5_4221        |     8|
|4242  |      gpc9300          |gpc135_4_4222        |     5|
|4243  |      gpc9301          |gpc117_4_4223        |     6|
|4244  |      gpc9302          |gpc606_5_4224        |     7|
|4245  |      gpc9303          |gpc606_5_4225        |     7|
|4246  |      gpc9304          |gpc606_5_4226        |     7|
|4247  |      gpc9305          |gpc2135_5_4227       |     7|
|4248  |      gpc9306          |gpc606_5_4228        |     7|
|4249  |      gpc9307          |gpc606_5_4229        |     7|
|4250  |      gpc9308          |gpc615_5_4230        |     8|
|4251  |      gpc9309          |gpc615_5_4231        |     8|
|4252  |      gpc931           |gpc623_5             |     8|
|4253  |      gpc9310          |gpc615_5_4232        |     8|
|4254  |      gpc9311          |gpc623_5_4233        |     8|
|4255  |      gpc9312          |gpc606_5_4234        |     7|
|4256  |      gpc9313          |gpc615_5_4235        |     8|
|4257  |      gpc9314          |gpc615_5_4236        |     8|
|4258  |      gpc9315          |gpc615_5_4237        |     8|
|4259  |      gpc9316          |gpc615_5_4238        |     8|
|4260  |      gpc9317          |gpc615_5_4239        |     8|
|4261  |      gpc9318          |gpc615_5_4240        |     8|
|4262  |      gpc9319          |gpc615_5_4241        |     8|
|4263  |      gpc932           |gpc606_5_4242        |     7|
|4264  |      gpc9320          |gpc615_5_4243        |     8|
|4265  |      gpc9321          |gpc615_5_4244        |     8|
|4266  |      gpc9322          |gpc615_5_4245        |     8|
|4267  |      gpc9323          |gpc615_5_4246        |     8|
|4268  |      gpc9324          |gpc615_5_4247        |     8|
|4269  |      gpc9325          |gpc615_5_4248        |     8|
|4270  |      gpc9326          |gpc615_5_4249        |     8|
|4271  |      gpc9327          |gpc615_5_4250        |     8|
|4272  |      gpc9328          |gpc606_5_4251        |     7|
|4273  |      gpc9329          |gpc606_5_4252        |     7|
|4274  |      gpc933           |gpc606_5_4253        |     7|
|4275  |      gpc9330          |gpc1163_5_4254       |     6|
|4276  |      gpc9331          |gpc615_5_4255        |     8|
|4277  |      gpc9332          |gpc615_5_4256        |     8|
|4278  |      gpc9333          |gpc615_5_4257        |     8|
|4279  |      gpc9334          |gpc606_5_4258        |     7|
|4280  |      gpc9335          |gpc606_5_4259        |     7|
|4281  |      gpc9336          |gpc606_5_4260        |     7|
|4282  |      gpc9337          |gpc623_5_4261        |     8|
|4283  |      gpc9338          |gpc2135_5_4262       |     7|
|4284  |      gpc9339          |gpc117_4_4263        |     6|
|4285  |      gpc934           |gpc606_5_4264        |     7|
|4286  |      gpc9340          |gpc606_5_4265        |     7|
|4287  |      gpc9341          |gpc615_5_4266        |     8|
|4288  |      gpc9342          |gpc615_5_4267        |     8|
|4289  |      gpc9343          |gpc117_4_4268        |     6|
|4290  |      gpc9344          |gpc117_4_4269        |     6|
|4291  |      gpc9345          |gpc615_5_4270        |     8|
|4292  |      gpc9346          |gpc615_5_4271        |     8|
|4293  |      gpc9347          |gpc615_5_4272        |     8|
|4294  |      gpc9348          |gpc615_5_4273        |     8|
|4295  |      gpc9349          |gpc615_5_4274        |     8|
|4296  |      gpc935           |gpc606_5_4275        |     7|
|4297  |      gpc9350          |gpc606_5_4276        |     7|
|4298  |      gpc9351          |gpc606_5_4277        |     7|
|4299  |      gpc9352          |gpc135_4_4278        |     5|
|4300  |      gpc9353          |gpc615_5_4279        |     8|
|4301  |      gpc9354          |gpc615_5_4280        |     8|
|4302  |      gpc9355          |gpc615_5_4281        |     8|
|4303  |      gpc9356          |gpc615_5_4282        |     8|
|4304  |      gpc9357          |gpc615_5_4283        |     8|
|4305  |      gpc9358          |gpc606_5_4284        |     7|
|4306  |      gpc9359          |gpc606_5_4285        |     7|
|4307  |      gpc936           |gpc606_5_4286        |     7|
|4308  |      gpc9360          |gpc606_5_4287        |     7|
|4309  |      gpc9361          |gpc117_4_4288        |     6|
|4310  |      gpc9362          |gpc117_4_4289        |     6|
|4311  |      gpc9363          |gpc615_5_4290        |     8|
|4312  |      gpc9364          |gpc615_5_4291        |     8|
|4313  |      gpc9365          |gpc606_5_4292        |     7|
|4314  |      gpc9366          |gpc606_5_4293        |     7|
|4315  |      gpc9367          |gpc606_5_4294        |     7|
|4316  |      gpc9368          |gpc606_5_4295        |     7|
|4317  |      gpc9369          |gpc606_5_4296        |     7|
|4318  |      gpc937           |gpc606_5_4297        |     7|
|4319  |      gpc9370          |gpc615_5_4298        |     8|
|4320  |      gpc9371          |gpc615_5_4299        |     8|
|4321  |      gpc9372          |gpc135_4_4300        |     5|
|4322  |      gpc9373          |gpc135_4_4301        |     5|
|4323  |      gpc9374          |gpc135_4_4302        |     5|
|4324  |      gpc9375          |gpc606_5_4303        |     7|
|4325  |      gpc9376          |gpc615_5_4304        |     8|
|4326  |      gpc9377          |gpc615_5_4305        |     8|
|4327  |      gpc9378          |gpc615_5_4306        |     8|
|4328  |      gpc9379          |gpc615_5_4307        |     8|
|4329  |      gpc938           |gpc606_5_4308        |     7|
|4330  |      gpc9380          |gpc7_3_4309          |     6|
|4331  |      gpc9381          |gpc615_5_4310        |     8|
|4332  |      gpc9382          |gpc615_5_4311        |     8|
|4333  |      gpc9383          |gpc615_5_4312        |     8|
|4334  |      gpc9384          |gpc615_5_4313        |     8|
|4335  |      gpc9385          |gpc615_5_4314        |     8|
|4336  |      gpc9386          |gpc615_5_4315        |     8|
|4337  |      gpc9387          |gpc615_5_4316        |     8|
|4338  |      gpc9388          |gpc615_5_4317        |     8|
|4339  |      gpc9389          |gpc615_5_4318        |     8|
|4340  |      gpc939           |gpc606_5_4319        |     7|
|4341  |      gpc9390          |gpc2135_5_4320       |     7|
|4342  |      gpc9391          |gpc2135_5_4321       |     7|
|4343  |      gpc9392          |gpc2135_5_4322       |     7|
|4344  |      gpc9393          |gpc2135_5_4323       |     7|
|4345  |      gpc9394          |gpc615_5_4324        |     8|
|4346  |      gpc9395          |gpc606_5_4325        |     7|
|4347  |      gpc9396          |gpc623_5_4326        |     8|
|4348  |      gpc9397          |gpc606_5_4327        |     7|
|4349  |      gpc9398          |gpc615_5_4328        |     8|
|4350  |      gpc9399          |gpc615_5_4329        |     8|
|4351  |      gpc94            |gpc606_5_4330        |     7|
|4352  |      gpc940           |gpc606_5_4331        |     7|
|4353  |      gpc9400          |gpc615_5_4332        |     8|
|4354  |      gpc9401          |gpc615_5_4333        |     8|
|4355  |      gpc9402          |gpc606_5_4334        |     7|
|4356  |      gpc9403          |gpc615_5_4335        |     8|
|4357  |      gpc9404          |gpc615_5_4336        |     8|
|4358  |      gpc9405          |gpc615_5_4337        |     8|
|4359  |      gpc9406          |gpc2135_5_4338       |     7|
|4360  |      gpc9407          |gpc2135_5_4339       |     7|
|4361  |      gpc9408          |gpc1163_5_4340       |     6|
|4362  |      gpc9409          |gpc1163_5_4341       |     6|
|4363  |      gpc941           |gpc606_5_4342        |     7|
|4364  |      gpc9410          |gpc1325_5_4343       |     9|
|4365  |      gpc9411          |gpc606_5_4344        |     7|
|4366  |      gpc942           |gpc606_5_4345        |     7|
|4367  |      gpc943           |gpc606_5_4346        |     7|
|4368  |      gpc944           |gpc606_5_4347        |     7|
|4369  |      gpc945           |gpc606_5_4348        |     7|
|4370  |      gpc946           |gpc606_5_4349        |     7|
|4371  |      gpc947           |gpc606_5_4350        |     7|
|4372  |      gpc948           |gpc606_5_4351        |     7|
|4373  |      gpc949           |gpc606_5_4352        |     7|
|4374  |      gpc95            |gpc606_5_4353        |     7|
|4375  |      gpc950           |gpc606_5_4354        |     7|
|4376  |      gpc951           |gpc606_5_4355        |     7|
|4377  |      gpc952           |gpc606_5_4356        |     7|
|4378  |      gpc953           |gpc606_5_4357        |     7|
|4379  |      gpc954           |gpc606_5_4358        |     7|
|4380  |      gpc955           |gpc606_5_4359        |     7|
|4381  |      gpc956           |gpc606_5_4360        |     7|
|4382  |      gpc957           |gpc606_5_4361        |     7|
|4383  |      gpc958           |gpc606_5_4362        |     7|
|4384  |      gpc959           |gpc606_5_4363        |     7|
|4385  |      gpc96            |gpc606_5_4364        |     7|
|4386  |      gpc960           |gpc606_5_4365        |     7|
|4387  |      gpc961           |gpc606_5_4366        |     7|
|4388  |      gpc962           |gpc606_5_4367        |     7|
|4389  |      gpc963           |gpc606_5_4368        |     7|
|4390  |      gpc964           |gpc606_5_4369        |     7|
|4391  |      gpc9648          |gpc615_5_4370        |     8|
|4392  |      gpc9649          |gpc615_5_4371        |     8|
|4393  |      gpc965           |gpc606_5_4372        |     7|
|4394  |      gpc9650          |gpc606_5_4373        |     7|
|4395  |      gpc9651          |gpc606_5_4374        |     7|
|4396  |      gpc9652          |gpc615_5_4375        |     8|
|4397  |      gpc9653          |gpc606_5_4376        |     7|
|4398  |      gpc9654          |gpc606_5_4377        |     7|
|4399  |      gpc9655          |gpc606_5_4378        |     7|
|4400  |      gpc9656          |gpc615_5_4379        |     8|
|4401  |      gpc9657          |gpc1406_5_4380       |     8|
|4402  |      gpc9658          |gpc7_3_4381          |     6|
|4403  |      gpc9659          |gpc606_5_4382        |     7|
|4404  |      gpc966           |gpc606_5_4383        |     7|
|4405  |      gpc9660          |gpc606_5_4384        |     7|
|4406  |      gpc9661          |gpc1343_5_4385       |     7|
|4407  |      gpc9662          |gpc615_5_4386        |     8|
|4408  |      gpc9663          |gpc615_5_4387        |     8|
|4409  |      gpc9664          |gpc606_5_4388        |     7|
|4410  |      gpc9665          |gpc117_4_4389        |     6|
|4411  |      gpc9666          |gpc615_5_4390        |     8|
|4412  |      gpc9667          |gpc615_5_4391        |     8|
|4413  |      gpc9668          |gpc615_5_4392        |     8|
|4414  |      gpc9669          |gpc606_5_4393        |     7|
|4415  |      gpc967           |gpc606_5_4394        |     7|
|4416  |      gpc9670          |gpc15_3_4395         |     5|
|4417  |      gpc9671          |gpc15_3_4396         |     5|
|4418  |      gpc9672          |gpc615_5_4397        |     8|
|4419  |      gpc9673          |gpc615_5_4398        |     8|
|4420  |      gpc9674          |gpc606_5_4399        |     7|
|4421  |      gpc9675          |gpc615_5_4400        |     8|
|4422  |      gpc9676          |gpc615_5_4401        |     8|
|4423  |      gpc9677          |gpc606_5_4402        |     7|
|4424  |      gpc9678          |gpc615_5_4403        |     8|
|4425  |      gpc9679          |gpc615_5_4404        |     8|
|4426  |      gpc968           |gpc606_5_4405        |     7|
|4427  |      gpc9680          |gpc606_5_4406        |     7|
|4428  |      gpc9681          |gpc606_5_4407        |     7|
|4429  |      gpc9682          |gpc606_5_4408        |     7|
|4430  |      gpc9683          |gpc615_5_4409        |     8|
|4431  |      gpc9684          |gpc606_5_4410        |     7|
|4432  |      gpc9685          |gpc2135_5_4411       |     7|
|4433  |      gpc9686          |gpc606_5_4412        |     7|
|4434  |      gpc9687          |gpc23_3              |     5|
|4435  |      gpc9688          |gpc606_5_4413        |     7|
|4436  |      gpc9689          |gpc606_5_4414        |     7|
|4437  |      gpc969           |gpc606_5_4415        |     7|
|4438  |      gpc9690          |gpc615_5_4416        |     8|
|4439  |      gpc9691          |gpc615_5_4417        |     8|
|4440  |      gpc9692          |gpc1163_5_4418       |     6|
|4441  |      gpc9693          |gpc1163_5_4419       |     6|
|4442  |      gpc9694          |gpc606_5_4420        |     7|
|4443  |      gpc9695          |gpc606_5_4421        |     7|
|4444  |      gpc9696          |gpc606_5_4422        |     7|
|4445  |      gpc9697          |gpc606_5_4423        |     7|
|4446  |      gpc9698          |gpc7_3_4424          |     6|
|4447  |      gpc9699          |gpc623_5_4425        |     8|
|4448  |      gpc97            |gpc606_5_4426        |     7|
|4449  |      gpc970           |gpc606_5_4427        |     7|
|4450  |      gpc9700          |gpc117_4_4428        |     6|
|4451  |      gpc9701          |gpc117_4_4429        |     6|
|4452  |      gpc9702          |gpc135_4_4430        |     5|
|4453  |      gpc9703          |gpc135_4_4431        |     5|
|4454  |      gpc9704          |gpc135_4_4432        |     5|
|4455  |      gpc9705          |gpc615_5_4433        |     8|
|4456  |      gpc9706          |gpc615_5_4434        |     8|
|4457  |      gpc9707          |gpc2135_5_4435       |     7|
|4458  |      gpc9708          |gpc2135_5_4436       |     7|
|4459  |      gpc9709          |gpc2135_5_4437       |     7|
|4460  |      gpc971           |gpc606_5_4438        |     7|
|4461  |      gpc9710          |gpc606_5_4439        |     7|
|4462  |      gpc9711          |gpc606_5_4440        |     7|
|4463  |      gpc9712          |gpc207_4_4441        |     8|
|4464  |      gpc9713          |gpc606_5_4442        |     7|
|4465  |      gpc9714          |gpc1406_5_4443       |     8|
|4466  |      gpc9715          |gpc1406_5_4444       |     8|
|4467  |      gpc9716          |gpc1406_5_4445       |     8|
|4468  |      gpc9717          |gpc606_5_4446        |     7|
|4469  |      gpc972           |gpc606_5_4447        |     7|
|4470  |      gpc973           |gpc606_5_4448        |     7|
|4471  |      gpc974           |gpc606_5_4449        |     7|
|4472  |      gpc975           |gpc606_5_4450        |     7|
|4473  |      gpc976           |gpc606_5_4451        |     7|
|4474  |      gpc977           |gpc606_5_4452        |     7|
|4475  |      gpc978           |gpc606_5_4453        |     7|
|4476  |      gpc979           |gpc606_5_4454        |     7|
|4477  |      gpc98            |gpc606_5_4455        |     7|
|4478  |      gpc980           |gpc606_5_4456        |     7|
|4479  |      gpc981           |gpc606_5_4457        |     7|
|4480  |      gpc982           |gpc606_5_4458        |     7|
|4481  |      gpc9823          |gpc1406_5_4459       |     8|
|4482  |      gpc9824          |gpc2135_5_4460       |     7|
|4483  |      gpc9825          |gpc623_5_4461        |     8|
|4484  |      gpc9826          |gpc615_5_4462        |     8|
|4485  |      gpc9827          |gpc615_5_4463        |     8|
|4486  |      gpc9828          |gpc7_3_4464          |     6|
|4487  |      gpc9829          |gpc623_5_4465        |     8|
|4488  |      gpc983           |gpc606_5_4466        |     7|
|4489  |      gpc9830          |gpc606_5_4467        |     7|
|4490  |      gpc9831          |gpc15_3_4468         |     5|
|4491  |      gpc9832          |gpc207_4_4469        |     8|
|4492  |      gpc9833          |gpc15_3_4470         |     5|
|4493  |      gpc9834          |gpc615_5_4471        |     8|
|4494  |      gpc9835          |gpc3_2_4472          |     3|
|4495  |      gpc9836          |gpc615_5_4473        |     8|
|4496  |      gpc9837          |gpc615_5_4474        |     8|
|4497  |      gpc9838          |gpc606_5_4475        |     7|
|4498  |      gpc9839          |gpc15_3_4476         |     5|
|4499  |      gpc984           |gpc606_5_4477        |     7|
|4500  |      gpc9840          |gpc615_5_4478        |     8|
|4501  |      gpc9841          |gpc615_5_4479        |     8|
|4502  |      gpc9842          |gpc615_5_4480        |     8|
|4503  |      gpc9843          |gpc606_5_4481        |     7|
|4504  |      gpc9844          |gpc3_2_4482          |     3|
|4505  |      gpc9845          |gpc615_5_4483        |     8|
|4506  |      gpc9846          |gpc615_5_4484        |     8|
|4507  |      gpc9847          |gpc615_5_4485        |     8|
|4508  |      gpc9848          |gpc135_4_4486        |     5|
|4509  |      gpc9849          |gpc135_4_4487        |     5|
|4510  |      gpc985           |gpc606_5_4488        |     7|
|4511  |      gpc9850          |gpc223_4             |     7|
|4512  |      gpc9851          |gpc7_3_4489          |     6|
|4513  |      gpc9852          |gpc3_2_4490          |     3|
|4514  |      gpc9853          |gpc1163_5_4491       |     6|
|4515  |      gpc9854          |gpc117_4_4492        |     6|
|4516  |      gpc9855          |gpc117_4_4493        |     6|
|4517  |      gpc986           |gpc606_5_4494        |     7|
|4518  |      gpc987           |gpc606_5_4495        |     7|
|4519  |      gpc988           |gpc606_5_4496        |     7|
|4520  |      gpc989           |gpc606_5_4497        |     7|
|4521  |      gpc99            |gpc606_5_4498        |     7|
|4522  |      gpc990           |gpc606_5_4499        |     7|
|4523  |      gpc991           |gpc606_5_4500        |     7|
|4524  |      gpc992           |gpc606_5_4501        |     7|
|4525  |      gpc993           |gpc606_5_4502        |     7|
|4526  |      gpc994           |gpc606_5_4503        |     7|
|4527  |      gpc995           |gpc606_5_4504        |     7|
|4528  |      gpc996           |gpc606_5_4505        |     7|
|4529  |      gpc997           |gpc606_5_4506        |     7|
|4530  |      gpc998           |gpc606_5_4507        |     7|
|4531  |      gpc999           |gpc606_5_4508        |     7|
|4532  |      gpc9991          |gpc1415_5_4509       |     9|
|4533  |      gpc9992          |gpc3_2_4510          |     3|
|4534  |      gpc9993          |gpc3_2_4511          |     3|
|4535  |      gpc9994          |gpc215_4_4512        |     7|
|4536  |      gpc9995          |gpc1415_5_4513       |     9|
|4537  |      gpc9996          |gpc207_4_4514        |     8|
|4538  |      gpc9997          |gpc1343_5_4515       |     7|
|4539  |      gpc9998          |gpc623_5_4516        |     8|
|4540  |      gpc9999          |gpc1163_5_4517       |     6|
|4541  |    rowadder2_1inst    |rowadder2_1_73       |   165|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1321 ; free virtual = 7592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2184.789 ; gain = 831.586 ; free physical = 1321 ; free virtual = 7592
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2184.797 ; gain = 831.586 ; free physical = 1321 ; free virtual = 7592
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2196.789 ; gain = 3.000 ; free physical = 1597 ; free virtual = 7871
INFO: [Netlist 29-17] Analyzing 11591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2410.754 ; gain = 0.000 ; free physical = 1457 ; free virtual = 7726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7035 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 7035 instances

Synth Design complete | Checksum: 5e2e2d7e
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 2410.789 ; gain = 1063.523 ; free physical = 1457 ; free virtual = 7726
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1722.965; main = 1556.097; forked = 338.237
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3180.090; main = 2410.758; forked = 995.297
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2434.766 ; gain = 0.000 ; free physical = 1450 ; free virtual = 7727
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:49:00 2024...
[Sat Aug 10 01:49:04 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2957 ; free virtual = 9194
[Sat Aug 10 01:49:04 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:49:04 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1777.363 ; gain = 0.000 ; free physical = 2035 ; free virtual = 8272
INFO: [Netlist 29-17] Analyzing 11591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1931.926 ; gain = 13.312 ; free physical = 1880 ; free virtual = 8115
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.926 ; gain = 0.000 ; free physical = 1877 ; free virtual = 8115
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7035 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 7035 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.961 ; gain = 582.723 ; free physical = 1877 ; free virtual = 8115
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2042.551 ; gain = 110.590 ; free physical = 1861 ; free virtual = 8098

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 958063c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2576.402 ; gain = 533.852 ; free physical = 1399 ; free virtual = 7634

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 958063c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.207 ; gain = 0.000 ; free physical = 1093 ; free virtual = 7330

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 958063c5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2886.207 ; gain = 0.000 ; free physical = 1093 ; free virtual = 7330
Phase 1 Initialization | Checksum: 958063c5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2886.207 ; gain = 0.000 ; free physical = 1093 ; free virtual = 7330

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 958063c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2886.207 ; gain = 0.000 ; free physical = 1093 ; free virtual = 7330

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 958063c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2886.207 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7318
Phase 2 Timer Update And Timing Data Collection | Checksum: 958063c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2886.207 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7318

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14ccebd04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2942.234 ; gain = 56.027 ; free physical = 1080 ; free virtual = 7318
Retarget | Checksum: 14ccebd04
INFO: [Opt 31-389] Phase Retarget created 63 cells and removed 183 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13aa3e8af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.234 ; gain = 56.027 ; free physical = 1080 ; free virtual = 7318
Constant propagation | Checksum: 13aa3e8af
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 130 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 10dce01de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.234 ; gain = 56.027 ; free physical = 1079 ; free virtual = 7317
Sweep | Checksum: 10dce01de
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 10dce01de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.250 ; gain = 88.043 ; free physical = 1079 ; free virtual = 7317
BUFG optimization | Checksum: 10dce01de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 10dce01de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.250 ; gain = 88.043 ; free physical = 1079 ; free virtual = 7317
Shift Register Optimization | Checksum: 10dce01de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10dce01de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.250 ; gain = 88.043 ; free physical = 1079 ; free virtual = 7317
Post Processing Netlist | Checksum: 10dce01de
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 100b6199e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2974.250 ; gain = 88.043 ; free physical = 1079 ; free virtual = 7316

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2974.250 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7316
Phase 9.2 Verifying Netlist Connectivity | Checksum: 100b6199e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2974.250 ; gain = 88.043 ; free physical = 1079 ; free virtual = 7316
Phase 9 Finalization | Checksum: 100b6199e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2974.250 ; gain = 88.043 ; free physical = 1079 ; free virtual = 7316
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              63  |             183  |                                              0  |
|  Constant propagation         |               2  |             130  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 100b6199e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2974.250 ; gain = 88.043 ; free physical = 1079 ; free virtual = 7316
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.250 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7316

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 100b6199e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.250 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7316

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 100b6199e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.250 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7316

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.250 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7316
Ending Netlist Obfuscation Task | Checksum: 100b6199e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.250 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7316
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2974.250 ; gain = 1042.289 ; free physical = 1079 ; free virtual = 7316
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3038.281 ; gain = 0.000 ; free physical = 1052 ; free virtual = 7298
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1040 ; free virtual = 7286
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 74a8c285

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1040 ; free virtual = 7286
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1040 ; free virtual = 7286

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d9798f3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1016 ; free virtual = 7263

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19c51b445

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1005 ; free virtual = 7251

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19c51b445

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1005 ; free virtual = 7251
Phase 1 Placer Initialization | Checksum: 19c51b445

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1005 ; free virtual = 7251

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19c51b445

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1004 ; free virtual = 7250

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19c51b445

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1004 ; free virtual = 7250

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19c51b445

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3070.297 ; gain = 0.000 ; free physical = 1004 ; free virtual = 7250

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 110752efe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3155.652 ; gain = 85.355 ; free physical = 898 ; free virtual = 7144
Phase 2 Global Placement | Checksum: 110752efe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3155.652 ; gain = 85.355 ; free physical = 898 ; free virtual = 7144

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 110752efe

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3155.652 ; gain = 85.355 ; free physical = 898 ; free virtual = 7144

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abdd9f8b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3155.652 ; gain = 85.355 ; free physical = 897 ; free virtual = 7144

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2158ea587

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3155.652 ; gain = 85.355 ; free physical = 897 ; free virtual = 7144

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2158ea587

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3155.652 ; gain = 85.355 ; free physical = 897 ; free virtual = 7144

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: aeec9870

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7124

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: aeec9870

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7124

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: aeec9870

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7124
Phase 3 Detail Placement | Checksum: aeec9870

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7124

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: aeec9870

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7124

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: aeec9870

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7123

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: aeec9870

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7123
Phase 4.3 Placer Reporting | Checksum: aeec9870

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7123

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 877 ; free virtual = 7123

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7123
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aeec9870

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7123
Ending Placer Task | Checksum: 861f132e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.680 ; gain = 92.383 ; free physical = 877 ; free virtual = 7123
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3162.680 ; gain = 124.398 ; free physical = 877 ; free virtual = 7123
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 878 ; free virtual = 7125
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 880 ; free virtual = 7127
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 872 ; free virtual = 7126
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 827 ; free virtual = 7126
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 827 ; free virtual = 7126
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 827 ; free virtual = 7125
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 823 ; free virtual = 7125
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 823 ; free virtual = 7125
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3162.680 ; gain = 0.000 ; free physical = 823 ; free virtual = 7125
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 865 ; free virtual = 7125
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 858 ; free virtual = 7124
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 804 ; free virtual = 7114
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 804 ; free virtual = 7114
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 803 ; free virtual = 7113
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 799 ; free virtual = 7113
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 799 ; free virtual = 7113
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3181.570 ; gain = 0.000 ; free physical = 799 ; free virtual = 7113
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 117650a9 ConstDB: 0 ShapeSum: 74a8c285 RouteDB: 0
Post Restoration Checksum: NetGraph: 83305711 | NumContArr: c2d3a52e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2cb55f179

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.277 ; gain = 5.656 ; free physical = 711 ; free virtual = 6984

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2cb55f179

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3336.277 ; gain = 38.656 ; free physical = 678 ; free virtual = 6951

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2cb55f179

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3336.277 ; gain = 38.656 ; free physical = 678 ; free virtual = 6951
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53733
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53733
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2683a3412

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 623 ; free virtual = 6896

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2683a3412

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 623 ; free virtual = 6896

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2b833af50

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 623 ; free virtual = 6896
Phase 3 Initial Routing | Checksum: 2b833af50

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 623 ; free virtual = 6896

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 512
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 29de9685b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 608 ; free virtual = 6881
Phase 4 Rip-up And Reroute | Checksum: 29de9685b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 608 ; free virtual = 6881

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 29de9685b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 608 ; free virtual = 6881

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 29de9685b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 608 ; free virtual = 6881
Phase 6 Post Hold Fix | Checksum: 29de9685b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 608 ; free virtual = 6881

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.43805 %
  Global Horizontal Routing Utilization  = 10.6863 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 29de9685b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 608 ; free virtual = 6881

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29de9685b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 608 ; free virtual = 6881

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 271c2843b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 609 ; free virtual = 6880
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 14f942a6e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 607 ; free virtual = 6880
Ending Routing Task | Checksum: 14f942a6e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3390.637 ; gain = 93.016 ; free physical = 617 ; free virtual = 6890

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3390.637 ; gain = 209.066 ; free physical = 617 ; free virtual = 6890
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3566.867 ; gain = 0.000 ; free physical = 495 ; free virtual = 6787
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.867 ; gain = 0.000 ; free physical = 450 ; free virtual = 6786
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.867 ; gain = 0.000 ; free physical = 450 ; free virtual = 6786
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3566.867 ; gain = 0.000 ; free physical = 443 ; free virtual = 6786
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3566.867 ; gain = 0.000 ; free physical = 439 ; free virtual = 6786
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.867 ; gain = 0.000 ; free physical = 438 ; free virtual = 6786
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.867 ; gain = 0.000 ; free physical = 438 ; free virtual = 6786
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:50:29 2024...
[Sat Aug 10 01:50:35 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:01:32 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2893 ; free virtual = 9194
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2889 ; free virtual = 9190
INFO: [Netlist 29-17] Analyzing 11590 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2883 ; free virtual = 9185
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9182
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9182
Read PlaceDB: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2889 ; free virtual = 9190
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2889 ; free virtual = 9190
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2888 ; free virtual = 9189
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2888 ; free virtual = 9189
Restored from archive | CPU: 1.410000 secs | Memory: 67.269989 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2888 ; free virtual = 9189
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2888 ; free virtual = 9189
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7034 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 7034 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.215 ; gain = 0.000 ; free physical = 2888 ; free virtual = 9189
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_128_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:50:46 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:50:46 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3055809
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.215 ; gain = 407.598 ; free physical = 1702 ; free virtual = 7935
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_128_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:247]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:438]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:438]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_39' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:8483]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_39' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:8483]
WARNING: [Synth 8-689] width (39) of port connection 'dst0' does not match port width (40) of module 'rowadder2_1_39' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:435]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_128_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:247]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1867.152 ; gain = 511.535 ; free physical = 1571 ; free virtual = 7806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.965 ; gain = 529.348 ; free physical = 1571 ; free virtual = 7806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.969 ; gain = 537.352 ; free physical = 1571 ; free virtual = 7805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1901.875 ; gain = 546.258 ; free physical = 1556 ; free virtual = 7792
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1998.406 ; gain = 642.789 ; free physical = 1462 ; free virtual = 7703
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1458 ; free virtual = 7699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   598|
|3     |LUT1   |    22|
|4     |LUT2   |   154|
|5     |LUT4   |   566|
|6     |LUT5   |  1944|
|7     |LUT6   |  1043|
|8     |FDRE   |  4096|
|9     |IBUF   |    33|
|10    |OBUF   |    39|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |  8496|
|2     |  compressor2_1_128_32 |compressor2_1_128_32 |  4327|
|3     |    compressor_inst    |compressor           |  4239|
|4     |      gpc0             |gpc1163_5            |     6|
|5     |      gpc1             |gpc1163_5_0          |     6|
|6     |      gpc10            |gpc606_5             |     7|
|7     |      gpc100           |gpc606_5_1           |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc107           |gpc606_5_8           |     7|
|15    |      gpc108           |gpc606_5_9           |     7|
|16    |      gpc109           |gpc606_5_10          |     7|
|17    |      gpc11            |gpc606_5_11          |     7|
|18    |      gpc110           |gpc606_5_12          |     7|
|19    |      gpc111           |gpc606_5_13          |     7|
|20    |      gpc112           |gpc606_5_14          |     7|
|21    |      gpc113           |gpc606_5_15          |     7|
|22    |      gpc114           |gpc606_5_16          |     7|
|23    |      gpc115           |gpc606_5_17          |     7|
|24    |      gpc116           |gpc606_5_18          |     7|
|25    |      gpc117           |gpc615_5             |     8|
|26    |      gpc118           |gpc615_5_19          |     8|
|27    |      gpc119           |gpc606_5_20          |     7|
|28    |      gpc12            |gpc606_5_21          |     7|
|29    |      gpc120           |gpc606_5_22          |     7|
|30    |      gpc121           |gpc606_5_23          |     7|
|31    |      gpc122           |gpc606_5_24          |     7|
|32    |      gpc123           |gpc606_5_25          |     7|
|33    |      gpc124           |gpc606_5_26          |     7|
|34    |      gpc125           |gpc606_5_27          |     7|
|35    |      gpc126           |gpc606_5_28          |     7|
|36    |      gpc1264          |gpc2135_5            |     7|
|37    |      gpc1265          |gpc2135_5_29         |     7|
|38    |      gpc1266          |gpc2135_5_30         |     7|
|39    |      gpc1267          |gpc2135_5_31         |     7|
|40    |      gpc1268          |gpc606_5_32          |     7|
|41    |      gpc1269          |gpc615_5_33          |     8|
|42    |      gpc127           |gpc606_5_34          |     7|
|43    |      gpc1270          |gpc615_5_35          |     8|
|44    |      gpc1271          |gpc615_5_36          |     8|
|45    |      gpc1272          |gpc615_5_37          |     8|
|46    |      gpc1273          |gpc615_5_38          |     8|
|47    |      gpc1274          |gpc615_5_39          |     8|
|48    |      gpc1275          |gpc615_5_40          |     8|
|49    |      gpc1276          |gpc615_5_41          |     8|
|50    |      gpc1277          |gpc606_5_42          |     7|
|51    |      gpc1278          |gpc606_5_43          |     7|
|52    |      gpc1279          |gpc606_5_44          |     7|
|53    |      gpc128           |gpc606_5_45          |     7|
|54    |      gpc1280          |gpc606_5_46          |     7|
|55    |      gpc1281          |gpc606_5_47          |     7|
|56    |      gpc1282          |gpc615_5_48          |     8|
|57    |      gpc1283          |gpc615_5_49          |     8|
|58    |      gpc1284          |gpc615_5_50          |     8|
|59    |      gpc1285          |gpc606_5_51          |     7|
|60    |      gpc1286          |gpc606_5_52          |     7|
|61    |      gpc1287          |gpc606_5_53          |     7|
|62    |      gpc1288          |gpc615_5_54          |     8|
|63    |      gpc1289          |gpc615_5_55          |     8|
|64    |      gpc129           |gpc606_5_56          |     7|
|65    |      gpc1290          |gpc615_5_57          |     8|
|66    |      gpc1291          |gpc615_5_58          |     8|
|67    |      gpc1292          |gpc615_5_59          |     8|
|68    |      gpc1293          |gpc606_5_60          |     7|
|69    |      gpc1294          |gpc606_5_61          |     7|
|70    |      gpc1295          |gpc615_5_62          |     8|
|71    |      gpc1296          |gpc615_5_63          |     8|
|72    |      gpc1297          |gpc615_5_64          |     8|
|73    |      gpc1298          |gpc615_5_65          |     8|
|74    |      gpc1299          |gpc615_5_66          |     8|
|75    |      gpc13            |gpc606_5_67          |     7|
|76    |      gpc130           |gpc606_5_68          |     7|
|77    |      gpc1300          |gpc117_4             |     6|
|78    |      gpc1301          |gpc606_5_69          |     7|
|79    |      gpc1302          |gpc606_5_70          |     7|
|80    |      gpc1303          |gpc606_5_71          |     7|
|81    |      gpc1304          |gpc615_5_72          |     8|
|82    |      gpc1305          |gpc615_5_73          |     8|
|83    |      gpc1306          |gpc615_5_74          |     8|
|84    |      gpc1307          |gpc615_5_75          |     8|
|85    |      gpc1308          |gpc615_5_76          |     8|
|86    |      gpc1309          |gpc606_5_77          |     7|
|87    |      gpc131           |gpc606_5_78          |     7|
|88    |      gpc1310          |gpc606_5_79          |     7|
|89    |      gpc1311          |gpc606_5_80          |     7|
|90    |      gpc1312          |gpc615_5_81          |     8|
|91    |      gpc1313          |gpc615_5_82          |     8|
|92    |      gpc1314          |gpc615_5_83          |     8|
|93    |      gpc1315          |gpc615_5_84          |     8|
|94    |      gpc1316          |gpc606_5_85          |     7|
|95    |      gpc1317          |gpc606_5_86          |     7|
|96    |      gpc1318          |gpc606_5_87          |     7|
|97    |      gpc1319          |gpc606_5_88          |     7|
|98    |      gpc132           |gpc606_5_89          |     7|
|99    |      gpc1320          |gpc606_5_90          |     7|
|100   |      gpc1321          |gpc606_5_91          |     7|
|101   |      gpc1322          |gpc606_5_92          |     7|
|102   |      gpc1323          |gpc615_5_93          |     8|
|103   |      gpc1324          |gpc606_5_94          |     7|
|104   |      gpc1325          |gpc606_5_95          |     7|
|105   |      gpc1326          |gpc606_5_96          |     7|
|106   |      gpc1327          |gpc606_5_97          |     7|
|107   |      gpc1328          |gpc606_5_98          |     7|
|108   |      gpc1329          |gpc615_5_99          |     8|
|109   |      gpc133           |gpc606_5_100         |     7|
|110   |      gpc1330          |gpc606_5_101         |     7|
|111   |      gpc1331          |gpc606_5_102         |     7|
|112   |      gpc1332          |gpc606_5_103         |     7|
|113   |      gpc1333          |gpc606_5_104         |     7|
|114   |      gpc1334          |gpc606_5_105         |     7|
|115   |      gpc1335          |gpc606_5_106         |     7|
|116   |      gpc1336          |gpc606_5_107         |     7|
|117   |      gpc1337          |gpc606_5_108         |     7|
|118   |      gpc1338          |gpc1415_5            |     9|
|119   |      gpc1339          |gpc2135_5_109        |     7|
|120   |      gpc134           |gpc606_5_110         |     7|
|121   |      gpc135           |gpc606_5_111         |     7|
|122   |      gpc136           |gpc606_5_112         |     7|
|123   |      gpc137           |gpc606_5_113         |     7|
|124   |      gpc138           |gpc606_5_114         |     7|
|125   |      gpc139           |gpc606_5_115         |     7|
|126   |      gpc14            |gpc606_5_116         |     7|
|127   |      gpc140           |gpc606_5_117         |     7|
|128   |      gpc141           |gpc606_5_118         |     7|
|129   |      gpc142           |gpc606_5_119         |     7|
|130   |      gpc143           |gpc606_5_120         |     7|
|131   |      gpc144           |gpc606_5_121         |     7|
|132   |      gpc145           |gpc606_5_122         |     7|
|133   |      gpc146           |gpc606_5_123         |     7|
|134   |      gpc147           |gpc606_5_124         |     7|
|135   |      gpc148           |gpc606_5_125         |     7|
|136   |      gpc149           |gpc606_5_126         |     7|
|137   |      gpc1495          |gpc606_5_127         |     7|
|138   |      gpc1496          |gpc207_4             |     8|
|139   |      gpc1497          |gpc117_4_128         |     6|
|140   |      gpc1498          |gpc615_5_129         |     8|
|141   |      gpc1499          |gpc615_5_130         |     8|
|142   |      gpc15            |gpc606_5_131         |     7|
|143   |      gpc150           |gpc606_5_132         |     7|
|144   |      gpc1500          |gpc615_5_133         |     8|
|145   |      gpc1501          |gpc1343_5            |     7|
|146   |      gpc1502          |gpc1343_5_134        |     7|
|147   |      gpc1503          |gpc606_5_135         |     7|
|148   |      gpc1504          |gpc1343_5_136        |     7|
|149   |      gpc1505          |gpc1343_5_137        |     7|
|150   |      gpc1506          |gpc1343_5_138        |     7|
|151   |      gpc1507          |gpc615_5_139         |     8|
|152   |      gpc1508          |gpc606_5_140         |     7|
|153   |      gpc1509          |gpc606_5_141         |     7|
|154   |      gpc151           |gpc606_5_142         |     7|
|155   |      gpc1510          |gpc207_4_143         |     8|
|156   |      gpc1511          |gpc615_5_144         |     8|
|157   |      gpc1512          |gpc615_5_145         |     8|
|158   |      gpc1513          |gpc606_5_146         |     7|
|159   |      gpc1514          |gpc606_5_147         |     7|
|160   |      gpc1515          |gpc606_5_148         |     7|
|161   |      gpc1516          |gpc606_5_149         |     7|
|162   |      gpc1517          |gpc615_5_150         |     8|
|163   |      gpc1518          |gpc615_5_151         |     8|
|164   |      gpc1519          |gpc615_5_152         |     8|
|165   |      gpc152           |gpc606_5_153         |     7|
|166   |      gpc1520          |gpc606_5_154         |     7|
|167   |      gpc1521          |gpc606_5_155         |     7|
|168   |      gpc1522          |gpc615_5_156         |     8|
|169   |      gpc1523          |gpc615_5_157         |     8|
|170   |      gpc1524          |gpc615_5_158         |     8|
|171   |      gpc1525          |gpc1325_5            |     9|
|172   |      gpc1526          |gpc1325_5_159        |     9|
|173   |      gpc1527          |gpc7_3               |     6|
|174   |      gpc1528          |gpc1163_5_160        |     6|
|175   |      gpc1529          |gpc1163_5_161        |     6|
|176   |      gpc153           |gpc606_5_162         |     7|
|177   |      gpc1530          |gpc1163_5_163        |     6|
|178   |      gpc1531          |gpc606_5_164         |     7|
|179   |      gpc1532          |gpc606_5_165         |     7|
|180   |      gpc1533          |gpc606_5_166         |     7|
|181   |      gpc1534          |gpc1163_5_167        |     6|
|182   |      gpc154           |gpc606_5_168         |     7|
|183   |      gpc155           |gpc606_5_169         |     7|
|184   |      gpc156           |gpc606_5_170         |     7|
|185   |      gpc157           |gpc606_5_171         |     7|
|186   |      gpc158           |gpc615_5_172         |     8|
|187   |      gpc159           |gpc615_5_173         |     8|
|188   |      gpc16            |gpc606_5_174         |     7|
|189   |      gpc160           |gpc615_5_175         |     8|
|190   |      gpc161           |gpc606_5_176         |     7|
|191   |      gpc162           |gpc606_5_177         |     7|
|192   |      gpc1622          |gpc207_4_178         |     8|
|193   |      gpc1623          |gpc1325_5_179        |     9|
|194   |      gpc1624          |gpc615_5_180         |     8|
|195   |      gpc1625          |gpc606_5_181         |     7|
|196   |      gpc1626          |gpc606_5_182         |     7|
|197   |      gpc1627          |gpc615_5_183         |     8|
|198   |      gpc1628          |gpc207_4_184         |     8|
|199   |      gpc1629          |gpc606_5_185         |     7|
|200   |      gpc163           |gpc606_5_186         |     7|
|201   |      gpc1630          |gpc7_3_187           |     6|
|202   |      gpc1631          |gpc615_5_188         |     8|
|203   |      gpc1632          |gpc606_5_189         |     7|
|204   |      gpc1633          |gpc615_5_190         |     8|
|205   |      gpc1634          |gpc615_5_191         |     8|
|206   |      gpc1635          |gpc207_4_192         |     8|
|207   |      gpc1636          |gpc615_5_193         |     8|
|208   |      gpc1637          |gpc606_5_194         |     7|
|209   |      gpc1638          |gpc606_5_195         |     7|
|210   |      gpc1639          |gpc606_5_196         |     7|
|211   |      gpc164           |gpc606_5_197         |     7|
|212   |      gpc1640          |gpc606_5_198         |     7|
|213   |      gpc1641          |gpc606_5_199         |     7|
|214   |      gpc1642          |gpc606_5_200         |     7|
|215   |      gpc1643          |gpc1406_5            |     8|
|216   |      gpc165           |gpc606_5_201         |     7|
|217   |      gpc166           |gpc606_5_202         |     7|
|218   |      gpc167           |gpc606_5_203         |     7|
|219   |      gpc168           |gpc606_5_204         |     7|
|220   |      gpc1686          |gpc1325_5_205        |     9|
|221   |      gpc1687          |gpc1343_5_206        |     7|
|222   |      gpc1688          |gpc1325_5_207        |     9|
|223   |      gpc1689          |gpc135_4             |     5|
|224   |      gpc169           |gpc606_5_208         |     7|
|225   |      gpc1690          |gpc623_5             |     8|
|226   |      gpc1691          |gpc1343_5_209        |     7|
|227   |      gpc1692          |gpc2135_5_210        |     7|
|228   |      gpc1693          |gpc615_5_211         |     8|
|229   |      gpc1694          |gpc135_4_212         |     5|
|230   |      gpc1695          |gpc1343_5_213        |     7|
|231   |      gpc1696          |gpc7_3_214           |     6|
|232   |      gpc1697          |gpc1343_5_215        |     7|
|233   |      gpc1698          |gpc1343_5_216        |     7|
|234   |      gpc17            |gpc606_5_217         |     7|
|235   |      gpc170           |gpc606_5_218         |     7|
|236   |      gpc171           |gpc606_5_219         |     7|
|237   |      gpc172           |gpc606_5_220         |     7|
|238   |      gpc173           |gpc606_5_221         |     7|
|239   |      gpc174           |gpc606_5_222         |     7|
|240   |      gpc175           |gpc606_5_223         |     7|
|241   |      gpc176           |gpc606_5_224         |     7|
|242   |      gpc177           |gpc606_5_225         |     7|
|243   |      gpc178           |gpc606_5_226         |     7|
|244   |      gpc179           |gpc606_5_227         |     7|
|245   |      gpc18            |gpc606_5_228         |     7|
|246   |      gpc180           |gpc606_5_229         |     7|
|247   |      gpc181           |gpc606_5_230         |     7|
|248   |      gpc182           |gpc606_5_231         |     7|
|249   |      gpc183           |gpc606_5_232         |     7|
|250   |      gpc184           |gpc606_5_233         |     7|
|251   |      gpc185           |gpc606_5_234         |     7|
|252   |      gpc186           |gpc606_5_235         |     7|
|253   |      gpc187           |gpc606_5_236         |     7|
|254   |      gpc188           |gpc606_5_237         |     7|
|255   |      gpc189           |gpc606_5_238         |     7|
|256   |      gpc19            |gpc606_5_239         |     7|
|257   |      gpc190           |gpc606_5_240         |     7|
|258   |      gpc191           |gpc606_5_241         |     7|
|259   |      gpc192           |gpc606_5_242         |     7|
|260   |      gpc193           |gpc606_5_243         |     7|
|261   |      gpc194           |gpc615_5_244         |     8|
|262   |      gpc195           |gpc615_5_245         |     8|
|263   |      gpc196           |gpc615_5_246         |     8|
|264   |      gpc197           |gpc615_5_247         |     8|
|265   |      gpc198           |gpc615_5_248         |     8|
|266   |      gpc199           |gpc606_5_249         |     7|
|267   |      gpc2             |gpc1163_5_250        |     6|
|268   |      gpc20            |gpc615_5_251         |     8|
|269   |      gpc200           |gpc606_5_252         |     7|
|270   |      gpc201           |gpc606_5_253         |     7|
|271   |      gpc202           |gpc606_5_254         |     7|
|272   |      gpc203           |gpc606_5_255         |     7|
|273   |      gpc204           |gpc606_5_256         |     7|
|274   |      gpc205           |gpc606_5_257         |     7|
|275   |      gpc206           |gpc606_5_258         |     7|
|276   |      gpc207           |gpc606_5_259         |     7|
|277   |      gpc208           |gpc606_5_260         |     7|
|278   |      gpc209           |gpc606_5_261         |     7|
|279   |      gpc21            |gpc615_5_262         |     8|
|280   |      gpc210           |gpc606_5_263         |     7|
|281   |      gpc211           |gpc606_5_264         |     7|
|282   |      gpc212           |gpc606_5_265         |     7|
|283   |      gpc213           |gpc606_5_266         |     7|
|284   |      gpc214           |gpc606_5_267         |     7|
|285   |      gpc215           |gpc606_5_268         |     7|
|286   |      gpc216           |gpc606_5_269         |     7|
|287   |      gpc217           |gpc606_5_270         |     7|
|288   |      gpc218           |gpc606_5_271         |     7|
|289   |      gpc219           |gpc606_5_272         |     7|
|290   |      gpc22            |gpc615_5_273         |     8|
|291   |      gpc220           |gpc606_5_274         |     7|
|292   |      gpc221           |gpc606_5_275         |     7|
|293   |      gpc222           |gpc606_5_276         |     7|
|294   |      gpc223           |gpc606_5_277         |     7|
|295   |      gpc224           |gpc606_5_278         |     7|
|296   |      gpc225           |gpc606_5_279         |     7|
|297   |      gpc226           |gpc606_5_280         |     7|
|298   |      gpc227           |gpc606_5_281         |     7|
|299   |      gpc228           |gpc606_5_282         |     7|
|300   |      gpc229           |gpc606_5_283         |     7|
|301   |      gpc23            |gpc615_5_284         |     8|
|302   |      gpc230           |gpc606_5_285         |     7|
|303   |      gpc231           |gpc606_5_286         |     7|
|304   |      gpc232           |gpc606_5_287         |     7|
|305   |      gpc233           |gpc615_5_288         |     8|
|306   |      gpc234           |gpc606_5_289         |     7|
|307   |      gpc235           |gpc606_5_290         |     7|
|308   |      gpc236           |gpc606_5_291         |     7|
|309   |      gpc237           |gpc615_5_292         |     8|
|310   |      gpc238           |gpc606_5_293         |     7|
|311   |      gpc239           |gpc606_5_294         |     7|
|312   |      gpc24            |gpc606_5_295         |     7|
|313   |      gpc240           |gpc606_5_296         |     7|
|314   |      gpc241           |gpc606_5_297         |     7|
|315   |      gpc242           |gpc606_5_298         |     7|
|316   |      gpc243           |gpc606_5_299         |     7|
|317   |      gpc244           |gpc606_5_300         |     7|
|318   |      gpc245           |gpc606_5_301         |     7|
|319   |      gpc246           |gpc606_5_302         |     7|
|320   |      gpc247           |gpc606_5_303         |     7|
|321   |      gpc248           |gpc606_5_304         |     7|
|322   |      gpc249           |gpc606_5_305         |     7|
|323   |      gpc25            |gpc606_5_306         |     7|
|324   |      gpc250           |gpc606_5_307         |     7|
|325   |      gpc251           |gpc606_5_308         |     7|
|326   |      gpc252           |gpc606_5_309         |     7|
|327   |      gpc253           |gpc606_5_310         |     7|
|328   |      gpc254           |gpc606_5_311         |     7|
|329   |      gpc255           |gpc606_5_312         |     7|
|330   |      gpc256           |gpc606_5_313         |     7|
|331   |      gpc257           |gpc606_5_314         |     7|
|332   |      gpc258           |gpc606_5_315         |     7|
|333   |      gpc259           |gpc606_5_316         |     7|
|334   |      gpc26            |gpc606_5_317         |     7|
|335   |      gpc260           |gpc606_5_318         |     7|
|336   |      gpc261           |gpc606_5_319         |     7|
|337   |      gpc262           |gpc606_5_320         |     7|
|338   |      gpc263           |gpc606_5_321         |     7|
|339   |      gpc264           |gpc606_5_322         |     7|
|340   |      gpc265           |gpc606_5_323         |     7|
|341   |      gpc266           |gpc615_5_324         |     8|
|342   |      gpc267           |gpc615_5_325         |     8|
|343   |      gpc268           |gpc615_5_326         |     8|
|344   |      gpc269           |gpc615_5_327         |     8|
|345   |      gpc27            |gpc606_5_328         |     7|
|346   |      gpc270           |gpc615_5_329         |     8|
|347   |      gpc271           |gpc615_5_330         |     8|
|348   |      gpc272           |gpc615_5_331         |     8|
|349   |      gpc273           |gpc606_5_332         |     7|
|350   |      gpc274           |gpc606_5_333         |     7|
|351   |      gpc275           |gpc606_5_334         |     7|
|352   |      gpc276           |gpc606_5_335         |     7|
|353   |      gpc277           |gpc606_5_336         |     7|
|354   |      gpc278           |gpc606_5_337         |     7|
|355   |      gpc279           |gpc606_5_338         |     7|
|356   |      gpc28            |gpc606_5_339         |     7|
|357   |      gpc280           |gpc606_5_340         |     7|
|358   |      gpc281           |gpc606_5_341         |     7|
|359   |      gpc282           |gpc606_5_342         |     7|
|360   |      gpc283           |gpc606_5_343         |     7|
|361   |      gpc284           |gpc606_5_344         |     7|
|362   |      gpc285           |gpc606_5_345         |     7|
|363   |      gpc286           |gpc606_5_346         |     7|
|364   |      gpc287           |gpc606_5_347         |     7|
|365   |      gpc288           |gpc606_5_348         |     7|
|366   |      gpc289           |gpc606_5_349         |     7|
|367   |      gpc29            |gpc606_5_350         |     7|
|368   |      gpc290           |gpc606_5_351         |     7|
|369   |      gpc291           |gpc606_5_352         |     7|
|370   |      gpc292           |gpc606_5_353         |     7|
|371   |      gpc293           |gpc606_5_354         |     7|
|372   |      gpc294           |gpc606_5_355         |     7|
|373   |      gpc295           |gpc606_5_356         |     7|
|374   |      gpc296           |gpc606_5_357         |     7|
|375   |      gpc297           |gpc606_5_358         |     7|
|376   |      gpc298           |gpc606_5_359         |     7|
|377   |      gpc299           |gpc606_5_360         |     7|
|378   |      gpc3             |gpc1163_5_361        |     6|
|379   |      gpc30            |gpc606_5_362         |     7|
|380   |      gpc300           |gpc606_5_363         |     7|
|381   |      gpc301           |gpc606_5_364         |     7|
|382   |      gpc302           |gpc606_5_365         |     7|
|383   |      gpc303           |gpc606_5_366         |     7|
|384   |      gpc304           |gpc606_5_367         |     7|
|385   |      gpc305           |gpc606_5_368         |     7|
|386   |      gpc306           |gpc606_5_369         |     7|
|387   |      gpc31            |gpc606_5_370         |     7|
|388   |      gpc32            |gpc606_5_371         |     7|
|389   |      gpc33            |gpc606_5_372         |     7|
|390   |      gpc34            |gpc606_5_373         |     7|
|391   |      gpc35            |gpc606_5_374         |     7|
|392   |      gpc36            |gpc1343_5_375        |     7|
|393   |      gpc37            |gpc1163_5_376        |     6|
|394   |      gpc38            |gpc615_5_377         |     8|
|395   |      gpc39            |gpc615_5_378         |     8|
|396   |      gpc4             |gpc1163_5_379        |     6|
|397   |      gpc40            |gpc615_5_380         |     8|
|398   |      gpc41            |gpc615_5_381         |     8|
|399   |      gpc42            |gpc615_5_382         |     8|
|400   |      gpc43            |gpc606_5_383         |     7|
|401   |      gpc44            |gpc606_5_384         |     7|
|402   |      gpc45            |gpc606_5_385         |     7|
|403   |      gpc46            |gpc606_5_386         |     7|
|404   |      gpc47            |gpc606_5_387         |     7|
|405   |      gpc48            |gpc606_5_388         |     7|
|406   |      gpc49            |gpc606_5_389         |     7|
|407   |      gpc5             |gpc1163_5_390        |     6|
|408   |      gpc50            |gpc606_5_391         |     7|
|409   |      gpc51            |gpc606_5_392         |     7|
|410   |      gpc52            |gpc606_5_393         |     7|
|411   |      gpc53            |gpc606_5_394         |     7|
|412   |      gpc54            |gpc606_5_395         |     7|
|413   |      gpc55            |gpc606_5_396         |     7|
|414   |      gpc56            |gpc606_5_397         |     7|
|415   |      gpc57            |gpc606_5_398         |     7|
|416   |      gpc58            |gpc606_5_399         |     7|
|417   |      gpc59            |gpc606_5_400         |     7|
|418   |      gpc6             |gpc1163_5_401        |     6|
|419   |      gpc60            |gpc606_5_402         |     7|
|420   |      gpc61            |gpc606_5_403         |     7|
|421   |      gpc62            |gpc606_5_404         |     7|
|422   |      gpc63            |gpc606_5_405         |     7|
|423   |      gpc64            |gpc606_5_406         |     7|
|424   |      gpc65            |gpc606_5_407         |     7|
|425   |      gpc66            |gpc606_5_408         |     7|
|426   |      gpc67            |gpc606_5_409         |     7|
|427   |      gpc68            |gpc606_5_410         |     7|
|428   |      gpc69            |gpc606_5_411         |     7|
|429   |      gpc7             |gpc1163_5_412        |     6|
|430   |      gpc70            |gpc606_5_413         |     7|
|431   |      gpc71            |gpc606_5_414         |     7|
|432   |      gpc72            |gpc606_5_415         |     7|
|433   |      gpc73            |gpc606_5_416         |     7|
|434   |      gpc732           |gpc606_5_417         |     7|
|435   |      gpc733           |gpc606_5_418         |     7|
|436   |      gpc734           |gpc606_5_419         |     7|
|437   |      gpc735           |gpc606_5_420         |     7|
|438   |      gpc736           |gpc606_5_421         |     7|
|439   |      gpc737           |gpc606_5_422         |     7|
|440   |      gpc738           |gpc606_5_423         |     7|
|441   |      gpc739           |gpc615_5_424         |     8|
|442   |      gpc74            |gpc606_5_425         |     7|
|443   |      gpc740           |gpc615_5_426         |     8|
|444   |      gpc741           |gpc615_5_427         |     8|
|445   |      gpc742           |gpc615_5_428         |     8|
|446   |      gpc743           |gpc615_5_429         |     8|
|447   |      gpc744           |gpc615_5_430         |     8|
|448   |      gpc745           |gpc615_5_431         |     8|
|449   |      gpc746           |gpc606_5_432         |     7|
|450   |      gpc747           |gpc606_5_433         |     7|
|451   |      gpc748           |gpc606_5_434         |     7|
|452   |      gpc749           |gpc606_5_435         |     7|
|453   |      gpc75            |gpc615_5_436         |     8|
|454   |      gpc750           |gpc606_5_437         |     7|
|455   |      gpc751           |gpc606_5_438         |     7|
|456   |      gpc752           |gpc606_5_439         |     7|
|457   |      gpc753           |gpc606_5_440         |     7|
|458   |      gpc754           |gpc606_5_441         |     7|
|459   |      gpc755           |gpc606_5_442         |     7|
|460   |      gpc756           |gpc615_5_443         |     8|
|461   |      gpc757           |gpc615_5_444         |     8|
|462   |      gpc758           |gpc615_5_445         |     8|
|463   |      gpc759           |gpc615_5_446         |     8|
|464   |      gpc76            |gpc615_5_447         |     8|
|465   |      gpc760           |gpc615_5_448         |     8|
|466   |      gpc761           |gpc615_5_449         |     8|
|467   |      gpc762           |gpc606_5_450         |     7|
|468   |      gpc763           |gpc606_5_451         |     7|
|469   |      gpc764           |gpc606_5_452         |     7|
|470   |      gpc765           |gpc606_5_453         |     7|
|471   |      gpc766           |gpc606_5_454         |     7|
|472   |      gpc767           |gpc606_5_455         |     7|
|473   |      gpc768           |gpc606_5_456         |     7|
|474   |      gpc769           |gpc606_5_457         |     7|
|475   |      gpc77            |gpc615_5_458         |     8|
|476   |      gpc770           |gpc606_5_459         |     7|
|477   |      gpc771           |gpc606_5_460         |     7|
|478   |      gpc772           |gpc606_5_461         |     7|
|479   |      gpc773           |gpc606_5_462         |     7|
|480   |      gpc774           |gpc606_5_463         |     7|
|481   |      gpc775           |gpc606_5_464         |     7|
|482   |      gpc776           |gpc615_5_465         |     8|
|483   |      gpc777           |gpc615_5_466         |     8|
|484   |      gpc778           |gpc615_5_467         |     8|
|485   |      gpc779           |gpc615_5_468         |     8|
|486   |      gpc78            |gpc615_5_469         |     8|
|487   |      gpc780           |gpc615_5_470         |     8|
|488   |      gpc781           |gpc606_5_471         |     7|
|489   |      gpc782           |gpc606_5_472         |     7|
|490   |      gpc783           |gpc606_5_473         |     7|
|491   |      gpc784           |gpc606_5_474         |     7|
|492   |      gpc785           |gpc606_5_475         |     7|
|493   |      gpc786           |gpc615_5_476         |     8|
|494   |      gpc787           |gpc615_5_477         |     8|
|495   |      gpc788           |gpc615_5_478         |     8|
|496   |      gpc789           |gpc615_5_479         |     8|
|497   |      gpc79            |gpc615_5_480         |     8|
|498   |      gpc790           |gpc615_5_481         |     8|
|499   |      gpc791           |gpc615_5_482         |     8|
|500   |      gpc792           |gpc615_5_483         |     8|
|501   |      gpc793           |gpc615_5_484         |     8|
|502   |      gpc794           |gpc615_5_485         |     8|
|503   |      gpc795           |gpc615_5_486         |     8|
|504   |      gpc796           |gpc606_5_487         |     7|
|505   |      gpc797           |gpc606_5_488         |     7|
|506   |      gpc798           |gpc606_5_489         |     7|
|507   |      gpc799           |gpc606_5_490         |     7|
|508   |      gpc8             |gpc606_5_491         |     7|
|509   |      gpc80            |gpc207_4_492         |     8|
|510   |      gpc800           |gpc606_5_493         |     7|
|511   |      gpc801           |gpc606_5_494         |     7|
|512   |      gpc802           |gpc606_5_495         |     7|
|513   |      gpc803           |gpc615_5_496         |     8|
|514   |      gpc804           |gpc606_5_497         |     7|
|515   |      gpc805           |gpc606_5_498         |     7|
|516   |      gpc806           |gpc615_5_499         |     8|
|517   |      gpc807           |gpc615_5_500         |     8|
|518   |      gpc808           |gpc615_5_501         |     8|
|519   |      gpc809           |gpc615_5_502         |     8|
|520   |      gpc81            |gpc606_5_503         |     7|
|521   |      gpc810           |gpc615_5_504         |     8|
|522   |      gpc811           |gpc615_5_505         |     8|
|523   |      gpc812           |gpc606_5_506         |     7|
|524   |      gpc813           |gpc606_5_507         |     7|
|525   |      gpc814           |gpc606_5_508         |     7|
|526   |      gpc815           |gpc606_5_509         |     7|
|527   |      gpc816           |gpc606_5_510         |     7|
|528   |      gpc817           |gpc606_5_511         |     7|
|529   |      gpc818           |gpc606_5_512         |     7|
|530   |      gpc819           |gpc606_5_513         |     7|
|531   |      gpc82            |gpc606_5_514         |     7|
|532   |      gpc820           |gpc606_5_515         |     7|
|533   |      gpc821           |gpc606_5_516         |     7|
|534   |      gpc822           |gpc606_5_517         |     7|
|535   |      gpc823           |gpc606_5_518         |     7|
|536   |      gpc824           |gpc615_5_519         |     8|
|537   |      gpc825           |gpc615_5_520         |     8|
|538   |      gpc826           |gpc606_5_521         |     7|
|539   |      gpc827           |gpc606_5_522         |     7|
|540   |      gpc828           |gpc606_5_523         |     7|
|541   |      gpc829           |gpc606_5_524         |     7|
|542   |      gpc83            |gpc606_5_525         |     7|
|543   |      gpc830           |gpc606_5_526         |     7|
|544   |      gpc831           |gpc606_5_527         |     7|
|545   |      gpc832           |gpc606_5_528         |     7|
|546   |      gpc833           |gpc606_5_529         |     7|
|547   |      gpc834           |gpc606_5_530         |     7|
|548   |      gpc835           |gpc606_5_531         |     7|
|549   |      gpc836           |gpc606_5_532         |     7|
|550   |      gpc837           |gpc606_5_533         |     7|
|551   |      gpc838           |gpc606_5_534         |     7|
|552   |      gpc839           |gpc606_5_535         |     7|
|553   |      gpc84            |gpc606_5_536         |     7|
|554   |      gpc840           |gpc606_5_537         |     7|
|555   |      gpc841           |gpc606_5_538         |     7|
|556   |      gpc842           |gpc606_5_539         |     7|
|557   |      gpc843           |gpc606_5_540         |     7|
|558   |      gpc844           |gpc606_5_541         |     7|
|559   |      gpc845           |gpc606_5_542         |     7|
|560   |      gpc846           |gpc606_5_543         |     7|
|561   |      gpc847           |gpc606_5_544         |     7|
|562   |      gpc848           |gpc606_5_545         |     7|
|563   |      gpc849           |gpc606_5_546         |     7|
|564   |      gpc85            |gpc606_5_547         |     7|
|565   |      gpc850           |gpc606_5_548         |     7|
|566   |      gpc851           |gpc606_5_549         |     7|
|567   |      gpc852           |gpc606_5_550         |     7|
|568   |      gpc853           |gpc606_5_551         |     7|
|569   |      gpc854           |gpc606_5_552         |     7|
|570   |      gpc855           |gpc1325_5_553        |     9|
|571   |      gpc856           |gpc606_5_554         |     7|
|572   |      gpc857           |gpc606_5_555         |     7|
|573   |      gpc858           |gpc606_5_556         |     7|
|574   |      gpc859           |gpc606_5_557         |     7|
|575   |      gpc86            |gpc606_5_558         |     7|
|576   |      gpc860           |gpc606_5_559         |     7|
|577   |      gpc861           |gpc606_5_560         |     7|
|578   |      gpc87            |gpc606_5_561         |     7|
|579   |      gpc88            |gpc606_5_562         |     7|
|580   |      gpc89            |gpc606_5_563         |     7|
|581   |      gpc9             |gpc606_5_564         |     7|
|582   |      gpc90            |gpc606_5_565         |     7|
|583   |      gpc91            |gpc606_5_566         |     7|
|584   |      gpc92            |gpc606_5_567         |     7|
|585   |      gpc93            |gpc606_5_568         |     7|
|586   |      gpc94            |gpc606_5_569         |     7|
|587   |      gpc95            |gpc606_5_570         |     7|
|588   |      gpc96            |gpc606_5_571         |     7|
|589   |      gpc97            |gpc615_5_572         |     8|
|590   |      gpc98            |gpc615_5_573         |     8|
|591   |      gpc99            |gpc606_5_574         |     7|
|592   |    rowadder2_1inst    |rowadder2_1_39       |    88|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.375 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.383 ; gain = 645.758 ; free physical = 1450 ; free virtual = 7690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2016.250 ; gain = 0.000 ; free physical = 1728 ; free virtual = 7969
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.840 ; gain = 0.000 ; free physical = 1643 ; free virtual = 7884
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1043 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1043 instances

Synth Design complete | Checksum: 79ed27c5
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2166.875 ; gain = 817.195 ; free physical = 1643 ; free virtual = 7884
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1312.017; main = 1312.017; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2166.844; main = 2166.844; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2190.852 ; gain = 0.000 ; free physical = 1642 ; free virtual = 7884
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:51:04 2024...
[Sat Aug 10 01:51:07 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2865 ; free virtual = 9100
[Sat Aug 10 01:51:07 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:51:07 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1691.723 ; gain = 0.000 ; free physical = 1997 ; free virtual = 8238
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1777.348 ; gain = 2.000 ; free physical = 1910 ; free virtual = 8152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1777.348 ; gain = 0.000 ; free physical = 1910 ; free virtual = 8152
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1043 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1043 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1883.938 ; gain = 106.555 ; free physical = 1883 ; free virtual = 8125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: defaf7e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.801 ; gain = 511.863 ; free physical = 1457 ; free virtual = 7698

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: defaf7e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.605 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7395

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: defaf7e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.605 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7395
Phase 1 Initialization | Checksum: defaf7e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.605 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7395

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: defaf7e8

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2702.605 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7395

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: defaf7e8

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2702.605 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7395
Phase 2 Timer Update And Timing Data Collection | Checksum: defaf7e8

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2702.605 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7395

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 181b76408

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2758.633 ; gain = 56.027 ; free physical = 1153 ; free virtual = 7394
Retarget | Checksum: 181b76408
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 26 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 156c19cf0

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2758.633 ; gain = 56.027 ; free physical = 1153 ; free virtual = 7394
Constant propagation | Checksum: 156c19cf0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 20 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: ce9b6acf

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2758.633 ; gain = 56.027 ; free physical = 1152 ; free virtual = 7394
Sweep | Checksum: ce9b6acf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ce9b6acf

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2790.648 ; gain = 88.043 ; free physical = 1152 ; free virtual = 7394
BUFG optimization | Checksum: ce9b6acf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ce9b6acf

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2790.648 ; gain = 88.043 ; free physical = 1152 ; free virtual = 7394
Shift Register Optimization | Checksum: ce9b6acf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ce9b6acf

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2790.648 ; gain = 88.043 ; free physical = 1152 ; free virtual = 7394
Post Processing Netlist | Checksum: ce9b6acf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 99f58eff

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2790.648 ; gain = 88.043 ; free physical = 1152 ; free virtual = 7393

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.648 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7393
Phase 9.2 Verifying Netlist Connectivity | Checksum: 99f58eff

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2790.648 ; gain = 88.043 ; free physical = 1152 ; free virtual = 7393
Phase 9 Finalization | Checksum: 99f58eff

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2790.648 ; gain = 88.043 ; free physical = 1152 ; free virtual = 7393
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              26  |                                              0  |
|  Constant propagation         |               0  |              20  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 99f58eff

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2790.648 ; gain = 88.043 ; free physical = 1152 ; free virtual = 7393
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.648 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7393

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 99f58eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2790.648 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7393

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 99f58eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.648 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7393

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.648 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7393
Ending Netlist Obfuscation Task | Checksum: 99f58eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.648 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7393
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2790.648 ; gain = 1013.266 ; free physical = 1152 ; free virtual = 7393
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1126 ; free virtual = 7368
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7365
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5df64a4e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7365
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7365

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aa8880af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1120 ; free virtual = 7360

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fd2a318c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7359

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fd2a318c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7359
Phase 1 Placer Initialization | Checksum: fd2a318c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7359

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fd2a318c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7358

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fd2a318c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7358

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fd2a318c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7358

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 15188b82a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7308
Phase 2 Global Placement | Checksum: 15188b82a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7308

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15188b82a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7308

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 106bedb5e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7308

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 999d2f26

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7308

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 999d2f26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7308

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1edb64c3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1edb64c3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1edb64c3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306
Phase 3 Detail Placement | Checksum: 1edb64c3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1edb64c3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1edb64c3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1edb64c3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306
Phase 4.3 Placer Reporting | Checksum: 1edb64c3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1edb64c3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306
Ending Placer Task | Checksum: f733a25e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7306
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1061 ; free virtual = 7304
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1054 ; free virtual = 7297
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1057 ; free virtual = 7300
Wrote PlaceDB: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1048 ; free virtual = 7298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1048 ; free virtual = 7298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1046 ; free virtual = 7296
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1045 ; free virtual = 7296
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1045 ; free virtual = 7296
Write Physdb Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2886.695 ; gain = 0.000 ; free physical = 1045 ; free virtual = 7296
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1049 ; free virtual = 7294
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1047 ; free virtual = 7293
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1027 ; free virtual = 7279
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1027 ; free virtual = 7279
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1027 ; free virtual = 7279
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7279
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7279
Write Physdb Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2897.594 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7279
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 993d5810 ConstDB: 0 ShapeSum: 5df64a4e RouteDB: 0
Post Restoration Checksum: NetGraph: 4903140 | NumContArr: 84a73c03 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20e89627d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3022.785 ; gain = 61.656 ; free physical = 890 ; free virtual = 7138

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20e89627d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3055.785 ; gain = 94.656 ; free physical = 858 ; free virtual = 7105

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20e89627d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3055.785 ; gain = 94.656 ; free physical = 858 ; free virtual = 7105
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7099
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7099
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2af8a8b24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 817 ; free virtual = 7064

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2af8a8b24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 817 ; free virtual = 7064

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 206a6986e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 816 ; free virtual = 7063
Phase 3 Initial Routing | Checksum: 206a6986e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 816 ; free virtual = 7063

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 34a2d508f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062
Phase 4 Rip-up And Reroute | Checksum: 34a2d508f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 34a2d508f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 34a2d508f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062
Phase 6 Post Hold Fix | Checksum: 34a2d508f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.849458 %
  Global Horizontal Routing Utilization  = 1.02131 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 34a2d508f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 34a2d508f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ce1b43c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 19fcc7484

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062
Ending Routing Task | Checksum: 19fcc7484

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 136.141 ; free physical = 815 ; free virtual = 7062

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3097.270 ; gain = 199.676 ; free physical = 815 ; free virtual = 7062
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3188.156 ; gain = 0.000 ; free physical = 796 ; free virtual = 7047
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3188.156 ; gain = 0.000 ; free physical = 788 ; free virtual = 7046
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.156 ; gain = 0.000 ; free physical = 788 ; free virtual = 7046
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3188.156 ; gain = 0.000 ; free physical = 787 ; free virtual = 7046
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.156 ; gain = 0.000 ; free physical = 787 ; free virtual = 7046
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3188.156 ; gain = 0.000 ; free physical = 786 ; free virtual = 7046
Write Physdb Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3188.156 ; gain = 0.000 ; free physical = 786 ; free virtual = 7046
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:51:43 2024...
[Sat Aug 10 01:51:48 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:41 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Read PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Read Physdb Files: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Restored from archive | CPU: 0.220000 secs | Memory: 9.200165 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2814 ; free virtual = 9066
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1043 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1043 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_256_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:51:51 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:51:51 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3081149
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.562 ; gain = 408.598 ; free physical = 1662 ; free virtual = 7896
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_256_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:137]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:251]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:251]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_24' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:5321]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_24' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:5321]
WARNING: [Synth 8-689] width (24) of port connection 'dst0' does not match port width (25) of module 'rowadder2_1_24' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:248]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_256_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:137]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.500 ; gain = 506.535 ; free physical = 1538 ; free virtual = 7773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1879.312 ; gain = 524.348 ; free physical = 1537 ; free virtual = 7772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.316 ; gain = 532.352 ; free physical = 1537 ; free virtual = 7772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.293 ; gain = 543.328 ; free physical = 1527 ; free virtual = 7763
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.824 ; gain = 641.859 ; free physical = 1424 ; free virtual = 7665
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1420 ; free virtual = 7661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1410 ; free virtual = 7651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   599|
|3     |LUT1   |    44|
|4     |LUT2   |   130|
|5     |LUT4   |   944|
|6     |LUT5   |  1686|
|7     |LUT6   |   985|
|8     |FDRE   |  4096|
|9     |IBUF   |    17|
|10    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |  8526|
|2     |  compressor2_1_256_16 |compressor2_1_256_16 |  4388|
|3     |    compressor_inst    |compressor           |  4334|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc2135_5_1          |     7|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc101           |gpc606_5_2           |     7|
|9     |      gpc102           |gpc606_5_3           |     7|
|10    |      gpc103           |gpc606_5_4           |     7|
|11    |      gpc104           |gpc606_5_5           |     7|
|12    |      gpc105           |gpc606_5_6           |     7|
|13    |      gpc106           |gpc606_5_7           |     7|
|14    |      gpc107           |gpc606_5_8           |     7|
|15    |      gpc108           |gpc606_5_9           |     7|
|16    |      gpc109           |gpc606_5_10          |     7|
|17    |      gpc11            |gpc2135_5_11         |     7|
|18    |      gpc110           |gpc606_5_12          |     7|
|19    |      gpc111           |gpc615_5             |     8|
|20    |      gpc112           |gpc615_5_13          |     8|
|21    |      gpc113           |gpc615_5_14          |     8|
|22    |      gpc114           |gpc615_5_15          |     8|
|23    |      gpc115           |gpc615_5_16          |     8|
|24    |      gpc116           |gpc615_5_17          |     8|
|25    |      gpc117           |gpc615_5_18          |     8|
|26    |      gpc118           |gpc615_5_19          |     8|
|27    |      gpc119           |gpc615_5_20          |     8|
|28    |      gpc12            |gpc2135_5_21         |     7|
|29    |      gpc120           |gpc615_5_22          |     8|
|30    |      gpc121           |gpc615_5_23          |     8|
|31    |      gpc122           |gpc615_5_24          |     8|
|32    |      gpc123           |gpc606_5_25          |     7|
|33    |      gpc124           |gpc606_5_26          |     7|
|34    |      gpc125           |gpc606_5_27          |     7|
|35    |      gpc126           |gpc606_5_28          |     7|
|36    |      gpc127           |gpc606_5_29          |     7|
|37    |      gpc128           |gpc606_5_30          |     7|
|38    |      gpc129           |gpc606_5_31          |     7|
|39    |      gpc13            |gpc2135_5_32         |     7|
|40    |      gpc130           |gpc606_5_33          |     7|
|41    |      gpc131           |gpc606_5_34          |     7|
|42    |      gpc132           |gpc606_5_35          |     7|
|43    |      gpc133           |gpc606_5_36          |     7|
|44    |      gpc134           |gpc606_5_37          |     7|
|45    |      gpc135           |gpc606_5_38          |     7|
|46    |      gpc136           |gpc606_5_39          |     7|
|47    |      gpc137           |gpc606_5_40          |     7|
|48    |      gpc138           |gpc606_5_41          |     7|
|49    |      gpc139           |gpc606_5_42          |     7|
|50    |      gpc14            |gpc2135_5_43         |     7|
|51    |      gpc140           |gpc606_5_44          |     7|
|52    |      gpc141           |gpc606_5_45          |     7|
|53    |      gpc142           |gpc606_5_46          |     7|
|54    |      gpc143           |gpc606_5_47          |     7|
|55    |      gpc144           |gpc606_5_48          |     7|
|56    |      gpc145           |gpc606_5_49          |     7|
|57    |      gpc146           |gpc606_5_50          |     7|
|58    |      gpc147           |gpc606_5_51          |     7|
|59    |      gpc148           |gpc606_5_52          |     7|
|60    |      gpc149           |gpc606_5_53          |     7|
|61    |      gpc15            |gpc2135_5_54         |     7|
|62    |      gpc150           |gpc606_5_55          |     7|
|63    |      gpc151           |gpc615_5_56          |     8|
|64    |      gpc152           |gpc606_5_57          |     7|
|65    |      gpc153           |gpc606_5_58          |     7|
|66    |      gpc154           |gpc606_5_59          |     7|
|67    |      gpc155           |gpc606_5_60          |     7|
|68    |      gpc156           |gpc606_5_61          |     7|
|69    |      gpc157           |gpc606_5_62          |     7|
|70    |      gpc158           |gpc606_5_63          |     7|
|71    |      gpc159           |gpc606_5_64          |     7|
|72    |      gpc16            |gpc2135_5_65         |     7|
|73    |      gpc160           |gpc606_5_66          |     7|
|74    |      gpc161           |gpc606_5_67          |     7|
|75    |      gpc162           |gpc615_5_68          |     8|
|76    |      gpc163           |gpc615_5_69          |     8|
|77    |      gpc164           |gpc615_5_70          |     8|
|78    |      gpc165           |gpc615_5_71          |     8|
|79    |      gpc166           |gpc615_5_72          |     8|
|80    |      gpc167           |gpc615_5_73          |     8|
|81    |      gpc168           |gpc615_5_74          |     8|
|82    |      gpc169           |gpc615_5_75          |     8|
|83    |      gpc17            |gpc117_4             |     6|
|84    |      gpc170           |gpc615_5_76          |     8|
|85    |      gpc171           |gpc615_5_77          |     8|
|86    |      gpc172           |gpc615_5_78          |     8|
|87    |      gpc173           |gpc606_5_79          |     7|
|88    |      gpc174           |gpc615_5_80          |     8|
|89    |      gpc175           |gpc615_5_81          |     8|
|90    |      gpc176           |gpc615_5_82          |     8|
|91    |      gpc177           |gpc615_5_83          |     8|
|92    |      gpc178           |gpc615_5_84          |     8|
|93    |      gpc179           |gpc615_5_85          |     8|
|94    |      gpc18            |gpc117_4_86          |     6|
|95    |      gpc180           |gpc615_5_87          |     8|
|96    |      gpc181           |gpc615_5_88          |     8|
|97    |      gpc182           |gpc615_5_89          |     8|
|98    |      gpc183           |gpc606_5_90          |     7|
|99    |      gpc184           |gpc606_5_91          |     7|
|100   |      gpc185           |gpc606_5_92          |     7|
|101   |      gpc186           |gpc606_5_93          |     7|
|102   |      gpc187           |gpc606_5_94          |     7|
|103   |      gpc188           |gpc606_5_95          |     7|
|104   |      gpc189           |gpc606_5_96          |     7|
|105   |      gpc19            |gpc117_4_97          |     6|
|106   |      gpc190           |gpc606_5_98          |     7|
|107   |      gpc191           |gpc606_5_99          |     7|
|108   |      gpc192           |gpc606_5_100         |     7|
|109   |      gpc193           |gpc615_5_101         |     8|
|110   |      gpc194           |gpc615_5_102         |     8|
|111   |      gpc195           |gpc615_5_103         |     8|
|112   |      gpc196           |gpc615_5_104         |     8|
|113   |      gpc197           |gpc615_5_105         |     8|
|114   |      gpc198           |gpc615_5_106         |     8|
|115   |      gpc199           |gpc615_5_107         |     8|
|116   |      gpc2             |gpc2135_5_108        |     7|
|117   |      gpc20            |gpc1163_5            |     6|
|118   |      gpc200           |gpc615_5_109         |     8|
|119   |      gpc201           |gpc615_5_110         |     8|
|120   |      gpc202           |gpc615_5_111         |     8|
|121   |      gpc203           |gpc615_5_112         |     8|
|122   |      gpc204           |gpc615_5_113         |     8|
|123   |      gpc205           |gpc606_5_114         |     7|
|124   |      gpc206           |gpc606_5_115         |     7|
|125   |      gpc207           |gpc606_5_116         |     7|
|126   |      gpc208           |gpc606_5_117         |     7|
|127   |      gpc209           |gpc606_5_118         |     7|
|128   |      gpc21            |gpc1163_5_119        |     6|
|129   |      gpc210           |gpc606_5_120         |     7|
|130   |      gpc211           |gpc606_5_121         |     7|
|131   |      gpc212           |gpc606_5_122         |     7|
|132   |      gpc213           |gpc606_5_123         |     7|
|133   |      gpc214           |gpc606_5_124         |     7|
|134   |      gpc215           |gpc606_5_125         |     7|
|135   |      gpc216           |gpc606_5_126         |     7|
|136   |      gpc217           |gpc606_5_127         |     7|
|137   |      gpc218           |gpc606_5_128         |     7|
|138   |      gpc219           |gpc615_5_129         |     8|
|139   |      gpc22            |gpc1163_5_130        |     6|
|140   |      gpc220           |gpc615_5_131         |     8|
|141   |      gpc221           |gpc615_5_132         |     8|
|142   |      gpc222           |gpc615_5_133         |     8|
|143   |      gpc223           |gpc615_5_134         |     8|
|144   |      gpc224           |gpc615_5_135         |     8|
|145   |      gpc225           |gpc615_5_136         |     8|
|146   |      gpc226           |gpc615_5_137         |     8|
|147   |      gpc227           |gpc615_5_138         |     8|
|148   |      gpc228           |gpc615_5_139         |     8|
|149   |      gpc229           |gpc615_5_140         |     8|
|150   |      gpc23            |gpc1163_5_141        |     6|
|151   |      gpc230           |gpc615_5_142         |     8|
|152   |      gpc231           |gpc615_5_143         |     8|
|153   |      gpc232           |gpc615_5_144         |     8|
|154   |      gpc233           |gpc615_5_145         |     8|
|155   |      gpc234           |gpc615_5_146         |     8|
|156   |      gpc235           |gpc615_5_147         |     8|
|157   |      gpc236           |gpc615_5_148         |     8|
|158   |      gpc237           |gpc615_5_149         |     8|
|159   |      gpc238           |gpc615_5_150         |     8|
|160   |      gpc239           |gpc606_5_151         |     7|
|161   |      gpc24            |gpc1163_5_152        |     6|
|162   |      gpc240           |gpc606_5_153         |     7|
|163   |      gpc241           |gpc606_5_154         |     7|
|164   |      gpc242           |gpc606_5_155         |     7|
|165   |      gpc243           |gpc606_5_156         |     7|
|166   |      gpc244           |gpc606_5_157         |     7|
|167   |      gpc245           |gpc606_5_158         |     7|
|168   |      gpc246           |gpc606_5_159         |     7|
|169   |      gpc247           |gpc606_5_160         |     7|
|170   |      gpc248           |gpc606_5_161         |     7|
|171   |      gpc249           |gpc606_5_162         |     7|
|172   |      gpc25            |gpc1163_5_163        |     6|
|173   |      gpc250           |gpc606_5_164         |     7|
|174   |      gpc251           |gpc606_5_165         |     7|
|175   |      gpc252           |gpc615_5_166         |     8|
|176   |      gpc253           |gpc615_5_167         |     8|
|177   |      gpc254           |gpc615_5_168         |     8|
|178   |      gpc255           |gpc615_5_169         |     8|
|179   |      gpc256           |gpc615_5_170         |     8|
|180   |      gpc257           |gpc615_5_171         |     8|
|181   |      gpc258           |gpc615_5_172         |     8|
|182   |      gpc259           |gpc606_5_173         |     7|
|183   |      gpc26            |gpc1163_5_174        |     6|
|184   |      gpc260           |gpc606_5_175         |     7|
|185   |      gpc261           |gpc606_5_176         |     7|
|186   |      gpc262           |gpc606_5_177         |     7|
|187   |      gpc263           |gpc606_5_178         |     7|
|188   |      gpc264           |gpc606_5_179         |     7|
|189   |      gpc265           |gpc606_5_180         |     7|
|190   |      gpc266           |gpc606_5_181         |     7|
|191   |      gpc267           |gpc606_5_182         |     7|
|192   |      gpc268           |gpc606_5_183         |     7|
|193   |      gpc269           |gpc606_5_184         |     7|
|194   |      gpc27            |gpc1163_5_185        |     6|
|195   |      gpc270           |gpc606_5_186         |     7|
|196   |      gpc271           |gpc606_5_187         |     7|
|197   |      gpc272           |gpc606_5_188         |     7|
|198   |      gpc273           |gpc606_5_189         |     7|
|199   |      gpc274           |gpc606_5_190         |     7|
|200   |      gpc275           |gpc606_5_191         |     7|
|201   |      gpc276           |gpc606_5_192         |     7|
|202   |      gpc277           |gpc606_5_193         |     7|
|203   |      gpc278           |gpc606_5_194         |     7|
|204   |      gpc279           |gpc606_5_195         |     7|
|205   |      gpc28            |gpc606_5_196         |     7|
|206   |      gpc280           |gpc606_5_197         |     7|
|207   |      gpc281           |gpc606_5_198         |     7|
|208   |      gpc282           |gpc606_5_199         |     7|
|209   |      gpc283           |gpc606_5_200         |     7|
|210   |      gpc284           |gpc606_5_201         |     7|
|211   |      gpc285           |gpc606_5_202         |     7|
|212   |      gpc286           |gpc606_5_203         |     7|
|213   |      gpc287           |gpc606_5_204         |     7|
|214   |      gpc288           |gpc606_5_205         |     7|
|215   |      gpc289           |gpc606_5_206         |     7|
|216   |      gpc29            |gpc606_5_207         |     7|
|217   |      gpc290           |gpc606_5_208         |     7|
|218   |      gpc291           |gpc606_5_209         |     7|
|219   |      gpc292           |gpc606_5_210         |     7|
|220   |      gpc293           |gpc606_5_211         |     7|
|221   |      gpc294           |gpc606_5_212         |     7|
|222   |      gpc295           |gpc606_5_213         |     7|
|223   |      gpc296           |gpc615_5_214         |     8|
|224   |      gpc297           |gpc615_5_215         |     8|
|225   |      gpc298           |gpc615_5_216         |     8|
|226   |      gpc299           |gpc615_5_217         |     8|
|227   |      gpc3             |gpc2135_5_218        |     7|
|228   |      gpc30            |gpc606_5_219         |     7|
|229   |      gpc300           |gpc615_5_220         |     8|
|230   |      gpc301           |gpc615_5_221         |     8|
|231   |      gpc302           |gpc615_5_222         |     8|
|232   |      gpc303           |gpc615_5_223         |     8|
|233   |      gpc304           |gpc615_5_224         |     8|
|234   |      gpc305           |gpc615_5_225         |     8|
|235   |      gpc306           |gpc615_5_226         |     8|
|236   |      gpc307           |gpc615_5_227         |     8|
|237   |      gpc308           |gpc615_5_228         |     8|
|238   |      gpc309           |gpc615_5_229         |     8|
|239   |      gpc31            |gpc606_5_230         |     7|
|240   |      gpc310           |gpc615_5_231         |     8|
|241   |      gpc311           |gpc615_5_232         |     8|
|242   |      gpc312           |gpc615_5_233         |     8|
|243   |      gpc313           |gpc615_5_234         |     8|
|244   |      gpc314           |gpc615_5_235         |     8|
|245   |      gpc315           |gpc615_5_236         |     8|
|246   |      gpc316           |gpc615_5_237         |     8|
|247   |      gpc317           |gpc615_5_238         |     8|
|248   |      gpc318           |gpc615_5_239         |     8|
|249   |      gpc319           |gpc615_5_240         |     8|
|250   |      gpc32            |gpc606_5_241         |     7|
|251   |      gpc320           |gpc615_5_242         |     8|
|252   |      gpc321           |gpc615_5_243         |     8|
|253   |      gpc322           |gpc615_5_244         |     8|
|254   |      gpc323           |gpc615_5_245         |     8|
|255   |      gpc324           |gpc615_5_246         |     8|
|256   |      gpc325           |gpc615_5_247         |     8|
|257   |      gpc326           |gpc615_5_248         |     8|
|258   |      gpc33            |gpc606_5_249         |     7|
|259   |      gpc34            |gpc606_5_250         |     7|
|260   |      gpc35            |gpc606_5_251         |     7|
|261   |      gpc36            |gpc606_5_252         |     7|
|262   |      gpc37            |gpc606_5_253         |     7|
|263   |      gpc38            |gpc606_5_254         |     7|
|264   |      gpc39            |gpc606_5_255         |     7|
|265   |      gpc4             |gpc2135_5_256        |     7|
|266   |      gpc40            |gpc606_5_257         |     7|
|267   |      gpc41            |gpc606_5_258         |     7|
|268   |      gpc42            |gpc606_5_259         |     7|
|269   |      gpc43            |gpc606_5_260         |     7|
|270   |      gpc44            |gpc606_5_261         |     7|
|271   |      gpc45            |gpc606_5_262         |     7|
|272   |      gpc46            |gpc606_5_263         |     7|
|273   |      gpc47            |gpc606_5_264         |     7|
|274   |      gpc48            |gpc606_5_265         |     7|
|275   |      gpc49            |gpc606_5_266         |     7|
|276   |      gpc5             |gpc2135_5_267        |     7|
|277   |      gpc50            |gpc606_5_268         |     7|
|278   |      gpc51            |gpc606_5_269         |     7|
|279   |      gpc52            |gpc606_5_270         |     7|
|280   |      gpc53            |gpc606_5_271         |     7|
|281   |      gpc534           |gpc606_5_272         |     7|
|282   |      gpc535           |gpc606_5_273         |     7|
|283   |      gpc536           |gpc606_5_274         |     7|
|284   |      gpc537           |gpc606_5_275         |     7|
|285   |      gpc538           |gpc606_5_276         |     7|
|286   |      gpc539           |gpc606_5_277         |     7|
|287   |      gpc54            |gpc606_5_278         |     7|
|288   |      gpc540           |gpc606_5_279         |     7|
|289   |      gpc541           |gpc606_5_280         |     7|
|290   |      gpc542           |gpc606_5_281         |     7|
|291   |      gpc543           |gpc606_5_282         |     7|
|292   |      gpc544           |gpc606_5_283         |     7|
|293   |      gpc545           |gpc606_5_284         |     7|
|294   |      gpc546           |gpc606_5_285         |     7|
|295   |      gpc547           |gpc606_5_286         |     7|
|296   |      gpc548           |gpc606_5_287         |     7|
|297   |      gpc549           |gpc606_5_288         |     7|
|298   |      gpc55            |gpc606_5_289         |     7|
|299   |      gpc550           |gpc606_5_290         |     7|
|300   |      gpc551           |gpc606_5_291         |     7|
|301   |      gpc552           |gpc606_5_292         |     7|
|302   |      gpc553           |gpc606_5_293         |     7|
|303   |      gpc554           |gpc606_5_294         |     7|
|304   |      gpc555           |gpc606_5_295         |     7|
|305   |      gpc556           |gpc606_5_296         |     7|
|306   |      gpc557           |gpc606_5_297         |     7|
|307   |      gpc558           |gpc606_5_298         |     7|
|308   |      gpc559           |gpc606_5_299         |     7|
|309   |      gpc56            |gpc606_5_300         |     7|
|310   |      gpc560           |gpc606_5_301         |     7|
|311   |      gpc561           |gpc606_5_302         |     7|
|312   |      gpc562           |gpc615_5_303         |     8|
|313   |      gpc563           |gpc615_5_304         |     8|
|314   |      gpc564           |gpc615_5_305         |     8|
|315   |      gpc565           |gpc615_5_306         |     8|
|316   |      gpc566           |gpc615_5_307         |     8|
|317   |      gpc567           |gpc606_5_308         |     7|
|318   |      gpc568           |gpc606_5_309         |     7|
|319   |      gpc569           |gpc606_5_310         |     7|
|320   |      gpc57            |gpc606_5_311         |     7|
|321   |      gpc570           |gpc615_5_312         |     8|
|322   |      gpc571           |gpc615_5_313         |     8|
|323   |      gpc572           |gpc615_5_314         |     8|
|324   |      gpc573           |gpc615_5_315         |     8|
|325   |      gpc574           |gpc615_5_316         |     8|
|326   |      gpc575           |gpc615_5_317         |     8|
|327   |      gpc576           |gpc615_5_318         |     8|
|328   |      gpc577           |gpc615_5_319         |     8|
|329   |      gpc578           |gpc615_5_320         |     8|
|330   |      gpc579           |gpc615_5_321         |     8|
|331   |      gpc58            |gpc606_5_322         |     7|
|332   |      gpc580           |gpc615_5_323         |     8|
|333   |      gpc581           |gpc615_5_324         |     8|
|334   |      gpc582           |gpc615_5_325         |     8|
|335   |      gpc583           |gpc615_5_326         |     8|
|336   |      gpc584           |gpc606_5_327         |     7|
|337   |      gpc585           |gpc606_5_328         |     7|
|338   |      gpc586           |gpc606_5_329         |     7|
|339   |      gpc587           |gpc606_5_330         |     7|
|340   |      gpc588           |gpc606_5_331         |     7|
|341   |      gpc589           |gpc606_5_332         |     7|
|342   |      gpc59            |gpc606_5_333         |     7|
|343   |      gpc590           |gpc606_5_334         |     7|
|344   |      gpc591           |gpc606_5_335         |     7|
|345   |      gpc592           |gpc606_5_336         |     7|
|346   |      gpc593           |gpc606_5_337         |     7|
|347   |      gpc594           |gpc606_5_338         |     7|
|348   |      gpc595           |gpc606_5_339         |     7|
|349   |      gpc596           |gpc615_5_340         |     8|
|350   |      gpc597           |gpc615_5_341         |     8|
|351   |      gpc598           |gpc615_5_342         |     8|
|352   |      gpc599           |gpc615_5_343         |     8|
|353   |      gpc6             |gpc2135_5_344        |     7|
|354   |      gpc60            |gpc606_5_345         |     7|
|355   |      gpc600           |gpc606_5_346         |     7|
|356   |      gpc601           |gpc606_5_347         |     7|
|357   |      gpc602           |gpc606_5_348         |     7|
|358   |      gpc603           |gpc606_5_349         |     7|
|359   |      gpc604           |gpc606_5_350         |     7|
|360   |      gpc605           |gpc606_5_351         |     7|
|361   |      gpc606           |gpc606_5_352         |     7|
|362   |      gpc607           |gpc606_5_353         |     7|
|363   |      gpc608           |gpc606_5_354         |     7|
|364   |      gpc609           |gpc606_5_355         |     7|
|365   |      gpc61            |gpc606_5_356         |     7|
|366   |      gpc610           |gpc606_5_357         |     7|
|367   |      gpc611           |gpc606_5_358         |     7|
|368   |      gpc612           |gpc606_5_359         |     7|
|369   |      gpc613           |gpc606_5_360         |     7|
|370   |      gpc614           |gpc606_5_361         |     7|
|371   |      gpc615           |gpc606_5_362         |     7|
|372   |      gpc616           |gpc606_5_363         |     7|
|373   |      gpc617           |gpc117_4_364         |     6|
|374   |      gpc618           |gpc117_4_365         |     6|
|375   |      gpc619           |gpc117_4_366         |     6|
|376   |      gpc62            |gpc606_5_367         |     7|
|377   |      gpc620           |gpc117_4_368         |     6|
|378   |      gpc621           |gpc117_4_369         |     6|
|379   |      gpc622           |gpc117_4_370         |     6|
|380   |      gpc623           |gpc117_4_371         |     6|
|381   |      gpc624           |gpc606_5_372         |     7|
|382   |      gpc625           |gpc606_5_373         |     7|
|383   |      gpc626           |gpc606_5_374         |     7|
|384   |      gpc627           |gpc606_5_375         |     7|
|385   |      gpc628           |gpc606_5_376         |     7|
|386   |      gpc629           |gpc606_5_377         |     7|
|387   |      gpc63            |gpc606_5_378         |     7|
|388   |      gpc630           |gpc606_5_379         |     7|
|389   |      gpc631           |gpc615_5_380         |     8|
|390   |      gpc632           |gpc606_5_381         |     7|
|391   |      gpc633           |gpc606_5_382         |     7|
|392   |      gpc634           |gpc606_5_383         |     7|
|393   |      gpc635           |gpc606_5_384         |     7|
|394   |      gpc636           |gpc606_5_385         |     7|
|395   |      gpc637           |gpc615_5_386         |     8|
|396   |      gpc638           |gpc615_5_387         |     8|
|397   |      gpc639           |gpc615_5_388         |     8|
|398   |      gpc64            |gpc606_5_389         |     7|
|399   |      gpc640           |gpc615_5_390         |     8|
|400   |      gpc641           |gpc615_5_391         |     8|
|401   |      gpc642           |gpc615_5_392         |     8|
|402   |      gpc643           |gpc615_5_393         |     8|
|403   |      gpc644           |gpc606_5_394         |     7|
|404   |      gpc645           |gpc606_5_395         |     7|
|405   |      gpc646           |gpc606_5_396         |     7|
|406   |      gpc647           |gpc606_5_397         |     7|
|407   |      gpc648           |gpc615_5_398         |     8|
|408   |      gpc649           |gpc615_5_399         |     8|
|409   |      gpc65            |gpc606_5_400         |     7|
|410   |      gpc650           |gpc615_5_401         |     8|
|411   |      gpc651           |gpc615_5_402         |     8|
|412   |      gpc652           |gpc615_5_403         |     8|
|413   |      gpc653           |gpc615_5_404         |     8|
|414   |      gpc654           |gpc615_5_405         |     8|
|415   |      gpc655           |gpc615_5_406         |     8|
|416   |      gpc656           |gpc615_5_407         |     8|
|417   |      gpc657           |gpc615_5_408         |     8|
|418   |      gpc658           |gpc615_5_409         |     8|
|419   |      gpc659           |gpc615_5_410         |     8|
|420   |      gpc66            |gpc606_5_411         |     7|
|421   |      gpc660           |gpc615_5_412         |     8|
|422   |      gpc661           |gpc606_5_413         |     7|
|423   |      gpc662           |gpc606_5_414         |     7|
|424   |      gpc663           |gpc606_5_415         |     7|
|425   |      gpc664           |gpc606_5_416         |     7|
|426   |      gpc665           |gpc606_5_417         |     7|
|427   |      gpc666           |gpc606_5_418         |     7|
|428   |      gpc667           |gpc606_5_419         |     7|
|429   |      gpc668           |gpc606_5_420         |     7|
|430   |      gpc669           |gpc606_5_421         |     7|
|431   |      gpc67            |gpc606_5_422         |     7|
|432   |      gpc670           |gpc606_5_423         |     7|
|433   |      gpc671           |gpc606_5_424         |     7|
|434   |      gpc672           |gpc606_5_425         |     7|
|435   |      gpc673           |gpc606_5_426         |     7|
|436   |      gpc674           |gpc606_5_427         |     7|
|437   |      gpc675           |gpc615_5_428         |     8|
|438   |      gpc676           |gpc615_5_429         |     8|
|439   |      gpc677           |gpc615_5_430         |     8|
|440   |      gpc678           |gpc615_5_431         |     8|
|441   |      gpc679           |gpc615_5_432         |     8|
|442   |      gpc68            |gpc606_5_433         |     7|
|443   |      gpc680           |gpc615_5_434         |     8|
|444   |      gpc681           |gpc615_5_435         |     8|
|445   |      gpc682           |gpc615_5_436         |     8|
|446   |      gpc69            |gpc606_5_437         |     7|
|447   |      gpc7             |gpc2135_5_438        |     7|
|448   |      gpc70            |gpc606_5_439         |     7|
|449   |      gpc71            |gpc606_5_440         |     7|
|450   |      gpc72            |gpc615_5_441         |     8|
|451   |      gpc73            |gpc615_5_442         |     8|
|452   |      gpc74            |gpc615_5_443         |     8|
|453   |      gpc75            |gpc615_5_444         |     8|
|454   |      gpc755           |gpc1163_5_445        |     6|
|455   |      gpc756           |gpc606_5_446         |     7|
|456   |      gpc757           |gpc606_5_447         |     7|
|457   |      gpc758           |gpc606_5_448         |     7|
|458   |      gpc759           |gpc606_5_449         |     7|
|459   |      gpc76            |gpc615_5_450         |     8|
|460   |      gpc760           |gpc606_5_451         |     7|
|461   |      gpc761           |gpc606_5_452         |     7|
|462   |      gpc762           |gpc615_5_453         |     8|
|463   |      gpc763           |gpc615_5_454         |     8|
|464   |      gpc764           |gpc615_5_455         |     8|
|465   |      gpc765           |gpc615_5_456         |     8|
|466   |      gpc766           |gpc615_5_457         |     8|
|467   |      gpc767           |gpc615_5_458         |     8|
|468   |      gpc768           |gpc615_5_459         |     8|
|469   |      gpc769           |gpc7_3               |     6|
|470   |      gpc77            |gpc615_5_460         |     8|
|471   |      gpc770           |gpc207_4             |     8|
|472   |      gpc771           |gpc606_5_461         |     7|
|473   |      gpc772           |gpc606_5_462         |     7|
|474   |      gpc773           |gpc606_5_463         |     7|
|475   |      gpc774           |gpc606_5_464         |     7|
|476   |      gpc775           |gpc606_5_465         |     7|
|477   |      gpc776           |gpc615_5_466         |     8|
|478   |      gpc777           |gpc615_5_467         |     8|
|479   |      gpc778           |gpc615_5_468         |     8|
|480   |      gpc779           |gpc615_5_469         |     8|
|481   |      gpc78            |gpc615_5_470         |     8|
|482   |      gpc780           |gpc615_5_471         |     8|
|483   |      gpc781           |gpc615_5_472         |     8|
|484   |      gpc782           |gpc615_5_473         |     8|
|485   |      gpc783           |gpc615_5_474         |     8|
|486   |      gpc784           |gpc606_5_475         |     7|
|487   |      gpc785           |gpc615_5_476         |     8|
|488   |      gpc786           |gpc615_5_477         |     8|
|489   |      gpc787           |gpc606_5_478         |     7|
|490   |      gpc788           |gpc606_5_479         |     7|
|491   |      gpc789           |gpc606_5_480         |     7|
|492   |      gpc79            |gpc615_5_481         |     8|
|493   |      gpc790           |gpc606_5_482         |     7|
|494   |      gpc791           |gpc606_5_483         |     7|
|495   |      gpc792           |gpc606_5_484         |     7|
|496   |      gpc793           |gpc615_5_485         |     8|
|497   |      gpc794           |gpc615_5_486         |     8|
|498   |      gpc795           |gpc615_5_487         |     8|
|499   |      gpc796           |gpc615_5_488         |     8|
|500   |      gpc797           |gpc615_5_489         |     8|
|501   |      gpc798           |gpc615_5_490         |     8|
|502   |      gpc799           |gpc606_5_491         |     7|
|503   |      gpc8             |gpc2135_5_492        |     7|
|504   |      gpc80            |gpc615_5_493         |     8|
|505   |      gpc800           |gpc606_5_494         |     7|
|506   |      gpc801           |gpc606_5_495         |     7|
|507   |      gpc802           |gpc606_5_496         |     7|
|508   |      gpc803           |gpc117_4_497         |     6|
|509   |      gpc804           |gpc117_4_498         |     6|
|510   |      gpc805           |gpc117_4_499         |     6|
|511   |      gpc806           |gpc606_5_500         |     7|
|512   |      gpc807           |gpc606_5_501         |     7|
|513   |      gpc808           |gpc117_4_502         |     6|
|514   |      gpc809           |gpc606_5_503         |     7|
|515   |      gpc81            |gpc615_5_504         |     8|
|516   |      gpc810           |gpc606_5_505         |     7|
|517   |      gpc811           |gpc606_5_506         |     7|
|518   |      gpc812           |gpc606_5_507         |     7|
|519   |      gpc813           |gpc606_5_508         |     7|
|520   |      gpc814           |gpc606_5_509         |     7|
|521   |      gpc815           |gpc606_5_510         |     7|
|522   |      gpc816           |gpc606_5_511         |     7|
|523   |      gpc817           |gpc606_5_512         |     7|
|524   |      gpc818           |gpc606_5_513         |     7|
|525   |      gpc819           |gpc606_5_514         |     7|
|526   |      gpc82            |gpc615_5_515         |     8|
|527   |      gpc820           |gpc606_5_516         |     7|
|528   |      gpc83            |gpc615_5_517         |     8|
|529   |      gpc84            |gpc615_5_518         |     8|
|530   |      gpc85            |gpc615_5_519         |     8|
|531   |      gpc86            |gpc615_5_520         |     8|
|532   |      gpc862           |gpc606_5_521         |     7|
|533   |      gpc863           |gpc606_5_522         |     7|
|534   |      gpc864           |gpc615_5_523         |     8|
|535   |      gpc865           |gpc606_5_524         |     7|
|536   |      gpc866           |gpc606_5_525         |     7|
|537   |      gpc867           |gpc7_3_526           |     6|
|538   |      gpc868           |gpc7_3_527           |     6|
|539   |      gpc869           |gpc207_4_528         |     8|
|540   |      gpc87            |gpc615_5_529         |     8|
|541   |      gpc870           |gpc615_5_530         |     8|
|542   |      gpc871           |gpc615_5_531         |     8|
|543   |      gpc872           |gpc615_5_532         |     8|
|544   |      gpc873           |gpc615_5_533         |     8|
|545   |      gpc874           |gpc606_5_534         |     7|
|546   |      gpc875           |gpc615_5_535         |     8|
|547   |      gpc876           |gpc615_5_536         |     8|
|548   |      gpc877           |gpc615_5_537         |     8|
|549   |      gpc878           |gpc207_4_538         |     8|
|550   |      gpc879           |gpc606_5_539         |     7|
|551   |      gpc88            |gpc1343_5            |     7|
|552   |      gpc880           |gpc615_5_540         |     8|
|553   |      gpc881           |gpc606_5_541         |     7|
|554   |      gpc882           |gpc606_5_542         |     7|
|555   |      gpc883           |gpc606_5_543         |     7|
|556   |      gpc884           |gpc615_5_544         |     8|
|557   |      gpc885           |gpc615_5_545         |     8|
|558   |      gpc886           |gpc606_5_546         |     7|
|559   |      gpc887           |gpc615_5_547         |     8|
|560   |      gpc888           |gpc606_5_548         |     7|
|561   |      gpc889           |gpc606_5_549         |     7|
|562   |      gpc89            |gpc615_5_550         |     8|
|563   |      gpc890           |gpc117_4_551         |     6|
|564   |      gpc9             |gpc2135_5_552        |     7|
|565   |      gpc90            |gpc615_5_553         |     8|
|566   |      gpc91            |gpc615_5_554         |     8|
|567   |      gpc92            |gpc615_5_555         |     8|
|568   |      gpc926           |gpc15_3              |     5|
|569   |      gpc927           |gpc615_5_556         |     8|
|570   |      gpc928           |gpc1163_5_557        |     6|
|571   |      gpc929           |gpc1163_5_558        |     6|
|572   |      gpc93            |gpc615_5_559         |     8|
|573   |      gpc930           |gpc615_5_560         |     8|
|574   |      gpc931           |gpc615_5_561         |     8|
|575   |      gpc932           |gpc1163_5_562        |     6|
|576   |      gpc933           |gpc1163_5_563        |     6|
|577   |      gpc934           |gpc135_4             |     5|
|578   |      gpc935           |gpc7_3_564           |     6|
|579   |      gpc936           |gpc606_5_565         |     7|
|580   |      gpc937           |gpc2135_5_566        |     7|
|581   |      gpc938           |gpc615_5_567         |     8|
|582   |      gpc939           |gpc1163_5_568        |     6|
|583   |      gpc94            |gpc615_5_569         |     8|
|584   |      gpc95            |gpc615_5_570         |     8|
|585   |      gpc96            |gpc615_5_571         |     8|
|586   |      gpc967           |gpc615_5_572         |     8|
|587   |      gpc968           |gpc135_4_573         |     5|
|588   |      gpc969           |gpc1343_5_574        |     7|
|589   |      gpc97            |gpc615_5_575         |     8|
|590   |      gpc970           |gpc1343_5_576        |     7|
|591   |      gpc971           |gpc1343_5_577        |     7|
|592   |      gpc972           |gpc1343_5_578        |     7|
|593   |      gpc973           |gpc1163_5_579        |     6|
|594   |      gpc974           |gpc135_4_580         |     5|
|595   |      gpc98            |gpc615_5_581         |     8|
|596   |      gpc99            |gpc615_5_582         |     8|
|597   |    rowadder2_1inst    |rowadder2_1_24       |    54|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.793 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.801 ; gain = 644.828 ; free physical = 1409 ; free virtual = 7650
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2014.668 ; gain = 0.000 ; free physical = 1693 ; free virtual = 7934
INFO: [Netlist 29-17] Analyzing 1584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.289 ; gain = 0.000 ; free physical = 1605 ; free virtual = 7846
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 985 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 985 instances

Synth Design complete | Checksum: 550a0a8a
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.324 ; gain = 823.234 ; free physical = 1604 ; free virtual = 7845
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1312.427; main = 1312.427; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2166.293; main = 2166.293; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2190.301 ; gain = 0.000 ; free physical = 1604 ; free virtual = 7846
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:52:09 2024...
[Sat Aug 10 01:52:12 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2826 ; free virtual = 9061
[Sat Aug 10 01:52:12 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:52:12 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1690.078 ; gain = 0.000 ; free physical = 2014 ; free virtual = 8247
INFO: [Netlist 29-17] Analyzing 1584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1777.703 ; gain = 2.000 ; free physical = 1920 ; free virtual = 8153
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.703 ; gain = 0.000 ; free physical = 1926 ; free virtual = 8160
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 985 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 985 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1892.297 ; gain = 114.559 ; free physical = 1901 ; free virtual = 8134

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9e72c029

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.125 ; gain = 502.828 ; free physical = 1482 ; free virtual = 7716

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 9e72c029

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.930 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7413

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 9e72c029

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2701.930 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7413
Phase 1 Initialization | Checksum: 9e72c029

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2701.930 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7413

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 9e72c029

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2701.930 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7413

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 9e72c029

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2701.930 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7413
Phase 2 Timer Update And Timing Data Collection | Checksum: 9e72c029

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2701.930 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7413

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 794ea1e5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2757.957 ; gain = 56.027 ; free physical = 1179 ; free virtual = 7412
Retarget | Checksum: 794ea1e5
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 23 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 5e5e8dd3

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2757.957 ; gain = 56.027 ; free physical = 1179 ; free virtual = 7412
Constant propagation | Checksum: 5e5e8dd3
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 23 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12a362389

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2757.957 ; gain = 56.027 ; free physical = 1178 ; free virtual = 7411
Sweep | Checksum: 12a362389
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12a362389

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2789.973 ; gain = 88.043 ; free physical = 1177 ; free virtual = 7411
BUFG optimization | Checksum: 12a362389
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12a362389

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2789.973 ; gain = 88.043 ; free physical = 1177 ; free virtual = 7411
Shift Register Optimization | Checksum: 12a362389
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12a362389

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2789.973 ; gain = 88.043 ; free physical = 1177 ; free virtual = 7411
Post Processing Netlist | Checksum: 12a362389
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16f3b49b2

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2789.973 ; gain = 88.043 ; free physical = 1177 ; free virtual = 7410

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.973 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7410
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16f3b49b2

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2789.973 ; gain = 88.043 ; free physical = 1177 ; free virtual = 7410
Phase 9 Finalization | Checksum: 16f3b49b2

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2789.973 ; gain = 88.043 ; free physical = 1177 ; free virtual = 7410
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              23  |                                              0  |
|  Constant propagation         |               0  |              23  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16f3b49b2

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2789.973 ; gain = 88.043 ; free physical = 1177 ; free virtual = 7410
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.973 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7410

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16f3b49b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.973 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7410

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16f3b49b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.973 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7410

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.973 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7410
Ending Netlist Obfuscation Task | Checksum: 16f3b49b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.973 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7410
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2789.973 ; gain = 1012.234 ; free physical = 1177 ; free virtual = 7410
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7392
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7388
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 944f5544

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7388
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7387

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f31c0155

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7373

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1898ca2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7373

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1898ca2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7373
Phase 1 Placer Initialization | Checksum: 1898ca2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1137 ; free virtual = 7372

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1898ca2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7371

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1898ca2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7371

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1898ca2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7371

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 12bbbb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1091 ; free virtual = 7326
Phase 2 Global Placement | Checksum: 12bbbb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1091 ; free virtual = 7326

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12bbbb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1091 ; free virtual = 7326

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aa8ea055

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1090 ; free virtual = 7325

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 171ad074d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1090 ; free virtual = 7324

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 171ad074d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1090 ; free virtual = 7324

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317
Phase 3 Detail Placement | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317
Phase 4.3 Placer Reporting | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12fb3ad33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317
Ending Placer Task | Checksum: dc7e1552

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7317
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7316
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7315
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1086 ; free virtual = 7321
Wrote PlaceDB: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1075 ; free virtual = 7316
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1075 ; free virtual = 7316
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1072 ; free virtual = 7313
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7313
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7313
Write Physdb Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2821.988 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7313
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2848.828 ; gain = 0.000 ; free physical = 1070 ; free virtual = 7307
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.625 ; gain = 9.906 ; free physical = 1068 ; free virtual = 7305
Wrote PlaceDB: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2902.625 ; gain = 9.906 ; free physical = 1051 ; free virtual = 7293
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.625 ; gain = 0.000 ; free physical = 1051 ; free virtual = 7293
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2902.625 ; gain = 0.000 ; free physical = 1050 ; free virtual = 7292
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.625 ; gain = 0.000 ; free physical = 1049 ; free virtual = 7292
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.625 ; gain = 0.000 ; free physical = 1049 ; free virtual = 7293
Write Physdb Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2902.625 ; gain = 9.906 ; free physical = 1049 ; free virtual = 7293
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 482ec00e ConstDB: 0 ShapeSum: 944f5544 RouteDB: 0
Post Restoration Checksum: NetGraph: 23205fe6 | NumContArr: aa23819a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25295d6ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3020.047 ; gain = 55.656 ; free physical = 934 ; free virtual = 7169

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25295d6ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3053.047 ; gain = 88.656 ; free physical = 902 ; free virtual = 7137

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25295d6ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3053.047 ; gain = 88.656 ; free physical = 902 ; free virtual = 7137
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7075
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7075
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b4694e50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2b4694e50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 27d7ce444

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094
Phase 3 Initial Routing | Checksum: 27d7ce444

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 24d9baf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094
Phase 4 Rip-up And Reroute | Checksum: 24d9baf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 24d9baf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 24d9baf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094
Phase 6 Post Hold Fix | Checksum: 24d9baf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.818558 %
  Global Horizontal Routing Utilization  = 1.13725 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 24d9baf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 859 ; free virtual = 7094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24d9baf56

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 858 ; free virtual = 7093

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25fe657d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 858 ; free virtual = 7093
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 231ad9b88

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 858 ; free virtual = 7093
Ending Routing Task | Checksum: 231ad9b88

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 130.797 ; free physical = 858 ; free virtual = 7093

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3095.188 ; gain = 192.562 ; free physical = 858 ; free virtual = 7093
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3213.949 ; gain = 0.000 ; free physical = 828 ; free virtual = 7067
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3213.949 ; gain = 0.000 ; free physical = 825 ; free virtual = 7070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3213.949 ; gain = 0.000 ; free physical = 825 ; free virtual = 7070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3213.949 ; gain = 0.000 ; free physical = 824 ; free virtual = 7070
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3213.949 ; gain = 0.000 ; free physical = 823 ; free virtual = 7070
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3213.949 ; gain = 0.000 ; free physical = 823 ; free virtual = 7070
Write Physdb Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3213.949 ; gain = 0.000 ; free physical = 823 ; free virtual = 7070
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:52:47 2024...
[Sat Aug 10 01:52:53 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:41 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9095
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9095
INFO: [Netlist 29-17] Analyzing 1584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9095
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9095
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9095
Read PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9095
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9095
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9093
Read Physdb Files: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9093
Restored from archive | CPU: 0.200000 secs | Memory: 9.054901 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9093
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2854 ; free virtual = 9093
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 985 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 985 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_54_16.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:52:56 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:52:56 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3103205
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.605 ; gain = 408.598 ; free physical = 1705 ; free virtual = 7933
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_54_16' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:133]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:241]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:241]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_22' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1381]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_22' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1381]
WARNING: [Synth 8-689] width (22) of port connection 'dst0' does not match port width (23) of module 'rowadder2_1_22' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:238]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_54_16' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:133]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.543 ; gain = 488.535 ; free physical = 1601 ; free virtual = 7830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.355 ; gain = 506.348 ; free physical = 1607 ; free virtual = 7836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.359 ; gain = 514.352 ; free physical = 1607 ; free virtual = 7836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1878.266 ; gain = 523.258 ; free physical = 1595 ; free virtual = 7825
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1485 ; free virtual = 7718
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1482 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   130|
|3     |LUT1   |    16|
|4     |LUT2   |    70|
|5     |LUT4   |   154|
|6     |LUT5   |   354|
|7     |LUT6   |   218|
|8     |FDRE   |   864|
|9     |IBUF   |    17|
|10    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  1846|
|2     |  compressor2_1_54_16 |compressor2_1_54_16 |   942|
|3     |    compressor_inst   |compressor          |   892|
|4     |      gpc0            |gpc606_5            |     7|
|5     |      gpc1            |gpc606_5_0          |     7|
|6     |      gpc10           |gpc606_5_1          |     7|
|7     |      gpc100          |gpc1163_5           |     6|
|8     |      gpc101          |gpc1163_5_2         |     6|
|9     |      gpc102          |gpc606_5_3          |     7|
|10    |      gpc103          |gpc606_5_4          |     7|
|11    |      gpc104          |gpc606_5_5          |     7|
|12    |      gpc105          |gpc615_5            |     8|
|13    |      gpc106          |gpc615_5_6          |     8|
|14    |      gpc107          |gpc615_5_7          |     8|
|15    |      gpc108          |gpc207_4            |     8|
|16    |      gpc109          |gpc606_5_8          |     7|
|17    |      gpc11           |gpc606_5_9          |     7|
|18    |      gpc110          |gpc606_5_10         |     7|
|19    |      gpc111          |gpc615_5_11         |     8|
|20    |      gpc112          |gpc615_5_12         |     8|
|21    |      gpc113          |gpc615_5_13         |     8|
|22    |      gpc114          |gpc615_5_14         |     8|
|23    |      gpc115          |gpc606_5_15         |     7|
|24    |      gpc116          |gpc606_5_16         |     7|
|25    |      gpc117          |gpc606_5_17         |     7|
|26    |      gpc118          |gpc606_5_18         |     7|
|27    |      gpc119          |gpc1163_5_19        |     6|
|28    |      gpc12           |gpc606_5_20         |     7|
|29    |      gpc120          |gpc117_4            |     6|
|30    |      gpc121          |gpc606_5_21         |     7|
|31    |      gpc122          |gpc606_5_22         |     7|
|32    |      gpc123          |gpc606_5_23         |     7|
|33    |      gpc124          |gpc606_5_24         |     7|
|34    |      gpc125          |gpc606_5_25         |     7|
|35    |      gpc126          |gpc606_5_26         |     7|
|36    |      gpc127          |gpc606_5_27         |     7|
|37    |      gpc128          |gpc117_4_28         |     6|
|38    |      gpc129          |gpc117_4_29         |     6|
|39    |      gpc13           |gpc606_5_30         |     7|
|40    |      gpc130          |gpc1163_5_31        |     6|
|41    |      gpc14           |gpc606_5_32         |     7|
|42    |      gpc149          |gpc207_4_33         |     8|
|43    |      gpc15           |gpc606_5_34         |     7|
|44    |      gpc150          |gpc1163_5_35        |     6|
|45    |      gpc151          |gpc615_5_36         |     8|
|46    |      gpc152          |gpc615_5_37         |     8|
|47    |      gpc153          |gpc615_5_38         |     8|
|48    |      gpc154          |gpc615_5_39         |     8|
|49    |      gpc155          |gpc615_5_40         |     8|
|50    |      gpc156          |gpc606_5_41         |     7|
|51    |      gpc157          |gpc7_3              |     6|
|52    |      gpc158          |gpc606_5_42         |     7|
|53    |      gpc159          |gpc1343_5           |     7|
|54    |      gpc16           |gpc606_5_43         |     7|
|55    |      gpc160          |gpc615_5_44         |     8|
|56    |      gpc161          |gpc117_4_45         |     6|
|57    |      gpc162          |gpc7_3_46           |     6|
|58    |      gpc163          |gpc1325_5           |     9|
|59    |      gpc17           |gpc615_5_47         |     8|
|60    |      gpc177          |gpc2135_5           |     7|
|61    |      gpc178          |gpc615_5_48         |     8|
|62    |      gpc179          |gpc135_4            |     5|
|63    |      gpc18           |gpc606_5_49         |     7|
|64    |      gpc180          |gpc1163_5_50        |     6|
|65    |      gpc181          |gpc1325_5_51        |     9|
|66    |      gpc182          |gpc1163_5_52        |     6|
|67    |      gpc183          |gpc1163_5_53        |     6|
|68    |      gpc19           |gpc606_5_54         |     7|
|69    |      gpc2            |gpc606_5_55         |     7|
|70    |      gpc20           |gpc606_5_56         |     7|
|71    |      gpc21           |gpc606_5_57         |     7|
|72    |      gpc22           |gpc606_5_58         |     7|
|73    |      gpc23           |gpc606_5_59         |     7|
|74    |      gpc24           |gpc615_5_60         |     8|
|75    |      gpc25           |gpc606_5_61         |     7|
|76    |      gpc26           |gpc606_5_62         |     7|
|77    |      gpc27           |gpc606_5_63         |     7|
|78    |      gpc28           |gpc606_5_64         |     7|
|79    |      gpc29           |gpc606_5_65         |     7|
|80    |      gpc3            |gpc606_5_66         |     7|
|81    |      gpc30           |gpc606_5_67         |     7|
|82    |      gpc31           |gpc606_5_68         |     7|
|83    |      gpc32           |gpc615_5_69         |     8|
|84    |      gpc33           |gpc615_5_70         |     8|
|85    |      gpc34           |gpc615_5_71         |     8|
|86    |      gpc35           |gpc615_5_72         |     8|
|87    |      gpc36           |gpc606_5_73         |     7|
|88    |      gpc37           |gpc615_5_74         |     8|
|89    |      gpc38           |gpc615_5_75         |     8|
|90    |      gpc39           |gpc615_5_76         |     8|
|91    |      gpc4            |gpc606_5_77         |     7|
|92    |      gpc40           |gpc615_5_78         |     8|
|93    |      gpc41           |gpc615_5_79         |     8|
|94    |      gpc42           |gpc615_5_80         |     8|
|95    |      gpc43           |gpc615_5_81         |     8|
|96    |      gpc44           |gpc606_5_82         |     7|
|97    |      gpc45           |gpc606_5_83         |     7|
|98    |      gpc46           |gpc615_5_84         |     8|
|99    |      gpc47           |gpc615_5_85         |     8|
|100   |      gpc48           |gpc615_5_86         |     8|
|101   |      gpc49           |gpc615_5_87         |     8|
|102   |      gpc5            |gpc606_5_88         |     7|
|103   |      gpc50           |gpc615_5_89         |     8|
|104   |      gpc51           |gpc615_5_90         |     8|
|105   |      gpc52           |gpc606_5_91         |     7|
|106   |      gpc53           |gpc606_5_92         |     7|
|107   |      gpc54           |gpc606_5_93         |     7|
|108   |      gpc55           |gpc606_5_94         |     7|
|109   |      gpc56           |gpc606_5_95         |     7|
|110   |      gpc57           |gpc606_5_96         |     7|
|111   |      gpc58           |gpc606_5_97         |     7|
|112   |      gpc59           |gpc606_5_98         |     7|
|113   |      gpc6            |gpc606_5_99         |     7|
|114   |      gpc60           |gpc606_5_100        |     7|
|115   |      gpc61           |gpc606_5_101        |     7|
|116   |      gpc62           |gpc606_5_102        |     7|
|117   |      gpc63           |gpc606_5_103        |     7|
|118   |      gpc64           |gpc606_5_104        |     7|
|119   |      gpc65           |gpc606_5_105        |     7|
|120   |      gpc66           |gpc606_5_106        |     7|
|121   |      gpc67           |gpc606_5_107        |     7|
|122   |      gpc68           |gpc606_5_108        |     7|
|123   |      gpc69           |gpc606_5_109        |     7|
|124   |      gpc7            |gpc606_5_110        |     7|
|125   |      gpc8            |gpc1406_5           |     8|
|126   |      gpc9            |gpc1406_5_111       |     8|
|127   |      gpc99           |gpc1163_5_112       |     6|
|128   |    rowadder2_1inst   |rowadder2_1_22      |    50|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.672 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1994.680 ; gain = 639.664 ; free physical = 1479 ; free virtual = 7712
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2000.609 ; gain = 0.000 ; free physical = 1756 ; free virtual = 7989
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.293 ; gain = 0.000 ; free physical = 1681 ; free virtual = 7913
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 218 instances

Synth Design complete | Checksum: 9bebb428
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.328 ; gain = 798.195 ; free physical = 1679 ; free virtual = 7912
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1284.564; main = 1284.564; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2141.297; main = 2141.297; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.305 ; gain = 0.000 ; free physical = 1679 ; free virtual = 7912
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:53:12 2024...
[Sat Aug 10 01:53:15 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2869 ; free virtual = 9097
[Sat Aug 10 01:53:15 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:53:15 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.242 ; gain = 0.000 ; free physical = 2064 ; free virtual = 8293
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.992 ; gain = 1.000 ; free physical = 1976 ; free virtual = 8204
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.992 ; gain = 0.000 ; free physical = 1976 ; free virtual = 8204
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 218 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1873.617 ; gain = 112.590 ; free physical = 1953 ; free virtual = 8182

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bb567754

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2379.438 ; gain = 505.820 ; free physical = 1531 ; free virtual = 7760

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: bb567754

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.242 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7457

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: bb567754

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.242 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7457
Phase 1 Initialization | Checksum: bb567754

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.242 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7457

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: bb567754

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.242 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7457

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: bb567754

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2685.242 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7456
Phase 2 Timer Update And Timing Data Collection | Checksum: bb567754

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2685.242 ; gain = 0.000 ; free physical = 1228 ; free virtual = 7456

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: eeac18aa

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2741.270 ; gain = 56.027 ; free physical = 1227 ; free virtual = 7455
Retarget | Checksum: eeac18aa
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 11ebe138b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2741.270 ; gain = 56.027 ; free physical = 1227 ; free virtual = 7455
Constant propagation | Checksum: 11ebe138b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 10 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: c5149188

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2741.270 ; gain = 56.027 ; free physical = 1227 ; free virtual = 7455
Sweep | Checksum: c5149188
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: c5149188

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2773.285 ; gain = 88.043 ; free physical = 1227 ; free virtual = 7455
BUFG optimization | Checksum: c5149188
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: c5149188

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2773.285 ; gain = 88.043 ; free physical = 1227 ; free virtual = 7455
Shift Register Optimization | Checksum: c5149188
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c5149188

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2773.285 ; gain = 88.043 ; free physical = 1227 ; free virtual = 7455
Post Processing Netlist | Checksum: c5149188
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: d164f7fc

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2773.285 ; gain = 88.043 ; free physical = 1227 ; free virtual = 7455

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.285 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7455
Phase 9.2 Verifying Netlist Connectivity | Checksum: d164f7fc

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2773.285 ; gain = 88.043 ; free physical = 1227 ; free virtual = 7455
Phase 9 Finalization | Checksum: d164f7fc

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2773.285 ; gain = 88.043 ; free physical = 1227 ; free virtual = 7455
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |              10  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d164f7fc

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2773.285 ; gain = 88.043 ; free physical = 1227 ; free virtual = 7455
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.285 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7455

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d164f7fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2773.285 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7455

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d164f7fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.285 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7455

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.285 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7455
Ending Netlist Obfuscation Task | Checksum: d164f7fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.285 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7455
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4449a8d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c615a292

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7413

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1592f8f15

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7413

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1592f8f15

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7413
Phase 1 Placer Initialization | Checksum: 1592f8f15

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7413

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1592f8f15

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7413

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1592f8f15

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7413

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1592f8f15

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7413

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 196aaf639

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7365
Phase 2 Global Placement | Checksum: 196aaf639

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7365

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196aaf639

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7365

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a0999a6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7365

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1152e97c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7365

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1152e97c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1136 ; free virtual = 7365

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18ab1ae81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18ab1ae81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18ab1ae81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
Phase 3 Detail Placement | Checksum: 18ab1ae81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 18ab1ae81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ab1ae81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18ab1ae81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
Phase 4.3 Placer Reporting | Checksum: 18ab1ae81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ab1ae81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
Ending Placer Task | Checksum: 12de64f22

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7361
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1130 ; free virtual = 7360
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1130 ; free virtual = 7360
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7360
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7359
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7360
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2869.332 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7360
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7362
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1132 ; free virtual = 7362
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1125 ; free virtual = 7356
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1125 ; free virtual = 7356
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7356
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7356
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7356
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2874.293 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7356
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e99ca64a ConstDB: 0 ShapeSum: 4449a8d8 RouteDB: 0
Post Restoration Checksum: NetGraph: e84415d2 | NumContArr: e6b0eb0e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 35446f61a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2990.547 ; gain = 60.656 ; free physical = 978 ; free virtual = 7209

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 35446f61a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3023.547 ; gain = 93.656 ; free physical = 946 ; free virtual = 7177

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 35446f61a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3023.547 ; gain = 93.656 ; free physical = 946 ; free virtual = 7177
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1516
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1516
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28fc63818

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7138

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 28fc63818

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7138

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 23375bb6a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137
Phase 3 Initial Routing | Checksum: 23375bb6a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 30f2a8d5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137
Phase 4 Rip-up And Reroute | Checksum: 30f2a8d5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 30f2a8d5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 30f2a8d5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137
Phase 6 Post Hold Fix | Checksum: 30f2a8d5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.150803 %
  Global Horizontal Routing Utilization  = 0.198352 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 30f2a8d5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 907 ; free virtual = 7137

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 30f2a8d5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 906 ; free virtual = 7137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2e8835ebf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 906 ; free virtual = 7137
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 127f98c77

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 906 ; free virtual = 7137
Ending Routing Task | Checksum: 127f98c77

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.688 ; gain = 133.797 ; free physical = 906 ; free virtual = 7137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.688 ; gain = 189.395 ; free physical = 906 ; free virtual = 7137
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.695 ; gain = 0.000 ; free physical = 894 ; free virtual = 7126
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3146.695 ; gain = 0.000 ; free physical = 893 ; free virtual = 7126
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.695 ; gain = 0.000 ; free physical = 893 ; free virtual = 7126
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3146.695 ; gain = 0.000 ; free physical = 893 ; free virtual = 7126
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.695 ; gain = 0.000 ; free physical = 893 ; free virtual = 7126
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.695 ; gain = 0.000 ; free physical = 893 ; free virtual = 7126
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3146.695 ; gain = 0.000 ; free physical = 893 ; free virtual = 7126
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:53:45 2024...
[Sat Aug 10 01:53:51 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:36 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2865 ; free virtual = 9097
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2864 ; free virtual = 9096
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
Read PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
Read Physdb Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
Restored from archive | CPU: 0.050000 secs | Memory: 1.920059 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9096
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 217 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_32_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:53:53 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:53:53 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3120522
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.215 ; gain = 407.598 ; free physical = 1712 ; free virtual = 7939
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_32_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:103]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:188]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:188]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_17' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1306]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_17' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1306]
WARNING: [Synth 8-689] width (17) of port connection 'dst0' does not match port width (18) of module 'rowadder2_1_17' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:185]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_32_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:103]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1841.184 ; gain = 485.566 ; free physical = 1614 ; free virtual = 7843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1858.996 ; gain = 503.379 ; free physical = 1614 ; free virtual = 7843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1867.000 ; gain = 511.383 ; free physical = 1614 ; free virtual = 7842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1875.906 ; gain = 520.289 ; free physical = 1603 ; free virtual = 7832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1491 ; free virtual = 7723
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1488 ; free virtual = 7720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    57|
|3     |LUT1   |     2|
|4     |LUT2   |    50|
|5     |LUT4   |    82|
|6     |LUT5   |   142|
|7     |LUT6   |    87|
|8     |FDRE   |   384|
|9     |IBUF   |    13|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |   835|
|2     |  compressor2_1_32_12 |compressor2_1_32_12 |   420|
|3     |    compressor_inst   |compressor          |   381|
|4     |      gpc0            |gpc606_5            |     7|
|5     |      gpc1            |gpc606_5_0          |     7|
|6     |      gpc10           |gpc2135_5           |     7|
|7     |      gpc11           |gpc1163_5           |     6|
|8     |      gpc12           |gpc606_5_1          |     7|
|9     |      gpc122          |gpc606_5_2          |     7|
|10    |      gpc123          |gpc606_5_3          |     7|
|11    |      gpc124          |gpc615_5            |     8|
|12    |      gpc125          |gpc615_5_4          |     8|
|13    |      gpc126          |gpc2135_5_5         |     7|
|14    |      gpc127          |gpc606_5_6          |     7|
|15    |      gpc128          |gpc615_5_7          |     8|
|16    |      gpc129          |gpc615_5_8          |     8|
|17    |      gpc13           |gpc606_5_9          |     7|
|18    |      gpc130          |gpc615_5_10         |     8|
|19    |      gpc131          |gpc615_5_11         |     8|
|20    |      gpc132          |gpc1163_5_12        |     6|
|21    |      gpc133          |gpc615_5_13         |     8|
|22    |      gpc134          |gpc615_5_14         |     8|
|23    |      gpc135          |gpc615_5_15         |     8|
|24    |      gpc136          |gpc615_5_16         |     8|
|25    |      gpc14           |gpc606_5_17         |     7|
|26    |      gpc15           |gpc606_5_18         |     7|
|27    |      gpc16           |gpc606_5_19         |     7|
|28    |      gpc17           |gpc615_5_20         |     8|
|29    |      gpc177          |gpc606_5_21         |     7|
|30    |      gpc178          |gpc606_5_22         |     7|
|31    |      gpc179          |gpc606_5_23         |     7|
|32    |      gpc18           |gpc606_5_24         |     7|
|33    |      gpc180          |gpc615_5_25         |     8|
|34    |      gpc181          |gpc606_5_26         |     7|
|35    |      gpc182          |gpc606_5_27         |     7|
|36    |      gpc183          |gpc615_5_28         |     8|
|37    |      gpc19           |gpc606_5_29         |     7|
|38    |      gpc2            |gpc615_5_30         |     8|
|39    |      gpc20           |gpc615_5_31         |     8|
|40    |      gpc21           |gpc615_5_32         |     8|
|41    |      gpc215          |gpc207_4            |     8|
|42    |      gpc216          |gpc2116_5           |     6|
|43    |      gpc217          |gpc606_5_33         |     7|
|44    |      gpc218          |gpc1343_5           |     7|
|45    |      gpc219          |gpc1163_5_34        |     6|
|46    |      gpc22           |gpc615_5_35         |     8|
|47    |      gpc220          |gpc1325_5           |     9|
|48    |      gpc23           |gpc615_5_36         |     8|
|49    |      gpc3            |gpc606_5_37         |     7|
|50    |      gpc4            |gpc606_5_38         |     7|
|51    |      gpc5            |gpc606_5_39         |     7|
|52    |      gpc6            |gpc606_5_40         |     7|
|53    |      gpc7            |gpc606_5_41         |     7|
|54    |      gpc8            |gpc606_5_42         |     7|
|55    |      gpc9            |gpc606_5_43         |     7|
|56    |    rowadder2_1inst   |rowadder2_1_17      |    39|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.344 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.352 ; gain = 636.727 ; free physical = 1483 ; free virtual = 7715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.281 ; gain = 0.000 ; free physical = 1758 ; free virtual = 7990
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.965 ; gain = 0.000 ; free physical = 1683 ; free virtual = 7915
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 87 instances

Synth Design complete | Checksum: 69467db1
INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2138.000 ; gain = 788.320 ; free physical = 1682 ; free virtual = 7915
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1281.806; main = 1281.806; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2137.969; main = 2137.969; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2161.977 ; gain = 0.000 ; free physical = 1682 ; free virtual = 7915
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:54:09 2024...
[Sat Aug 10 01:54:12 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2871 ; free virtual = 9099
[Sat Aug 10 01:54:12 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:54:12 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.000 ; gain = 0.000 ; free physical = 2071 ; free virtual = 8299
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1758.750 ; gain = 1.000 ; free physical = 1981 ; free virtual = 8209
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1758.750 ; gain = 0.000 ; free physical = 1981 ; free virtual = 8209
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 87 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1873.375 ; gain = 114.590 ; free physical = 1958 ; free virtual = 8186

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e30f6371

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2376.234 ; gain = 502.859 ; free physical = 1539 ; free virtual = 7767

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e30f6371

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.070 ; gain = 0.000 ; free physical = 1233 ; free virtual = 7461

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e30f6371

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.070 ; gain = 0.000 ; free physical = 1233 ; free virtual = 7461
Phase 1 Initialization | Checksum: e30f6371

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.070 ; gain = 0.000 ; free physical = 1233 ; free virtual = 7461

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e30f6371

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.070 ; gain = 0.000 ; free physical = 1233 ; free virtual = 7461

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e30f6371

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.070 ; gain = 0.000 ; free physical = 1233 ; free virtual = 7461
Phase 2 Timer Update And Timing Data Collection | Checksum: e30f6371

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2682.070 ; gain = 0.000 ; free physical = 1233 ; free virtual = 7461

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 177084011

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2738.098 ; gain = 56.027 ; free physical = 1232 ; free virtual = 7460
Retarget | Checksum: 177084011
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 7 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 121574177

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2738.098 ; gain = 56.027 ; free physical = 1232 ; free virtual = 7460
Constant propagation | Checksum: 121574177
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f7a388b2

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2738.098 ; gain = 56.027 ; free physical = 1232 ; free virtual = 7460
Sweep | Checksum: f7a388b2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f7a388b2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.113 ; gain = 88.043 ; free physical = 1232 ; free virtual = 7460
BUFG optimization | Checksum: f7a388b2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f7a388b2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.113 ; gain = 88.043 ; free physical = 1232 ; free virtual = 7460
Shift Register Optimization | Checksum: f7a388b2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f7a388b2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.113 ; gain = 88.043 ; free physical = 1232 ; free virtual = 7460
Post Processing Netlist | Checksum: f7a388b2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a9bfd8f1

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.113 ; gain = 88.043 ; free physical = 1232 ; free virtual = 7460

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.113 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7460
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a9bfd8f1

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.113 ; gain = 88.043 ; free physical = 1232 ; free virtual = 7460
Phase 9 Finalization | Checksum: 1a9bfd8f1

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.113 ; gain = 88.043 ; free physical = 1232 ; free virtual = 7460
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               7  |                                              0  |
|  Constant propagation         |               0  |               3  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a9bfd8f1

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2770.113 ; gain = 88.043 ; free physical = 1232 ; free virtual = 7460
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.113 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7460

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a9bfd8f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.113 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7460

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a9bfd8f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.113 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7460

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.113 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7460
Ending Netlist Obfuscation Task | Checksum: 1a9bfd8f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.113 ; gain = 0.000 ; free physical = 1232 ; free virtual = 7460
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1225 ; free virtual = 7453
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7446
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af4e5f71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7446
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7446

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cda4d2d2

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1203 ; free virtual = 7431

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f3ff8e35

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7430

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f3ff8e35

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7430
Phase 1 Placer Initialization | Checksum: f3ff8e35

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1202 ; free virtual = 7430

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f3ff8e35

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7429

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f3ff8e35

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7429

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f3ff8e35

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7429

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 18290bc62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7359
Phase 2 Global Placement | Checksum: 18290bc62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7359

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18290bc62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7359

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2174e150b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7371

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 198cc5c2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7371

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 198cc5c2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7371

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 286e1df15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7375

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 286e1df15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7375

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 286e1df15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7375
Phase 3 Detail Placement | Checksum: 286e1df15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7375

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 286e1df15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 286e1df15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 286e1df15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374
Phase 4.3 Placer Reporting | Checksum: 286e1df15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 286e1df15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374
Ending Placer Task | Checksum: 1953aaf60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7374
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1142 ; free virtual = 7370
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1146 ; free virtual = 7375
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7380
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1150 ; free virtual = 7379
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1150 ; free virtual = 7379
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7377
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7377
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7377
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2866.160 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7377
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1141 ; free virtual = 7370
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1141 ; free virtual = 7370
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7372
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7372
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7372
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7372
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1142 ; free virtual = 7372
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2872.121 ; gain = 0.000 ; free physical = 1142 ; free virtual = 7372
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e5ec4fef ConstDB: 0 ShapeSum: af4e5f71 RouteDB: 0
Post Restoration Checksum: NetGraph: a192b7ba | NumContArr: 48d5fa1b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26fbaa70f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2985.344 ; gain = 57.656 ; free physical = 994 ; free virtual = 7223

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26fbaa70f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3018.344 ; gain = 90.656 ; free physical = 962 ; free virtual = 7191

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26fbaa70f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3018.344 ; gain = 90.656 ; free physical = 962 ; free virtual = 7191
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 676
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 676
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c97aafe7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c97aafe7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1cab4a9a8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159
Phase 3 Initial Routing | Checksum: 1cab4a9a8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 33356cde1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159
Phase 4 Rip-up And Reroute | Checksum: 33356cde1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 33356cde1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 33356cde1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159
Phase 6 Post Hold Fix | Checksum: 33356cde1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0607999 %
  Global Horizontal Routing Utilization  = 0.0846832 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 33356cde1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 930 ; free virtual = 7159

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 33356cde1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 929 ; free virtual = 7159

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d6d84a41

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 929 ; free virtual = 7159
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1dcfda0b7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 929 ; free virtual = 7159
Ending Routing Task | Checksum: 1dcfda0b7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3051.859 ; gain = 124.172 ; free physical = 929 ; free virtual = 7159

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3051.859 ; gain = 179.738 ; free physical = 929 ; free virtual = 7159
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.840 ; gain = 0.000 ; free physical = 909 ; free virtual = 7139
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3146.840 ; gain = 0.000 ; free physical = 909 ; free virtual = 7139
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.840 ; gain = 0.000 ; free physical = 909 ; free virtual = 7139
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.840 ; gain = 0.000 ; free physical = 909 ; free virtual = 7139
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.840 ; gain = 0.000 ; free physical = 909 ; free virtual = 7139
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.840 ; gain = 0.000 ; free physical = 909 ; free virtual = 7140
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3146.840 ; gain = 0.000 ; free physical = 909 ; free virtual = 7140
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:54:41 2024...
[Sat Aug 10 01:54:47 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:35 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9111
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9111
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
Read PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
Restored from archive | CPU: 0.030000 secs | Memory: 0.864044 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2880 ; free virtual = 9111
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 87 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_16_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:54:49 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:54:49 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3133019
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.621 ; gain = 409.598 ; free physical = 1704 ; free virtual = 7932
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_16_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:465]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:807]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc23_3' [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc23_3' (0#1) [/home/kanai/reserch/gpccode/gpc23_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:807]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_68' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:3020]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_68' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:3020]
WARNING: [Synth 8-689] width (68) of port connection 'dst0' does not match port width (69) of module 'rowadder2_1_68' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:804]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_16_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:465]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.590 ; gain = 493.566 ; free physical = 1596 ; free virtual = 7825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1862.434 ; gain = 508.410 ; free physical = 1596 ; free virtual = 7825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1870.438 ; gain = 516.414 ; free physical = 1595 ; free virtual = 7824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1879.344 ; gain = 525.320 ; free physical = 1583 ; free virtual = 7813
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1479 ; free virtual = 7712
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1475 ; free virtual = 7708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   168|
|3     |LUT1   |    48|
|4     |LUT2   |   236|
|5     |LUT4   |   246|
|6     |LUT5   |   302|
|7     |LUT6   |   227|
|8     |FDRE   |  1024|
|9     |IBUF   |    65|
|10    |OBUF   |    68|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  2385|
|2     |  compressor2_1_16_64 |compressor2_1_16_64 |  1227|
|3     |    compressor_inst   |compressor          |  1074|
|4     |      gpc0            |gpc606_5            |     7|
|5     |      gpc1            |gpc606_5_0          |     7|
|6     |      gpc10           |gpc117_4            |     6|
|7     |      gpc11           |gpc207_4            |     8|
|8     |      gpc12           |gpc606_5_1          |     7|
|9     |      gpc13           |gpc117_4_2          |     6|
|10    |      gpc14           |gpc615_5            |     8|
|11    |      gpc15           |gpc135_4            |     5|
|12    |      gpc16           |gpc606_5_3          |     7|
|13    |      gpc17           |gpc606_5_4          |     7|
|14    |      gpc18           |gpc606_5_5          |     7|
|15    |      gpc19           |gpc615_5_6          |     8|
|16    |      gpc197          |gpc606_5_7          |     7|
|17    |      gpc198          |gpc606_5_8          |     7|
|18    |      gpc199          |gpc606_5_9          |     7|
|19    |      gpc2            |gpc606_5_10         |     7|
|20    |      gpc20           |gpc615_5_11         |     8|
|21    |      gpc200          |gpc606_5_12         |     7|
|22    |      gpc201          |gpc7_3              |     6|
|23    |      gpc202          |gpc606_5_13         |     7|
|24    |      gpc203          |gpc615_5_14         |     8|
|25    |      gpc204          |gpc606_5_15         |     7|
|26    |      gpc205          |gpc606_5_16         |     7|
|27    |      gpc206          |gpc606_5_17         |     7|
|28    |      gpc207          |gpc606_5_18         |     7|
|29    |      gpc208          |gpc615_5_19         |     8|
|30    |      gpc209          |gpc615_5_20         |     8|
|31    |      gpc21           |gpc615_5_21         |     8|
|32    |      gpc210          |gpc1406_5           |     8|
|33    |      gpc211          |gpc606_5_22         |     7|
|34    |      gpc212          |gpc615_5_23         |     8|
|35    |      gpc213          |gpc7_3_24           |     6|
|36    |      gpc214          |gpc7_3_25           |     6|
|37    |      gpc215          |gpc623_5            |     8|
|38    |      gpc216          |gpc606_5_26         |     7|
|39    |      gpc217          |gpc1163_5           |     6|
|40    |      gpc218          |gpc606_5_27         |     7|
|41    |      gpc219          |gpc7_3_28           |     6|
|42    |      gpc22           |gpc606_5_29         |     7|
|43    |      gpc220          |gpc1163_5_30        |     6|
|44    |      gpc221          |gpc606_5_31         |     7|
|45    |      gpc222          |gpc615_5_32         |     8|
|46    |      gpc223          |gpc15_3             |     5|
|47    |      gpc224          |gpc606_5_33         |     7|
|48    |      gpc225          |gpc1325_5           |     9|
|49    |      gpc226          |gpc7_3_34           |     6|
|50    |      gpc227          |gpc1163_5_35        |     6|
|51    |      gpc228          |gpc615_5_36         |     8|
|52    |      gpc229          |gpc615_5_37         |     8|
|53    |      gpc23           |gpc615_5_38         |     8|
|54    |      gpc230          |gpc606_5_39         |     7|
|55    |      gpc231          |gpc117_4_40         |     6|
|56    |      gpc232          |gpc215_4            |     7|
|57    |      gpc233          |gpc606_5_41         |     7|
|58    |      gpc234          |gpc606_5_42         |     7|
|59    |      gpc235          |gpc207_4_43         |     8|
|60    |      gpc236          |gpc207_4_44         |     8|
|61    |      gpc24           |gpc615_5_45         |     8|
|62    |      gpc25           |gpc1343_5           |     7|
|63    |      gpc26           |gpc117_4_46         |     6|
|64    |      gpc27           |gpc606_5_47         |     7|
|65    |      gpc28           |gpc606_5_48         |     7|
|66    |      gpc29           |gpc615_5_49         |     8|
|67    |      gpc3            |gpc615_5_50         |     8|
|68    |      gpc30           |gpc615_5_51         |     8|
|69    |      gpc31           |gpc15_3_52          |     5|
|70    |      gpc32           |gpc615_5_53         |     8|
|71    |      gpc321          |gpc2135_5           |     7|
|72    |      gpc322          |gpc615_5_54         |     8|
|73    |      gpc323          |gpc135_4_55         |     5|
|74    |      gpc324          |gpc606_5_56         |     7|
|75    |      gpc325          |gpc2223_5           |     9|
|76    |      gpc326          |gpc7_3_57           |     6|
|77    |      gpc327          |gpc135_4_58         |     5|
|78    |      gpc328          |gpc207_4_59         |     8|
|79    |      gpc329          |gpc615_5_60         |     8|
|80    |      gpc33           |gpc606_5_61         |     7|
|81    |      gpc330          |gpc2135_5_62        |     7|
|82    |      gpc331          |gpc2135_5_63        |     7|
|83    |      gpc332          |gpc207_4_64         |     8|
|84    |      gpc333          |gpc3_2              |     3|
|85    |      gpc334          |gpc15_3_65          |     5|
|86    |      gpc335          |gpc1163_5_66        |     6|
|87    |      gpc336          |gpc623_5_67         |     8|
|88    |      gpc337          |gpc1163_5_68        |     6|
|89    |      gpc338          |gpc215_4_69         |     7|
|90    |      gpc339          |gpc207_4_70         |     8|
|91    |      gpc34           |gpc606_5_71         |     7|
|92    |      gpc340          |gpc3_2_72           |     3|
|93    |      gpc341          |gpc207_4_73         |     8|
|94    |      gpc342          |gpc2223_5_74        |     9|
|95    |      gpc343          |gpc117_4_75         |     6|
|96    |      gpc344          |gpc623_5_76         |     8|
|97    |      gpc345          |gpc135_4_77         |     5|
|98    |      gpc346          |gpc23_3             |     5|
|99    |      gpc347          |gpc207_4_78         |     8|
|100   |      gpc348          |gpc1415_5           |     9|
|101   |      gpc349          |gpc1163_5_79        |     6|
|102   |      gpc35           |gpc615_5_80         |     8|
|103   |      gpc350          |gpc2135_5_81        |     7|
|104   |      gpc36           |gpc615_5_82         |     8|
|105   |      gpc37           |gpc615_5_83         |     8|
|106   |      gpc38           |gpc1163_5_84        |     6|
|107   |      gpc39           |gpc117_4_85         |     6|
|108   |      gpc4            |gpc615_5_86         |     8|
|109   |      gpc40           |gpc606_5_87         |     7|
|110   |      gpc41           |gpc1406_5_88        |     8|
|111   |      gpc42           |gpc615_5_89         |     8|
|112   |      gpc43           |gpc615_5_90         |     8|
|113   |      gpc44           |gpc615_5_91         |     8|
|114   |      gpc45           |gpc606_5_92         |     7|
|115   |      gpc46           |gpc615_5_93         |     8|
|116   |      gpc47           |gpc615_5_94         |     8|
|117   |      gpc48           |gpc615_5_95         |     8|
|118   |      gpc49           |gpc1163_5_96        |     6|
|119   |      gpc5            |gpc615_5_97         |     8|
|120   |      gpc50           |gpc135_4_98         |     5|
|121   |      gpc51           |gpc606_5_99         |     7|
|122   |      gpc52           |gpc606_5_100        |     7|
|123   |      gpc53           |gpc135_4_101        |     5|
|124   |      gpc54           |gpc606_5_102        |     7|
|125   |      gpc55           |gpc1406_5_103       |     8|
|126   |      gpc56           |gpc1163_5_104       |     6|
|127   |      gpc57           |gpc615_5_105        |     8|
|128   |      gpc58           |gpc615_5_106        |     8|
|129   |      gpc59           |gpc615_5_107        |     8|
|130   |      gpc6            |gpc207_4_108        |     8|
|131   |      gpc60           |gpc615_5_109        |     8|
|132   |      gpc61           |gpc623_5_110        |     8|
|133   |      gpc62           |gpc207_4_111        |     8|
|134   |      gpc63           |gpc606_5_112        |     7|
|135   |      gpc64           |gpc615_5_113        |     8|
|136   |      gpc65           |gpc615_5_114        |     8|
|137   |      gpc66           |gpc615_5_115        |     8|
|138   |      gpc67           |gpc615_5_116        |     8|
|139   |      gpc68           |gpc615_5_117        |     8|
|140   |      gpc69           |gpc606_5_118        |     7|
|141   |      gpc7            |gpc606_5_119        |     7|
|142   |      gpc70           |gpc1343_5_120       |     7|
|143   |      gpc71           |gpc615_5_121        |     8|
|144   |      gpc72           |gpc606_5_122        |     7|
|145   |      gpc73           |gpc606_5_123        |     7|
|146   |      gpc74           |gpc615_5_124        |     8|
|147   |      gpc75           |gpc1343_5_125       |     7|
|148   |      gpc76           |gpc615_5_126        |     8|
|149   |      gpc77           |gpc606_5_127        |     7|
|150   |      gpc78           |gpc615_5_128        |     8|
|151   |      gpc79           |gpc117_4_129        |     6|
|152   |      gpc8            |gpc1343_5_130       |     7|
|153   |      gpc80           |gpc7_3_131          |     6|
|154   |      gpc9            |gpc1343_5_132       |     7|
|155   |    rowadder2_1inst   |rowadder2_1_68      |   153|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.750 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.758 ; gain = 643.727 ; free physical = 1467 ; free virtual = 7700
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2000.719 ; gain = 0.000 ; free physical = 1751 ; free virtual = 7984
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.371 ; gain = 0.000 ; free physical = 1673 ; free virtual = 7906
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 227 instances

Synth Design complete | Checksum: 1474e865
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2142.406 ; gain = 791.352 ; free physical = 1672 ; free virtual = 7905
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1288.041; main = 1288.041; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2142.375; main = 2142.375; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.383 ; gain = 0.000 ; free physical = 1672 ; free virtual = 7905
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:55:05 2024...
[Sat Aug 10 01:55:08 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2859 ; free virtual = 9088
[Sat Aug 10 01:55:08 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:55:08 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1691.723 ; gain = 0.000 ; free physical = 2059 ; free virtual = 8287
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1761.441 ; gain = 0.000 ; free physical = 1968 ; free virtual = 8197
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.441 ; gain = 0.000 ; free physical = 1968 ; free virtual = 8196
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 227 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1869.098 ; gain = 107.621 ; free physical = 1939 ; free virtual = 8168

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bf5aa8eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2379.863 ; gain = 510.766 ; free physical = 1523 ; free virtual = 7752

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: bf5aa8eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.699 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7447

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: bf5aa8eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.699 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7447
Phase 1 Initialization | Checksum: bf5aa8eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.699 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7447

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: bf5aa8eb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2686.699 ; gain = 0.000 ; free physical = 1219 ; free virtual = 7447

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: bf5aa8eb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.699 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7447
Phase 2 Timer Update And Timing Data Collection | Checksum: bf5aa8eb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2686.699 ; gain = 0.000 ; free physical = 1218 ; free virtual = 7447

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12f831e9e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2742.727 ; gain = 56.027 ; free physical = 1218 ; free virtual = 7447
Retarget | Checksum: 12f831e9e
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 40 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17be722ce

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2742.727 ; gain = 56.027 ; free physical = 1218 ; free virtual = 7447
Constant propagation | Checksum: 17be722ce
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e09b2264

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2742.727 ; gain = 56.027 ; free physical = 1217 ; free virtual = 7446
Sweep | Checksum: 1e09b2264
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e09b2264

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2774.742 ; gain = 88.043 ; free physical = 1217 ; free virtual = 7446
BUFG optimization | Checksum: 1e09b2264
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e09b2264

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2774.742 ; gain = 88.043 ; free physical = 1217 ; free virtual = 7446
Shift Register Optimization | Checksum: 1e09b2264
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e09b2264

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2774.742 ; gain = 88.043 ; free physical = 1217 ; free virtual = 7446
Post Processing Netlist | Checksum: 1e09b2264
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 107669106

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2774.742 ; gain = 88.043 ; free physical = 1217 ; free virtual = 7446

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.742 ; gain = 0.000 ; free physical = 1217 ; free virtual = 7446
Phase 9.2 Verifying Netlist Connectivity | Checksum: 107669106

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2774.742 ; gain = 88.043 ; free physical = 1217 ; free virtual = 7446
Phase 9 Finalization | Checksum: 107669106

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2774.742 ; gain = 88.043 ; free physical = 1217 ; free virtual = 7446
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              40  |                                              0  |
|  Constant propagation         |               0  |              32  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 107669106

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2774.742 ; gain = 88.043 ; free physical = 1217 ; free virtual = 7446
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.742 ; gain = 0.000 ; free physical = 1217 ; free virtual = 7446

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 107669106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2774.742 ; gain = 0.000 ; free physical = 1217 ; free virtual = 7446

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 107669106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.742 ; gain = 0.000 ; free physical = 1217 ; free virtual = 7446

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.742 ; gain = 0.000 ; free physical = 1217 ; free virtual = 7446
Ending Netlist Obfuscation Task | Checksum: 107669106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.742 ; gain = 0.000 ; free physical = 1217 ; free virtual = 7446
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccb07ae2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1201 ; free virtual = 7430

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 144b9b928

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1182 ; free virtual = 7411

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2032c9b28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1181 ; free virtual = 7410

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2032c9b28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1181 ; free virtual = 7410
Phase 1 Placer Initialization | Checksum: 2032c9b28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7409

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2032c9b28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1179 ; free virtual = 7408

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2032c9b28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1179 ; free virtual = 7408

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2032c9b28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1179 ; free virtual = 7408

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1cf25009b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1127 ; free virtual = 7356
Phase 2 Global Placement | Checksum: 1cf25009b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1127 ; free virtual = 7356

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cf25009b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1127 ; free virtual = 7356

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c20b081a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1127 ; free virtual = 7356

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bace33d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1127 ; free virtual = 7356

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bace33d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1133 ; free virtual = 7361

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357
Phase 3 Detail Placement | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357
Phase 4.3 Placer Reporting | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1129 ; free virtual = 7357
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fb806fa3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7357
Ending Placer Task | Checksum: 104b6abda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7357
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1126 ; free virtual = 7355
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1115 ; free virtual = 7344
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1127 ; free virtual = 7356
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7353
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7353
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7353
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7353
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1121 ; free virtual = 7353
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2870.789 ; gain = 0.000 ; free physical = 1121 ; free virtual = 7353
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2872.781 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7352
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.488 ; gain = 3.707 ; free physical = 1121 ; free virtual = 7351
Wrote PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2876.488 ; gain = 3.707 ; free physical = 1112 ; free virtual = 7344
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.488 ; gain = 0.000 ; free physical = 1112 ; free virtual = 7344
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.488 ; gain = 0.000 ; free physical = 1111 ; free virtual = 7342
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.488 ; gain = 0.000 ; free physical = 1111 ; free virtual = 7342
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.488 ; gain = 0.000 ; free physical = 1111 ; free virtual = 7342
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2876.488 ; gain = 3.707 ; free physical = 1111 ; free virtual = 7342
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 380630f8 ConstDB: 0 ShapeSum: ccb07ae2 RouteDB: 0
Post Restoration Checksum: NetGraph: c7bee23b | NumContArr: 30a58992 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27db66107

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2993.910 ; gain = 55.656 ; free physical = 974 ; free virtual = 7204

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27db66107

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3025.910 ; gain = 87.656 ; free physical = 942 ; free virtual = 7172

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27db66107

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3025.910 ; gain = 87.656 ; free physical = 942 ; free virtual = 7172
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1874
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1874
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ee9aec9e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2ee9aec9e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2b67049b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137
Phase 3 Initial Routing | Checksum: 2b67049b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2afdcb2bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137
Phase 4 Rip-up And Reroute | Checksum: 2afdcb2bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2afdcb2bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2afdcb2bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137
Phase 6 Post Hold Fix | Checksum: 2afdcb2bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.283849 %
  Global Horizontal Routing Utilization  = 0.438193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2afdcb2bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 906 ; free virtual = 7137

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2afdcb2bc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 905 ; free virtual = 7136

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20e10a3b9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 905 ; free virtual = 7136
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1e65f3264

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 905 ; free virtual = 7136
Ending Routing Task | Checksum: 1e65f3264

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.738 ; gain = 125.484 ; free physical = 905 ; free virtual = 7136

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.738 ; gain = 187.250 ; free physical = 905 ; free virtual = 7136
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3157.719 ; gain = 0.000 ; free physical = 888 ; free virtual = 7120
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3157.719 ; gain = 0.000 ; free physical = 888 ; free virtual = 7122
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.719 ; gain = 0.000 ; free physical = 888 ; free virtual = 7122
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3157.719 ; gain = 0.000 ; free physical = 887 ; free virtual = 7121
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.719 ; gain = 0.000 ; free physical = 887 ; free virtual = 7121
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.719 ; gain = 0.000 ; free physical = 887 ; free virtual = 7121
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3157.719 ; gain = 0.000 ; free physical = 887 ; free virtual = 7121
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:55:40 2024...
[Sat Aug 10 01:55:46 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:38 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Read PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Read Physdb Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Restored from archive | CPU: 0.060000 secs | Memory: 2.422852 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2851 ; free virtual = 9084
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 227 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_512_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:55:49 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:55:49 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3148167
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.219 ; gain = 407.629 ; free physical = 1680 ; free virtual = 7920
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_512_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:251]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:448]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc15_3' [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc15_3' (0#1) [/home/kanai/reserch/gpccode/gpc15_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'dst' does not match port width (5) of module 'gpc1163_5' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:25039]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:448]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_41' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:25098]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_41' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:25098]
WARNING: [Synth 8-689] width (41) of port connection 'dst0' does not match port width (42) of module 'rowadder2_1_41' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:445]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_512_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:251]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1939.156 ; gain = 583.566 ; free physical = 1486 ; free virtual = 7723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1939.156 ; gain = 583.566 ; free physical = 1486 ; free virtual = 7723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.160 ; gain = 591.570 ; free physical = 1486 ; free virtual = 7723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1958.137 ; gain = 602.547 ; free physical = 1476 ; free virtual = 7717
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2051.895 ; gain = 696.305 ; free physical = 1364 ; free virtual = 7615
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2061.801 ; gain = 706.211 ; free physical = 1363 ; free virtual = 7614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1352 ; free virtual = 7603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1351 ; free virtual = 7602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1351 ; free virtual = 7602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1361 ; free virtual = 7607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1361 ; free virtual = 7607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1361 ; free virtual = 7607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1361 ; free virtual = 7607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  2366|
|3     |LUT1   |    44|
|4     |LUT2   |   272|
|5     |LUT4   |  3334|
|6     |LUT5   |  7410|
|7     |LUT6   |  3916|
|8     |FDRE   | 16384|
|9     |IBUF   |    33|
|10    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 33801|
|2     |  compressor2_1_512_32 |compressor2_1_512_32 | 17342|
|3     |    compressor_inst    |compressor           | 17249|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc2135_5_1          |     7|
|7     |      gpc100           |gpc606_5             |     7|
|8     |      gpc1000          |gpc606_5_2           |     7|
|9     |      gpc1001          |gpc606_5_3           |     7|
|10    |      gpc1002          |gpc606_5_4           |     7|
|11    |      gpc1003          |gpc606_5_5           |     7|
|12    |      gpc1004          |gpc606_5_6           |     7|
|13    |      gpc1005          |gpc606_5_7           |     7|
|14    |      gpc1006          |gpc606_5_8           |     7|
|15    |      gpc1007          |gpc606_5_9           |     7|
|16    |      gpc1008          |gpc606_5_10          |     7|
|17    |      gpc1009          |gpc606_5_11          |     7|
|18    |      gpc101           |gpc606_5_12          |     7|
|19    |      gpc1010          |gpc606_5_13          |     7|
|20    |      gpc1011          |gpc606_5_14          |     7|
|21    |      gpc1012          |gpc606_5_15          |     7|
|22    |      gpc1013          |gpc606_5_16          |     7|
|23    |      gpc1014          |gpc606_5_17          |     7|
|24    |      gpc1015          |gpc606_5_18          |     7|
|25    |      gpc1016          |gpc606_5_19          |     7|
|26    |      gpc1017          |gpc615_5             |     8|
|27    |      gpc1018          |gpc615_5_20          |     8|
|28    |      gpc1019          |gpc615_5_21          |     8|
|29    |      gpc102           |gpc606_5_22          |     7|
|30    |      gpc1020          |gpc615_5_23          |     8|
|31    |      gpc1021          |gpc615_5_24          |     8|
|32    |      gpc1022          |gpc615_5_25          |     8|
|33    |      gpc1023          |gpc615_5_26          |     8|
|34    |      gpc1024          |gpc615_5_27          |     8|
|35    |      gpc1025          |gpc615_5_28          |     8|
|36    |      gpc1026          |gpc615_5_29          |     8|
|37    |      gpc1027          |gpc615_5_30          |     8|
|38    |      gpc1028          |gpc615_5_31          |     8|
|39    |      gpc1029          |gpc615_5_32          |     8|
|40    |      gpc103           |gpc606_5_33          |     7|
|41    |      gpc1030          |gpc615_5_34          |     8|
|42    |      gpc1031          |gpc615_5_35          |     8|
|43    |      gpc1032          |gpc615_5_36          |     8|
|44    |      gpc1033          |gpc615_5_37          |     8|
|45    |      gpc1034          |gpc615_5_38          |     8|
|46    |      gpc1035          |gpc615_5_39          |     8|
|47    |      gpc1036          |gpc615_5_40          |     8|
|48    |      gpc1037          |gpc615_5_41          |     8|
|49    |      gpc1038          |gpc615_5_42          |     8|
|50    |      gpc1039          |gpc615_5_43          |     8|
|51    |      gpc104           |gpc606_5_44          |     7|
|52    |      gpc1040          |gpc615_5_45          |     8|
|53    |      gpc1041          |gpc615_5_46          |     8|
|54    |      gpc1042          |gpc615_5_47          |     8|
|55    |      gpc1043          |gpc615_5_48          |     8|
|56    |      gpc1044          |gpc615_5_49          |     8|
|57    |      gpc1045          |gpc615_5_50          |     8|
|58    |      gpc1046          |gpc615_5_51          |     8|
|59    |      gpc1047          |gpc615_5_52          |     8|
|60    |      gpc1048          |gpc615_5_53          |     8|
|61    |      gpc1049          |gpc606_5_54          |     7|
|62    |      gpc105           |gpc606_5_55          |     7|
|63    |      gpc1050          |gpc606_5_56          |     7|
|64    |      gpc1051          |gpc606_5_57          |     7|
|65    |      gpc1052          |gpc606_5_58          |     7|
|66    |      gpc1053          |gpc606_5_59          |     7|
|67    |      gpc1054          |gpc606_5_60          |     7|
|68    |      gpc1055          |gpc606_5_61          |     7|
|69    |      gpc1056          |gpc606_5_62          |     7|
|70    |      gpc1057          |gpc606_5_63          |     7|
|71    |      gpc1058          |gpc606_5_64          |     7|
|72    |      gpc1059          |gpc606_5_65          |     7|
|73    |      gpc106           |gpc606_5_66          |     7|
|74    |      gpc1060          |gpc606_5_67          |     7|
|75    |      gpc1061          |gpc606_5_68          |     7|
|76    |      gpc1062          |gpc606_5_69          |     7|
|77    |      gpc1063          |gpc606_5_70          |     7|
|78    |      gpc1064          |gpc606_5_71          |     7|
|79    |      gpc1065          |gpc606_5_72          |     7|
|80    |      gpc1066          |gpc606_5_73          |     7|
|81    |      gpc1067          |gpc606_5_74          |     7|
|82    |      gpc1068          |gpc606_5_75          |     7|
|83    |      gpc1069          |gpc606_5_76          |     7|
|84    |      gpc107           |gpc606_5_77          |     7|
|85    |      gpc1070          |gpc606_5_78          |     7|
|86    |      gpc1071          |gpc606_5_79          |     7|
|87    |      gpc1072          |gpc606_5_80          |     7|
|88    |      gpc1073          |gpc606_5_81          |     7|
|89    |      gpc1074          |gpc606_5_82          |     7|
|90    |      gpc1075          |gpc606_5_83          |     7|
|91    |      gpc1076          |gpc606_5_84          |     7|
|92    |      gpc1077          |gpc606_5_85          |     7|
|93    |      gpc1078          |gpc606_5_86          |     7|
|94    |      gpc1079          |gpc606_5_87          |     7|
|95    |      gpc108           |gpc606_5_88          |     7|
|96    |      gpc1080          |gpc606_5_89          |     7|
|97    |      gpc1081          |gpc606_5_90          |     7|
|98    |      gpc1082          |gpc606_5_91          |     7|
|99    |      gpc1083          |gpc606_5_92          |     7|
|100   |      gpc1084          |gpc606_5_93          |     7|
|101   |      gpc1085          |gpc606_5_94          |     7|
|102   |      gpc1086          |gpc606_5_95          |     7|
|103   |      gpc1087          |gpc606_5_96          |     7|
|104   |      gpc1088          |gpc606_5_97          |     7|
|105   |      gpc1089          |gpc606_5_98          |     7|
|106   |      gpc109           |gpc606_5_99          |     7|
|107   |      gpc1090          |gpc606_5_100         |     7|
|108   |      gpc1091          |gpc606_5_101         |     7|
|109   |      gpc1092          |gpc606_5_102         |     7|
|110   |      gpc1093          |gpc606_5_103         |     7|
|111   |      gpc1094          |gpc606_5_104         |     7|
|112   |      gpc1095          |gpc606_5_105         |     7|
|113   |      gpc1096          |gpc606_5_106         |     7|
|114   |      gpc1097          |gpc606_5_107         |     7|
|115   |      gpc1098          |gpc606_5_108         |     7|
|116   |      gpc1099          |gpc606_5_109         |     7|
|117   |      gpc11            |gpc1163_5            |     6|
|118   |      gpc110           |gpc606_5_110         |     7|
|119   |      gpc1100          |gpc606_5_111         |     7|
|120   |      gpc1101          |gpc606_5_112         |     7|
|121   |      gpc1102          |gpc606_5_113         |     7|
|122   |      gpc1103          |gpc606_5_114         |     7|
|123   |      gpc1104          |gpc606_5_115         |     7|
|124   |      gpc1105          |gpc606_5_116         |     7|
|125   |      gpc1106          |gpc606_5_117         |     7|
|126   |      gpc1107          |gpc606_5_118         |     7|
|127   |      gpc1108          |gpc606_5_119         |     7|
|128   |      gpc1109          |gpc606_5_120         |     7|
|129   |      gpc111           |gpc606_5_121         |     7|
|130   |      gpc1110          |gpc606_5_122         |     7|
|131   |      gpc1111          |gpc606_5_123         |     7|
|132   |      gpc1112          |gpc606_5_124         |     7|
|133   |      gpc1113          |gpc606_5_125         |     7|
|134   |      gpc1114          |gpc606_5_126         |     7|
|135   |      gpc1115          |gpc606_5_127         |     7|
|136   |      gpc1116          |gpc606_5_128         |     7|
|137   |      gpc1117          |gpc606_5_129         |     7|
|138   |      gpc1118          |gpc606_5_130         |     7|
|139   |      gpc1119          |gpc606_5_131         |     7|
|140   |      gpc112           |gpc606_5_132         |     7|
|141   |      gpc1120          |gpc615_5_133         |     8|
|142   |      gpc1121          |gpc615_5_134         |     8|
|143   |      gpc1122          |gpc615_5_135         |     8|
|144   |      gpc1123          |gpc615_5_136         |     8|
|145   |      gpc1124          |gpc615_5_137         |     8|
|146   |      gpc1125          |gpc615_5_138         |     8|
|147   |      gpc1126          |gpc615_5_139         |     8|
|148   |      gpc1127          |gpc615_5_140         |     8|
|149   |      gpc1128          |gpc615_5_141         |     8|
|150   |      gpc1129          |gpc615_5_142         |     8|
|151   |      gpc113           |gpc606_5_143         |     7|
|152   |      gpc1130          |gpc615_5_144         |     8|
|153   |      gpc1131          |gpc615_5_145         |     8|
|154   |      gpc1132          |gpc606_5_146         |     7|
|155   |      gpc1133          |gpc606_5_147         |     7|
|156   |      gpc1134          |gpc606_5_148         |     7|
|157   |      gpc1135          |gpc606_5_149         |     7|
|158   |      gpc1136          |gpc606_5_150         |     7|
|159   |      gpc1137          |gpc606_5_151         |     7|
|160   |      gpc1138          |gpc615_5_152         |     8|
|161   |      gpc1139          |gpc606_5_153         |     7|
|162   |      gpc114           |gpc606_5_154         |     7|
|163   |      gpc1140          |gpc606_5_155         |     7|
|164   |      gpc1141          |gpc606_5_156         |     7|
|165   |      gpc1142          |gpc606_5_157         |     7|
|166   |      gpc1143          |gpc606_5_158         |     7|
|167   |      gpc1144          |gpc606_5_159         |     7|
|168   |      gpc1145          |gpc606_5_160         |     7|
|169   |      gpc1146          |gpc606_5_161         |     7|
|170   |      gpc1147          |gpc606_5_162         |     7|
|171   |      gpc1148          |gpc606_5_163         |     7|
|172   |      gpc1149          |gpc606_5_164         |     7|
|173   |      gpc115           |gpc606_5_165         |     7|
|174   |      gpc1150          |gpc606_5_166         |     7|
|175   |      gpc1151          |gpc606_5_167         |     7|
|176   |      gpc1152          |gpc606_5_168         |     7|
|177   |      gpc1153          |gpc606_5_169         |     7|
|178   |      gpc1154          |gpc606_5_170         |     7|
|179   |      gpc1155          |gpc606_5_171         |     7|
|180   |      gpc1156          |gpc606_5_172         |     7|
|181   |      gpc1157          |gpc606_5_173         |     7|
|182   |      gpc1158          |gpc606_5_174         |     7|
|183   |      gpc1159          |gpc606_5_175         |     7|
|184   |      gpc116           |gpc606_5_176         |     7|
|185   |      gpc1160          |gpc606_5_177         |     7|
|186   |      gpc1161          |gpc606_5_178         |     7|
|187   |      gpc1162          |gpc606_5_179         |     7|
|188   |      gpc1163          |gpc606_5_180         |     7|
|189   |      gpc1164          |gpc606_5_181         |     7|
|190   |      gpc1165          |gpc606_5_182         |     7|
|191   |      gpc1166          |gpc606_5_183         |     7|
|192   |      gpc1167          |gpc606_5_184         |     7|
|193   |      gpc1168          |gpc606_5_185         |     7|
|194   |      gpc1169          |gpc606_5_186         |     7|
|195   |      gpc117           |gpc606_5_187         |     7|
|196   |      gpc1170          |gpc606_5_188         |     7|
|197   |      gpc1171          |gpc606_5_189         |     7|
|198   |      gpc1172          |gpc606_5_190         |     7|
|199   |      gpc1173          |gpc606_5_191         |     7|
|200   |      gpc1174          |gpc606_5_192         |     7|
|201   |      gpc1175          |gpc606_5_193         |     7|
|202   |      gpc1176          |gpc606_5_194         |     7|
|203   |      gpc1177          |gpc615_5_195         |     8|
|204   |      gpc1178          |gpc615_5_196         |     8|
|205   |      gpc1179          |gpc615_5_197         |     8|
|206   |      gpc118           |gpc606_5_198         |     7|
|207   |      gpc1180          |gpc615_5_199         |     8|
|208   |      gpc1181          |gpc615_5_200         |     8|
|209   |      gpc1182          |gpc615_5_201         |     8|
|210   |      gpc1183          |gpc615_5_202         |     8|
|211   |      gpc1184          |gpc615_5_203         |     8|
|212   |      gpc1185          |gpc615_5_204         |     8|
|213   |      gpc1186          |gpc615_5_205         |     8|
|214   |      gpc1187          |gpc615_5_206         |     8|
|215   |      gpc1188          |gpc615_5_207         |     8|
|216   |      gpc1189          |gpc615_5_208         |     8|
|217   |      gpc119           |gpc606_5_209         |     7|
|218   |      gpc1190          |gpc615_5_210         |     8|
|219   |      gpc1191          |gpc615_5_211         |     8|
|220   |      gpc1192          |gpc615_5_212         |     8|
|221   |      gpc1193          |gpc615_5_213         |     8|
|222   |      gpc1194          |gpc615_5_214         |     8|
|223   |      gpc1195          |gpc615_5_215         |     8|
|224   |      gpc1196          |gpc615_5_216         |     8|
|225   |      gpc1197          |gpc615_5_217         |     8|
|226   |      gpc1198          |gpc615_5_218         |     8|
|227   |      gpc1199          |gpc615_5_219         |     8|
|228   |      gpc12            |gpc1163_5_220        |     6|
|229   |      gpc120           |gpc606_5_221         |     7|
|230   |      gpc1200          |gpc615_5_222         |     8|
|231   |      gpc1201          |gpc615_5_223         |     8|
|232   |      gpc1202          |gpc615_5_224         |     8|
|233   |      gpc1203          |gpc615_5_225         |     8|
|234   |      gpc1204          |gpc615_5_226         |     8|
|235   |      gpc1205          |gpc615_5_227         |     8|
|236   |      gpc1206          |gpc615_5_228         |     8|
|237   |      gpc1207          |gpc615_5_229         |     8|
|238   |      gpc1208          |gpc615_5_230         |     8|
|239   |      gpc1209          |gpc615_5_231         |     8|
|240   |      gpc121           |gpc606_5_232         |     7|
|241   |      gpc1210          |gpc615_5_233         |     8|
|242   |      gpc1211          |gpc615_5_234         |     8|
|243   |      gpc1212          |gpc615_5_235         |     8|
|244   |      gpc1213          |gpc615_5_236         |     8|
|245   |      gpc1214          |gpc615_5_237         |     8|
|246   |      gpc1215          |gpc615_5_238         |     8|
|247   |      gpc1216          |gpc615_5_239         |     8|
|248   |      gpc1217          |gpc615_5_240         |     8|
|249   |      gpc1218          |gpc606_5_241         |     7|
|250   |      gpc1219          |gpc606_5_242         |     7|
|251   |      gpc122           |gpc606_5_243         |     7|
|252   |      gpc1220          |gpc606_5_244         |     7|
|253   |      gpc1221          |gpc606_5_245         |     7|
|254   |      gpc1222          |gpc606_5_246         |     7|
|255   |      gpc1223          |gpc606_5_247         |     7|
|256   |      gpc1224          |gpc606_5_248         |     7|
|257   |      gpc1225          |gpc606_5_249         |     7|
|258   |      gpc1226          |gpc606_5_250         |     7|
|259   |      gpc1227          |gpc606_5_251         |     7|
|260   |      gpc1228          |gpc606_5_252         |     7|
|261   |      gpc1229          |gpc606_5_253         |     7|
|262   |      gpc123           |gpc606_5_254         |     7|
|263   |      gpc1230          |gpc606_5_255         |     7|
|264   |      gpc1231          |gpc606_5_256         |     7|
|265   |      gpc1232          |gpc606_5_257         |     7|
|266   |      gpc1233          |gpc606_5_258         |     7|
|267   |      gpc1234          |gpc606_5_259         |     7|
|268   |      gpc1235          |gpc606_5_260         |     7|
|269   |      gpc1236          |gpc606_5_261         |     7|
|270   |      gpc1237          |gpc606_5_262         |     7|
|271   |      gpc1238          |gpc606_5_263         |     7|
|272   |      gpc1239          |gpc606_5_264         |     7|
|273   |      gpc124           |gpc606_5_265         |     7|
|274   |      gpc1240          |gpc606_5_266         |     7|
|275   |      gpc1241          |gpc606_5_267         |     7|
|276   |      gpc1242          |gpc606_5_268         |     7|
|277   |      gpc1243          |gpc606_5_269         |     7|
|278   |      gpc1244          |gpc606_5_270         |     7|
|279   |      gpc1245          |gpc606_5_271         |     7|
|280   |      gpc1246          |gpc606_5_272         |     7|
|281   |      gpc1247          |gpc606_5_273         |     7|
|282   |      gpc1248          |gpc606_5_274         |     7|
|283   |      gpc1249          |gpc606_5_275         |     7|
|284   |      gpc125           |gpc606_5_276         |     7|
|285   |      gpc1250          |gpc606_5_277         |     7|
|286   |      gpc1251          |gpc606_5_278         |     7|
|287   |      gpc1252          |gpc606_5_279         |     7|
|288   |      gpc1253          |gpc606_5_280         |     7|
|289   |      gpc1254          |gpc606_5_281         |     7|
|290   |      gpc1255          |gpc606_5_282         |     7|
|291   |      gpc1256          |gpc606_5_283         |     7|
|292   |      gpc1257          |gpc606_5_284         |     7|
|293   |      gpc1258          |gpc606_5_285         |     7|
|294   |      gpc1259          |gpc606_5_286         |     7|
|295   |      gpc126           |gpc606_5_287         |     7|
|296   |      gpc1260          |gpc606_5_288         |     7|
|297   |      gpc1261          |gpc606_5_289         |     7|
|298   |      gpc1262          |gpc606_5_290         |     7|
|299   |      gpc1263          |gpc606_5_291         |     7|
|300   |      gpc1264          |gpc606_5_292         |     7|
|301   |      gpc1265          |gpc606_5_293         |     7|
|302   |      gpc1266          |gpc606_5_294         |     7|
|303   |      gpc1267          |gpc606_5_295         |     7|
|304   |      gpc1268          |gpc606_5_296         |     7|
|305   |      gpc1269          |gpc606_5_297         |     7|
|306   |      gpc127           |gpc606_5_298         |     7|
|307   |      gpc1270          |gpc606_5_299         |     7|
|308   |      gpc1271          |gpc606_5_300         |     7|
|309   |      gpc1272          |gpc606_5_301         |     7|
|310   |      gpc1273          |gpc606_5_302         |     7|
|311   |      gpc1274          |gpc606_5_303         |     7|
|312   |      gpc1275          |gpc606_5_304         |     7|
|313   |      gpc1276          |gpc606_5_305         |     7|
|314   |      gpc1277          |gpc606_5_306         |     7|
|315   |      gpc1278          |gpc606_5_307         |     7|
|316   |      gpc1279          |gpc606_5_308         |     7|
|317   |      gpc128           |gpc606_5_309         |     7|
|318   |      gpc1280          |gpc606_5_310         |     7|
|319   |      gpc1281          |gpc606_5_311         |     7|
|320   |      gpc1282          |gpc606_5_312         |     7|
|321   |      gpc1283          |gpc606_5_313         |     7|
|322   |      gpc1284          |gpc606_5_314         |     7|
|323   |      gpc1285          |gpc606_5_315         |     7|
|324   |      gpc1286          |gpc606_5_316         |     7|
|325   |      gpc1287          |gpc606_5_317         |     7|
|326   |      gpc1288          |gpc606_5_318         |     7|
|327   |      gpc129           |gpc606_5_319         |     7|
|328   |      gpc13            |gpc1163_5_320        |     6|
|329   |      gpc130           |gpc606_5_321         |     7|
|330   |      gpc131           |gpc606_5_322         |     7|
|331   |      gpc132           |gpc606_5_323         |     7|
|332   |      gpc133           |gpc606_5_324         |     7|
|333   |      gpc134           |gpc606_5_325         |     7|
|334   |      gpc135           |gpc606_5_326         |     7|
|335   |      gpc136           |gpc606_5_327         |     7|
|336   |      gpc137           |gpc606_5_328         |     7|
|337   |      gpc138           |gpc606_5_329         |     7|
|338   |      gpc139           |gpc606_5_330         |     7|
|339   |      gpc14            |gpc1163_5_331        |     6|
|340   |      gpc140           |gpc615_5_332         |     8|
|341   |      gpc141           |gpc615_5_333         |     8|
|342   |      gpc142           |gpc615_5_334         |     8|
|343   |      gpc143           |gpc615_5_335         |     8|
|344   |      gpc144           |gpc615_5_336         |     8|
|345   |      gpc145           |gpc615_5_337         |     8|
|346   |      gpc146           |gpc615_5_338         |     8|
|347   |      gpc147           |gpc615_5_339         |     8|
|348   |      gpc148           |gpc615_5_340         |     8|
|349   |      gpc149           |gpc615_5_341         |     8|
|350   |      gpc15            |gpc1163_5_342        |     6|
|351   |      gpc150           |gpc615_5_343         |     8|
|352   |      gpc151           |gpc615_5_344         |     8|
|353   |      gpc152           |gpc615_5_345         |     8|
|354   |      gpc153           |gpc615_5_346         |     8|
|355   |      gpc154           |gpc615_5_347         |     8|
|356   |      gpc155           |gpc615_5_348         |     8|
|357   |      gpc156           |gpc615_5_349         |     8|
|358   |      gpc157           |gpc615_5_350         |     8|
|359   |      gpc158           |gpc615_5_351         |     8|
|360   |      gpc159           |gpc615_5_352         |     8|
|361   |      gpc16            |gpc1163_5_353        |     6|
|362   |      gpc160           |gpc615_5_354         |     8|
|363   |      gpc161           |gpc615_5_355         |     8|
|364   |      gpc162           |gpc615_5_356         |     8|
|365   |      gpc163           |gpc615_5_357         |     8|
|366   |      gpc164           |gpc615_5_358         |     8|
|367   |      gpc165           |gpc615_5_359         |     8|
|368   |      gpc166           |gpc615_5_360         |     8|
|369   |      gpc167           |gpc615_5_361         |     8|
|370   |      gpc168           |gpc615_5_362         |     8|
|371   |      gpc169           |gpc615_5_363         |     8|
|372   |      gpc17            |gpc1163_5_364        |     6|
|373   |      gpc170           |gpc615_5_365         |     8|
|374   |      gpc171           |gpc615_5_366         |     8|
|375   |      gpc172           |gpc615_5_367         |     8|
|376   |      gpc173           |gpc615_5_368         |     8|
|377   |      gpc174           |gpc615_5_369         |     8|
|378   |      gpc175           |gpc615_5_370         |     8|
|379   |      gpc176           |gpc615_5_371         |     8|
|380   |      gpc177           |gpc615_5_372         |     8|
|381   |      gpc178           |gpc615_5_373         |     8|
|382   |      gpc179           |gpc606_5_374         |     7|
|383   |      gpc18            |gpc1163_5_375        |     6|
|384   |      gpc180           |gpc606_5_376         |     7|
|385   |      gpc181           |gpc606_5_377         |     7|
|386   |      gpc182           |gpc606_5_378         |     7|
|387   |      gpc183           |gpc606_5_379         |     7|
|388   |      gpc184           |gpc606_5_380         |     7|
|389   |      gpc185           |gpc606_5_381         |     7|
|390   |      gpc186           |gpc606_5_382         |     7|
|391   |      gpc187           |gpc606_5_383         |     7|
|392   |      gpc188           |gpc606_5_384         |     7|
|393   |      gpc189           |gpc606_5_385         |     7|
|394   |      gpc19            |gpc1163_5_386        |     6|
|395   |      gpc190           |gpc606_5_387         |     7|
|396   |      gpc191           |gpc606_5_388         |     7|
|397   |      gpc192           |gpc606_5_389         |     7|
|398   |      gpc193           |gpc606_5_390         |     7|
|399   |      gpc194           |gpc606_5_391         |     7|
|400   |      gpc195           |gpc606_5_392         |     7|
|401   |      gpc196           |gpc606_5_393         |     7|
|402   |      gpc197           |gpc606_5_394         |     7|
|403   |      gpc198           |gpc606_5_395         |     7|
|404   |      gpc199           |gpc606_5_396         |     7|
|405   |      gpc2             |gpc2135_5_397        |     7|
|406   |      gpc20            |gpc1163_5_398        |     6|
|407   |      gpc200           |gpc606_5_399         |     7|
|408   |      gpc201           |gpc606_5_400         |     7|
|409   |      gpc202           |gpc606_5_401         |     7|
|410   |      gpc203           |gpc606_5_402         |     7|
|411   |      gpc204           |gpc606_5_403         |     7|
|412   |      gpc205           |gpc606_5_404         |     7|
|413   |      gpc206           |gpc606_5_405         |     7|
|414   |      gpc207           |gpc606_5_406         |     7|
|415   |      gpc208           |gpc606_5_407         |     7|
|416   |      gpc209           |gpc606_5_408         |     7|
|417   |      gpc21            |gpc1163_5_409        |     6|
|418   |      gpc210           |gpc606_5_410         |     7|
|419   |      gpc211           |gpc606_5_411         |     7|
|420   |      gpc212           |gpc606_5_412         |     7|
|421   |      gpc213           |gpc606_5_413         |     7|
|422   |      gpc214           |gpc606_5_414         |     7|
|423   |      gpc215           |gpc606_5_415         |     7|
|424   |      gpc216           |gpc606_5_416         |     7|
|425   |      gpc217           |gpc606_5_417         |     7|
|426   |      gpc218           |gpc606_5_418         |     7|
|427   |      gpc219           |gpc606_5_419         |     7|
|428   |      gpc22            |gpc1163_5_420        |     6|
|429   |      gpc220           |gpc606_5_421         |     7|
|430   |      gpc221           |gpc606_5_422         |     7|
|431   |      gpc222           |gpc606_5_423         |     7|
|432   |      gpc223           |gpc606_5_424         |     7|
|433   |      gpc224           |gpc606_5_425         |     7|
|434   |      gpc2247          |gpc2135_5_426        |     7|
|435   |      gpc2248          |gpc2135_5_427        |     7|
|436   |      gpc2249          |gpc2135_5_428        |     7|
|437   |      gpc225           |gpc606_5_429         |     7|
|438   |      gpc2250          |gpc2135_5_430        |     7|
|439   |      gpc2251          |gpc615_5_431         |     8|
|440   |      gpc2252          |gpc615_5_432         |     8|
|441   |      gpc2253          |gpc615_5_433         |     8|
|442   |      gpc2254          |gpc615_5_434         |     8|
|443   |      gpc2255          |gpc615_5_435         |     8|
|444   |      gpc2256          |gpc615_5_436         |     8|
|445   |      gpc2257          |gpc615_5_437         |     8|
|446   |      gpc2258          |gpc615_5_438         |     8|
|447   |      gpc2259          |gpc606_5_439         |     7|
|448   |      gpc226           |gpc606_5_440         |     7|
|449   |      gpc2260          |gpc606_5_441         |     7|
|450   |      gpc2261          |gpc606_5_442         |     7|
|451   |      gpc2262          |gpc606_5_443         |     7|
|452   |      gpc2263          |gpc606_5_444         |     7|
|453   |      gpc2264          |gpc606_5_445         |     7|
|454   |      gpc2265          |gpc606_5_446         |     7|
|455   |      gpc2266          |gpc606_5_447         |     7|
|456   |      gpc2267          |gpc606_5_448         |     7|
|457   |      gpc2268          |gpc606_5_449         |     7|
|458   |      gpc2269          |gpc606_5_450         |     7|
|459   |      gpc227           |gpc606_5_451         |     7|
|460   |      gpc2270          |gpc606_5_452         |     7|
|461   |      gpc2271          |gpc606_5_453         |     7|
|462   |      gpc2272          |gpc606_5_454         |     7|
|463   |      gpc2273          |gpc606_5_455         |     7|
|464   |      gpc2274          |gpc606_5_456         |     7|
|465   |      gpc2275          |gpc606_5_457         |     7|
|466   |      gpc2276          |gpc606_5_458         |     7|
|467   |      gpc2277          |gpc606_5_459         |     7|
|468   |      gpc2278          |gpc606_5_460         |     7|
|469   |      gpc2279          |gpc606_5_461         |     7|
|470   |      gpc228           |gpc606_5_462         |     7|
|471   |      gpc2280          |gpc606_5_463         |     7|
|472   |      gpc2281          |gpc606_5_464         |     7|
|473   |      gpc2282          |gpc606_5_465         |     7|
|474   |      gpc2283          |gpc606_5_466         |     7|
|475   |      gpc2284          |gpc606_5_467         |     7|
|476   |      gpc2285          |gpc606_5_468         |     7|
|477   |      gpc2286          |gpc615_5_469         |     8|
|478   |      gpc2287          |gpc615_5_470         |     8|
|479   |      gpc2288          |gpc615_5_471         |     8|
|480   |      gpc2289          |gpc615_5_472         |     8|
|481   |      gpc229           |gpc606_5_473         |     7|
|482   |      gpc2290          |gpc615_5_474         |     8|
|483   |      gpc2291          |gpc615_5_475         |     8|
|484   |      gpc2292          |gpc615_5_476         |     8|
|485   |      gpc2293          |gpc615_5_477         |     8|
|486   |      gpc2294          |gpc615_5_478         |     8|
|487   |      gpc2295          |gpc615_5_479         |     8|
|488   |      gpc2296          |gpc615_5_480         |     8|
|489   |      gpc2297          |gpc615_5_481         |     8|
|490   |      gpc2298          |gpc615_5_482         |     8|
|491   |      gpc2299          |gpc615_5_483         |     8|
|492   |      gpc23            |gpc1163_5_484        |     6|
|493   |      gpc230           |gpc606_5_485         |     7|
|494   |      gpc2300          |gpc615_5_486         |     8|
|495   |      gpc2301          |gpc615_5_487         |     8|
|496   |      gpc2302          |gpc615_5_488         |     8|
|497   |      gpc2303          |gpc615_5_489         |     8|
|498   |      gpc2304          |gpc615_5_490         |     8|
|499   |      gpc2305          |gpc615_5_491         |     8|
|500   |      gpc2306          |gpc615_5_492         |     8|
|501   |      gpc2307          |gpc615_5_493         |     8|
|502   |      gpc2308          |gpc615_5_494         |     8|
|503   |      gpc2309          |gpc615_5_495         |     8|
|504   |      gpc231           |gpc606_5_496         |     7|
|505   |      gpc2310          |gpc615_5_497         |     8|
|506   |      gpc2311          |gpc615_5_498         |     8|
|507   |      gpc2312          |gpc615_5_499         |     8|
|508   |      gpc2313          |gpc615_5_500         |     8|
|509   |      gpc2314          |gpc615_5_501         |     8|
|510   |      gpc2315          |gpc615_5_502         |     8|
|511   |      gpc2316          |gpc615_5_503         |     8|
|512   |      gpc2317          |gpc615_5_504         |     8|
|513   |      gpc2318          |gpc615_5_505         |     8|
|514   |      gpc2319          |gpc615_5_506         |     8|
|515   |      gpc232           |gpc606_5_507         |     7|
|516   |      gpc2320          |gpc615_5_508         |     8|
|517   |      gpc2321          |gpc615_5_509         |     8|
|518   |      gpc2322          |gpc615_5_510         |     8|
|519   |      gpc2323          |gpc615_5_511         |     8|
|520   |      gpc2324          |gpc1163_5_512        |     6|
|521   |      gpc2325          |gpc606_5_513         |     7|
|522   |      gpc2326          |gpc606_5_514         |     7|
|523   |      gpc2327          |gpc606_5_515         |     7|
|524   |      gpc2328          |gpc606_5_516         |     7|
|525   |      gpc2329          |gpc606_5_517         |     7|
|526   |      gpc233           |gpc606_5_518         |     7|
|527   |      gpc2330          |gpc606_5_519         |     7|
|528   |      gpc2331          |gpc606_5_520         |     7|
|529   |      gpc2332          |gpc606_5_521         |     7|
|530   |      gpc2333          |gpc606_5_522         |     7|
|531   |      gpc2334          |gpc606_5_523         |     7|
|532   |      gpc2335          |gpc606_5_524         |     7|
|533   |      gpc2336          |gpc615_5_525         |     8|
|534   |      gpc2337          |gpc615_5_526         |     8|
|535   |      gpc2338          |gpc606_5_527         |     7|
|536   |      gpc2339          |gpc606_5_528         |     7|
|537   |      gpc234           |gpc606_5_529         |     7|
|538   |      gpc2340          |gpc606_5_530         |     7|
|539   |      gpc2341          |gpc606_5_531         |     7|
|540   |      gpc2342          |gpc606_5_532         |     7|
|541   |      gpc2343          |gpc606_5_533         |     7|
|542   |      gpc2344          |gpc606_5_534         |     7|
|543   |      gpc2345          |gpc606_5_535         |     7|
|544   |      gpc2346          |gpc606_5_536         |     7|
|545   |      gpc2347          |gpc606_5_537         |     7|
|546   |      gpc2348          |gpc606_5_538         |     7|
|547   |      gpc2349          |gpc606_5_539         |     7|
|548   |      gpc235           |gpc606_5_540         |     7|
|549   |      gpc2350          |gpc606_5_541         |     7|
|550   |      gpc2351          |gpc606_5_542         |     7|
|551   |      gpc2352          |gpc606_5_543         |     7|
|552   |      gpc2353          |gpc606_5_544         |     7|
|553   |      gpc2354          |gpc606_5_545         |     7|
|554   |      gpc2355          |gpc606_5_546         |     7|
|555   |      gpc2356          |gpc606_5_547         |     7|
|556   |      gpc2357          |gpc606_5_548         |     7|
|557   |      gpc2358          |gpc606_5_549         |     7|
|558   |      gpc2359          |gpc606_5_550         |     7|
|559   |      gpc236           |gpc606_5_551         |     7|
|560   |      gpc2360          |gpc606_5_552         |     7|
|561   |      gpc2361          |gpc606_5_553         |     7|
|562   |      gpc2362          |gpc606_5_554         |     7|
|563   |      gpc2363          |gpc606_5_555         |     7|
|564   |      gpc2364          |gpc606_5_556         |     7|
|565   |      gpc2365          |gpc606_5_557         |     7|
|566   |      gpc2366          |gpc606_5_558         |     7|
|567   |      gpc2367          |gpc606_5_559         |     7|
|568   |      gpc2368          |gpc606_5_560         |     7|
|569   |      gpc2369          |gpc606_5_561         |     7|
|570   |      gpc237           |gpc615_5_562         |     8|
|571   |      gpc2370          |gpc606_5_563         |     7|
|572   |      gpc2371          |gpc606_5_564         |     7|
|573   |      gpc2372          |gpc615_5_565         |     8|
|574   |      gpc2373          |gpc615_5_566         |     8|
|575   |      gpc2374          |gpc615_5_567         |     8|
|576   |      gpc2375          |gpc615_5_568         |     8|
|577   |      gpc2376          |gpc615_5_569         |     8|
|578   |      gpc2377          |gpc615_5_570         |     8|
|579   |      gpc2378          |gpc615_5_571         |     8|
|580   |      gpc2379          |gpc615_5_572         |     8|
|581   |      gpc238           |gpc615_5_573         |     8|
|582   |      gpc2380          |gpc615_5_574         |     8|
|583   |      gpc2381          |gpc615_5_575         |     8|
|584   |      gpc2382          |gpc615_5_576         |     8|
|585   |      gpc2383          |gpc615_5_577         |     8|
|586   |      gpc2384          |gpc615_5_578         |     8|
|587   |      gpc2385          |gpc615_5_579         |     8|
|588   |      gpc2386          |gpc615_5_580         |     8|
|589   |      gpc2387          |gpc615_5_581         |     8|
|590   |      gpc2388          |gpc615_5_582         |     8|
|591   |      gpc2389          |gpc615_5_583         |     8|
|592   |      gpc239           |gpc615_5_584         |     8|
|593   |      gpc2390          |gpc615_5_585         |     8|
|594   |      gpc2391          |gpc615_5_586         |     8|
|595   |      gpc2392          |gpc615_5_587         |     8|
|596   |      gpc2393          |gpc615_5_588         |     8|
|597   |      gpc2394          |gpc615_5_589         |     8|
|598   |      gpc2395          |gpc606_5_590         |     7|
|599   |      gpc2396          |gpc606_5_591         |     7|
|600   |      gpc2397          |gpc606_5_592         |     7|
|601   |      gpc2398          |gpc606_5_593         |     7|
|602   |      gpc2399          |gpc606_5_594         |     7|
|603   |      gpc24            |gpc1163_5_595        |     6|
|604   |      gpc240           |gpc615_5_596         |     8|
|605   |      gpc2400          |gpc606_5_597         |     7|
|606   |      gpc2401          |gpc606_5_598         |     7|
|607   |      gpc2402          |gpc606_5_599         |     7|
|608   |      gpc2403          |gpc606_5_600         |     7|
|609   |      gpc2404          |gpc606_5_601         |     7|
|610   |      gpc2405          |gpc606_5_602         |     7|
|611   |      gpc2406          |gpc606_5_603         |     7|
|612   |      gpc2407          |gpc606_5_604         |     7|
|613   |      gpc2408          |gpc606_5_605         |     7|
|614   |      gpc2409          |gpc606_5_606         |     7|
|615   |      gpc241           |gpc615_5_607         |     8|
|616   |      gpc2410          |gpc606_5_608         |     7|
|617   |      gpc2411          |gpc606_5_609         |     7|
|618   |      gpc2412          |gpc606_5_610         |     7|
|619   |      gpc2413          |gpc606_5_611         |     7|
|620   |      gpc2414          |gpc606_5_612         |     7|
|621   |      gpc2415          |gpc606_5_613         |     7|
|622   |      gpc2416          |gpc606_5_614         |     7|
|623   |      gpc2417          |gpc606_5_615         |     7|
|624   |      gpc2418          |gpc606_5_616         |     7|
|625   |      gpc2419          |gpc606_5_617         |     7|
|626   |      gpc242           |gpc615_5_618         |     8|
|627   |      gpc2420          |gpc606_5_619         |     7|
|628   |      gpc2421          |gpc606_5_620         |     7|
|629   |      gpc2422          |gpc606_5_621         |     7|
|630   |      gpc2423          |gpc606_5_622         |     7|
|631   |      gpc2424          |gpc606_5_623         |     7|
|632   |      gpc2425          |gpc606_5_624         |     7|
|633   |      gpc2426          |gpc606_5_625         |     7|
|634   |      gpc2427          |gpc606_5_626         |     7|
|635   |      gpc2428          |gpc606_5_627         |     7|
|636   |      gpc2429          |gpc606_5_628         |     7|
|637   |      gpc243           |gpc615_5_629         |     8|
|638   |      gpc2430          |gpc606_5_630         |     7|
|639   |      gpc2431          |gpc606_5_631         |     7|
|640   |      gpc2432          |gpc606_5_632         |     7|
|641   |      gpc2433          |gpc606_5_633         |     7|
|642   |      gpc2434          |gpc606_5_634         |     7|
|643   |      gpc2435          |gpc606_5_635         |     7|
|644   |      gpc2436          |gpc606_5_636         |     7|
|645   |      gpc2437          |gpc606_5_637         |     7|
|646   |      gpc2438          |gpc606_5_638         |     7|
|647   |      gpc2439          |gpc606_5_639         |     7|
|648   |      gpc244           |gpc615_5_640         |     8|
|649   |      gpc2440          |gpc606_5_641         |     7|
|650   |      gpc2441          |gpc606_5_642         |     7|
|651   |      gpc2442          |gpc606_5_643         |     7|
|652   |      gpc2443          |gpc606_5_644         |     7|
|653   |      gpc2444          |gpc615_5_645         |     8|
|654   |      gpc2445          |gpc615_5_646         |     8|
|655   |      gpc2446          |gpc615_5_647         |     8|
|656   |      gpc2447          |gpc615_5_648         |     8|
|657   |      gpc2448          |gpc615_5_649         |     8|
|658   |      gpc2449          |gpc615_5_650         |     8|
|659   |      gpc245           |gpc606_5_651         |     7|
|660   |      gpc2450          |gpc615_5_652         |     8|
|661   |      gpc2451          |gpc615_5_653         |     8|
|662   |      gpc2452          |gpc615_5_654         |     8|
|663   |      gpc2453          |gpc606_5_655         |     7|
|664   |      gpc2454          |gpc615_5_656         |     8|
|665   |      gpc2455          |gpc615_5_657         |     8|
|666   |      gpc2456          |gpc615_5_658         |     8|
|667   |      gpc2457          |gpc615_5_659         |     8|
|668   |      gpc2458          |gpc615_5_660         |     8|
|669   |      gpc2459          |gpc615_5_661         |     8|
|670   |      gpc246           |gpc606_5_662         |     7|
|671   |      gpc2460          |gpc615_5_663         |     8|
|672   |      gpc2461          |gpc615_5_664         |     8|
|673   |      gpc2462          |gpc615_5_665         |     8|
|674   |      gpc2463          |gpc615_5_666         |     8|
|675   |      gpc2464          |gpc615_5_667         |     8|
|676   |      gpc2465          |gpc615_5_668         |     8|
|677   |      gpc2466          |gpc615_5_669         |     8|
|678   |      gpc2467          |gpc615_5_670         |     8|
|679   |      gpc2468          |gpc615_5_671         |     8|
|680   |      gpc2469          |gpc615_5_672         |     8|
|681   |      gpc247           |gpc606_5_673         |     7|
|682   |      gpc2470          |gpc615_5_674         |     8|
|683   |      gpc2471          |gpc615_5_675         |     8|
|684   |      gpc2472          |gpc615_5_676         |     8|
|685   |      gpc2473          |gpc615_5_677         |     8|
|686   |      gpc2474          |gpc615_5_678         |     8|
|687   |      gpc2475          |gpc615_5_679         |     8|
|688   |      gpc2476          |gpc615_5_680         |     8|
|689   |      gpc2477          |gpc615_5_681         |     8|
|690   |      gpc2478          |gpc615_5_682         |     8|
|691   |      gpc2479          |gpc615_5_683         |     8|
|692   |      gpc248           |gpc606_5_684         |     7|
|693   |      gpc2480          |gpc615_5_685         |     8|
|694   |      gpc2481          |gpc615_5_686         |     8|
|695   |      gpc2482          |gpc615_5_687         |     8|
|696   |      gpc2483          |gpc615_5_688         |     8|
|697   |      gpc2484          |gpc615_5_689         |     8|
|698   |      gpc2485          |gpc615_5_690         |     8|
|699   |      gpc2486          |gpc615_5_691         |     8|
|700   |      gpc2487          |gpc615_5_692         |     8|
|701   |      gpc2488          |gpc615_5_693         |     8|
|702   |      gpc2489          |gpc615_5_694         |     8|
|703   |      gpc249           |gpc606_5_695         |     7|
|704   |      gpc2490          |gpc606_5_696         |     7|
|705   |      gpc2491          |gpc606_5_697         |     7|
|706   |      gpc2492          |gpc606_5_698         |     7|
|707   |      gpc2493          |gpc606_5_699         |     7|
|708   |      gpc2494          |gpc606_5_700         |     7|
|709   |      gpc2495          |gpc606_5_701         |     7|
|710   |      gpc2496          |gpc606_5_702         |     7|
|711   |      gpc2497          |gpc606_5_703         |     7|
|712   |      gpc2498          |gpc606_5_704         |     7|
|713   |      gpc2499          |gpc606_5_705         |     7|
|714   |      gpc25            |gpc1163_5_706        |     6|
|715   |      gpc250           |gpc606_5_707         |     7|
|716   |      gpc2500          |gpc606_5_708         |     7|
|717   |      gpc2501          |gpc606_5_709         |     7|
|718   |      gpc2502          |gpc606_5_710         |     7|
|719   |      gpc2503          |gpc606_5_711         |     7|
|720   |      gpc2504          |gpc606_5_712         |     7|
|721   |      gpc2505          |gpc606_5_713         |     7|
|722   |      gpc2506          |gpc606_5_714         |     7|
|723   |      gpc2507          |gpc606_5_715         |     7|
|724   |      gpc2508          |gpc606_5_716         |     7|
|725   |      gpc2509          |gpc606_5_717         |     7|
|726   |      gpc251           |gpc606_5_718         |     7|
|727   |      gpc2510          |gpc606_5_719         |     7|
|728   |      gpc2511          |gpc606_5_720         |     7|
|729   |      gpc2512          |gpc615_5_721         |     8|
|730   |      gpc2513          |gpc615_5_722         |     8|
|731   |      gpc2514          |gpc606_5_723         |     7|
|732   |      gpc2515          |gpc606_5_724         |     7|
|733   |      gpc2516          |gpc606_5_725         |     7|
|734   |      gpc2517          |gpc615_5_726         |     8|
|735   |      gpc2518          |gpc615_5_727         |     8|
|736   |      gpc2519          |gpc615_5_728         |     8|
|737   |      gpc252           |gpc606_5_729         |     7|
|738   |      gpc2520          |gpc615_5_730         |     8|
|739   |      gpc2521          |gpc615_5_731         |     8|
|740   |      gpc2522          |gpc615_5_732         |     8|
|741   |      gpc2523          |gpc615_5_733         |     8|
|742   |      gpc2524          |gpc615_5_734         |     8|
|743   |      gpc2525          |gpc615_5_735         |     8|
|744   |      gpc2526          |gpc615_5_736         |     8|
|745   |      gpc2527          |gpc615_5_737         |     8|
|746   |      gpc2528          |gpc615_5_738         |     8|
|747   |      gpc2529          |gpc615_5_739         |     8|
|748   |      gpc253           |gpc606_5_740         |     7|
|749   |      gpc2530          |gpc615_5_741         |     8|
|750   |      gpc2531          |gpc606_5_742         |     7|
|751   |      gpc2532          |gpc606_5_743         |     7|
|752   |      gpc2533          |gpc606_5_744         |     7|
|753   |      gpc2534          |gpc606_5_745         |     7|
|754   |      gpc2535          |gpc606_5_746         |     7|
|755   |      gpc2536          |gpc606_5_747         |     7|
|756   |      gpc2537          |gpc606_5_748         |     7|
|757   |      gpc2538          |gpc606_5_749         |     7|
|758   |      gpc2539          |gpc606_5_750         |     7|
|759   |      gpc254           |gpc606_5_751         |     7|
|760   |      gpc2540          |gpc606_5_752         |     7|
|761   |      gpc2541          |gpc606_5_753         |     7|
|762   |      gpc2542          |gpc606_5_754         |     7|
|763   |      gpc2543          |gpc606_5_755         |     7|
|764   |      gpc2544          |gpc606_5_756         |     7|
|765   |      gpc2545          |gpc606_5_757         |     7|
|766   |      gpc2546          |gpc606_5_758         |     7|
|767   |      gpc2547          |gpc606_5_759         |     7|
|768   |      gpc2548          |gpc606_5_760         |     7|
|769   |      gpc2549          |gpc606_5_761         |     7|
|770   |      gpc255           |gpc606_5_762         |     7|
|771   |      gpc2550          |gpc606_5_763         |     7|
|772   |      gpc2551          |gpc606_5_764         |     7|
|773   |      gpc2552          |gpc606_5_765         |     7|
|774   |      gpc2553          |gpc606_5_766         |     7|
|775   |      gpc2554          |gpc606_5_767         |     7|
|776   |      gpc2555          |gpc606_5_768         |     7|
|777   |      gpc2556          |gpc615_5_769         |     8|
|778   |      gpc2557          |gpc615_5_770         |     8|
|779   |      gpc2558          |gpc615_5_771         |     8|
|780   |      gpc2559          |gpc615_5_772         |     8|
|781   |      gpc256           |gpc606_5_773         |     7|
|782   |      gpc2560          |gpc606_5_774         |     7|
|783   |      gpc2561          |gpc606_5_775         |     7|
|784   |      gpc2562          |gpc606_5_776         |     7|
|785   |      gpc2563          |gpc606_5_777         |     7|
|786   |      gpc2564          |gpc606_5_778         |     7|
|787   |      gpc2565          |gpc606_5_779         |     7|
|788   |      gpc2566          |gpc606_5_780         |     7|
|789   |      gpc2567          |gpc606_5_781         |     7|
|790   |      gpc2568          |gpc606_5_782         |     7|
|791   |      gpc2569          |gpc606_5_783         |     7|
|792   |      gpc257           |gpc606_5_784         |     7|
|793   |      gpc2570          |gpc606_5_785         |     7|
|794   |      gpc2571          |gpc606_5_786         |     7|
|795   |      gpc2572          |gpc615_5_787         |     8|
|796   |      gpc2573          |gpc615_5_788         |     8|
|797   |      gpc2574          |gpc615_5_789         |     8|
|798   |      gpc2575          |gpc615_5_790         |     8|
|799   |      gpc2576          |gpc606_5_791         |     7|
|800   |      gpc2577          |gpc606_5_792         |     7|
|801   |      gpc2578          |gpc606_5_793         |     7|
|802   |      gpc2579          |gpc606_5_794         |     7|
|803   |      gpc258           |gpc606_5_795         |     7|
|804   |      gpc2580          |gpc606_5_796         |     7|
|805   |      gpc2581          |gpc606_5_797         |     7|
|806   |      gpc2582          |gpc606_5_798         |     7|
|807   |      gpc2583          |gpc606_5_799         |     7|
|808   |      gpc2584          |gpc606_5_800         |     7|
|809   |      gpc2585          |gpc606_5_801         |     7|
|810   |      gpc2586          |gpc606_5_802         |     7|
|811   |      gpc2587          |gpc606_5_803         |     7|
|812   |      gpc2588          |gpc606_5_804         |     7|
|813   |      gpc2589          |gpc606_5_805         |     7|
|814   |      gpc259           |gpc606_5_806         |     7|
|815   |      gpc2590          |gpc606_5_807         |     7|
|816   |      gpc2591          |gpc615_5_808         |     8|
|817   |      gpc2592          |gpc615_5_809         |     8|
|818   |      gpc2593          |gpc615_5_810         |     8|
|819   |      gpc2594          |gpc615_5_811         |     8|
|820   |      gpc2595          |gpc615_5_812         |     8|
|821   |      gpc2596          |gpc615_5_813         |     8|
|822   |      gpc2597          |gpc615_5_814         |     8|
|823   |      gpc2598          |gpc615_5_815         |     8|
|824   |      gpc2599          |gpc615_5_816         |     8|
|825   |      gpc26            |gpc1163_5_817        |     6|
|826   |      gpc260           |gpc606_5_818         |     7|
|827   |      gpc2600          |gpc615_5_819         |     8|
|828   |      gpc2601          |gpc615_5_820         |     8|
|829   |      gpc2602          |gpc615_5_821         |     8|
|830   |      gpc2603          |gpc615_5_822         |     8|
|831   |      gpc2604          |gpc615_5_823         |     8|
|832   |      gpc2605          |gpc615_5_824         |     8|
|833   |      gpc2606          |gpc615_5_825         |     8|
|834   |      gpc2607          |gpc615_5_826         |     8|
|835   |      gpc2608          |gpc615_5_827         |     8|
|836   |      gpc2609          |gpc615_5_828         |     8|
|837   |      gpc261           |gpc606_5_829         |     7|
|838   |      gpc2610          |gpc606_5_830         |     7|
|839   |      gpc2611          |gpc606_5_831         |     7|
|840   |      gpc2612          |gpc606_5_832         |     7|
|841   |      gpc2613          |gpc606_5_833         |     7|
|842   |      gpc2614          |gpc606_5_834         |     7|
|843   |      gpc2615          |gpc606_5_835         |     7|
|844   |      gpc2616          |gpc606_5_836         |     7|
|845   |      gpc2617          |gpc606_5_837         |     7|
|846   |      gpc2618          |gpc606_5_838         |     7|
|847   |      gpc2619          |gpc606_5_839         |     7|
|848   |      gpc262           |gpc606_5_840         |     7|
|849   |      gpc2620          |gpc606_5_841         |     7|
|850   |      gpc2621          |gpc606_5_842         |     7|
|851   |      gpc2622          |gpc606_5_843         |     7|
|852   |      gpc2623          |gpc606_5_844         |     7|
|853   |      gpc2624          |gpc606_5_845         |     7|
|854   |      gpc2625          |gpc606_5_846         |     7|
|855   |      gpc2626          |gpc606_5_847         |     7|
|856   |      gpc2627          |gpc606_5_848         |     7|
|857   |      gpc2628          |gpc606_5_849         |     7|
|858   |      gpc2629          |gpc606_5_850         |     7|
|859   |      gpc263           |gpc606_5_851         |     7|
|860   |      gpc2630          |gpc606_5_852         |     7|
|861   |      gpc2631          |gpc606_5_853         |     7|
|862   |      gpc2632          |gpc606_5_854         |     7|
|863   |      gpc2633          |gpc606_5_855         |     7|
|864   |      gpc2634          |gpc606_5_856         |     7|
|865   |      gpc2635          |gpc606_5_857         |     7|
|866   |      gpc2636          |gpc606_5_858         |     7|
|867   |      gpc2637          |gpc606_5_859         |     7|
|868   |      gpc2638          |gpc606_5_860         |     7|
|869   |      gpc2639          |gpc606_5_861         |     7|
|870   |      gpc264           |gpc606_5_862         |     7|
|871   |      gpc2640          |gpc606_5_863         |     7|
|872   |      gpc2641          |gpc615_5_864         |     8|
|873   |      gpc2642          |gpc606_5_865         |     7|
|874   |      gpc2643          |gpc606_5_866         |     7|
|875   |      gpc2644          |gpc606_5_867         |     7|
|876   |      gpc2645          |gpc606_5_868         |     7|
|877   |      gpc2646          |gpc615_5_869         |     8|
|878   |      gpc2647          |gpc615_5_870         |     8|
|879   |      gpc2648          |gpc615_5_871         |     8|
|880   |      gpc2649          |gpc615_5_872         |     8|
|881   |      gpc265           |gpc606_5_873         |     7|
|882   |      gpc2650          |gpc615_5_874         |     8|
|883   |      gpc2651          |gpc615_5_875         |     8|
|884   |      gpc2652          |gpc615_5_876         |     8|
|885   |      gpc2653          |gpc615_5_877         |     8|
|886   |      gpc2654          |gpc615_5_878         |     8|
|887   |      gpc2655          |gpc615_5_879         |     8|
|888   |      gpc2656          |gpc615_5_880         |     8|
|889   |      gpc2657          |gpc615_5_881         |     8|
|890   |      gpc2658          |gpc615_5_882         |     8|
|891   |      gpc2659          |gpc615_5_883         |     8|
|892   |      gpc266           |gpc606_5_884         |     7|
|893   |      gpc2660          |gpc615_5_885         |     8|
|894   |      gpc2661          |gpc606_5_886         |     7|
|895   |      gpc2662          |gpc606_5_887         |     7|
|896   |      gpc2663          |gpc606_5_888         |     7|
|897   |      gpc2664          |gpc606_5_889         |     7|
|898   |      gpc2665          |gpc606_5_890         |     7|
|899   |      gpc2666          |gpc606_5_891         |     7|
|900   |      gpc2667          |gpc606_5_892         |     7|
|901   |      gpc2668          |gpc606_5_893         |     7|
|902   |      gpc2669          |gpc606_5_894         |     7|
|903   |      gpc267           |gpc606_5_895         |     7|
|904   |      gpc2670          |gpc606_5_896         |     7|
|905   |      gpc2671          |gpc606_5_897         |     7|
|906   |      gpc2672          |gpc606_5_898         |     7|
|907   |      gpc2673          |gpc606_5_899         |     7|
|908   |      gpc2674          |gpc606_5_900         |     7|
|909   |      gpc2675          |gpc606_5_901         |     7|
|910   |      gpc2676          |gpc606_5_902         |     7|
|911   |      gpc2677          |gpc606_5_903         |     7|
|912   |      gpc2678          |gpc615_5_904         |     8|
|913   |      gpc2679          |gpc606_5_905         |     7|
|914   |      gpc268           |gpc606_5_906         |     7|
|915   |      gpc2680          |gpc606_5_907         |     7|
|916   |      gpc2681          |gpc606_5_908         |     7|
|917   |      gpc2682          |gpc606_5_909         |     7|
|918   |      gpc2683          |gpc606_5_910         |     7|
|919   |      gpc2684          |gpc606_5_911         |     7|
|920   |      gpc2685          |gpc606_5_912         |     7|
|921   |      gpc2686          |gpc606_5_913         |     7|
|922   |      gpc2687          |gpc606_5_914         |     7|
|923   |      gpc2688          |gpc606_5_915         |     7|
|924   |      gpc2689          |gpc606_5_916         |     7|
|925   |      gpc269           |gpc606_5_917         |     7|
|926   |      gpc2690          |gpc606_5_918         |     7|
|927   |      gpc2691          |gpc606_5_919         |     7|
|928   |      gpc2692          |gpc606_5_920         |     7|
|929   |      gpc2693          |gpc606_5_921         |     7|
|930   |      gpc2694          |gpc606_5_922         |     7|
|931   |      gpc2695          |gpc606_5_923         |     7|
|932   |      gpc2696          |gpc606_5_924         |     7|
|933   |      gpc2697          |gpc606_5_925         |     7|
|934   |      gpc2698          |gpc606_5_926         |     7|
|935   |      gpc2699          |gpc606_5_927         |     7|
|936   |      gpc27            |gpc1163_5_928        |     6|
|937   |      gpc270           |gpc606_5_929         |     7|
|938   |      gpc2700          |gpc606_5_930         |     7|
|939   |      gpc2701          |gpc606_5_931         |     7|
|940   |      gpc2702          |gpc606_5_932         |     7|
|941   |      gpc2703          |gpc606_5_933         |     7|
|942   |      gpc2704          |gpc606_5_934         |     7|
|943   |      gpc2705          |gpc606_5_935         |     7|
|944   |      gpc2706          |gpc606_5_936         |     7|
|945   |      gpc2707          |gpc606_5_937         |     7|
|946   |      gpc2708          |gpc606_5_938         |     7|
|947   |      gpc2709          |gpc606_5_939         |     7|
|948   |      gpc271           |gpc606_5_940         |     7|
|949   |      gpc2710          |gpc606_5_941         |     7|
|950   |      gpc2711          |gpc606_5_942         |     7|
|951   |      gpc2712          |gpc606_5_943         |     7|
|952   |      gpc2713          |gpc615_5_944         |     8|
|953   |      gpc2714          |gpc615_5_945         |     8|
|954   |      gpc2715          |gpc615_5_946         |     8|
|955   |      gpc2716          |gpc615_5_947         |     8|
|956   |      gpc2717          |gpc615_5_948         |     8|
|957   |      gpc2718          |gpc615_5_949         |     8|
|958   |      gpc2719          |gpc615_5_950         |     8|
|959   |      gpc272           |gpc606_5_951         |     7|
|960   |      gpc2720          |gpc615_5_952         |     8|
|961   |      gpc2721          |gpc615_5_953         |     8|
|962   |      gpc2722          |gpc615_5_954         |     8|
|963   |      gpc2723          |gpc615_5_955         |     8|
|964   |      gpc2724          |gpc615_5_956         |     8|
|965   |      gpc2725          |gpc615_5_957         |     8|
|966   |      gpc2726          |gpc615_5_958         |     8|
|967   |      gpc2727          |gpc615_5_959         |     8|
|968   |      gpc2728          |gpc615_5_960         |     8|
|969   |      gpc2729          |gpc615_5_961         |     8|
|970   |      gpc273           |gpc606_5_962         |     7|
|971   |      gpc2730          |gpc615_5_963         |     8|
|972   |      gpc2731          |gpc615_5_964         |     8|
|973   |      gpc2732          |gpc615_5_965         |     8|
|974   |      gpc2733          |gpc615_5_966         |     8|
|975   |      gpc2734          |gpc615_5_967         |     8|
|976   |      gpc2735          |gpc615_5_968         |     8|
|977   |      gpc2736          |gpc615_5_969         |     8|
|978   |      gpc2737          |gpc615_5_970         |     8|
|979   |      gpc2738          |gpc615_5_971         |     8|
|980   |      gpc2739          |gpc615_5_972         |     8|
|981   |      gpc274           |gpc606_5_973         |     7|
|982   |      gpc2740          |gpc615_5_974         |     8|
|983   |      gpc2741          |gpc615_5_975         |     8|
|984   |      gpc2742          |gpc606_5_976         |     7|
|985   |      gpc2743          |gpc606_5_977         |     7|
|986   |      gpc2744          |gpc606_5_978         |     7|
|987   |      gpc2745          |gpc606_5_979         |     7|
|988   |      gpc2746          |gpc606_5_980         |     7|
|989   |      gpc2747          |gpc606_5_981         |     7|
|990   |      gpc2748          |gpc606_5_982         |     7|
|991   |      gpc2749          |gpc606_5_983         |     7|
|992   |      gpc275           |gpc606_5_984         |     7|
|993   |      gpc2750          |gpc606_5_985         |     7|
|994   |      gpc2751          |gpc606_5_986         |     7|
|995   |      gpc2752          |gpc606_5_987         |     7|
|996   |      gpc2753          |gpc606_5_988         |     7|
|997   |      gpc2754          |gpc606_5_989         |     7|
|998   |      gpc2755          |gpc606_5_990         |     7|
|999   |      gpc2756          |gpc606_5_991         |     7|
|1000  |      gpc2757          |gpc606_5_992         |     7|
|1001  |      gpc2758          |gpc606_5_993         |     7|
|1002  |      gpc2759          |gpc606_5_994         |     7|
|1003  |      gpc276           |gpc606_5_995         |     7|
|1004  |      gpc2760          |gpc606_5_996         |     7|
|1005  |      gpc2761          |gpc606_5_997         |     7|
|1006  |      gpc2762          |gpc606_5_998         |     7|
|1007  |      gpc2763          |gpc606_5_999         |     7|
|1008  |      gpc2764          |gpc606_5_1000        |     7|
|1009  |      gpc2765          |gpc606_5_1001        |     7|
|1010  |      gpc2766          |gpc606_5_1002        |     7|
|1011  |      gpc2767          |gpc606_5_1003        |     7|
|1012  |      gpc2768          |gpc606_5_1004        |     7|
|1013  |      gpc2769          |gpc606_5_1005        |     7|
|1014  |      gpc277           |gpc606_5_1006        |     7|
|1015  |      gpc2770          |gpc606_5_1007        |     7|
|1016  |      gpc2771          |gpc606_5_1008        |     7|
|1017  |      gpc2772          |gpc606_5_1009        |     7|
|1018  |      gpc2773          |gpc606_5_1010        |     7|
|1019  |      gpc2774          |gpc606_5_1011        |     7|
|1020  |      gpc2775          |gpc606_5_1012        |     7|
|1021  |      gpc2776          |gpc606_5_1013        |     7|
|1022  |      gpc2777          |gpc606_5_1014        |     7|
|1023  |      gpc2778          |gpc606_5_1015        |     7|
|1024  |      gpc2779          |gpc606_5_1016        |     7|
|1025  |      gpc278           |gpc606_5_1017        |     7|
|1026  |      gpc2780          |gpc606_5_1018        |     7|
|1027  |      gpc2781          |gpc606_5_1019        |     7|
|1028  |      gpc2782          |gpc606_5_1020        |     7|
|1029  |      gpc2783          |gpc606_5_1021        |     7|
|1030  |      gpc2784          |gpc606_5_1022        |     7|
|1031  |      gpc2785          |gpc606_5_1023        |     7|
|1032  |      gpc2786          |gpc606_5_1024        |     7|
|1033  |      gpc2787          |gpc606_5_1025        |     7|
|1034  |      gpc2788          |gpc606_5_1026        |     7|
|1035  |      gpc2789          |gpc606_5_1027        |     7|
|1036  |      gpc279           |gpc606_5_1028        |     7|
|1037  |      gpc2790          |gpc606_5_1029        |     7|
|1038  |      gpc2791          |gpc606_5_1030        |     7|
|1039  |      gpc2792          |gpc606_5_1031        |     7|
|1040  |      gpc2793          |gpc606_5_1032        |     7|
|1041  |      gpc2794          |gpc606_5_1033        |     7|
|1042  |      gpc2795          |gpc606_5_1034        |     7|
|1043  |      gpc2796          |gpc606_5_1035        |     7|
|1044  |      gpc2797          |gpc606_5_1036        |     7|
|1045  |      gpc2798          |gpc606_5_1037        |     7|
|1046  |      gpc2799          |gpc606_5_1038        |     7|
|1047  |      gpc28            |gpc1163_5_1039       |     6|
|1048  |      gpc280           |gpc606_5_1040        |     7|
|1049  |      gpc2800          |gpc606_5_1041        |     7|
|1050  |      gpc2801          |gpc606_5_1042        |     7|
|1051  |      gpc2802          |gpc606_5_1043        |     7|
|1052  |      gpc2803          |gpc606_5_1044        |     7|
|1053  |      gpc2804          |gpc615_5_1045        |     8|
|1054  |      gpc2805          |gpc615_5_1046        |     8|
|1055  |      gpc2806          |gpc615_5_1047        |     8|
|1056  |      gpc2807          |gpc615_5_1048        |     8|
|1057  |      gpc2808          |gpc615_5_1049        |     8|
|1058  |      gpc2809          |gpc615_5_1050        |     8|
|1059  |      gpc281           |gpc606_5_1051        |     7|
|1060  |      gpc2810          |gpc615_5_1052        |     8|
|1061  |      gpc282           |gpc606_5_1053        |     7|
|1062  |      gpc283           |gpc606_5_1054        |     7|
|1063  |      gpc284           |gpc606_5_1055        |     7|
|1064  |      gpc285           |gpc606_5_1056        |     7|
|1065  |      gpc286           |gpc606_5_1057        |     7|
|1066  |      gpc287           |gpc606_5_1058        |     7|
|1067  |      gpc288           |gpc606_5_1059        |     7|
|1068  |      gpc289           |gpc606_5_1060        |     7|
|1069  |      gpc29            |gpc1163_5_1061       |     6|
|1070  |      gpc290           |gpc606_5_1062        |     7|
|1071  |      gpc291           |gpc606_5_1063        |     7|
|1072  |      gpc292           |gpc606_5_1064        |     7|
|1073  |      gpc293           |gpc606_5_1065        |     7|
|1074  |      gpc294           |gpc606_5_1066        |     7|
|1075  |      gpc295           |gpc606_5_1067        |     7|
|1076  |      gpc296           |gpc606_5_1068        |     7|
|1077  |      gpc297           |gpc606_5_1069        |     7|
|1078  |      gpc298           |gpc606_5_1070        |     7|
|1079  |      gpc299           |gpc606_5_1071        |     7|
|1080  |      gpc3             |gpc2135_5_1072       |     7|
|1081  |      gpc30            |gpc1163_5_1073       |     6|
|1082  |      gpc300           |gpc606_5_1074        |     7|
|1083  |      gpc301           |gpc606_5_1075        |     7|
|1084  |      gpc302           |gpc606_5_1076        |     7|
|1085  |      gpc303           |gpc606_5_1077        |     7|
|1086  |      gpc304           |gpc606_5_1078        |     7|
|1087  |      gpc305           |gpc606_5_1079        |     7|
|1088  |      gpc306           |gpc606_5_1080        |     7|
|1089  |      gpc307           |gpc615_5_1081        |     8|
|1090  |      gpc308           |gpc615_5_1082        |     8|
|1091  |      gpc309           |gpc615_5_1083        |     8|
|1092  |      gpc31            |gpc1163_5_1084       |     6|
|1093  |      gpc310           |gpc615_5_1085        |     8|
|1094  |      gpc311           |gpc615_5_1086        |     8|
|1095  |      gpc312           |gpc615_5_1087        |     8|
|1096  |      gpc313           |gpc615_5_1088        |     8|
|1097  |      gpc314           |gpc615_5_1089        |     8|
|1098  |      gpc315           |gpc615_5_1090        |     8|
|1099  |      gpc316           |gpc615_5_1091        |     8|
|1100  |      gpc317           |gpc615_5_1092        |     8|
|1101  |      gpc318           |gpc615_5_1093        |     8|
|1102  |      gpc319           |gpc615_5_1094        |     8|
|1103  |      gpc32            |gpc1163_5_1095       |     6|
|1104  |      gpc320           |gpc615_5_1096        |     8|
|1105  |      gpc321           |gpc615_5_1097        |     8|
|1106  |      gpc322           |gpc615_5_1098        |     8|
|1107  |      gpc323           |gpc615_5_1099        |     8|
|1108  |      gpc324           |gpc615_5_1100        |     8|
|1109  |      gpc325           |gpc615_5_1101        |     8|
|1110  |      gpc326           |gpc615_5_1102        |     8|
|1111  |      gpc327           |gpc615_5_1103        |     8|
|1112  |      gpc328           |gpc615_5_1104        |     8|
|1113  |      gpc329           |gpc615_5_1105        |     8|
|1114  |      gpc33            |gpc1163_5_1106       |     6|
|1115  |      gpc330           |gpc615_5_1107        |     8|
|1116  |      gpc331           |gpc615_5_1108        |     8|
|1117  |      gpc332           |gpc615_5_1109        |     8|
|1118  |      gpc333           |gpc615_5_1110        |     8|
|1119  |      gpc334           |gpc615_5_1111        |     8|
|1120  |      gpc335           |gpc615_5_1112        |     8|
|1121  |      gpc336           |gpc615_5_1113        |     8|
|1122  |      gpc337           |gpc615_5_1114        |     8|
|1123  |      gpc338           |gpc615_5_1115        |     8|
|1124  |      gpc339           |gpc615_5_1116        |     8|
|1125  |      gpc34            |gpc1163_5_1117       |     6|
|1126  |      gpc340           |gpc615_5_1118        |     8|
|1127  |      gpc341           |gpc615_5_1119        |     8|
|1128  |      gpc342           |gpc615_5_1120        |     8|
|1129  |      gpc343           |gpc606_5_1121        |     7|
|1130  |      gpc344           |gpc606_5_1122        |     7|
|1131  |      gpc345           |gpc606_5_1123        |     7|
|1132  |      gpc3455          |gpc1163_5_1124       |     6|
|1133  |      gpc3456          |gpc606_5_1125        |     7|
|1134  |      gpc3457          |gpc606_5_1126        |     7|
|1135  |      gpc3458          |gpc606_5_1127        |     7|
|1136  |      gpc3459          |gpc606_5_1128        |     7|
|1137  |      gpc346           |gpc606_5_1129        |     7|
|1138  |      gpc3460          |gpc606_5_1130        |     7|
|1139  |      gpc3461          |gpc606_5_1131        |     7|
|1140  |      gpc3462          |gpc606_5_1132        |     7|
|1141  |      gpc3463          |gpc606_5_1133        |     7|
|1142  |      gpc3464          |gpc606_5_1134        |     7|
|1143  |      gpc3465          |gpc606_5_1135        |     7|
|1144  |      gpc3466          |gpc606_5_1136        |     7|
|1145  |      gpc3467          |gpc606_5_1137        |     7|
|1146  |      gpc3468          |gpc606_5_1138        |     7|
|1147  |      gpc3469          |gpc606_5_1139        |     7|
|1148  |      gpc347           |gpc606_5_1140        |     7|
|1149  |      gpc3470          |gpc606_5_1141        |     7|
|1150  |      gpc3471          |gpc606_5_1142        |     7|
|1151  |      gpc3472          |gpc606_5_1143        |     7|
|1152  |      gpc3473          |gpc615_5_1144        |     8|
|1153  |      gpc3474          |gpc615_5_1145        |     8|
|1154  |      gpc3475          |gpc615_5_1146        |     8|
|1155  |      gpc3476          |gpc615_5_1147        |     8|
|1156  |      gpc3477          |gpc615_5_1148        |     8|
|1157  |      gpc3478          |gpc615_5_1149        |     8|
|1158  |      gpc3479          |gpc615_5_1150        |     8|
|1159  |      gpc348           |gpc606_5_1151        |     7|
|1160  |      gpc3480          |gpc615_5_1152        |     8|
|1161  |      gpc3481          |gpc615_5_1153        |     8|
|1162  |      gpc3482          |gpc615_5_1154        |     8|
|1163  |      gpc3483          |gpc606_5_1155        |     7|
|1164  |      gpc3484          |gpc606_5_1156        |     7|
|1165  |      gpc3485          |gpc606_5_1157        |     7|
|1166  |      gpc3486          |gpc606_5_1158        |     7|
|1167  |      gpc3487          |gpc606_5_1159        |     7|
|1168  |      gpc3488          |gpc606_5_1160        |     7|
|1169  |      gpc3489          |gpc606_5_1161        |     7|
|1170  |      gpc349           |gpc606_5_1162        |     7|
|1171  |      gpc3490          |gpc606_5_1163        |     7|
|1172  |      gpc3491          |gpc606_5_1164        |     7|
|1173  |      gpc3492          |gpc606_5_1165        |     7|
|1174  |      gpc3493          |gpc606_5_1166        |     7|
|1175  |      gpc3494          |gpc606_5_1167        |     7|
|1176  |      gpc3495          |gpc606_5_1168        |     7|
|1177  |      gpc3496          |gpc606_5_1169        |     7|
|1178  |      gpc3497          |gpc606_5_1170        |     7|
|1179  |      gpc3498          |gpc606_5_1171        |     7|
|1180  |      gpc3499          |gpc606_5_1172        |     7|
|1181  |      gpc35            |gpc1163_5_1173       |     6|
|1182  |      gpc350           |gpc606_5_1174        |     7|
|1183  |      gpc3500          |gpc606_5_1175        |     7|
|1184  |      gpc3501          |gpc606_5_1176        |     7|
|1185  |      gpc3502          |gpc606_5_1177        |     7|
|1186  |      gpc3503          |gpc615_5_1178        |     8|
|1187  |      gpc3504          |gpc615_5_1179        |     8|
|1188  |      gpc3505          |gpc615_5_1180        |     8|
|1189  |      gpc3506          |gpc615_5_1181        |     8|
|1190  |      gpc3507          |gpc615_5_1182        |     8|
|1191  |      gpc3508          |gpc615_5_1183        |     8|
|1192  |      gpc3509          |gpc615_5_1184        |     8|
|1193  |      gpc351           |gpc606_5_1185        |     7|
|1194  |      gpc3510          |gpc615_5_1186        |     8|
|1195  |      gpc3511          |gpc615_5_1187        |     8|
|1196  |      gpc3512          |gpc615_5_1188        |     8|
|1197  |      gpc3513          |gpc615_5_1189        |     8|
|1198  |      gpc3514          |gpc615_5_1190        |     8|
|1199  |      gpc3515          |gpc615_5_1191        |     8|
|1200  |      gpc3516          |gpc615_5_1192        |     8|
|1201  |      gpc3517          |gpc606_5_1193        |     7|
|1202  |      gpc3518          |gpc606_5_1194        |     7|
|1203  |      gpc3519          |gpc606_5_1195        |     7|
|1204  |      gpc352           |gpc606_5_1196        |     7|
|1205  |      gpc3520          |gpc606_5_1197        |     7|
|1206  |      gpc3521          |gpc615_5_1198        |     8|
|1207  |      gpc3522          |gpc606_5_1199        |     7|
|1208  |      gpc3523          |gpc606_5_1200        |     7|
|1209  |      gpc3524          |gpc606_5_1201        |     7|
|1210  |      gpc3525          |gpc606_5_1202        |     7|
|1211  |      gpc3526          |gpc606_5_1203        |     7|
|1212  |      gpc3527          |gpc606_5_1204        |     7|
|1213  |      gpc3528          |gpc606_5_1205        |     7|
|1214  |      gpc3529          |gpc615_5_1206        |     8|
|1215  |      gpc353           |gpc606_5_1207        |     7|
|1216  |      gpc3530          |gpc615_5_1208        |     8|
|1217  |      gpc3531          |gpc615_5_1209        |     8|
|1218  |      gpc3532          |gpc615_5_1210        |     8|
|1219  |      gpc3533          |gpc615_5_1211        |     8|
|1220  |      gpc3534          |gpc615_5_1212        |     8|
|1221  |      gpc3535          |gpc615_5_1213        |     8|
|1222  |      gpc3536          |gpc615_5_1214        |     8|
|1223  |      gpc3537          |gpc615_5_1215        |     8|
|1224  |      gpc3538          |gpc615_5_1216        |     8|
|1225  |      gpc3539          |gpc615_5_1217        |     8|
|1226  |      gpc354           |gpc606_5_1218        |     7|
|1227  |      gpc3540          |gpc615_5_1219        |     8|
|1228  |      gpc3541          |gpc615_5_1220        |     8|
|1229  |      gpc3542          |gpc615_5_1221        |     8|
|1230  |      gpc3543          |gpc615_5_1222        |     8|
|1231  |      gpc3544          |gpc615_5_1223        |     8|
|1232  |      gpc3545          |gpc615_5_1224        |     8|
|1233  |      gpc3546          |gpc615_5_1225        |     8|
|1234  |      gpc3547          |gpc615_5_1226        |     8|
|1235  |      gpc3548          |gpc615_5_1227        |     8|
|1236  |      gpc3549          |gpc615_5_1228        |     8|
|1237  |      gpc355           |gpc606_5_1229        |     7|
|1238  |      gpc3550          |gpc615_5_1230        |     8|
|1239  |      gpc3551          |gpc615_5_1231        |     8|
|1240  |      gpc3552          |gpc615_5_1232        |     8|
|1241  |      gpc3553          |gpc606_5_1233        |     7|
|1242  |      gpc3554          |gpc615_5_1234        |     8|
|1243  |      gpc3555          |gpc615_5_1235        |     8|
|1244  |      gpc3556          |gpc615_5_1236        |     8|
|1245  |      gpc3557          |gpc615_5_1237        |     8|
|1246  |      gpc3558          |gpc615_5_1238        |     8|
|1247  |      gpc3559          |gpc615_5_1239        |     8|
|1248  |      gpc356           |gpc606_5_1240        |     7|
|1249  |      gpc3560          |gpc615_5_1241        |     8|
|1250  |      gpc3561          |gpc615_5_1242        |     8|
|1251  |      gpc3562          |gpc615_5_1243        |     8|
|1252  |      gpc3563          |gpc615_5_1244        |     8|
|1253  |      gpc3564          |gpc615_5_1245        |     8|
|1254  |      gpc3565          |gpc615_5_1246        |     8|
|1255  |      gpc3566          |gpc615_5_1247        |     8|
|1256  |      gpc3567          |gpc615_5_1248        |     8|
|1257  |      gpc3568          |gpc615_5_1249        |     8|
|1258  |      gpc3569          |gpc615_5_1250        |     8|
|1259  |      gpc357           |gpc606_5_1251        |     7|
|1260  |      gpc3570          |gpc615_5_1252        |     8|
|1261  |      gpc3571          |gpc615_5_1253        |     8|
|1262  |      gpc3572          |gpc615_5_1254        |     8|
|1263  |      gpc3573          |gpc615_5_1255        |     8|
|1264  |      gpc3574          |gpc615_5_1256        |     8|
|1265  |      gpc3575          |gpc615_5_1257        |     8|
|1266  |      gpc3576          |gpc135_4             |     5|
|1267  |      gpc3577          |gpc606_5_1258        |     7|
|1268  |      gpc3578          |gpc606_5_1259        |     7|
|1269  |      gpc3579          |gpc606_5_1260        |     7|
|1270  |      gpc358           |gpc606_5_1261        |     7|
|1271  |      gpc3580          |gpc606_5_1262        |     7|
|1272  |      gpc3581          |gpc606_5_1263        |     7|
|1273  |      gpc3582          |gpc606_5_1264        |     7|
|1274  |      gpc3583          |gpc606_5_1265        |     7|
|1275  |      gpc3584          |gpc606_5_1266        |     7|
|1276  |      gpc3585          |gpc606_5_1267        |     7|
|1277  |      gpc3586          |gpc606_5_1268        |     7|
|1278  |      gpc3587          |gpc606_5_1269        |     7|
|1279  |      gpc3588          |gpc606_5_1270        |     7|
|1280  |      gpc3589          |gpc606_5_1271        |     7|
|1281  |      gpc359           |gpc606_5_1272        |     7|
|1282  |      gpc3590          |gpc606_5_1273        |     7|
|1283  |      gpc3591          |gpc606_5_1274        |     7|
|1284  |      gpc3592          |gpc606_5_1275        |     7|
|1285  |      gpc3593          |gpc606_5_1276        |     7|
|1286  |      gpc3594          |gpc606_5_1277        |     7|
|1287  |      gpc3595          |gpc606_5_1278        |     7|
|1288  |      gpc3596          |gpc606_5_1279        |     7|
|1289  |      gpc3597          |gpc606_5_1280        |     7|
|1290  |      gpc3598          |gpc615_5_1281        |     8|
|1291  |      gpc3599          |gpc615_5_1282        |     8|
|1292  |      gpc36            |gpc1163_5_1283       |     6|
|1293  |      gpc360           |gpc606_5_1284        |     7|
|1294  |      gpc3600          |gpc606_5_1285        |     7|
|1295  |      gpc3601          |gpc606_5_1286        |     7|
|1296  |      gpc3602          |gpc606_5_1287        |     7|
|1297  |      gpc3603          |gpc606_5_1288        |     7|
|1298  |      gpc3604          |gpc606_5_1289        |     7|
|1299  |      gpc3605          |gpc606_5_1290        |     7|
|1300  |      gpc3606          |gpc606_5_1291        |     7|
|1301  |      gpc3607          |gpc606_5_1292        |     7|
|1302  |      gpc3608          |gpc606_5_1293        |     7|
|1303  |      gpc3609          |gpc606_5_1294        |     7|
|1304  |      gpc361           |gpc606_5_1295        |     7|
|1305  |      gpc3610          |gpc606_5_1296        |     7|
|1306  |      gpc3611          |gpc606_5_1297        |     7|
|1307  |      gpc3612          |gpc615_5_1298        |     8|
|1308  |      gpc3613          |gpc615_5_1299        |     8|
|1309  |      gpc3614          |gpc615_5_1300        |     8|
|1310  |      gpc3615          |gpc615_5_1301        |     8|
|1311  |      gpc3616          |gpc615_5_1302        |     8|
|1312  |      gpc3617          |gpc615_5_1303        |     8|
|1313  |      gpc3618          |gpc615_5_1304        |     8|
|1314  |      gpc3619          |gpc615_5_1305        |     8|
|1315  |      gpc362           |gpc606_5_1306        |     7|
|1316  |      gpc3620          |gpc615_5_1307        |     8|
|1317  |      gpc3621          |gpc606_5_1308        |     7|
|1318  |      gpc3622          |gpc606_5_1309        |     7|
|1319  |      gpc3623          |gpc606_5_1310        |     7|
|1320  |      gpc3624          |gpc606_5_1311        |     7|
|1321  |      gpc3625          |gpc606_5_1312        |     7|
|1322  |      gpc3626          |gpc606_5_1313        |     7|
|1323  |      gpc3627          |gpc606_5_1314        |     7|
|1324  |      gpc3628          |gpc606_5_1315        |     7|
|1325  |      gpc3629          |gpc606_5_1316        |     7|
|1326  |      gpc363           |gpc606_5_1317        |     7|
|1327  |      gpc3630          |gpc606_5_1318        |     7|
|1328  |      gpc3631          |gpc606_5_1319        |     7|
|1329  |      gpc3632          |gpc606_5_1320        |     7|
|1330  |      gpc3633          |gpc606_5_1321        |     7|
|1331  |      gpc3634          |gpc606_5_1322        |     7|
|1332  |      gpc3635          |gpc606_5_1323        |     7|
|1333  |      gpc3636          |gpc606_5_1324        |     7|
|1334  |      gpc3637          |gpc1163_5_1325       |     6|
|1335  |      gpc3638          |gpc606_5_1326        |     7|
|1336  |      gpc3639          |gpc606_5_1327        |     7|
|1337  |      gpc364           |gpc606_5_1328        |     7|
|1338  |      gpc3640          |gpc606_5_1329        |     7|
|1339  |      gpc3641          |gpc606_5_1330        |     7|
|1340  |      gpc3642          |gpc606_5_1331        |     7|
|1341  |      gpc3643          |gpc606_5_1332        |     7|
|1342  |      gpc3644          |gpc606_5_1333        |     7|
|1343  |      gpc3645          |gpc606_5_1334        |     7|
|1344  |      gpc3646          |gpc606_5_1335        |     7|
|1345  |      gpc3647          |gpc606_5_1336        |     7|
|1346  |      gpc3648          |gpc606_5_1337        |     7|
|1347  |      gpc3649          |gpc606_5_1338        |     7|
|1348  |      gpc365           |gpc606_5_1339        |     7|
|1349  |      gpc3650          |gpc606_5_1340        |     7|
|1350  |      gpc3651          |gpc615_5_1341        |     8|
|1351  |      gpc3652          |gpc615_5_1342        |     8|
|1352  |      gpc3653          |gpc615_5_1343        |     8|
|1353  |      gpc3654          |gpc615_5_1344        |     8|
|1354  |      gpc3655          |gpc615_5_1345        |     8|
|1355  |      gpc3656          |gpc615_5_1346        |     8|
|1356  |      gpc3657          |gpc615_5_1347        |     8|
|1357  |      gpc3658          |gpc615_5_1348        |     8|
|1358  |      gpc3659          |gpc615_5_1349        |     8|
|1359  |      gpc366           |gpc606_5_1350        |     7|
|1360  |      gpc3660          |gpc615_5_1351        |     8|
|1361  |      gpc3661          |gpc615_5_1352        |     8|
|1362  |      gpc3662          |gpc615_5_1353        |     8|
|1363  |      gpc3663          |gpc606_5_1354        |     7|
|1364  |      gpc3664          |gpc606_5_1355        |     7|
|1365  |      gpc3665          |gpc606_5_1356        |     7|
|1366  |      gpc3666          |gpc606_5_1357        |     7|
|1367  |      gpc3667          |gpc606_5_1358        |     7|
|1368  |      gpc3668          |gpc606_5_1359        |     7|
|1369  |      gpc3669          |gpc606_5_1360        |     7|
|1370  |      gpc367           |gpc606_5_1361        |     7|
|1371  |      gpc3670          |gpc606_5_1362        |     7|
|1372  |      gpc3671          |gpc606_5_1363        |     7|
|1373  |      gpc3672          |gpc606_5_1364        |     7|
|1374  |      gpc3673          |gpc606_5_1365        |     7|
|1375  |      gpc3674          |gpc606_5_1366        |     7|
|1376  |      gpc3675          |gpc606_5_1367        |     7|
|1377  |      gpc3676          |gpc606_5_1368        |     7|
|1378  |      gpc3677          |gpc606_5_1369        |     7|
|1379  |      gpc3678          |gpc606_5_1370        |     7|
|1380  |      gpc3679          |gpc606_5_1371        |     7|
|1381  |      gpc368           |gpc606_5_1372        |     7|
|1382  |      gpc3680          |gpc606_5_1373        |     7|
|1383  |      gpc3681          |gpc606_5_1374        |     7|
|1384  |      gpc3682          |gpc615_5_1375        |     8|
|1385  |      gpc3683          |gpc615_5_1376        |     8|
|1386  |      gpc3684          |gpc615_5_1377        |     8|
|1387  |      gpc3685          |gpc615_5_1378        |     8|
|1388  |      gpc3686          |gpc615_5_1379        |     8|
|1389  |      gpc3687          |gpc615_5_1380        |     8|
|1390  |      gpc3688          |gpc615_5_1381        |     8|
|1391  |      gpc3689          |gpc606_5_1382        |     7|
|1392  |      gpc369           |gpc606_5_1383        |     7|
|1393  |      gpc3690          |gpc615_5_1384        |     8|
|1394  |      gpc3691          |gpc615_5_1385        |     8|
|1395  |      gpc3692          |gpc615_5_1386        |     8|
|1396  |      gpc3693          |gpc606_5_1387        |     7|
|1397  |      gpc3694          |gpc606_5_1388        |     7|
|1398  |      gpc37            |gpc1163_5_1389       |     6|
|1399  |      gpc370           |gpc606_5_1390        |     7|
|1400  |      gpc371           |gpc606_5_1391        |     7|
|1401  |      gpc372           |gpc606_5_1392        |     7|
|1402  |      gpc373           |gpc606_5_1393        |     7|
|1403  |      gpc374           |gpc606_5_1394        |     7|
|1404  |      gpc375           |gpc606_5_1395        |     7|
|1405  |      gpc376           |gpc606_5_1396        |     7|
|1406  |      gpc377           |gpc606_5_1397        |     7|
|1407  |      gpc378           |gpc606_5_1398        |     7|
|1408  |      gpc379           |gpc606_5_1399        |     7|
|1409  |      gpc38            |gpc1163_5_1400       |     6|
|1410  |      gpc380           |gpc606_5_1401        |     7|
|1411  |      gpc381           |gpc606_5_1402        |     7|
|1412  |      gpc382           |gpc606_5_1403        |     7|
|1413  |      gpc383           |gpc606_5_1404        |     7|
|1414  |      gpc384           |gpc615_5_1405        |     8|
|1415  |      gpc385           |gpc615_5_1406        |     8|
|1416  |      gpc386           |gpc615_5_1407        |     8|
|1417  |      gpc387           |gpc615_5_1408        |     8|
|1418  |      gpc388           |gpc615_5_1409        |     8|
|1419  |      gpc389           |gpc615_5_1410        |     8|
|1420  |      gpc39            |gpc1163_5_1411       |     6|
|1421  |      gpc390           |gpc615_5_1412        |     8|
|1422  |      gpc391           |gpc615_5_1413        |     8|
|1423  |      gpc392           |gpc615_5_1414        |     8|
|1424  |      gpc393           |gpc606_5_1415        |     7|
|1425  |      gpc394           |gpc606_5_1416        |     7|
|1426  |      gpc395           |gpc606_5_1417        |     7|
|1427  |      gpc396           |gpc606_5_1418        |     7|
|1428  |      gpc397           |gpc606_5_1419        |     7|
|1429  |      gpc398           |gpc606_5_1420        |     7|
|1430  |      gpc399           |gpc606_5_1421        |     7|
|1431  |      gpc4             |gpc2135_5_1422       |     7|
|1432  |      gpc40            |gpc1163_5_1423       |     6|
|1433  |      gpc400           |gpc606_5_1424        |     7|
|1434  |      gpc401           |gpc606_5_1425        |     7|
|1435  |      gpc402           |gpc606_5_1426        |     7|
|1436  |      gpc403           |gpc606_5_1427        |     7|
|1437  |      gpc404           |gpc606_5_1428        |     7|
|1438  |      gpc405           |gpc606_5_1429        |     7|
|1439  |      gpc406           |gpc606_5_1430        |     7|
|1440  |      gpc407           |gpc606_5_1431        |     7|
|1441  |      gpc408           |gpc606_5_1432        |     7|
|1442  |      gpc409           |gpc606_5_1433        |     7|
|1443  |      gpc41            |gpc1163_5_1434       |     6|
|1444  |      gpc410           |gpc606_5_1435        |     7|
|1445  |      gpc411           |gpc606_5_1436        |     7|
|1446  |      gpc412           |gpc606_5_1437        |     7|
|1447  |      gpc413           |gpc606_5_1438        |     7|
|1448  |      gpc414           |gpc606_5_1439        |     7|
|1449  |      gpc415           |gpc606_5_1440        |     7|
|1450  |      gpc416           |gpc606_5_1441        |     7|
|1451  |      gpc417           |gpc606_5_1442        |     7|
|1452  |      gpc418           |gpc606_5_1443        |     7|
|1453  |      gpc419           |gpc606_5_1444        |     7|
|1454  |      gpc42            |gpc606_5_1445        |     7|
|1455  |      gpc420           |gpc606_5_1446        |     7|
|1456  |      gpc421           |gpc606_5_1447        |     7|
|1457  |      gpc422           |gpc606_5_1448        |     7|
|1458  |      gpc423           |gpc606_5_1449        |     7|
|1459  |      gpc424           |gpc606_5_1450        |     7|
|1460  |      gpc425           |gpc606_5_1451        |     7|
|1461  |      gpc426           |gpc606_5_1452        |     7|
|1462  |      gpc427           |gpc606_5_1453        |     7|
|1463  |      gpc428           |gpc606_5_1454        |     7|
|1464  |      gpc4284          |gpc606_5_1455        |     7|
|1465  |      gpc4285          |gpc606_5_1456        |     7|
|1466  |      gpc4286          |gpc606_5_1457        |     7|
|1467  |      gpc4287          |gpc606_5_1458        |     7|
|1468  |      gpc4288          |gpc606_5_1459        |     7|
|1469  |      gpc4289          |gpc606_5_1460        |     7|
|1470  |      gpc429           |gpc606_5_1461        |     7|
|1471  |      gpc4290          |gpc606_5_1462        |     7|
|1472  |      gpc4291          |gpc606_5_1463        |     7|
|1473  |      gpc4292          |gpc606_5_1464        |     7|
|1474  |      gpc4293          |gpc606_5_1465        |     7|
|1475  |      gpc4294          |gpc606_5_1466        |     7|
|1476  |      gpc4295          |gpc615_5_1467        |     8|
|1477  |      gpc4296          |gpc615_5_1468        |     8|
|1478  |      gpc4297          |gpc615_5_1469        |     8|
|1479  |      gpc4298          |gpc615_5_1470        |     8|
|1480  |      gpc4299          |gpc615_5_1471        |     8|
|1481  |      gpc43            |gpc606_5_1472        |     7|
|1482  |      gpc430           |gpc606_5_1473        |     7|
|1483  |      gpc4300          |gpc615_5_1474        |     8|
|1484  |      gpc4301          |gpc615_5_1475        |     8|
|1485  |      gpc4302          |gpc615_5_1476        |     8|
|1486  |      gpc4303          |gpc615_5_1477        |     8|
|1487  |      gpc4304          |gpc117_4             |     6|
|1488  |      gpc4305          |gpc117_4_1478        |     6|
|1489  |      gpc4306          |gpc606_5_1479        |     7|
|1490  |      gpc4307          |gpc606_5_1480        |     7|
|1491  |      gpc4308          |gpc615_5_1481        |     8|
|1492  |      gpc4309          |gpc615_5_1482        |     8|
|1493  |      gpc431           |gpc606_5_1483        |     7|
|1494  |      gpc4310          |gpc615_5_1484        |     8|
|1495  |      gpc4311          |gpc615_5_1485        |     8|
|1496  |      gpc4312          |gpc606_5_1486        |     7|
|1497  |      gpc4313          |gpc1163_5_1487       |     6|
|1498  |      gpc4314          |gpc1163_5_1488       |     6|
|1499  |      gpc4315          |gpc1163_5_1489       |     6|
|1500  |      gpc4316          |gpc1163_5_1490       |     6|
|1501  |      gpc4317          |gpc1163_5_1491       |     6|
|1502  |      gpc4318          |gpc615_5_1492        |     8|
|1503  |      gpc4319          |gpc615_5_1493        |     8|
|1504  |      gpc432           |gpc615_5_1494        |     8|
|1505  |      gpc4320          |gpc606_5_1495        |     7|
|1506  |      gpc4321          |gpc606_5_1496        |     7|
|1507  |      gpc4322          |gpc606_5_1497        |     7|
|1508  |      gpc4323          |gpc615_5_1498        |     8|
|1509  |      gpc4324          |gpc615_5_1499        |     8|
|1510  |      gpc4325          |gpc615_5_1500        |     8|
|1511  |      gpc4326          |gpc615_5_1501        |     8|
|1512  |      gpc4327          |gpc615_5_1502        |     8|
|1513  |      gpc4328          |gpc1163_5_1503       |     6|
|1514  |      gpc4329          |gpc615_5_1504        |     8|
|1515  |      gpc433           |gpc615_5_1505        |     8|
|1516  |      gpc4330          |gpc615_5_1506        |     8|
|1517  |      gpc4331          |gpc615_5_1507        |     8|
|1518  |      gpc4332          |gpc615_5_1508        |     8|
|1519  |      gpc4333          |gpc615_5_1509        |     8|
|1520  |      gpc4334          |gpc615_5_1510        |     8|
|1521  |      gpc4335          |gpc615_5_1511        |     8|
|1522  |      gpc4336          |gpc606_5_1512        |     7|
|1523  |      gpc4337          |gpc606_5_1513        |     7|
|1524  |      gpc4338          |gpc606_5_1514        |     7|
|1525  |      gpc4339          |gpc606_5_1515        |     7|
|1526  |      gpc434           |gpc615_5_1516        |     8|
|1527  |      gpc4340          |gpc606_5_1517        |     7|
|1528  |      gpc4341          |gpc606_5_1518        |     7|
|1529  |      gpc4342          |gpc615_5_1519        |     8|
|1530  |      gpc4343          |gpc615_5_1520        |     8|
|1531  |      gpc4344          |gpc615_5_1521        |     8|
|1532  |      gpc4345          |gpc615_5_1522        |     8|
|1533  |      gpc4346          |gpc615_5_1523        |     8|
|1534  |      gpc4347          |gpc615_5_1524        |     8|
|1535  |      gpc4348          |gpc615_5_1525        |     8|
|1536  |      gpc4349          |gpc615_5_1526        |     8|
|1537  |      gpc435           |gpc615_5_1527        |     8|
|1538  |      gpc4350          |gpc1325_5            |     9|
|1539  |      gpc4351          |gpc1325_5_1528       |     9|
|1540  |      gpc4352          |gpc606_5_1529        |     7|
|1541  |      gpc4353          |gpc606_5_1530        |     7|
|1542  |      gpc4354          |gpc606_5_1531        |     7|
|1543  |      gpc4355          |gpc606_5_1532        |     7|
|1544  |      gpc4356          |gpc207_4             |     8|
|1545  |      gpc4357          |gpc615_5_1533        |     8|
|1546  |      gpc4358          |gpc615_5_1534        |     8|
|1547  |      gpc4359          |gpc606_5_1535        |     7|
|1548  |      gpc436           |gpc615_5_1536        |     8|
|1549  |      gpc4360          |gpc615_5_1537        |     8|
|1550  |      gpc4361          |gpc615_5_1538        |     8|
|1551  |      gpc4362          |gpc615_5_1539        |     8|
|1552  |      gpc4363          |gpc606_5_1540        |     7|
|1553  |      gpc4364          |gpc606_5_1541        |     7|
|1554  |      gpc4365          |gpc606_5_1542        |     7|
|1555  |      gpc4366          |gpc606_5_1543        |     7|
|1556  |      gpc4367          |gpc606_5_1544        |     7|
|1557  |      gpc4368          |gpc606_5_1545        |     7|
|1558  |      gpc4369          |gpc606_5_1546        |     7|
|1559  |      gpc437           |gpc615_5_1547        |     8|
|1560  |      gpc4370          |gpc606_5_1548        |     7|
|1561  |      gpc4371          |gpc615_5_1549        |     8|
|1562  |      gpc4372          |gpc615_5_1550        |     8|
|1563  |      gpc4373          |gpc615_5_1551        |     8|
|1564  |      gpc4374          |gpc615_5_1552        |     8|
|1565  |      gpc4375          |gpc606_5_1553        |     7|
|1566  |      gpc4376          |gpc615_5_1554        |     8|
|1567  |      gpc4377          |gpc615_5_1555        |     8|
|1568  |      gpc4378          |gpc615_5_1556        |     8|
|1569  |      gpc4379          |gpc606_5_1557        |     7|
|1570  |      gpc438           |gpc615_5_1558        |     8|
|1571  |      gpc4380          |gpc606_5_1559        |     7|
|1572  |      gpc4381          |gpc606_5_1560        |     7|
|1573  |      gpc4382          |gpc606_5_1561        |     7|
|1574  |      gpc4383          |gpc606_5_1562        |     7|
|1575  |      gpc4384          |gpc606_5_1563        |     7|
|1576  |      gpc4385          |gpc606_5_1564        |     7|
|1577  |      gpc4386          |gpc606_5_1565        |     7|
|1578  |      gpc4387          |gpc606_5_1566        |     7|
|1579  |      gpc4388          |gpc606_5_1567        |     7|
|1580  |      gpc4389          |gpc606_5_1568        |     7|
|1581  |      gpc439           |gpc615_5_1569        |     8|
|1582  |      gpc4390          |gpc606_5_1570        |     7|
|1583  |      gpc4391          |gpc606_5_1571        |     7|
|1584  |      gpc4392          |gpc615_5_1572        |     8|
|1585  |      gpc4393          |gpc615_5_1573        |     8|
|1586  |      gpc4394          |gpc606_5_1574        |     7|
|1587  |      gpc4395          |gpc606_5_1575        |     7|
|1588  |      gpc4396          |gpc615_5_1576        |     8|
|1589  |      gpc4397          |gpc615_5_1577        |     8|
|1590  |      gpc4398          |gpc615_5_1578        |     8|
|1591  |      gpc4399          |gpc606_5_1579        |     7|
|1592  |      gpc44            |gpc606_5_1580        |     7|
|1593  |      gpc440           |gpc615_5_1581        |     8|
|1594  |      gpc4400          |gpc606_5_1582        |     7|
|1595  |      gpc4401          |gpc606_5_1583        |     7|
|1596  |      gpc4402          |gpc606_5_1584        |     7|
|1597  |      gpc4403          |gpc606_5_1585        |     7|
|1598  |      gpc441           |gpc615_5_1586        |     8|
|1599  |      gpc442           |gpc615_5_1587        |     8|
|1600  |      gpc443           |gpc615_5_1588        |     8|
|1601  |      gpc444           |gpc615_5_1589        |     8|
|1602  |      gpc445           |gpc615_5_1590        |     8|
|1603  |      gpc446           |gpc615_5_1591        |     8|
|1604  |      gpc447           |gpc615_5_1592        |     8|
|1605  |      gpc448           |gpc615_5_1593        |     8|
|1606  |      gpc449           |gpc615_5_1594        |     8|
|1607  |      gpc45            |gpc606_5_1595        |     7|
|1608  |      gpc450           |gpc615_5_1596        |     8|
|1609  |      gpc451           |gpc615_5_1597        |     8|
|1610  |      gpc452           |gpc615_5_1598        |     8|
|1611  |      gpc453           |gpc615_5_1599        |     8|
|1612  |      gpc454           |gpc606_5_1600        |     7|
|1613  |      gpc455           |gpc606_5_1601        |     7|
|1614  |      gpc456           |gpc606_5_1602        |     7|
|1615  |      gpc457           |gpc606_5_1603        |     7|
|1616  |      gpc458           |gpc606_5_1604        |     7|
|1617  |      gpc459           |gpc606_5_1605        |     7|
|1618  |      gpc46            |gpc606_5_1606        |     7|
|1619  |      gpc460           |gpc606_5_1607        |     7|
|1620  |      gpc461           |gpc606_5_1608        |     7|
|1621  |      gpc462           |gpc606_5_1609        |     7|
|1622  |      gpc463           |gpc606_5_1610        |     7|
|1623  |      gpc464           |gpc606_5_1611        |     7|
|1624  |      gpc465           |gpc606_5_1612        |     7|
|1625  |      gpc466           |gpc606_5_1613        |     7|
|1626  |      gpc467           |gpc606_5_1614        |     7|
|1627  |      gpc468           |gpc606_5_1615        |     7|
|1628  |      gpc469           |gpc615_5_1616        |     8|
|1629  |      gpc47            |gpc606_5_1617        |     7|
|1630  |      gpc470           |gpc615_5_1618        |     8|
|1631  |      gpc471           |gpc615_5_1619        |     8|
|1632  |      gpc472           |gpc615_5_1620        |     8|
|1633  |      gpc473           |gpc615_5_1621        |     8|
|1634  |      gpc474           |gpc615_5_1622        |     8|
|1635  |      gpc475           |gpc615_5_1623        |     8|
|1636  |      gpc476           |gpc615_5_1624        |     8|
|1637  |      gpc477           |gpc615_5_1625        |     8|
|1638  |      gpc4770          |gpc606_5_1626        |     7|
|1639  |      gpc4771          |gpc615_5_1627        |     8|
|1640  |      gpc4772          |gpc615_5_1628        |     8|
|1641  |      gpc4773          |gpc615_5_1629        |     8|
|1642  |      gpc4774          |gpc615_5_1630        |     8|
|1643  |      gpc4775          |gpc606_5_1631        |     7|
|1644  |      gpc4776          |gpc606_5_1632        |     7|
|1645  |      gpc4777          |gpc7_3               |     6|
|1646  |      gpc4778          |gpc7_3_1633          |     6|
|1647  |      gpc4779          |gpc7_3_1634          |     6|
|1648  |      gpc478           |gpc615_5_1635        |     8|
|1649  |      gpc4780          |gpc7_3_1636          |     6|
|1650  |      gpc4781          |gpc615_5_1637        |     8|
|1651  |      gpc4782          |gpc615_5_1638        |     8|
|1652  |      gpc4783          |gpc1163_5_1639       |     6|
|1653  |      gpc4784          |gpc623_5             |     8|
|1654  |      gpc4785          |gpc606_5_1640        |     7|
|1655  |      gpc4786          |gpc606_5_1641        |     7|
|1656  |      gpc4787          |gpc606_5_1642        |     7|
|1657  |      gpc4788          |gpc606_5_1643        |     7|
|1658  |      gpc4789          |gpc606_5_1644        |     7|
|1659  |      gpc479           |gpc615_5_1645        |     8|
|1660  |      gpc4790          |gpc606_5_1646        |     7|
|1661  |      gpc4791          |gpc615_5_1647        |     8|
|1662  |      gpc4792          |gpc615_5_1648        |     8|
|1663  |      gpc4793          |gpc615_5_1649        |     8|
|1664  |      gpc4794          |gpc606_5_1650        |     7|
|1665  |      gpc4795          |gpc606_5_1651        |     7|
|1666  |      gpc4796          |gpc1163_5_1652       |     6|
|1667  |      gpc4797          |gpc1163_5_1653       |     6|
|1668  |      gpc4798          |gpc1163_5_1654       |     6|
|1669  |      gpc4799          |gpc606_5_1655        |     7|
|1670  |      gpc48            |gpc606_5_1656        |     7|
|1671  |      gpc480           |gpc615_5_1657        |     8|
|1672  |      gpc4800          |gpc606_5_1658        |     7|
|1673  |      gpc4801          |gpc135_4_1659        |     5|
|1674  |      gpc4802          |gpc615_5_1660        |     8|
|1675  |      gpc4803          |gpc615_5_1661        |     8|
|1676  |      gpc4804          |gpc615_5_1662        |     8|
|1677  |      gpc4805          |gpc615_5_1663        |     8|
|1678  |      gpc4806          |gpc606_5_1664        |     7|
|1679  |      gpc4807          |gpc615_5_1665        |     8|
|1680  |      gpc4808          |gpc606_5_1666        |     7|
|1681  |      gpc4809          |gpc606_5_1667        |     7|
|1682  |      gpc481           |gpc615_5_1668        |     8|
|1683  |      gpc4810          |gpc606_5_1669        |     7|
|1684  |      gpc4811          |gpc606_5_1670        |     7|
|1685  |      gpc4812          |gpc615_5_1671        |     8|
|1686  |      gpc4813          |gpc615_5_1672        |     8|
|1687  |      gpc4814          |gpc615_5_1673        |     8|
|1688  |      gpc4815          |gpc615_5_1674        |     8|
|1689  |      gpc4816          |gpc615_5_1675        |     8|
|1690  |      gpc4817          |gpc615_5_1676        |     8|
|1691  |      gpc4818          |gpc615_5_1677        |     8|
|1692  |      gpc4819          |gpc615_5_1678        |     8|
|1693  |      gpc482           |gpc615_5_1679        |     8|
|1694  |      gpc4820          |gpc615_5_1680        |     8|
|1695  |      gpc4821          |gpc615_5_1681        |     8|
|1696  |      gpc4822          |gpc615_5_1682        |     8|
|1697  |      gpc4823          |gpc606_5_1683        |     7|
|1698  |      gpc4824          |gpc615_5_1684        |     8|
|1699  |      gpc4825          |gpc615_5_1685        |     8|
|1700  |      gpc4826          |gpc615_5_1686        |     8|
|1701  |      gpc4827          |gpc615_5_1687        |     8|
|1702  |      gpc4828          |gpc207_4_1688        |     8|
|1703  |      gpc4829          |gpc615_5_1689        |     8|
|1704  |      gpc483           |gpc615_5_1690        |     8|
|1705  |      gpc4830          |gpc615_5_1691        |     8|
|1706  |      gpc4831          |gpc615_5_1692        |     8|
|1707  |      gpc4832          |gpc615_5_1693        |     8|
|1708  |      gpc4833          |gpc615_5_1694        |     8|
|1709  |      gpc4834          |gpc615_5_1695        |     8|
|1710  |      gpc4835          |gpc615_5_1696        |     8|
|1711  |      gpc4836          |gpc615_5_1697        |     8|
|1712  |      gpc4837          |gpc615_5_1698        |     8|
|1713  |      gpc4838          |gpc606_5_1699        |     7|
|1714  |      gpc4839          |gpc606_5_1700        |     7|
|1715  |      gpc484           |gpc615_5_1701        |     8|
|1716  |      gpc4840          |gpc606_5_1702        |     7|
|1717  |      gpc4841          |gpc606_5_1703        |     7|
|1718  |      gpc485           |gpc615_5_1704        |     8|
|1719  |      gpc486           |gpc615_5_1705        |     8|
|1720  |      gpc487           |gpc615_5_1706        |     8|
|1721  |      gpc488           |gpc615_5_1707        |     8|
|1722  |      gpc489           |gpc615_5_1708        |     8|
|1723  |      gpc49            |gpc606_5_1709        |     7|
|1724  |      gpc490           |gpc615_5_1710        |     8|
|1725  |      gpc491           |gpc615_5_1711        |     8|
|1726  |      gpc492           |gpc615_5_1712        |     8|
|1727  |      gpc493           |gpc615_5_1713        |     8|
|1728  |      gpc494           |gpc615_5_1714        |     8|
|1729  |      gpc495           |gpc615_5_1715        |     8|
|1730  |      gpc496           |gpc615_5_1716        |     8|
|1731  |      gpc497           |gpc615_5_1717        |     8|
|1732  |      gpc4976          |gpc1343_5            |     7|
|1733  |      gpc4977          |gpc1343_5_1718       |     7|
|1734  |      gpc4978          |gpc117_4_1719        |     6|
|1735  |      gpc4979          |gpc1343_5_1720       |     7|
|1736  |      gpc498           |gpc615_5_1721        |     8|
|1737  |      gpc4980          |gpc1343_5_1722       |     7|
|1738  |      gpc4981          |gpc1343_5_1723       |     7|
|1739  |      gpc4982          |gpc606_5_1724        |     7|
|1740  |      gpc4983          |gpc615_5_1725        |     8|
|1741  |      gpc4984          |gpc606_5_1726        |     7|
|1742  |      gpc4985          |gpc7_3_1727          |     6|
|1743  |      gpc4986          |gpc207_4_1728        |     8|
|1744  |      gpc4987          |gpc207_4_1729        |     8|
|1745  |      gpc4988          |gpc7_3_1730          |     6|
|1746  |      gpc4989          |gpc623_5_1731        |     8|
|1747  |      gpc499           |gpc615_5_1732        |     8|
|1748  |      gpc4990          |gpc623_5_1733        |     8|
|1749  |      gpc4991          |gpc623_5_1734        |     8|
|1750  |      gpc4992          |gpc207_4_1735        |     8|
|1751  |      gpc4993          |gpc207_4_1736        |     8|
|1752  |      gpc4994          |gpc1163_5_1737       |     6|
|1753  |      gpc4995          |gpc1163_5_1738       |     6|
|1754  |      gpc4996          |gpc606_5_1739        |     7|
|1755  |      gpc4997          |gpc207_4_1740        |     8|
|1756  |      gpc4998          |gpc606_5_1741        |     7|
|1757  |      gpc4999          |gpc606_5_1742        |     7|
|1758  |      gpc5             |gpc2135_5_1743       |     7|
|1759  |      gpc50            |gpc606_5_1744        |     7|
|1760  |      gpc500           |gpc615_5_1745        |     8|
|1761  |      gpc5000          |gpc1415_5            |     9|
|1762  |      gpc5001          |gpc615_5_1746        |     8|
|1763  |      gpc5002          |gpc606_5_1747        |     7|
|1764  |      gpc5003          |gpc606_5_1748        |     7|
|1765  |      gpc5004          |gpc606_5_1749        |     7|
|1766  |      gpc5005          |gpc606_5_1750        |     7|
|1767  |      gpc5006          |gpc207_4_1751        |     8|
|1768  |      gpc5007          |gpc615_5_1752        |     8|
|1769  |      gpc5008          |gpc615_5_1753        |     8|
|1770  |      gpc5009          |gpc615_5_1754        |     8|
|1771  |      gpc501           |gpc615_5_1755        |     8|
|1772  |      gpc5010          |gpc615_5_1756        |     8|
|1773  |      gpc5011          |gpc615_5_1757        |     8|
|1774  |      gpc5012          |gpc606_5_1758        |     7|
|1775  |      gpc5013          |gpc606_5_1759        |     7|
|1776  |      gpc5014          |gpc1325_5_1760       |     9|
|1777  |      gpc502           |gpc615_5_1761        |     8|
|1778  |      gpc503           |gpc615_5_1762        |     8|
|1779  |      gpc504           |gpc615_5_1763        |     8|
|1780  |      gpc505           |gpc615_5_1764        |     8|
|1781  |      gpc506           |gpc615_5_1765        |     8|
|1782  |      gpc507           |gpc615_5_1766        |     8|
|1783  |      gpc508           |gpc615_5_1767        |     8|
|1784  |      gpc5080          |gpc606_5_1768        |     7|
|1785  |      gpc5081          |gpc15_3              |     5|
|1786  |      gpc5082          |gpc606_5_1769        |     7|
|1787  |      gpc5083          |gpc1343_5_1770       |     7|
|1788  |      gpc5084          |gpc615_5_1771        |     8|
|1789  |      gpc5085          |gpc1343_5_1772       |     7|
|1790  |      gpc5086          |gpc1343_5_1773       |     7|
|1791  |      gpc5087          |gpc606_5_1774        |     7|
|1792  |      gpc5088          |gpc606_5_1775        |     7|
|1793  |      gpc5089          |gpc15_3_1776         |     5|
|1794  |      gpc509           |gpc615_5_1777        |     8|
|1795  |      gpc5090          |gpc606_5_1778        |     7|
|1796  |      gpc5091          |gpc606_5_1779        |     7|
|1797  |      gpc5092          |gpc15_3_1780         |     5|
|1798  |      gpc5093          |gpc606_5_1781        |     7|
|1799  |      gpc5094          |gpc606_5_1782        |     7|
|1800  |      gpc5095          |gpc606_5_1783        |     7|
|1801  |      gpc51            |gpc606_5_1784        |     7|
|1802  |      gpc510           |gpc615_5_1785        |     8|
|1803  |      gpc511           |gpc615_5_1786        |     8|
|1804  |      gpc512           |gpc606_5_1787        |     7|
|1805  |      gpc513           |gpc606_5_1788        |     7|
|1806  |      gpc514           |gpc606_5_1789        |     7|
|1807  |      gpc515           |gpc606_5_1790        |     7|
|1808  |      gpc516           |gpc606_5_1791        |     7|
|1809  |      gpc517           |gpc606_5_1792        |     7|
|1810  |      gpc5178          |gpc606_5_1793        |     7|
|1811  |      gpc5179          |gpc117_4_1794        |     6|
|1812  |      gpc518           |gpc606_5_1795        |     7|
|1813  |      gpc5180          |gpc623_5_1796        |     8|
|1814  |      gpc5181          |gpc1325_5_1797       |     9|
|1815  |      gpc5182          |gpc117_4_1798        |     6|
|1816  |      gpc5183          |gpc1415_5_1799       |     9|
|1817  |      gpc5184          |gpc135_4_1800        |     5|
|1818  |      gpc5185          |gpc623_5_1801        |     8|
|1819  |      gpc5186          |gpc117_4_1802        |     6|
|1820  |      gpc5187          |gpc2223_5            |     9|
|1821  |      gpc5188          |gpc2135_5_1803       |     7|
|1822  |      gpc5189          |gpc117_4_1804        |     6|
|1823  |      gpc519           |gpc606_5_1805        |     7|
|1824  |      gpc5190          |gpc117_4_1806        |     6|
|1825  |      gpc5191          |gpc615_5_1807        |     8|
|1826  |      gpc5192          |gpc1163_5_1808       |     6|
|1827  |      gpc52            |gpc606_5_1809        |     7|
|1828  |      gpc520           |gpc606_5_1810        |     7|
|1829  |      gpc521           |gpc606_5_1811        |     7|
|1830  |      gpc522           |gpc606_5_1812        |     7|
|1831  |      gpc523           |gpc606_5_1813        |     7|
|1832  |      gpc524           |gpc606_5_1814        |     7|
|1833  |      gpc525           |gpc606_5_1815        |     7|
|1834  |      gpc526           |gpc615_5_1816        |     8|
|1835  |      gpc527           |gpc615_5_1817        |     8|
|1836  |      gpc528           |gpc615_5_1818        |     8|
|1837  |      gpc529           |gpc615_5_1819        |     8|
|1838  |      gpc53            |gpc606_5_1820        |     7|
|1839  |      gpc530           |gpc615_5_1821        |     8|
|1840  |      gpc531           |gpc615_5_1822        |     8|
|1841  |      gpc532           |gpc615_5_1823        |     8|
|1842  |      gpc533           |gpc615_5_1824        |     8|
|1843  |      gpc534           |gpc615_5_1825        |     8|
|1844  |      gpc535           |gpc615_5_1826        |     8|
|1845  |      gpc536           |gpc615_5_1827        |     8|
|1846  |      gpc537           |gpc615_5_1828        |     8|
|1847  |      gpc538           |gpc615_5_1829        |     8|
|1848  |      gpc539           |gpc615_5_1830        |     8|
|1849  |      gpc54            |gpc606_5_1831        |     7|
|1850  |      gpc540           |gpc615_5_1832        |     8|
|1851  |      gpc541           |gpc615_5_1833        |     8|
|1852  |      gpc542           |gpc615_5_1834        |     8|
|1853  |      gpc543           |gpc615_5_1835        |     8|
|1854  |      gpc544           |gpc615_5_1836        |     8|
|1855  |      gpc545           |gpc615_5_1837        |     8|
|1856  |      gpc546           |gpc615_5_1838        |     8|
|1857  |      gpc547           |gpc615_5_1839        |     8|
|1858  |      gpc548           |gpc615_5_1840        |     8|
|1859  |      gpc549           |gpc615_5_1841        |     8|
|1860  |      gpc55            |gpc606_5_1842        |     7|
|1861  |      gpc550           |gpc615_5_1843        |     8|
|1862  |      gpc551           |gpc615_5_1844        |     8|
|1863  |      gpc552           |gpc615_5_1845        |     8|
|1864  |      gpc553           |gpc615_5_1846        |     8|
|1865  |      gpc554           |gpc615_5_1847        |     8|
|1866  |      gpc555           |gpc615_5_1848        |     8|
|1867  |      gpc556           |gpc615_5_1849        |     8|
|1868  |      gpc557           |gpc615_5_1850        |     8|
|1869  |      gpc558           |gpc615_5_1851        |     8|
|1870  |      gpc559           |gpc615_5_1852        |     8|
|1871  |      gpc56            |gpc606_5_1853        |     7|
|1872  |      gpc560           |gpc615_5_1854        |     8|
|1873  |      gpc561           |gpc615_5_1855        |     8|
|1874  |      gpc562           |gpc615_5_1856        |     8|
|1875  |      gpc563           |gpc615_5_1857        |     8|
|1876  |      gpc564           |gpc615_5_1858        |     8|
|1877  |      gpc565           |gpc606_5_1859        |     7|
|1878  |      gpc566           |gpc606_5_1860        |     7|
|1879  |      gpc567           |gpc606_5_1861        |     7|
|1880  |      gpc568           |gpc606_5_1862        |     7|
|1881  |      gpc569           |gpc606_5_1863        |     7|
|1882  |      gpc57            |gpc606_5_1864        |     7|
|1883  |      gpc570           |gpc606_5_1865        |     7|
|1884  |      gpc571           |gpc606_5_1866        |     7|
|1885  |      gpc572           |gpc606_5_1867        |     7|
|1886  |      gpc573           |gpc606_5_1868        |     7|
|1887  |      gpc574           |gpc606_5_1869        |     7|
|1888  |      gpc575           |gpc606_5_1870        |     7|
|1889  |      gpc576           |gpc606_5_1871        |     7|
|1890  |      gpc577           |gpc606_5_1872        |     7|
|1891  |      gpc578           |gpc606_5_1873        |     7|
|1892  |      gpc579           |gpc606_5_1874        |     7|
|1893  |      gpc58            |gpc606_5_1875        |     7|
|1894  |      gpc580           |gpc606_5_1876        |     7|
|1895  |      gpc581           |gpc606_5_1877        |     7|
|1896  |      gpc582           |gpc606_5_1878        |     7|
|1897  |      gpc583           |gpc606_5_1879        |     7|
|1898  |      gpc584           |gpc606_5_1880        |     7|
|1899  |      gpc585           |gpc606_5_1881        |     7|
|1900  |      gpc586           |gpc606_5_1882        |     7|
|1901  |      gpc587           |gpc606_5_1883        |     7|
|1902  |      gpc588           |gpc606_5_1884        |     7|
|1903  |      gpc589           |gpc606_5_1885        |     7|
|1904  |      gpc59            |gpc606_5_1886        |     7|
|1905  |      gpc590           |gpc606_5_1887        |     7|
|1906  |      gpc591           |gpc606_5_1888        |     7|
|1907  |      gpc592           |gpc606_5_1889        |     7|
|1908  |      gpc593           |gpc606_5_1890        |     7|
|1909  |      gpc594           |gpc606_5_1891        |     7|
|1910  |      gpc595           |gpc606_5_1892        |     7|
|1911  |      gpc596           |gpc606_5_1893        |     7|
|1912  |      gpc597           |gpc606_5_1894        |     7|
|1913  |      gpc598           |gpc606_5_1895        |     7|
|1914  |      gpc599           |gpc606_5_1896        |     7|
|1915  |      gpc6             |gpc2135_5_1897       |     7|
|1916  |      gpc60            |gpc606_5_1898        |     7|
|1917  |      gpc600           |gpc606_5_1899        |     7|
|1918  |      gpc601           |gpc606_5_1900        |     7|
|1919  |      gpc602           |gpc606_5_1901        |     7|
|1920  |      gpc603           |gpc606_5_1902        |     7|
|1921  |      gpc604           |gpc606_5_1903        |     7|
|1922  |      gpc605           |gpc606_5_1904        |     7|
|1923  |      gpc606           |gpc606_5_1905        |     7|
|1924  |      gpc607           |gpc606_5_1906        |     7|
|1925  |      gpc608           |gpc606_5_1907        |     7|
|1926  |      gpc609           |gpc606_5_1908        |     7|
|1927  |      gpc61            |gpc606_5_1909        |     7|
|1928  |      gpc610           |gpc606_5_1910        |     7|
|1929  |      gpc611           |gpc606_5_1911        |     7|
|1930  |      gpc612           |gpc606_5_1912        |     7|
|1931  |      gpc613           |gpc606_5_1913        |     7|
|1932  |      gpc614           |gpc606_5_1914        |     7|
|1933  |      gpc615           |gpc606_5_1915        |     7|
|1934  |      gpc616           |gpc606_5_1916        |     7|
|1935  |      gpc617           |gpc606_5_1917        |     7|
|1936  |      gpc618           |gpc606_5_1918        |     7|
|1937  |      gpc619           |gpc606_5_1919        |     7|
|1938  |      gpc62            |gpc606_5_1920        |     7|
|1939  |      gpc620           |gpc606_5_1921        |     7|
|1940  |      gpc621           |gpc606_5_1922        |     7|
|1941  |      gpc622           |gpc606_5_1923        |     7|
|1942  |      gpc623           |gpc606_5_1924        |     7|
|1943  |      gpc624           |gpc606_5_1925        |     7|
|1944  |      gpc625           |gpc606_5_1926        |     7|
|1945  |      gpc626           |gpc606_5_1927        |     7|
|1946  |      gpc627           |gpc606_5_1928        |     7|
|1947  |      gpc628           |gpc606_5_1929        |     7|
|1948  |      gpc629           |gpc606_5_1930        |     7|
|1949  |      gpc63            |gpc606_5_1931        |     7|
|1950  |      gpc630           |gpc606_5_1932        |     7|
|1951  |      gpc631           |gpc606_5_1933        |     7|
|1952  |      gpc632           |gpc606_5_1934        |     7|
|1953  |      gpc633           |gpc606_5_1935        |     7|
|1954  |      gpc634           |gpc606_5_1936        |     7|
|1955  |      gpc635           |gpc606_5_1937        |     7|
|1956  |      gpc636           |gpc606_5_1938        |     7|
|1957  |      gpc637           |gpc606_5_1939        |     7|
|1958  |      gpc638           |gpc606_5_1940        |     7|
|1959  |      gpc639           |gpc606_5_1941        |     7|
|1960  |      gpc64            |gpc606_5_1942        |     7|
|1961  |      gpc640           |gpc606_5_1943        |     7|
|1962  |      gpc641           |gpc606_5_1944        |     7|
|1963  |      gpc642           |gpc606_5_1945        |     7|
|1964  |      gpc643           |gpc606_5_1946        |     7|
|1965  |      gpc644           |gpc615_5_1947        |     8|
|1966  |      gpc645           |gpc615_5_1948        |     8|
|1967  |      gpc646           |gpc606_5_1949        |     7|
|1968  |      gpc647           |gpc606_5_1950        |     7|
|1969  |      gpc648           |gpc606_5_1951        |     7|
|1970  |      gpc649           |gpc606_5_1952        |     7|
|1971  |      gpc65            |gpc606_5_1953        |     7|
|1972  |      gpc650           |gpc615_5_1954        |     8|
|1973  |      gpc651           |gpc615_5_1955        |     8|
|1974  |      gpc652           |gpc615_5_1956        |     8|
|1975  |      gpc653           |gpc615_5_1957        |     8|
|1976  |      gpc654           |gpc615_5_1958        |     8|
|1977  |      gpc655           |gpc615_5_1959        |     8|
|1978  |      gpc656           |gpc615_5_1960        |     8|
|1979  |      gpc657           |gpc615_5_1961        |     8|
|1980  |      gpc658           |gpc615_5_1962        |     8|
|1981  |      gpc659           |gpc615_5_1963        |     8|
|1982  |      gpc66            |gpc606_5_1964        |     7|
|1983  |      gpc660           |gpc615_5_1965        |     8|
|1984  |      gpc661           |gpc615_5_1966        |     8|
|1985  |      gpc662           |gpc615_5_1967        |     8|
|1986  |      gpc663           |gpc615_5_1968        |     8|
|1987  |      gpc664           |gpc615_5_1969        |     8|
|1988  |      gpc665           |gpc615_5_1970        |     8|
|1989  |      gpc666           |gpc615_5_1971        |     8|
|1990  |      gpc667           |gpc615_5_1972        |     8|
|1991  |      gpc668           |gpc615_5_1973        |     8|
|1992  |      gpc669           |gpc615_5_1974        |     8|
|1993  |      gpc67            |gpc606_5_1975        |     7|
|1994  |      gpc670           |gpc606_5_1976        |     7|
|1995  |      gpc671           |gpc606_5_1977        |     7|
|1996  |      gpc672           |gpc606_5_1978        |     7|
|1997  |      gpc673           |gpc606_5_1979        |     7|
|1998  |      gpc674           |gpc606_5_1980        |     7|
|1999  |      gpc675           |gpc606_5_1981        |     7|
|2000  |      gpc676           |gpc606_5_1982        |     7|
|2001  |      gpc677           |gpc606_5_1983        |     7|
|2002  |      gpc678           |gpc606_5_1984        |     7|
|2003  |      gpc679           |gpc606_5_1985        |     7|
|2004  |      gpc68            |gpc606_5_1986        |     7|
|2005  |      gpc680           |gpc606_5_1987        |     7|
|2006  |      gpc681           |gpc606_5_1988        |     7|
|2007  |      gpc682           |gpc606_5_1989        |     7|
|2008  |      gpc683           |gpc606_5_1990        |     7|
|2009  |      gpc684           |gpc606_5_1991        |     7|
|2010  |      gpc685           |gpc606_5_1992        |     7|
|2011  |      gpc686           |gpc606_5_1993        |     7|
|2012  |      gpc687           |gpc606_5_1994        |     7|
|2013  |      gpc688           |gpc606_5_1995        |     7|
|2014  |      gpc689           |gpc606_5_1996        |     7|
|2015  |      gpc69            |gpc606_5_1997        |     7|
|2016  |      gpc690           |gpc606_5_1998        |     7|
|2017  |      gpc691           |gpc606_5_1999        |     7|
|2018  |      gpc692           |gpc606_5_2000        |     7|
|2019  |      gpc693           |gpc606_5_2001        |     7|
|2020  |      gpc694           |gpc606_5_2002        |     7|
|2021  |      gpc695           |gpc606_5_2003        |     7|
|2022  |      gpc696           |gpc606_5_2004        |     7|
|2023  |      gpc697           |gpc606_5_2005        |     7|
|2024  |      gpc698           |gpc606_5_2006        |     7|
|2025  |      gpc699           |gpc606_5_2007        |     7|
|2026  |      gpc7             |gpc2135_5_2008       |     7|
|2027  |      gpc70            |gpc606_5_2009        |     7|
|2028  |      gpc700           |gpc606_5_2010        |     7|
|2029  |      gpc701           |gpc606_5_2011        |     7|
|2030  |      gpc702           |gpc606_5_2012        |     7|
|2031  |      gpc703           |gpc606_5_2013        |     7|
|2032  |      gpc704           |gpc606_5_2014        |     7|
|2033  |      gpc705           |gpc606_5_2015        |     7|
|2034  |      gpc706           |gpc606_5_2016        |     7|
|2035  |      gpc707           |gpc606_5_2017        |     7|
|2036  |      gpc708           |gpc606_5_2018        |     7|
|2037  |      gpc709           |gpc606_5_2019        |     7|
|2038  |      gpc71            |gpc606_5_2020        |     7|
|2039  |      gpc710           |gpc606_5_2021        |     7|
|2040  |      gpc711           |gpc606_5_2022        |     7|
|2041  |      gpc712           |gpc606_5_2023        |     7|
|2042  |      gpc713           |gpc606_5_2024        |     7|
|2043  |      gpc714           |gpc606_5_2025        |     7|
|2044  |      gpc715           |gpc606_5_2026        |     7|
|2045  |      gpc716           |gpc606_5_2027        |     7|
|2046  |      gpc717           |gpc606_5_2028        |     7|
|2047  |      gpc718           |gpc606_5_2029        |     7|
|2048  |      gpc719           |gpc606_5_2030        |     7|
|2049  |      gpc72            |gpc606_5_2031        |     7|
|2050  |      gpc720           |gpc606_5_2032        |     7|
|2051  |      gpc721           |gpc606_5_2033        |     7|
|2052  |      gpc722           |gpc606_5_2034        |     7|
|2053  |      gpc723           |gpc606_5_2035        |     7|
|2054  |      gpc724           |gpc606_5_2036        |     7|
|2055  |      gpc725           |gpc606_5_2037        |     7|
|2056  |      gpc726           |gpc606_5_2038        |     7|
|2057  |      gpc727           |gpc606_5_2039        |     7|
|2058  |      gpc728           |gpc606_5_2040        |     7|
|2059  |      gpc729           |gpc606_5_2041        |     7|
|2060  |      gpc73            |gpc606_5_2042        |     7|
|2061  |      gpc730           |gpc606_5_2043        |     7|
|2062  |      gpc731           |gpc606_5_2044        |     7|
|2063  |      gpc732           |gpc606_5_2045        |     7|
|2064  |      gpc733           |gpc606_5_2046        |     7|
|2065  |      gpc734           |gpc606_5_2047        |     7|
|2066  |      gpc735           |gpc606_5_2048        |     7|
|2067  |      gpc736           |gpc606_5_2049        |     7|
|2068  |      gpc737           |gpc606_5_2050        |     7|
|2069  |      gpc738           |gpc606_5_2051        |     7|
|2070  |      gpc739           |gpc606_5_2052        |     7|
|2071  |      gpc74            |gpc606_5_2053        |     7|
|2072  |      gpc740           |gpc606_5_2054        |     7|
|2073  |      gpc741           |gpc606_5_2055        |     7|
|2074  |      gpc742           |gpc606_5_2056        |     7|
|2075  |      gpc743           |gpc606_5_2057        |     7|
|2076  |      gpc744           |gpc606_5_2058        |     7|
|2077  |      gpc745           |gpc606_5_2059        |     7|
|2078  |      gpc746           |gpc606_5_2060        |     7|
|2079  |      gpc747           |gpc606_5_2061        |     7|
|2080  |      gpc748           |gpc606_5_2062        |     7|
|2081  |      gpc749           |gpc606_5_2063        |     7|
|2082  |      gpc75            |gpc606_5_2064        |     7|
|2083  |      gpc750           |gpc606_5_2065        |     7|
|2084  |      gpc751           |gpc606_5_2066        |     7|
|2085  |      gpc752           |gpc606_5_2067        |     7|
|2086  |      gpc753           |gpc606_5_2068        |     7|
|2087  |      gpc754           |gpc606_5_2069        |     7|
|2088  |      gpc755           |gpc606_5_2070        |     7|
|2089  |      gpc756           |gpc606_5_2071        |     7|
|2090  |      gpc757           |gpc606_5_2072        |     7|
|2091  |      gpc758           |gpc606_5_2073        |     7|
|2092  |      gpc759           |gpc606_5_2074        |     7|
|2093  |      gpc76            |gpc606_5_2075        |     7|
|2094  |      gpc760           |gpc606_5_2076        |     7|
|2095  |      gpc761           |gpc606_5_2077        |     7|
|2096  |      gpc762           |gpc606_5_2078        |     7|
|2097  |      gpc763           |gpc606_5_2079        |     7|
|2098  |      gpc764           |gpc606_5_2080        |     7|
|2099  |      gpc765           |gpc606_5_2081        |     7|
|2100  |      gpc766           |gpc606_5_2082        |     7|
|2101  |      gpc767           |gpc606_5_2083        |     7|
|2102  |      gpc768           |gpc606_5_2084        |     7|
|2103  |      gpc769           |gpc606_5_2085        |     7|
|2104  |      gpc77            |gpc606_5_2086        |     7|
|2105  |      gpc770           |gpc606_5_2087        |     7|
|2106  |      gpc771           |gpc606_5_2088        |     7|
|2107  |      gpc772           |gpc606_5_2089        |     7|
|2108  |      gpc773           |gpc606_5_2090        |     7|
|2109  |      gpc774           |gpc606_5_2091        |     7|
|2110  |      gpc775           |gpc606_5_2092        |     7|
|2111  |      gpc776           |gpc606_5_2093        |     7|
|2112  |      gpc777           |gpc606_5_2094        |     7|
|2113  |      gpc778           |gpc606_5_2095        |     7|
|2114  |      gpc779           |gpc606_5_2096        |     7|
|2115  |      gpc78            |gpc606_5_2097        |     7|
|2116  |      gpc780           |gpc606_5_2098        |     7|
|2117  |      gpc781           |gpc606_5_2099        |     7|
|2118  |      gpc782           |gpc606_5_2100        |     7|
|2119  |      gpc783           |gpc606_5_2101        |     7|
|2120  |      gpc784           |gpc606_5_2102        |     7|
|2121  |      gpc785           |gpc606_5_2103        |     7|
|2122  |      gpc786           |gpc606_5_2104        |     7|
|2123  |      gpc787           |gpc615_5_2105        |     8|
|2124  |      gpc788           |gpc615_5_2106        |     8|
|2125  |      gpc789           |gpc615_5_2107        |     8|
|2126  |      gpc79            |gpc606_5_2108        |     7|
|2127  |      gpc790           |gpc615_5_2109        |     8|
|2128  |      gpc791           |gpc615_5_2110        |     8|
|2129  |      gpc792           |gpc615_5_2111        |     8|
|2130  |      gpc793           |gpc615_5_2112        |     8|
|2131  |      gpc794           |gpc615_5_2113        |     8|
|2132  |      gpc795           |gpc615_5_2114        |     8|
|2133  |      gpc796           |gpc615_5_2115        |     8|
|2134  |      gpc797           |gpc615_5_2116        |     8|
|2135  |      gpc798           |gpc615_5_2117        |     8|
|2136  |      gpc799           |gpc615_5_2118        |     8|
|2137  |      gpc8             |gpc2135_5_2119       |     7|
|2138  |      gpc80            |gpc606_5_2120        |     7|
|2139  |      gpc800           |gpc615_5_2121        |     8|
|2140  |      gpc801           |gpc615_5_2122        |     8|
|2141  |      gpc802           |gpc615_5_2123        |     8|
|2142  |      gpc803           |gpc615_5_2124        |     8|
|2143  |      gpc804           |gpc615_5_2125        |     8|
|2144  |      gpc805           |gpc615_5_2126        |     8|
|2145  |      gpc806           |gpc615_5_2127        |     8|
|2146  |      gpc807           |gpc615_5_2128        |     8|
|2147  |      gpc808           |gpc615_5_2129        |     8|
|2148  |      gpc809           |gpc615_5_2130        |     8|
|2149  |      gpc81            |gpc606_5_2131        |     7|
|2150  |      gpc810           |gpc615_5_2132        |     8|
|2151  |      gpc811           |gpc615_5_2133        |     8|
|2152  |      gpc812           |gpc615_5_2134        |     8|
|2153  |      gpc813           |gpc615_5_2135        |     8|
|2154  |      gpc814           |gpc615_5_2136        |     8|
|2155  |      gpc815           |gpc615_5_2137        |     8|
|2156  |      gpc816           |gpc615_5_2138        |     8|
|2157  |      gpc817           |gpc615_5_2139        |     8|
|2158  |      gpc818           |gpc615_5_2140        |     8|
|2159  |      gpc819           |gpc615_5_2141        |     8|
|2160  |      gpc82            |gpc606_5_2142        |     7|
|2161  |      gpc820           |gpc615_5_2143        |     8|
|2162  |      gpc821           |gpc615_5_2144        |     8|
|2163  |      gpc822           |gpc615_5_2145        |     8|
|2164  |      gpc823           |gpc615_5_2146        |     8|
|2165  |      gpc824           |gpc615_5_2147        |     8|
|2166  |      gpc825           |gpc615_5_2148        |     8|
|2167  |      gpc826           |gpc615_5_2149        |     8|
|2168  |      gpc827           |gpc615_5_2150        |     8|
|2169  |      gpc828           |gpc606_5_2151        |     7|
|2170  |      gpc829           |gpc606_5_2152        |     7|
|2171  |      gpc83            |gpc606_5_2153        |     7|
|2172  |      gpc830           |gpc606_5_2154        |     7|
|2173  |      gpc831           |gpc606_5_2155        |     7|
|2174  |      gpc832           |gpc606_5_2156        |     7|
|2175  |      gpc833           |gpc606_5_2157        |     7|
|2176  |      gpc834           |gpc606_5_2158        |     7|
|2177  |      gpc835           |gpc606_5_2159        |     7|
|2178  |      gpc836           |gpc606_5_2160        |     7|
|2179  |      gpc837           |gpc606_5_2161        |     7|
|2180  |      gpc838           |gpc606_5_2162        |     7|
|2181  |      gpc839           |gpc606_5_2163        |     7|
|2182  |      gpc84            |gpc606_5_2164        |     7|
|2183  |      gpc840           |gpc606_5_2165        |     7|
|2184  |      gpc841           |gpc606_5_2166        |     7|
|2185  |      gpc842           |gpc606_5_2167        |     7|
|2186  |      gpc843           |gpc606_5_2168        |     7|
|2187  |      gpc844           |gpc606_5_2169        |     7|
|2188  |      gpc845           |gpc606_5_2170        |     7|
|2189  |      gpc846           |gpc606_5_2171        |     7|
|2190  |      gpc847           |gpc606_5_2172        |     7|
|2191  |      gpc848           |gpc606_5_2173        |     7|
|2192  |      gpc849           |gpc606_5_2174        |     7|
|2193  |      gpc85            |gpc606_5_2175        |     7|
|2194  |      gpc850           |gpc606_5_2176        |     7|
|2195  |      gpc851           |gpc606_5_2177        |     7|
|2196  |      gpc852           |gpc606_5_2178        |     7|
|2197  |      gpc853           |gpc606_5_2179        |     7|
|2198  |      gpc854           |gpc606_5_2180        |     7|
|2199  |      gpc855           |gpc606_5_2181        |     7|
|2200  |      gpc856           |gpc606_5_2182        |     7|
|2201  |      gpc857           |gpc606_5_2183        |     7|
|2202  |      gpc858           |gpc606_5_2184        |     7|
|2203  |      gpc859           |gpc606_5_2185        |     7|
|2204  |      gpc86            |gpc606_5_2186        |     7|
|2205  |      gpc860           |gpc606_5_2187        |     7|
|2206  |      gpc861           |gpc606_5_2188        |     7|
|2207  |      gpc862           |gpc606_5_2189        |     7|
|2208  |      gpc863           |gpc606_5_2190        |     7|
|2209  |      gpc864           |gpc606_5_2191        |     7|
|2210  |      gpc865           |gpc606_5_2192        |     7|
|2211  |      gpc866           |gpc606_5_2193        |     7|
|2212  |      gpc867           |gpc606_5_2194        |     7|
|2213  |      gpc868           |gpc606_5_2195        |     7|
|2214  |      gpc869           |gpc606_5_2196        |     7|
|2215  |      gpc87            |gpc606_5_2197        |     7|
|2216  |      gpc870           |gpc606_5_2198        |     7|
|2217  |      gpc871           |gpc606_5_2199        |     7|
|2218  |      gpc872           |gpc606_5_2200        |     7|
|2219  |      gpc873           |gpc606_5_2201        |     7|
|2220  |      gpc874           |gpc606_5_2202        |     7|
|2221  |      gpc875           |gpc606_5_2203        |     7|
|2222  |      gpc876           |gpc606_5_2204        |     7|
|2223  |      gpc877           |gpc606_5_2205        |     7|
|2224  |      gpc878           |gpc606_5_2206        |     7|
|2225  |      gpc879           |gpc606_5_2207        |     7|
|2226  |      gpc88            |gpc606_5_2208        |     7|
|2227  |      gpc880           |gpc606_5_2209        |     7|
|2228  |      gpc881           |gpc606_5_2210        |     7|
|2229  |      gpc882           |gpc606_5_2211        |     7|
|2230  |      gpc883           |gpc606_5_2212        |     7|
|2231  |      gpc884           |gpc606_5_2213        |     7|
|2232  |      gpc885           |gpc606_5_2214        |     7|
|2233  |      gpc886           |gpc606_5_2215        |     7|
|2234  |      gpc887           |gpc606_5_2216        |     7|
|2235  |      gpc888           |gpc606_5_2217        |     7|
|2236  |      gpc889           |gpc606_5_2218        |     7|
|2237  |      gpc89            |gpc606_5_2219        |     7|
|2238  |      gpc890           |gpc606_5_2220        |     7|
|2239  |      gpc891           |gpc606_5_2221        |     7|
|2240  |      gpc892           |gpc606_5_2222        |     7|
|2241  |      gpc893           |gpc606_5_2223        |     7|
|2242  |      gpc894           |gpc606_5_2224        |     7|
|2243  |      gpc895           |gpc606_5_2225        |     7|
|2244  |      gpc896           |gpc606_5_2226        |     7|
|2245  |      gpc897           |gpc606_5_2227        |     7|
|2246  |      gpc898           |gpc606_5_2228        |     7|
|2247  |      gpc899           |gpc606_5_2229        |     7|
|2248  |      gpc9             |gpc2135_5_2230       |     7|
|2249  |      gpc90            |gpc606_5_2231        |     7|
|2250  |      gpc900           |gpc606_5_2232        |     7|
|2251  |      gpc901           |gpc606_5_2233        |     7|
|2252  |      gpc902           |gpc606_5_2234        |     7|
|2253  |      gpc903           |gpc606_5_2235        |     7|
|2254  |      gpc904           |gpc606_5_2236        |     7|
|2255  |      gpc905           |gpc606_5_2237        |     7|
|2256  |      gpc906           |gpc606_5_2238        |     7|
|2257  |      gpc907           |gpc606_5_2239        |     7|
|2258  |      gpc908           |gpc606_5_2240        |     7|
|2259  |      gpc909           |gpc606_5_2241        |     7|
|2260  |      gpc91            |gpc606_5_2242        |     7|
|2261  |      gpc910           |gpc606_5_2243        |     7|
|2262  |      gpc911           |gpc606_5_2244        |     7|
|2263  |      gpc912           |gpc606_5_2245        |     7|
|2264  |      gpc913           |gpc606_5_2246        |     7|
|2265  |      gpc914           |gpc606_5_2247        |     7|
|2266  |      gpc915           |gpc606_5_2248        |     7|
|2267  |      gpc916           |gpc615_5_2249        |     8|
|2268  |      gpc917           |gpc615_5_2250        |     8|
|2269  |      gpc918           |gpc615_5_2251        |     8|
|2270  |      gpc919           |gpc615_5_2252        |     8|
|2271  |      gpc92            |gpc606_5_2253        |     7|
|2272  |      gpc920           |gpc615_5_2254        |     8|
|2273  |      gpc921           |gpc615_5_2255        |     8|
|2274  |      gpc922           |gpc615_5_2256        |     8|
|2275  |      gpc923           |gpc615_5_2257        |     8|
|2276  |      gpc924           |gpc615_5_2258        |     8|
|2277  |      gpc925           |gpc615_5_2259        |     8|
|2278  |      gpc926           |gpc615_5_2260        |     8|
|2279  |      gpc927           |gpc615_5_2261        |     8|
|2280  |      gpc928           |gpc615_5_2262        |     8|
|2281  |      gpc929           |gpc615_5_2263        |     8|
|2282  |      gpc93            |gpc606_5_2264        |     7|
|2283  |      gpc930           |gpc615_5_2265        |     8|
|2284  |      gpc931           |gpc615_5_2266        |     8|
|2285  |      gpc932           |gpc615_5_2267        |     8|
|2286  |      gpc933           |gpc615_5_2268        |     8|
|2287  |      gpc934           |gpc615_5_2269        |     8|
|2288  |      gpc935           |gpc615_5_2270        |     8|
|2289  |      gpc936           |gpc615_5_2271        |     8|
|2290  |      gpc937           |gpc615_5_2272        |     8|
|2291  |      gpc938           |gpc615_5_2273        |     8|
|2292  |      gpc939           |gpc615_5_2274        |     8|
|2293  |      gpc94            |gpc606_5_2275        |     7|
|2294  |      gpc940           |gpc615_5_2276        |     8|
|2295  |      gpc941           |gpc615_5_2277        |     8|
|2296  |      gpc942           |gpc615_5_2278        |     8|
|2297  |      gpc943           |gpc615_5_2279        |     8|
|2298  |      gpc944           |gpc615_5_2280        |     8|
|2299  |      gpc945           |gpc615_5_2281        |     8|
|2300  |      gpc946           |gpc615_5_2282        |     8|
|2301  |      gpc947           |gpc615_5_2283        |     8|
|2302  |      gpc948           |gpc615_5_2284        |     8|
|2303  |      gpc949           |gpc615_5_2285        |     8|
|2304  |      gpc95            |gpc606_5_2286        |     7|
|2305  |      gpc950           |gpc615_5_2287        |     8|
|2306  |      gpc951           |gpc615_5_2288        |     8|
|2307  |      gpc952           |gpc615_5_2289        |     8|
|2308  |      gpc953           |gpc615_5_2290        |     8|
|2309  |      gpc954           |gpc615_5_2291        |     8|
|2310  |      gpc955           |gpc606_5_2292        |     7|
|2311  |      gpc956           |gpc606_5_2293        |     7|
|2312  |      gpc957           |gpc606_5_2294        |     7|
|2313  |      gpc958           |gpc606_5_2295        |     7|
|2314  |      gpc959           |gpc606_5_2296        |     7|
|2315  |      gpc96            |gpc606_5_2297        |     7|
|2316  |      gpc960           |gpc606_5_2298        |     7|
|2317  |      gpc961           |gpc606_5_2299        |     7|
|2318  |      gpc962           |gpc606_5_2300        |     7|
|2319  |      gpc963           |gpc606_5_2301        |     7|
|2320  |      gpc964           |gpc606_5_2302        |     7|
|2321  |      gpc965           |gpc606_5_2303        |     7|
|2322  |      gpc966           |gpc615_5_2304        |     8|
|2323  |      gpc967           |gpc615_5_2305        |     8|
|2324  |      gpc968           |gpc615_5_2306        |     8|
|2325  |      gpc969           |gpc615_5_2307        |     8|
|2326  |      gpc97            |gpc606_5_2308        |     7|
|2327  |      gpc970           |gpc615_5_2309        |     8|
|2328  |      gpc971           |gpc615_5_2310        |     8|
|2329  |      gpc972           |gpc615_5_2311        |     8|
|2330  |      gpc973           |gpc615_5_2312        |     8|
|2331  |      gpc974           |gpc615_5_2313        |     8|
|2332  |      gpc975           |gpc615_5_2314        |     8|
|2333  |      gpc976           |gpc606_5_2315        |     7|
|2334  |      gpc977           |gpc606_5_2316        |     7|
|2335  |      gpc978           |gpc606_5_2317        |     7|
|2336  |      gpc979           |gpc606_5_2318        |     7|
|2337  |      gpc98            |gpc606_5_2319        |     7|
|2338  |      gpc980           |gpc606_5_2320        |     7|
|2339  |      gpc981           |gpc606_5_2321        |     7|
|2340  |      gpc982           |gpc606_5_2322        |     7|
|2341  |      gpc983           |gpc606_5_2323        |     7|
|2342  |      gpc984           |gpc606_5_2324        |     7|
|2343  |      gpc985           |gpc606_5_2325        |     7|
|2344  |      gpc986           |gpc606_5_2326        |     7|
|2345  |      gpc987           |gpc606_5_2327        |     7|
|2346  |      gpc988           |gpc606_5_2328        |     7|
|2347  |      gpc989           |gpc606_5_2329        |     7|
|2348  |      gpc99            |gpc606_5_2330        |     7|
|2349  |      gpc990           |gpc606_5_2331        |     7|
|2350  |      gpc991           |gpc606_5_2332        |     7|
|2351  |      gpc992           |gpc606_5_2333        |     7|
|2352  |      gpc993           |gpc606_5_2334        |     7|
|2353  |      gpc994           |gpc606_5_2335        |     7|
|2354  |      gpc995           |gpc606_5_2336        |     7|
|2355  |      gpc996           |gpc606_5_2337        |     7|
|2356  |      gpc997           |gpc606_5_2338        |     7|
|2357  |      gpc998           |gpc606_5_2339        |     7|
|2358  |      gpc999           |gpc606_5_2340        |     7|
|2359  |    rowadder2_1inst    |rowadder2_1_41       |    93|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1360 ; free virtual = 7607
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.090 ; gain = 715.500 ; free physical = 1360 ; free virtual = 7607
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.098 ; gain = 715.500 ; free physical = 1360 ; free virtual = 7607
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2077.027 ; gain = 0.000 ; free physical = 1633 ; free virtual = 7882
INFO: [Netlist 29-17] Analyzing 6282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2276.617 ; gain = 0.000 ; free physical = 1485 ; free virtual = 7739
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3916 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3916 instances

Synth Design complete | Checksum: 23d198fd
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.652 ; gain = 929.969 ; free physical = 1485 ; free virtual = 7739
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1609.302; main = 1415.021; forked = 338.312
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3066.391; main = 2276.621; forked = 995.297
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2300.629 ; gain = 0.000 ; free physical = 1481 ; free virtual = 7740
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:56:18 2024...
[Sat Aug 10 01:56:21 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9056
[Sat Aug 10 01:56:21 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:56:21 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1728.098 ; gain = 0.000 ; free physical = 1949 ; free virtual = 8190
INFO: [Netlist 29-17] Analyzing 6282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1844.816 ; gain = 7.250 ; free physical = 1831 ; free virtual = 8074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.816 ; gain = 0.000 ; free physical = 1831 ; free virtual = 8074
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3916 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3916 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1969.285 ; gain = 124.434 ; free physical = 1805 ; free virtual = 8048

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a5e48c40

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.137 ; gain = 497.852 ; free physical = 1377 ; free virtual = 7617

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: a5e48c40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.973 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7313

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: a5e48c40

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.973 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7313
Phase 1 Initialization | Checksum: a5e48c40

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.973 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7313

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: a5e48c40

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2771.973 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7313

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: a5e48c40

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2771.973 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7307
Phase 2 Timer Update And Timing Data Collection | Checksum: a5e48c40

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2771.973 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7307

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 99c4c030

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2828.000 ; gain = 56.027 ; free physical = 1064 ; free virtual = 7307
Retarget | Checksum: 99c4c030
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 37 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: d2d3de9e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2828.000 ; gain = 56.027 ; free physical = 1062 ; free virtual = 7305
Constant propagation | Checksum: d2d3de9e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 30 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: b7216210

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2828.000 ; gain = 56.027 ; free physical = 1061 ; free virtual = 7304
Sweep | Checksum: b7216210
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: b7216210

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2860.016 ; gain = 88.043 ; free physical = 1061 ; free virtual = 7303
BUFG optimization | Checksum: b7216210
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b7216210

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2860.016 ; gain = 88.043 ; free physical = 1061 ; free virtual = 7303
Shift Register Optimization | Checksum: b7216210
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: b7216210

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2860.016 ; gain = 88.043 ; free physical = 1061 ; free virtual = 7303
Post Processing Netlist | Checksum: b7216210
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e1c6dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2860.016 ; gain = 88.043 ; free physical = 1060 ; free virtual = 7303

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2860.016 ; gain = 0.000 ; free physical = 1060 ; free virtual = 7303
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e1c6dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2860.016 ; gain = 88.043 ; free physical = 1060 ; free virtual = 7303
Phase 9 Finalization | Checksum: 1e1c6dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2860.016 ; gain = 88.043 ; free physical = 1060 ; free virtual = 7303
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              37  |                                              0  |
|  Constant propagation         |               0  |              30  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e1c6dd97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2860.016 ; gain = 88.043 ; free physical = 1060 ; free virtual = 7303
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.016 ; gain = 0.000 ; free physical = 1060 ; free virtual = 7303

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e1c6dd97

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2860.016 ; gain = 0.000 ; free physical = 1060 ; free virtual = 7303

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e1c6dd97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.016 ; gain = 0.000 ; free physical = 1060 ; free virtual = 7303

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.016 ; gain = 0.000 ; free physical = 1060 ; free virtual = 7303
Ending Netlist Obfuscation Task | Checksum: 1e1c6dd97

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.016 ; gain = 0.000 ; free physical = 1060 ; free virtual = 7303
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.016 ; gain = 1015.164 ; free physical = 1060 ; free virtual = 7303
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1032 ; free virtual = 7280
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7274
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8c879e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7274
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7274

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19f5139b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1007 ; free virtual = 7252

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a29c925f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1002 ; free virtual = 7249

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a29c925f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1002 ; free virtual = 7249
Phase 1 Placer Initialization | Checksum: 1a29c925f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1001 ; free virtual = 7249

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a29c925f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1001 ; free virtual = 7248

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a29c925f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1001 ; free virtual = 7248

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a29c925f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.031 ; gain = 0.000 ; free physical = 1001 ; free virtual = 7248

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 2881d048a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.824 ; gain = 35.793 ; free physical = 935 ; free virtual = 7183
Phase 2 Global Placement | Checksum: 2881d048a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.824 ; gain = 35.793 ; free physical = 935 ; free virtual = 7182

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2881d048a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.824 ; gain = 35.793 ; free physical = 934 ; free virtual = 7182

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bb60a0a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.824 ; gain = 35.793 ; free physical = 933 ; free virtual = 7181

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f2f86504

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.824 ; gain = 35.793 ; free physical = 933 ; free virtual = 7181

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f2f86504

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.824 ; gain = 35.793 ; free physical = 933 ; free virtual = 7181

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 286a75f47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 921 ; free virtual = 7168

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 286a75f47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 921 ; free virtual = 7168

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 286a75f47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 921 ; free virtual = 7168
Phase 3 Detail Placement | Checksum: 286a75f47

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 921 ; free virtual = 7168

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 286a75f47

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 921 ; free virtual = 7167

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 286a75f47

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 920 ; free virtual = 7166

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 286a75f47

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 920 ; free virtual = 7166
Phase 4.3 Placer Reporting | Checksum: 286a75f47

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 920 ; free virtual = 7166

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.852 ; gain = 0.000 ; free physical = 920 ; free virtual = 7166

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 920 ; free virtual = 7166
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 286a75f47

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 920 ; free virtual = 7166
Ending Placer Task | Checksum: 1d567c710

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 920 ; free virtual = 7166
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2934.852 ; gain = 42.820 ; free physical = 920 ; free virtual = 7166
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2934.852 ; gain = 0.000 ; free physical = 924 ; free virtual = 7168
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2934.852 ; gain = 0.000 ; free physical = 924 ; free virtual = 7168
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2934.852 ; gain = 0.000 ; free physical = 920 ; free virtual = 7168
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2934.852 ; gain = 0.000 ; free physical = 891 ; free virtual = 7164
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.852 ; gain = 0.000 ; free physical = 891 ; free virtual = 7164
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2941.020 ; gain = 6.168 ; free physical = 888 ; free virtual = 7161
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2941.020 ; gain = 0.000 ; free physical = 886 ; free virtual = 7161
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.020 ; gain = 0.000 ; free physical = 886 ; free virtual = 7161
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2941.020 ; gain = 6.168 ; free physical = 886 ; free virtual = 7161
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2973.035 ; gain = 0.000 ; free physical = 905 ; free virtual = 7158
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3014.957 ; gain = 9.906 ; free physical = 897 ; free virtual = 7154
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3014.957 ; gain = 9.906 ; free physical = 869 ; free virtual = 7148
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.957 ; gain = 0.000 ; free physical = 869 ; free virtual = 7148
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.957 ; gain = 0.000 ; free physical = 869 ; free virtual = 7149
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.957 ; gain = 0.000 ; free physical = 867 ; free virtual = 7149
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.957 ; gain = 0.000 ; free physical = 866 ; free virtual = 7149
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3014.957 ; gain = 9.906 ; free physical = 866 ; free virtual = 7149
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dc9f4d2d ConstDB: 0 ShapeSum: f8c879e3 RouteDB: 0
Post Restoration Checksum: NetGraph: 2fb27e4d | NumContArr: c42b34f6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2792fa87d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3139.191 ; gain = 46.656 ; free physical = 760 ; free virtual = 7020

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2792fa87d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3171.191 ; gain = 78.656 ; free physical = 728 ; free virtual = 6988

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2792fa87d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3171.191 ; gain = 78.656 ; free physical = 728 ; free virtual = 6988
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28203
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28203
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 310724f41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6939

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 310724f41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6939

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2ccc05f3e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6939
Phase 3 Initial Routing | Checksum: 2ccc05f3e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6939

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1fa4caad3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6937
Phase 4 Rip-up And Reroute | Checksum: 1fa4caad3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6937

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1fa4caad3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6937

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1fa4caad3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6937
Phase 6 Post Hold Fix | Checksum: 1fa4caad3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6937

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.48766 %
  Global Horizontal Routing Utilization  = 5.39201 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1fa4caad3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6937

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fa4caad3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 679 ; free virtual = 6937

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 207878746

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 676 ; free virtual = 6937
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 2386dd0c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 676 ; free virtual = 6937
Ending Routing Task | Checksum: 2386dd0c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3217.363 ; gain = 124.828 ; free physical = 676 ; free virtual = 6937

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3217.363 ; gain = 202.406 ; free physical = 676 ; free virtual = 6937
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3362.336 ; gain = 0.000 ; free physical = 594 ; free virtual = 6864
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3362.336 ; gain = 0.000 ; free physical = 577 ; free virtual = 6872
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3362.336 ; gain = 0.000 ; free physical = 577 ; free virtual = 6872
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3362.336 ; gain = 0.000 ; free physical = 573 ; free virtual = 6872
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3362.336 ; gain = 0.000 ; free physical = 571 ; free virtual = 6872
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3362.336 ; gain = 0.000 ; free physical = 571 ; free virtual = 6872
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3362.336 ; gain = 0.000 ; free physical = 571 ; free virtual = 6872
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:57:17 2024...
[Sat Aug 10 01:57:23 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:01:02 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2796 ; free virtual = 9072
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2796 ; free virtual = 9072
INFO: [Netlist 29-17] Analyzing 6281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
Read PlaceDB: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
Read Physdb Files: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
Restored from archive | CPU: 0.760000 secs | Memory: 35.608734 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2793 ; free virtual = 9070
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3915 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3915 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_64_64.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:57:30 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:57:30 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3179600
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.246 ; gain = 407.629 ; free physical = 1670 ; free virtual = 7908
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_64_64' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:469]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:817]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1325_5' [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00000000111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b10000000000010000000100010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b01111000100001111000011101111000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc1325_5' (0#1) [/home/kanai/reserch/gpccode/gpc1325_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc215_4' [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc215_4' (0#1) [/home/kanai/reserch/gpccode/gpc215_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc3_2' [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc3_2' (0#1) [/home/kanai/reserch/gpccode/gpc3_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1423_5' [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1423_5' (0#1) [/home/kanai/reserch/gpccode/gpc1423_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:817]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_70' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:9199]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_70' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:9199]
WARNING: [Synth 8-689] width (70) of port connection 'dst0' does not match port width (71) of module 'rowadder2_1_70' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:814]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_64_64' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:469]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1870.184 ; gain = 514.566 ; free physical = 1536 ; free virtual = 7775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.996 ; gain = 532.379 ; free physical = 1548 ; free virtual = 7783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.000 ; gain = 540.383 ; free physical = 1548 ; free virtual = 7783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.969 ; gain = 543.352 ; free physical = 1538 ; free virtual = 7775
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1998.500 ; gain = 642.883 ; free physical = 1443 ; free virtual = 7685
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1439 ; free virtual = 7681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   615|
|3     |LUT1   |    38|
|4     |LUT2   |   268|
|5     |LUT4   |  1012|
|6     |LUT5   |  1654|
|7     |LUT6   |   947|
|8     |FDRE   |  4096|
|9     |IBUF   |    65|
|10    |OBUF   |    70|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  8766|
|2     |  compressor2_1_64_64 |compressor2_1_64_64 |  4534|
|3     |    compressor_inst   |compressor          |  4376|
|4     |      gpc0            |gpc606_5            |     7|
|5     |      gpc1            |gpc606_5_0          |     7|
|6     |      gpc10           |gpc606_5_1          |     7|
|7     |      gpc100          |gpc606_5_2          |     7|
|8     |      gpc1000         |gpc117_4            |     6|
|9     |      gpc1001         |gpc207_4            |     8|
|10    |      gpc1002         |gpc606_5_3          |     7|
|11    |      gpc1003         |gpc615_5            |     8|
|12    |      gpc1004         |gpc615_5_4          |     8|
|13    |      gpc1005         |gpc615_5_5          |     8|
|14    |      gpc1006         |gpc615_5_6          |     8|
|15    |      gpc1007         |gpc2116_5           |     6|
|16    |      gpc1008         |gpc2116_5_7         |     6|
|17    |      gpc1009         |gpc615_5_8          |     8|
|18    |      gpc101          |gpc606_5_9          |     7|
|19    |      gpc1010         |gpc615_5_10         |     8|
|20    |      gpc1011         |gpc615_5_11         |     8|
|21    |      gpc1012         |gpc615_5_12         |     8|
|22    |      gpc1013         |gpc615_5_13         |     8|
|23    |      gpc1014         |gpc615_5_14         |     8|
|24    |      gpc1015         |gpc1163_5           |     6|
|25    |      gpc1016         |gpc1163_5_15        |     6|
|26    |      gpc1017         |gpc615_5_16         |     8|
|27    |      gpc1018         |gpc606_5_17         |     7|
|28    |      gpc1019         |gpc606_5_18         |     7|
|29    |      gpc102          |gpc606_5_19         |     7|
|30    |      gpc1020         |gpc606_5_20         |     7|
|31    |      gpc1021         |gpc606_5_21         |     7|
|32    |      gpc1022         |gpc615_5_22         |     8|
|33    |      gpc1023         |gpc615_5_23         |     8|
|34    |      gpc1024         |gpc615_5_24         |     8|
|35    |      gpc1025         |gpc615_5_25         |     8|
|36    |      gpc1026         |gpc615_5_26         |     8|
|37    |      gpc1027         |gpc615_5_27         |     8|
|38    |      gpc1028         |gpc606_5_28         |     7|
|39    |      gpc1029         |gpc615_5_29         |     8|
|40    |      gpc103          |gpc606_5_30         |     7|
|41    |      gpc1030         |gpc615_5_31         |     8|
|42    |      gpc1031         |gpc615_5_32         |     8|
|43    |      gpc1032         |gpc2135_5           |     7|
|44    |      gpc1033         |gpc2135_5_33        |     7|
|45    |      gpc1034         |gpc606_5_34         |     7|
|46    |      gpc1035         |gpc606_5_35         |     7|
|47    |      gpc1036         |gpc606_5_36         |     7|
|48    |      gpc1037         |gpc615_5_37         |     8|
|49    |      gpc1038         |gpc606_5_38         |     7|
|50    |      gpc1039         |gpc606_5_39         |     7|
|51    |      gpc104          |gpc606_5_40         |     7|
|52    |      gpc105          |gpc606_5_41         |     7|
|53    |      gpc106          |gpc615_5_42         |     8|
|54    |      gpc107          |gpc615_5_43         |     8|
|55    |      gpc108          |gpc615_5_44         |     8|
|56    |      gpc109          |gpc615_5_45         |     8|
|57    |      gpc11           |gpc606_5_46         |     7|
|58    |      gpc110          |gpc606_5_47         |     7|
|59    |      gpc111          |gpc606_5_48         |     7|
|60    |      gpc112          |gpc606_5_49         |     7|
|61    |      gpc113          |gpc606_5_50         |     7|
|62    |      gpc114          |gpc606_5_51         |     7|
|63    |      gpc115          |gpc606_5_52         |     7|
|64    |      gpc116          |gpc606_5_53         |     7|
|65    |      gpc117          |gpc606_5_54         |     7|
|66    |      gpc118          |gpc606_5_55         |     7|
|67    |      gpc119          |gpc606_5_56         |     7|
|68    |      gpc12           |gpc606_5_57         |     7|
|69    |      gpc120          |gpc606_5_58         |     7|
|70    |      gpc121          |gpc606_5_59         |     7|
|71    |      gpc122          |gpc606_5_60         |     7|
|72    |      gpc123          |gpc615_5_61         |     8|
|73    |      gpc124          |gpc615_5_62         |     8|
|74    |      gpc125          |gpc615_5_63         |     8|
|75    |      gpc126          |gpc606_5_64         |     7|
|76    |      gpc127          |gpc606_5_65         |     7|
|77    |      gpc128          |gpc606_5_66         |     7|
|78    |      gpc129          |gpc606_5_67         |     7|
|79    |      gpc13           |gpc606_5_68         |     7|
|80    |      gpc130          |gpc606_5_69         |     7|
|81    |      gpc131          |gpc606_5_70         |     7|
|82    |      gpc132          |gpc606_5_71         |     7|
|83    |      gpc133          |gpc606_5_72         |     7|
|84    |      gpc134          |gpc606_5_73         |     7|
|85    |      gpc135          |gpc606_5_74         |     7|
|86    |      gpc1355         |gpc606_5_75         |     7|
|87    |      gpc1356         |gpc606_5_76         |     7|
|88    |      gpc1357         |gpc606_5_77         |     7|
|89    |      gpc1358         |gpc615_5_78         |     8|
|90    |      gpc1359         |gpc606_5_79         |     7|
|91    |      gpc136          |gpc606_5_80         |     7|
|92    |      gpc1360         |gpc606_5_81         |     7|
|93    |      gpc1361         |gpc606_5_82         |     7|
|94    |      gpc1362         |gpc606_5_83         |     7|
|95    |      gpc1363         |gpc1325_5           |     9|
|96    |      gpc1364         |gpc606_5_84         |     7|
|97    |      gpc1365         |gpc606_5_85         |     7|
|98    |      gpc1366         |gpc606_5_86         |     7|
|99    |      gpc1367         |gpc606_5_87         |     7|
|100   |      gpc1368         |gpc1163_5_88        |     6|
|101   |      gpc1369         |gpc615_5_89         |     8|
|102   |      gpc137          |gpc606_5_90         |     7|
|103   |      gpc1370         |gpc615_5_91         |     8|
|104   |      gpc1371         |gpc606_5_92         |     7|
|105   |      gpc1372         |gpc615_5_93         |     8|
|106   |      gpc1373         |gpc615_5_94         |     8|
|107   |      gpc1374         |gpc615_5_95         |     8|
|108   |      gpc1375         |gpc615_5_96         |     8|
|109   |      gpc1376         |gpc615_5_97         |     8|
|110   |      gpc1377         |gpc606_5_98         |     7|
|111   |      gpc1378         |gpc606_5_99         |     7|
|112   |      gpc1379         |gpc615_5_100        |     8|
|113   |      gpc138          |gpc606_5_101        |     7|
|114   |      gpc1380         |gpc615_5_102        |     8|
|115   |      gpc1381         |gpc615_5_103        |     8|
|116   |      gpc1382         |gpc606_5_104        |     7|
|117   |      gpc1383         |gpc606_5_105        |     7|
|118   |      gpc1384         |gpc606_5_106        |     7|
|119   |      gpc1385         |gpc615_5_107        |     8|
|120   |      gpc1386         |gpc606_5_108        |     7|
|121   |      gpc1387         |gpc606_5_109        |     7|
|122   |      gpc1388         |gpc606_5_110        |     7|
|123   |      gpc1389         |gpc135_4            |     5|
|124   |      gpc139          |gpc606_5_111        |     7|
|125   |      gpc1390         |gpc135_4_112        |     5|
|126   |      gpc1391         |gpc135_4_113        |     5|
|127   |      gpc1392         |gpc615_5_114        |     8|
|128   |      gpc1393         |gpc606_5_115        |     7|
|129   |      gpc1394         |gpc606_5_116        |     7|
|130   |      gpc1395         |gpc606_5_117        |     7|
|131   |      gpc1396         |gpc615_5_118        |     8|
|132   |      gpc1397         |gpc615_5_119        |     8|
|133   |      gpc1398         |gpc615_5_120        |     8|
|134   |      gpc1399         |gpc606_5_121        |     7|
|135   |      gpc14           |gpc615_5_122        |     8|
|136   |      gpc140          |gpc606_5_123        |     7|
|137   |      gpc1400         |gpc606_5_124        |     7|
|138   |      gpc1401         |gpc615_5_125        |     8|
|139   |      gpc1402         |gpc615_5_126        |     8|
|140   |      gpc1403         |gpc615_5_127        |     8|
|141   |      gpc1404         |gpc606_5_128        |     7|
|142   |      gpc1405         |gpc606_5_129        |     7|
|143   |      gpc1406         |gpc207_4_130        |     8|
|144   |      gpc1407         |gpc207_4_131        |     8|
|145   |      gpc1408         |gpc207_4_132        |     8|
|146   |      gpc1409         |gpc606_5_133        |     7|
|147   |      gpc141          |gpc606_5_134        |     7|
|148   |      gpc1410         |gpc135_4_135        |     5|
|149   |      gpc1411         |gpc135_4_136        |     5|
|150   |      gpc1412         |gpc135_4_137        |     5|
|151   |      gpc1413         |gpc615_5_138        |     8|
|152   |      gpc1414         |gpc615_5_139        |     8|
|153   |      gpc1415         |gpc606_5_140        |     7|
|154   |      gpc1416         |gpc1163_5_141       |     6|
|155   |      gpc1417         |gpc1325_5_142       |     9|
|156   |      gpc1418         |gpc1325_5_143       |     9|
|157   |      gpc1419         |gpc1406_5           |     8|
|158   |      gpc142          |gpc606_5_144        |     7|
|159   |      gpc1420         |gpc1406_5_145       |     8|
|160   |      gpc1421         |gpc615_5_146        |     8|
|161   |      gpc1422         |gpc615_5_147        |     8|
|162   |      gpc1423         |gpc615_5_148        |     8|
|163   |      gpc1424         |gpc615_5_149        |     8|
|164   |      gpc1425         |gpc615_5_150        |     8|
|165   |      gpc1426         |gpc615_5_151        |     8|
|166   |      gpc1427         |gpc615_5_152        |     8|
|167   |      gpc1428         |gpc615_5_153        |     8|
|168   |      gpc1429         |gpc615_5_154        |     8|
|169   |      gpc143          |gpc615_5_155        |     8|
|170   |      gpc1430         |gpc615_5_156        |     8|
|171   |      gpc1431         |gpc615_5_157        |     8|
|172   |      gpc1432         |gpc615_5_158        |     8|
|173   |      gpc1433         |gpc606_5_159        |     7|
|174   |      gpc1434         |gpc606_5_160        |     7|
|175   |      gpc1435         |gpc606_5_161        |     7|
|176   |      gpc1436         |gpc1406_5_162       |     8|
|177   |      gpc144          |gpc615_5_163        |     8|
|178   |      gpc145          |gpc615_5_164        |     8|
|179   |      gpc146          |gpc615_5_165        |     8|
|180   |      gpc147          |gpc606_5_166        |     7|
|181   |      gpc148          |gpc606_5_167        |     7|
|182   |      gpc149          |gpc606_5_168        |     7|
|183   |      gpc15           |gpc615_5_169        |     8|
|184   |      gpc150          |gpc606_5_170        |     7|
|185   |      gpc151          |gpc606_5_171        |     7|
|186   |      gpc152          |gpc606_5_172        |     7|
|187   |      gpc153          |gpc606_5_173        |     7|
|188   |      gpc154          |gpc606_5_174        |     7|
|189   |      gpc155          |gpc606_5_175        |     7|
|190   |      gpc156          |gpc606_5_176        |     7|
|191   |      gpc1560         |gpc135_4_177        |     5|
|192   |      gpc1561         |gpc1325_5_178       |     9|
|193   |      gpc1562         |gpc1163_5_179       |     6|
|194   |      gpc1563         |gpc606_5_180        |     7|
|195   |      gpc1564         |gpc615_5_181        |     8|
|196   |      gpc1565         |gpc615_5_182        |     8|
|197   |      gpc1566         |gpc207_4_183        |     8|
|198   |      gpc1567         |gpc135_4_184        |     5|
|199   |      gpc1568         |gpc135_4_185        |     5|
|200   |      gpc1569         |gpc117_4_186        |     6|
|201   |      gpc157          |gpc606_5_187        |     7|
|202   |      gpc1570         |gpc7_3              |     6|
|203   |      gpc1571         |gpc117_4_188        |     6|
|204   |      gpc1572         |gpc606_5_189        |     7|
|205   |      gpc1573         |gpc606_5_190        |     7|
|206   |      gpc1574         |gpc117_4_191        |     6|
|207   |      gpc1575         |gpc606_5_192        |     7|
|208   |      gpc1576         |gpc215_4            |     7|
|209   |      gpc1577         |gpc615_5_193        |     8|
|210   |      gpc1578         |gpc606_5_194        |     7|
|211   |      gpc1579         |gpc606_5_195        |     7|
|212   |      gpc158          |gpc606_5_196        |     7|
|213   |      gpc1580         |gpc2135_5_197       |     7|
|214   |      gpc1581         |gpc2135_5_198       |     7|
|215   |      gpc1582         |gpc1343_5           |     7|
|216   |      gpc1583         |gpc7_3_199          |     6|
|217   |      gpc1584         |gpc2135_5_200       |     7|
|218   |      gpc1585         |gpc2135_5_201       |     7|
|219   |      gpc1586         |gpc606_5_202        |     7|
|220   |      gpc1587         |gpc606_5_203        |     7|
|221   |      gpc1588         |gpc606_5_204        |     7|
|222   |      gpc1589         |gpc615_5_205        |     8|
|223   |      gpc159          |gpc606_5_206        |     7|
|224   |      gpc1590         |gpc207_4_207        |     8|
|225   |      gpc1591         |gpc207_4_208        |     8|
|226   |      gpc1592         |gpc615_5_209        |     8|
|227   |      gpc1593         |gpc2135_5_210       |     7|
|228   |      gpc1594         |gpc2135_5_211       |     7|
|229   |      gpc1595         |gpc615_5_212        |     8|
|230   |      gpc1596         |gpc1406_5_213       |     8|
|231   |      gpc1597         |gpc615_5_214        |     8|
|232   |      gpc1598         |gpc615_5_215        |     8|
|233   |      gpc1599         |gpc606_5_216        |     7|
|234   |      gpc16           |gpc615_5_217        |     8|
|235   |      gpc160          |gpc606_5_218        |     7|
|236   |      gpc1600         |gpc606_5_219        |     7|
|237   |      gpc1601         |gpc615_5_220        |     8|
|238   |      gpc1602         |gpc7_3_221          |     6|
|239   |      gpc1603         |gpc615_5_222        |     8|
|240   |      gpc1604         |gpc615_5_223        |     8|
|241   |      gpc1605         |gpc1325_5_224       |     9|
|242   |      gpc161          |gpc615_5_225        |     8|
|243   |      gpc162          |gpc615_5_226        |     8|
|244   |      gpc163          |gpc615_5_227        |     8|
|245   |      gpc164          |gpc615_5_228        |     8|
|246   |      gpc165          |gpc615_5_229        |     8|
|247   |      gpc1652         |gpc1343_5_230       |     7|
|248   |      gpc1653         |gpc623_5            |     8|
|249   |      gpc1654         |gpc3_2              |     3|
|250   |      gpc1655         |gpc1343_5_231       |     7|
|251   |      gpc1656         |gpc1423_5           |     9|
|252   |      gpc1657         |gpc1343_5_232       |     7|
|253   |      gpc1658         |gpc1423_5_233       |     9|
|254   |      gpc1659         |gpc1343_5_234       |     7|
|255   |      gpc166          |gpc615_5_235        |     8|
|256   |      gpc1660         |gpc615_5_236        |     8|
|257   |      gpc1661         |gpc135_4_237        |     5|
|258   |      gpc1662         |gpc1343_5_238       |     7|
|259   |      gpc1663         |gpc135_4_239        |     5|
|260   |      gpc1664         |gpc1343_5_240       |     7|
|261   |      gpc1665         |gpc1343_5_241       |     7|
|262   |      gpc1666         |gpc1163_5_242       |     6|
|263   |      gpc1667         |gpc1423_5_243       |     9|
|264   |      gpc1668         |gpc1343_5_244       |     7|
|265   |      gpc1669         |gpc135_4_245        |     5|
|266   |      gpc167          |gpc606_5_246        |     7|
|267   |      gpc1670         |gpc1343_5_247       |     7|
|268   |      gpc1671         |gpc1163_5_248       |     6|
|269   |      gpc1672         |gpc215_4_249        |     7|
|270   |      gpc1673         |gpc3_2_250          |     3|
|271   |      gpc1674         |gpc7_3_251          |     6|
|272   |      gpc1675         |gpc1343_5_252       |     7|
|273   |      gpc1676         |gpc623_5_253        |     8|
|274   |      gpc1677         |gpc2135_5_254       |     7|
|275   |      gpc1678         |gpc2135_5_255       |     7|
|276   |      gpc168          |gpc606_5_256        |     7|
|277   |      gpc169          |gpc606_5_257        |     7|
|278   |      gpc17           |gpc615_5_258        |     8|
|279   |      gpc170          |gpc606_5_259        |     7|
|280   |      gpc171          |gpc606_5_260        |     7|
|281   |      gpc172          |gpc606_5_261        |     7|
|282   |      gpc173          |gpc606_5_262        |     7|
|283   |      gpc174          |gpc606_5_263        |     7|
|284   |      gpc175          |gpc606_5_264        |     7|
|285   |      gpc176          |gpc606_5_265        |     7|
|286   |      gpc177          |gpc606_5_266        |     7|
|287   |      gpc178          |gpc606_5_267        |     7|
|288   |      gpc179          |gpc606_5_268        |     7|
|289   |      gpc18           |gpc615_5_269        |     8|
|290   |      gpc180          |gpc615_5_270        |     8|
|291   |      gpc181          |gpc615_5_271        |     8|
|292   |      gpc182          |gpc615_5_272        |     8|
|293   |      gpc183          |gpc615_5_273        |     8|
|294   |      gpc184          |gpc615_5_274        |     8|
|295   |      gpc185          |gpc606_5_275        |     7|
|296   |      gpc186          |gpc606_5_276        |     7|
|297   |      gpc187          |gpc606_5_277        |     7|
|298   |      gpc188          |gpc606_5_278        |     7|
|299   |      gpc189          |gpc606_5_279        |     7|
|300   |      gpc19           |gpc606_5_280        |     7|
|301   |      gpc190          |gpc606_5_281        |     7|
|302   |      gpc191          |gpc606_5_282        |     7|
|303   |      gpc192          |gpc606_5_283        |     7|
|304   |      gpc193          |gpc606_5_284        |     7|
|305   |      gpc194          |gpc606_5_285        |     7|
|306   |      gpc195          |gpc606_5_286        |     7|
|307   |      gpc196          |gpc606_5_287        |     7|
|308   |      gpc197          |gpc606_5_288        |     7|
|309   |      gpc198          |gpc606_5_289        |     7|
|310   |      gpc199          |gpc615_5_290        |     8|
|311   |      gpc2            |gpc606_5_291        |     7|
|312   |      gpc20           |gpc606_5_292        |     7|
|313   |      gpc200          |gpc615_5_293        |     8|
|314   |      gpc201          |gpc615_5_294        |     8|
|315   |      gpc202          |gpc615_5_295        |     8|
|316   |      gpc203          |gpc606_5_296        |     7|
|317   |      gpc204          |gpc606_5_297        |     7|
|318   |      gpc205          |gpc606_5_298        |     7|
|319   |      gpc206          |gpc606_5_299        |     7|
|320   |      gpc207          |gpc606_5_300        |     7|
|321   |      gpc208          |gpc606_5_301        |     7|
|322   |      gpc209          |gpc606_5_302        |     7|
|323   |      gpc21           |gpc606_5_303        |     7|
|324   |      gpc210          |gpc606_5_304        |     7|
|325   |      gpc211          |gpc606_5_305        |     7|
|326   |      gpc212          |gpc606_5_306        |     7|
|327   |      gpc213          |gpc606_5_307        |     7|
|328   |      gpc214          |gpc615_5_308        |     8|
|329   |      gpc215          |gpc615_5_309        |     8|
|330   |      gpc216          |gpc606_5_310        |     7|
|331   |      gpc217          |gpc606_5_311        |     7|
|332   |      gpc218          |gpc615_5_312        |     8|
|333   |      gpc219          |gpc615_5_313        |     8|
|334   |      gpc22           |gpc606_5_314        |     7|
|335   |      gpc220          |gpc615_5_315        |     8|
|336   |      gpc221          |gpc615_5_316        |     8|
|337   |      gpc222          |gpc606_5_317        |     7|
|338   |      gpc223          |gpc606_5_318        |     7|
|339   |      gpc224          |gpc606_5_319        |     7|
|340   |      gpc225          |gpc606_5_320        |     7|
|341   |      gpc226          |gpc606_5_321        |     7|
|342   |      gpc227          |gpc606_5_322        |     7|
|343   |      gpc228          |gpc606_5_323        |     7|
|344   |      gpc229          |gpc606_5_324        |     7|
|345   |      gpc23           |gpc606_5_325        |     7|
|346   |      gpc230          |gpc606_5_326        |     7|
|347   |      gpc231          |gpc606_5_327        |     7|
|348   |      gpc232          |gpc606_5_328        |     7|
|349   |      gpc233          |gpc615_5_329        |     8|
|350   |      gpc234          |gpc615_5_330        |     8|
|351   |      gpc235          |gpc615_5_331        |     8|
|352   |      gpc236          |gpc615_5_332        |     8|
|353   |      gpc237          |gpc606_5_333        |     7|
|354   |      gpc238          |gpc615_5_334        |     8|
|355   |      gpc239          |gpc615_5_335        |     8|
|356   |      gpc24           |gpc606_5_336        |     7|
|357   |      gpc240          |gpc615_5_337        |     8|
|358   |      gpc241          |gpc615_5_338        |     8|
|359   |      gpc242          |gpc615_5_339        |     8|
|360   |      gpc243          |gpc606_5_340        |     7|
|361   |      gpc244          |gpc615_5_341        |     8|
|362   |      gpc245          |gpc615_5_342        |     8|
|363   |      gpc246          |gpc615_5_343        |     8|
|364   |      gpc247          |gpc615_5_344        |     8|
|365   |      gpc248          |gpc615_5_345        |     8|
|366   |      gpc249          |gpc615_5_346        |     8|
|367   |      gpc25           |gpc606_5_347        |     7|
|368   |      gpc250          |gpc606_5_348        |     7|
|369   |      gpc251          |gpc606_5_349        |     7|
|370   |      gpc252          |gpc615_5_350        |     8|
|371   |      gpc253          |gpc615_5_351        |     8|
|372   |      gpc254          |gpc615_5_352        |     8|
|373   |      gpc255          |gpc615_5_353        |     8|
|374   |      gpc256          |gpc606_5_354        |     7|
|375   |      gpc257          |gpc606_5_355        |     7|
|376   |      gpc258          |gpc606_5_356        |     7|
|377   |      gpc259          |gpc606_5_357        |     7|
|378   |      gpc26           |gpc606_5_358        |     7|
|379   |      gpc260          |gpc606_5_359        |     7|
|380   |      gpc261          |gpc606_5_360        |     7|
|381   |      gpc262          |gpc606_5_361        |     7|
|382   |      gpc263          |gpc615_5_362        |     8|
|383   |      gpc264          |gpc615_5_363        |     8|
|384   |      gpc265          |gpc615_5_364        |     8|
|385   |      gpc266          |gpc615_5_365        |     8|
|386   |      gpc267          |gpc615_5_366        |     8|
|387   |      gpc268          |gpc615_5_367        |     8|
|388   |      gpc269          |gpc615_5_368        |     8|
|389   |      gpc27           |gpc606_5_369        |     7|
|390   |      gpc270          |gpc615_5_370        |     8|
|391   |      gpc271          |gpc615_5_371        |     8|
|392   |      gpc272          |gpc1406_5_372       |     8|
|393   |      gpc273          |gpc606_5_373        |     7|
|394   |      gpc274          |gpc606_5_374        |     7|
|395   |      gpc275          |gpc606_5_375        |     7|
|396   |      gpc276          |gpc606_5_376        |     7|
|397   |      gpc277          |gpc606_5_377        |     7|
|398   |      gpc278          |gpc606_5_378        |     7|
|399   |      gpc279          |gpc606_5_379        |     7|
|400   |      gpc28           |gpc606_5_380        |     7|
|401   |      gpc280          |gpc606_5_381        |     7|
|402   |      gpc281          |gpc606_5_382        |     7|
|403   |      gpc282          |gpc606_5_383        |     7|
|404   |      gpc283          |gpc615_5_384        |     8|
|405   |      gpc284          |gpc615_5_385        |     8|
|406   |      gpc285          |gpc615_5_386        |     8|
|407   |      gpc286          |gpc615_5_387        |     8|
|408   |      gpc287          |gpc615_5_388        |     8|
|409   |      gpc288          |gpc615_5_389        |     8|
|410   |      gpc289          |gpc615_5_390        |     8|
|411   |      gpc29           |gpc606_5_391        |     7|
|412   |      gpc290          |gpc615_5_392        |     8|
|413   |      gpc291          |gpc615_5_393        |     8|
|414   |      gpc3            |gpc606_5_394        |     7|
|415   |      gpc30           |gpc606_5_395        |     7|
|416   |      gpc31           |gpc606_5_396        |     7|
|417   |      gpc32           |gpc615_5_397        |     8|
|418   |      gpc33           |gpc615_5_398        |     8|
|419   |      gpc34           |gpc615_5_399        |     8|
|420   |      gpc35           |gpc615_5_400        |     8|
|421   |      gpc36           |gpc615_5_401        |     8|
|422   |      gpc37           |gpc615_5_402        |     8|
|423   |      gpc38           |gpc615_5_403        |     8|
|424   |      gpc39           |gpc606_5_404        |     7|
|425   |      gpc4            |gpc606_5_405        |     7|
|426   |      gpc40           |gpc606_5_406        |     7|
|427   |      gpc41           |gpc606_5_407        |     7|
|428   |      gpc42           |gpc606_5_408        |     7|
|429   |      gpc43           |gpc606_5_409        |     7|
|430   |      gpc44           |gpc606_5_410        |     7|
|431   |      gpc45           |gpc606_5_411        |     7|
|432   |      gpc46           |gpc606_5_412        |     7|
|433   |      gpc47           |gpc606_5_413        |     7|
|434   |      gpc48           |gpc606_5_414        |     7|
|435   |      gpc49           |gpc606_5_415        |     7|
|436   |      gpc5            |gpc606_5_416        |     7|
|437   |      gpc50           |gpc606_5_417        |     7|
|438   |      gpc51           |gpc606_5_418        |     7|
|439   |      gpc52           |gpc615_5_419        |     8|
|440   |      gpc53           |gpc615_5_420        |     8|
|441   |      gpc54           |gpc615_5_421        |     8|
|442   |      gpc55           |gpc615_5_422        |     8|
|443   |      gpc56           |gpc615_5_423        |     8|
|444   |      gpc57           |gpc606_5_424        |     7|
|445   |      gpc58           |gpc606_5_425        |     7|
|446   |      gpc59           |gpc606_5_426        |     7|
|447   |      gpc6            |gpc606_5_427        |     7|
|448   |      gpc60           |gpc606_5_428        |     7|
|449   |      gpc61           |gpc606_5_429        |     7|
|450   |      gpc62           |gpc606_5_430        |     7|
|451   |      gpc63           |gpc606_5_431        |     7|
|452   |      gpc64           |gpc606_5_432        |     7|
|453   |      gpc65           |gpc2135_5_433       |     7|
|454   |      gpc66           |gpc606_5_434        |     7|
|455   |      gpc67           |gpc606_5_435        |     7|
|456   |      gpc68           |gpc606_5_436        |     7|
|457   |      gpc69           |gpc606_5_437        |     7|
|458   |      gpc7            |gpc606_5_438        |     7|
|459   |      gpc70           |gpc606_5_439        |     7|
|460   |      gpc71           |gpc606_5_440        |     7|
|461   |      gpc72           |gpc615_5_441        |     8|
|462   |      gpc73           |gpc615_5_442        |     8|
|463   |      gpc74           |gpc606_5_443        |     7|
|464   |      gpc75           |gpc606_5_444        |     7|
|465   |      gpc76           |gpc606_5_445        |     7|
|466   |      gpc77           |gpc606_5_446        |     7|
|467   |      gpc78           |gpc615_5_447        |     8|
|468   |      gpc79           |gpc615_5_448        |     8|
|469   |      gpc8            |gpc606_5_449        |     7|
|470   |      gpc80           |gpc615_5_450        |     8|
|471   |      gpc81           |gpc615_5_451        |     8|
|472   |      gpc82           |gpc606_5_452        |     7|
|473   |      gpc83           |gpc606_5_453        |     7|
|474   |      gpc84           |gpc606_5_454        |     7|
|475   |      gpc85           |gpc606_5_455        |     7|
|476   |      gpc86           |gpc606_5_456        |     7|
|477   |      gpc87           |gpc606_5_457        |     7|
|478   |      gpc88           |gpc623_5_458        |     8|
|479   |      gpc89           |gpc615_5_459        |     8|
|480   |      gpc890          |gpc1163_5_460       |     6|
|481   |      gpc891          |gpc1163_5_461       |     6|
|482   |      gpc892          |gpc1163_5_462       |     6|
|483   |      gpc893          |gpc1163_5_463       |     6|
|484   |      gpc894          |gpc1163_5_464       |     6|
|485   |      gpc895          |gpc606_5_465        |     7|
|486   |      gpc896          |gpc606_5_466        |     7|
|487   |      gpc897          |gpc606_5_467        |     7|
|488   |      gpc898          |gpc606_5_468        |     7|
|489   |      gpc899          |gpc606_5_469        |     7|
|490   |      gpc9            |gpc606_5_470        |     7|
|491   |      gpc90           |gpc615_5_471        |     8|
|492   |      gpc900          |gpc606_5_472        |     7|
|493   |      gpc901          |gpc615_5_473        |     8|
|494   |      gpc902          |gpc1163_5_474       |     6|
|495   |      gpc903          |gpc606_5_475        |     7|
|496   |      gpc904          |gpc1325_5_476       |     9|
|497   |      gpc905          |gpc615_5_477        |     8|
|498   |      gpc906          |gpc117_4_478        |     6|
|499   |      gpc907          |gpc615_5_479        |     8|
|500   |      gpc908          |gpc615_5_480        |     8|
|501   |      gpc909          |gpc615_5_481        |     8|
|502   |      gpc91           |gpc615_5_482        |     8|
|503   |      gpc910          |gpc606_5_483        |     7|
|504   |      gpc911          |gpc606_5_484        |     7|
|505   |      gpc912          |gpc615_5_485        |     8|
|506   |      gpc913          |gpc615_5_486        |     8|
|507   |      gpc914          |gpc615_5_487        |     8|
|508   |      gpc915          |gpc615_5_488        |     8|
|509   |      gpc916          |gpc615_5_489        |     8|
|510   |      gpc917          |gpc606_5_490        |     7|
|511   |      gpc918          |gpc615_5_491        |     8|
|512   |      gpc919          |gpc615_5_492        |     8|
|513   |      gpc92           |gpc615_5_493        |     8|
|514   |      gpc920          |gpc606_5_494        |     7|
|515   |      gpc921          |gpc615_5_495        |     8|
|516   |      gpc922          |gpc615_5_496        |     8|
|517   |      gpc923          |gpc615_5_497        |     8|
|518   |      gpc924          |gpc615_5_498        |     8|
|519   |      gpc925          |gpc615_5_499        |     8|
|520   |      gpc926          |gpc615_5_500        |     8|
|521   |      gpc927          |gpc615_5_501        |     8|
|522   |      gpc928          |gpc615_5_502        |     8|
|523   |      gpc929          |gpc623_5_503        |     8|
|524   |      gpc93           |gpc615_5_504        |     8|
|525   |      gpc930          |gpc615_5_505        |     8|
|526   |      gpc931          |gpc615_5_506        |     8|
|527   |      gpc932          |gpc615_5_507        |     8|
|528   |      gpc933          |gpc615_5_508        |     8|
|529   |      gpc934          |gpc606_5_509        |     7|
|530   |      gpc935          |gpc606_5_510        |     7|
|531   |      gpc936          |gpc606_5_511        |     7|
|532   |      gpc937          |gpc606_5_512        |     7|
|533   |      gpc938          |gpc606_5_513        |     7|
|534   |      gpc939          |gpc1415_5           |     9|
|535   |      gpc94           |gpc615_5_514        |     8|
|536   |      gpc940          |gpc623_5_515        |     8|
|537   |      gpc941          |gpc615_5_516        |     8|
|538   |      gpc942          |gpc615_5_517        |     8|
|539   |      gpc943          |gpc615_5_518        |     8|
|540   |      gpc944          |gpc615_5_519        |     8|
|541   |      gpc945          |gpc615_5_520        |     8|
|542   |      gpc946          |gpc606_5_521        |     7|
|543   |      gpc947          |gpc606_5_522        |     7|
|544   |      gpc948          |gpc606_5_523        |     7|
|545   |      gpc949          |gpc606_5_524        |     7|
|546   |      gpc95           |gpc615_5_525        |     8|
|547   |      gpc950          |gpc615_5_526        |     8|
|548   |      gpc951          |gpc615_5_527        |     8|
|549   |      gpc952          |gpc615_5_528        |     8|
|550   |      gpc953          |gpc615_5_529        |     8|
|551   |      gpc954          |gpc615_5_530        |     8|
|552   |      gpc955          |gpc606_5_531        |     7|
|553   |      gpc956          |gpc606_5_532        |     7|
|554   |      gpc957          |gpc606_5_533        |     7|
|555   |      gpc958          |gpc615_5_534        |     8|
|556   |      gpc959          |gpc615_5_535        |     8|
|557   |      gpc96           |gpc615_5_536        |     8|
|558   |      gpc960          |gpc615_5_537        |     8|
|559   |      gpc961          |gpc606_5_538        |     7|
|560   |      gpc962          |gpc606_5_539        |     7|
|561   |      gpc963          |gpc606_5_540        |     7|
|562   |      gpc964          |gpc606_5_541        |     7|
|563   |      gpc965          |gpc615_5_542        |     8|
|564   |      gpc966          |gpc615_5_543        |     8|
|565   |      gpc967          |gpc615_5_544        |     8|
|566   |      gpc968          |gpc615_5_545        |     8|
|567   |      gpc969          |gpc606_5_546        |     7|
|568   |      gpc97           |gpc615_5_547        |     8|
|569   |      gpc970          |gpc606_5_548        |     7|
|570   |      gpc971          |gpc606_5_549        |     7|
|571   |      gpc972          |gpc606_5_550        |     7|
|572   |      gpc973          |gpc606_5_551        |     7|
|573   |      gpc974          |gpc1406_5_552       |     8|
|574   |      gpc975          |gpc1325_5_553       |     9|
|575   |      gpc976          |gpc615_5_554        |     8|
|576   |      gpc977          |gpc606_5_555        |     7|
|577   |      gpc978          |gpc606_5_556        |     7|
|578   |      gpc979          |gpc606_5_557        |     7|
|579   |      gpc98           |gpc615_5_558        |     8|
|580   |      gpc980          |gpc7_3_559          |     6|
|581   |      gpc981          |gpc606_5_560        |     7|
|582   |      gpc982          |gpc606_5_561        |     7|
|583   |      gpc983          |gpc606_5_562        |     7|
|584   |      gpc984          |gpc615_5_563        |     8|
|585   |      gpc985          |gpc615_5_564        |     8|
|586   |      gpc986          |gpc615_5_565        |     8|
|587   |      gpc987          |gpc615_5_566        |     8|
|588   |      gpc988          |gpc615_5_567        |     8|
|589   |      gpc989          |gpc606_5_568        |     7|
|590   |      gpc99           |gpc615_5_569        |     8|
|591   |      gpc990          |gpc606_5_570        |     7|
|592   |      gpc991          |gpc606_5_571        |     7|
|593   |      gpc992          |gpc606_5_572        |     7|
|594   |      gpc993          |gpc606_5_573        |     7|
|595   |      gpc994          |gpc606_5_574        |     7|
|596   |      gpc995          |gpc606_5_575        |     7|
|597   |      gpc996          |gpc606_5_576        |     7|
|598   |      gpc997          |gpc606_5_577        |     7|
|599   |      gpc998          |gpc117_4_578        |     6|
|600   |      gpc999          |gpc117_4_579        |     6|
|601   |    rowadder2_1inst   |rowadder2_1_70      |   158|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.469 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.477 ; gain = 645.852 ; free physical = 1428 ; free virtual = 7670
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2016.344 ; gain = 0.000 ; free physical = 1703 ; free virtual = 7945
INFO: [Netlist 29-17] Analyzing 1562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2166.934 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7861
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 947 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 947 instances

Synth Design complete | Checksum: b53250bb
INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2166.969 ; gain = 817.289 ; free physical = 1619 ; free virtual = 7860
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1312.431; main = 1312.431; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2166.938; main = 2166.938; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2190.945 ; gain = 0.000 ; free physical = 1618 ; free virtual = 7861
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:57:47 2024...
[Sat Aug 10 01:57:51 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2852 ; free virtual = 9088
[Sat Aug 10 01:57:51 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:57:51 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1691.750 ; gain = 0.000 ; free physical = 2027 ; free virtual = 8264
INFO: [Netlist 29-17] Analyzing 1562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1777.375 ; gain = 2.000 ; free physical = 1936 ; free virtual = 8172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.375 ; gain = 0.000 ; free physical = 1936 ; free virtual = 8172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 947 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 947 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1908.812 ; gain = 131.402 ; free physical = 1899 ; free virtual = 8135

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12ebed79c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.672 ; gain = 486.859 ; free physical = 1489 ; free virtual = 7724

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 12ebed79c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.477 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7420

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12ebed79c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.477 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7420
Phase 1 Initialization | Checksum: 12ebed79c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.477 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7420

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12ebed79c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2703.477 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7420

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12ebed79c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2703.477 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7420
Phase 2 Timer Update And Timing Data Collection | Checksum: 12ebed79c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2703.477 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7420

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 196cfb6c5

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2759.504 ; gain = 56.027 ; free physical = 1183 ; free virtual = 7419
Retarget | Checksum: 196cfb6c5
INFO: [Opt 31-389] Phase Retarget created 39 cells and removed 65 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: eef82899

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2759.504 ; gain = 56.027 ; free physical = 1183 ; free virtual = 7419
Constant propagation | Checksum: eef82899
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 29 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1379be6d1

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2759.504 ; gain = 56.027 ; free physical = 1183 ; free virtual = 7419
Sweep | Checksum: 1379be6d1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1379be6d1

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2791.520 ; gain = 88.043 ; free physical = 1183 ; free virtual = 7419
BUFG optimization | Checksum: 1379be6d1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1379be6d1

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2791.520 ; gain = 88.043 ; free physical = 1183 ; free virtual = 7419
Shift Register Optimization | Checksum: 1379be6d1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1379be6d1

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2791.520 ; gain = 88.043 ; free physical = 1183 ; free virtual = 7419
Post Processing Netlist | Checksum: 1379be6d1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 85017b94

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2791.520 ; gain = 88.043 ; free physical = 1183 ; free virtual = 7419

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2791.520 ; gain = 0.000 ; free physical = 1183 ; free virtual = 7419
Phase 9.2 Verifying Netlist Connectivity | Checksum: 85017b94

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2791.520 ; gain = 88.043 ; free physical = 1183 ; free virtual = 7419
Phase 9 Finalization | Checksum: 85017b94

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2791.520 ; gain = 88.043 ; free physical = 1183 ; free virtual = 7419
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              39  |              65  |                                              0  |
|  Constant propagation         |               0  |              29  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 85017b94

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2791.520 ; gain = 88.043 ; free physical = 1183 ; free virtual = 7419
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2791.520 ; gain = 0.000 ; free physical = 1183 ; free virtual = 7419

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 85017b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.520 ; gain = 0.000 ; free physical = 1183 ; free virtual = 7419

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 85017b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.520 ; gain = 0.000 ; free physical = 1183 ; free virtual = 7419

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2791.520 ; gain = 0.000 ; free physical = 1183 ; free virtual = 7419
Ending Netlist Obfuscation Task | Checksum: 85017b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2791.520 ; gain = 0.000 ; free physical = 1183 ; free virtual = 7419
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.520 ; gain = 1014.109 ; free physical = 1183 ; free virtual = 7419
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1147 ; free virtual = 7381
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7376
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0349fe99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7376
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7376

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 36c3ece6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1126 ; free virtual = 7363

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f8ca3f5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1125 ; free virtual = 7362

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f8ca3f5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1125 ; free virtual = 7362
Phase 1 Placer Initialization | Checksum: f8ca3f5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7361

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f8ca3f5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7361

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f8ca3f5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7361

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f8ca3f5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7361

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: c89f9fc8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1086 ; free virtual = 7323
Phase 2 Global Placement | Checksum: c89f9fc8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1086 ; free virtual = 7323

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c89f9fc8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1086 ; free virtual = 7323

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10613e688

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7322

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 416ee5a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7322

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 416ee5a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7322

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: eb87a92c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eb87a92c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eb87a92c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318
Phase 3 Detail Placement | Checksum: eb87a92c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: eb87a92c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eb87a92c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: eb87a92c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318
Phase 4.3 Placer Reporting | Checksum: eb87a92c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb87a92c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318
Ending Placer Task | Checksum: 32c2f549

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7318
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1083 ; free virtual = 7321
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1082 ; free virtual = 7320
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1086 ; free virtual = 7324
Wrote PlaceDB: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7318
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7318
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1072 ; free virtual = 7317
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1072 ; free virtual = 7317
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7317
Write Physdb Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2887.566 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7317
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2895.496 ; gain = 0.000 ; free physical = 1076 ; free virtual = 7316
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2899.203 ; gain = 3.707 ; free physical = 1075 ; free virtual = 7315
Wrote PlaceDB: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2899.203 ; gain = 3.707 ; free physical = 1054 ; free virtual = 7301
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.203 ; gain = 0.000 ; free physical = 1054 ; free virtual = 7301
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2899.203 ; gain = 0.000 ; free physical = 1054 ; free virtual = 7300
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.203 ; gain = 0.000 ; free physical = 1053 ; free virtual = 7300
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.203 ; gain = 0.000 ; free physical = 1053 ; free virtual = 7301
Write Physdb Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2899.203 ; gain = 3.707 ; free physical = 1053 ; free virtual = 7301
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2f78f6b0 ConstDB: 0 ShapeSum: 349fe99 RouteDB: 0
Post Restoration Checksum: NetGraph: 2892d72f | NumContArr: f4d82cdc | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a2bcf945

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3020.625 ; gain = 59.656 ; free physical = 930 ; free virtual = 7172

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a2bcf945

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3054.625 ; gain = 93.656 ; free physical = 898 ; free virtual = 7139

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a2bcf945

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3054.625 ; gain = 93.656 ; free physical = 898 ; free virtual = 7139
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7188
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7188
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 34313ea84

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 34313ea84

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 36501d878

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098
Phase 3 Initial Routing | Checksum: 36501d878

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2e554c175

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098
Phase 4 Rip-up And Reroute | Checksum: 2e554c175

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2e554c175

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2e554c175

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098
Phase 6 Post Hold Fix | Checksum: 2e554c175

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.802237 %
  Global Horizontal Routing Utilization  = 1.14827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2e554c175

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 857 ; free virtual = 7098

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2e554c175

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 856 ; free virtual = 7098

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b4ca9f8f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 856 ; free virtual = 7098
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 8bb981bc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 856 ; free virtual = 7098
Ending Routing Task | Checksum: 8bb981bc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 133.797 ; free physical = 856 ; free virtual = 7098

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3094.766 ; gain = 195.562 ; free physical = 856 ; free virtual = 7098
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3194.617 ; gain = 0.000 ; free physical = 829 ; free virtual = 7075
Wrote PlaceDB: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3194.617 ; gain = 0.000 ; free physical = 823 ; free virtual = 7075
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.617 ; gain = 0.000 ; free physical = 823 ; free virtual = 7075
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3194.617 ; gain = 0.000 ; free physical = 822 ; free virtual = 7075
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.617 ; gain = 0.000 ; free physical = 821 ; free virtual = 7075
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.617 ; gain = 0.000 ; free physical = 821 ; free virtual = 7075
Write Physdb Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3194.617 ; gain = 0.000 ; free physical = 821 ; free virtual = 7075
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:58:28 2024...
[Sat Aug 10 01:58:33 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:43 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2841 ; free virtual = 9088
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9088
INFO: [Netlist 29-17] Analyzing 1562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
Read PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
Read Physdb Files: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
Restored from archive | CPU: 0.210000 secs | Memory: 9.209076 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2840 ; free virtual = 9087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 947 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 947 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_128_12.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:58:37 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:58:37 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3205900
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.574 ; gain = 408.598 ; free physical = 1683 ; free virtual = 7915
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_128_12' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:107]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:198]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:198]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_19' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_19' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:2000]
WARNING: [Synth 8-689] width (19) of port connection 'dst0' does not match port width (20) of module 'rowadder2_1_19' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:195]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_128_12' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:107]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.543 ; gain = 490.566 ; free physical = 1578 ; free virtual = 7810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.355 ; gain = 508.379 ; free physical = 1575 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.359 ; gain = 516.383 ; free physical = 1575 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.266 ; gain = 525.289 ; free physical = 1564 ; free virtual = 7797
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1456 ; free virtual = 7693
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1452 ; free virtual = 7689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   223|
|3     |LUT1   |     2|
|4     |LUT2   |    68|
|5     |LUT4   |   238|
|6     |LUT5   |   694|
|7     |LUT6   |   390|
|8     |FDRE   |  1536|
|9     |IBUF   |    13|
|10    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |  3184|
|2     |  compressor2_1_128_12 |compressor2_1_128_12 |  1615|
|3     |    compressor_inst    |compressor           |  1572|
|4     |      gpc0             |gpc1163_5            |     6|
|5     |      gpc1             |gpc1163_5_0          |     6|
|6     |      gpc10            |gpc606_5             |     7|
|7     |      gpc100           |gpc606_5_1           |     7|
|8     |      gpc101           |gpc615_5             |     8|
|9     |      gpc102           |gpc615_5_2           |     8|
|10    |      gpc103           |gpc615_5_3           |     8|
|11    |      gpc104           |gpc615_5_4           |     8|
|12    |      gpc105           |gpc606_5_5           |     7|
|13    |      gpc106           |gpc606_5_6           |     7|
|14    |      gpc107           |gpc606_5_7           |     7|
|15    |      gpc108           |gpc606_5_8           |     7|
|16    |      gpc109           |gpc606_5_9           |     7|
|17    |      gpc11            |gpc606_5_10          |     7|
|18    |      gpc110           |gpc606_5_11          |     7|
|19    |      gpc111           |gpc606_5_12          |     7|
|20    |      gpc112           |gpc606_5_13          |     7|
|21    |      gpc113           |gpc606_5_14          |     7|
|22    |      gpc114           |gpc606_5_15          |     7|
|23    |      gpc115           |gpc606_5_16          |     7|
|24    |      gpc116           |gpc606_5_17          |     7|
|25    |      gpc117           |gpc606_5_18          |     7|
|26    |      gpc118           |gpc606_5_19          |     7|
|27    |      gpc119           |gpc606_5_20          |     7|
|28    |      gpc12            |gpc606_5_21          |     7|
|29    |      gpc120           |gpc606_5_22          |     7|
|30    |      gpc121           |gpc606_5_23          |     7|
|31    |      gpc122           |gpc606_5_24          |     7|
|32    |      gpc123           |gpc606_5_25          |     7|
|33    |      gpc124           |gpc615_5_26          |     8|
|34    |      gpc125           |gpc615_5_27          |     8|
|35    |      gpc13            |gpc606_5_28          |     7|
|36    |      gpc14            |gpc606_5_29          |     7|
|37    |      gpc15            |gpc606_5_30          |     7|
|38    |      gpc153           |gpc2135_5            |     7|
|39    |      gpc154           |gpc1163_5_31         |     6|
|40    |      gpc155           |gpc1163_5_32         |     6|
|41    |      gpc156           |gpc1163_5_33         |     6|
|42    |      gpc157           |gpc1163_5_34         |     6|
|43    |      gpc158           |gpc606_5_35          |     7|
|44    |      gpc159           |gpc606_5_36          |     7|
|45    |      gpc16            |gpc606_5_37          |     7|
|46    |      gpc160           |gpc606_5_38          |     7|
|47    |      gpc161           |gpc606_5_39          |     7|
|48    |      gpc162           |gpc615_5_40          |     8|
|49    |      gpc163           |gpc615_5_41          |     8|
|50    |      gpc164           |gpc615_5_42          |     8|
|51    |      gpc165           |gpc615_5_43          |     8|
|52    |      gpc166           |gpc615_5_44          |     8|
|53    |      gpc167           |gpc615_5_45          |     8|
|54    |      gpc168           |gpc615_5_46          |     8|
|55    |      gpc169           |gpc615_5_47          |     8|
|56    |      gpc17            |gpc606_5_48          |     7|
|57    |      gpc170           |gpc615_5_49          |     8|
|58    |      gpc171           |gpc615_5_50          |     8|
|59    |      gpc172           |gpc615_5_51          |     8|
|60    |      gpc173           |gpc615_5_52          |     8|
|61    |      gpc174           |gpc606_5_53          |     7|
|62    |      gpc175           |gpc606_5_54          |     7|
|63    |      gpc176           |gpc606_5_55          |     7|
|64    |      gpc177           |gpc606_5_56          |     7|
|65    |      gpc178           |gpc606_5_57          |     7|
|66    |      gpc179           |gpc615_5_58          |     8|
|67    |      gpc18            |gpc606_5_59          |     7|
|68    |      gpc180           |gpc615_5_60          |     8|
|69    |      gpc181           |gpc615_5_61          |     8|
|70    |      gpc182           |gpc615_5_62          |     8|
|71    |      gpc183           |gpc615_5_63          |     8|
|72    |      gpc184           |gpc615_5_64          |     8|
|73    |      gpc185           |gpc615_5_65          |     8|
|74    |      gpc186           |gpc615_5_66          |     8|
|75    |      gpc187           |gpc615_5_67          |     8|
|76    |      gpc188           |gpc615_5_68          |     8|
|77    |      gpc189           |gpc1163_5_69         |     6|
|78    |      gpc19            |gpc606_5_70          |     7|
|79    |      gpc190           |gpc606_5_71          |     7|
|80    |      gpc191           |gpc615_5_72          |     8|
|81    |      gpc192           |gpc2135_5_73         |     7|
|82    |      gpc193           |gpc606_5_74          |     7|
|83    |      gpc194           |gpc606_5_75          |     7|
|84    |      gpc195           |gpc606_5_76          |     7|
|85    |      gpc196           |gpc606_5_77          |     7|
|86    |      gpc197           |gpc606_5_78          |     7|
|87    |      gpc198           |gpc615_5_79          |     8|
|88    |      gpc199           |gpc615_5_80          |     8|
|89    |      gpc2             |gpc1163_5_81         |     6|
|90    |      gpc20            |gpc606_5_82          |     7|
|91    |      gpc200           |gpc615_5_83          |     8|
|92    |      gpc201           |gpc615_5_84          |     8|
|93    |      gpc202           |gpc615_5_85          |     8|
|94    |      gpc203           |gpc615_5_86          |     8|
|95    |      gpc204           |gpc615_5_87          |     8|
|96    |      gpc205           |gpc117_4             |     6|
|97    |      gpc21            |gpc615_5_88          |     8|
|98    |      gpc22            |gpc615_5_89          |     8|
|99    |      gpc23            |gpc606_5_90          |     7|
|100   |      gpc239           |gpc606_5_91          |     7|
|101   |      gpc24            |gpc606_5_92          |     7|
|102   |      gpc240           |gpc606_5_93          |     7|
|103   |      gpc241           |gpc615_5_94          |     8|
|104   |      gpc242           |gpc615_5_95          |     8|
|105   |      gpc243           |gpc615_5_96          |     8|
|106   |      gpc244           |gpc615_5_97          |     8|
|107   |      gpc245           |gpc606_5_98          |     7|
|108   |      gpc246           |gpc606_5_99          |     7|
|109   |      gpc247           |gpc615_5_100         |     8|
|110   |      gpc248           |gpc615_5_101         |     8|
|111   |      gpc249           |gpc615_5_102         |     8|
|112   |      gpc25            |gpc606_5_103         |     7|
|113   |      gpc250           |gpc615_5_104         |     8|
|114   |      gpc251           |gpc615_5_105         |     8|
|115   |      gpc252           |gpc615_5_106         |     8|
|116   |      gpc253           |gpc615_5_107         |     8|
|117   |      gpc254           |gpc606_5_108         |     7|
|118   |      gpc255           |gpc615_5_109         |     8|
|119   |      gpc256           |gpc615_5_110         |     8|
|120   |      gpc257           |gpc615_5_111         |     8|
|121   |      gpc258           |gpc606_5_112         |     7|
|122   |      gpc259           |gpc606_5_113         |     7|
|123   |      gpc26            |gpc606_5_114         |     7|
|124   |      gpc260           |gpc606_5_115         |     7|
|125   |      gpc261           |gpc606_5_116         |     7|
|126   |      gpc27            |gpc606_5_117         |     7|
|127   |      gpc28            |gpc606_5_118         |     7|
|128   |      gpc287           |gpc606_5_119         |     7|
|129   |      gpc288           |gpc606_5_120         |     7|
|130   |      gpc289           |gpc606_5_121         |     7|
|131   |      gpc29            |gpc606_5_122         |     7|
|132   |      gpc290           |gpc606_5_123         |     7|
|133   |      gpc291           |gpc615_5_124         |     8|
|134   |      gpc292           |gpc615_5_125         |     8|
|135   |      gpc293           |gpc606_5_126         |     7|
|136   |      gpc294           |gpc615_5_127         |     8|
|137   |      gpc295           |gpc606_5_128         |     7|
|138   |      gpc296           |gpc1163_5_129        |     6|
|139   |      gpc3             |gpc606_5_130         |     7|
|140   |      gpc30            |gpc606_5_131         |     7|
|141   |      gpc31            |gpc606_5_132         |     7|
|142   |      gpc32            |gpc606_5_133         |     7|
|143   |      gpc320           |gpc606_5_134         |     7|
|144   |      gpc321           |gpc2135_5_135        |     7|
|145   |      gpc322           |gpc615_5_136         |     8|
|146   |      gpc323           |gpc2135_5_137        |     7|
|147   |      gpc324           |gpc1343_5            |     7|
|148   |      gpc325           |gpc1163_5_138        |     6|
|149   |      gpc33            |gpc606_5_139         |     7|
|150   |      gpc34            |gpc606_5_140         |     7|
|151   |      gpc35            |gpc606_5_141         |     7|
|152   |      gpc36            |gpc606_5_142         |     7|
|153   |      gpc37            |gpc606_5_143         |     7|
|154   |      gpc38            |gpc606_5_144         |     7|
|155   |      gpc39            |gpc606_5_145         |     7|
|156   |      gpc4             |gpc606_5_146         |     7|
|157   |      gpc40            |gpc606_5_147         |     7|
|158   |      gpc41            |gpc615_5_148         |     8|
|159   |      gpc42            |gpc606_5_149         |     7|
|160   |      gpc43            |gpc606_5_150         |     7|
|161   |      gpc44            |gpc606_5_151         |     7|
|162   |      gpc45            |gpc606_5_152         |     7|
|163   |      gpc46            |gpc606_5_153         |     7|
|164   |      gpc47            |gpc606_5_154         |     7|
|165   |      gpc48            |gpc606_5_155         |     7|
|166   |      gpc49            |gpc606_5_156         |     7|
|167   |      gpc5             |gpc606_5_157         |     7|
|168   |      gpc50            |gpc606_5_158         |     7|
|169   |      gpc51            |gpc606_5_159         |     7|
|170   |      gpc52            |gpc606_5_160         |     7|
|171   |      gpc53            |gpc606_5_161         |     7|
|172   |      gpc54            |gpc606_5_162         |     7|
|173   |      gpc55            |gpc606_5_163         |     7|
|174   |      gpc56            |gpc606_5_164         |     7|
|175   |      gpc57            |gpc606_5_165         |     7|
|176   |      gpc58            |gpc606_5_166         |     7|
|177   |      gpc59            |gpc606_5_167         |     7|
|178   |      gpc6             |gpc606_5_168         |     7|
|179   |      gpc60            |gpc606_5_169         |     7|
|180   |      gpc61            |gpc606_5_170         |     7|
|181   |      gpc62            |gpc606_5_171         |     7|
|182   |      gpc63            |gpc606_5_172         |     7|
|183   |      gpc64            |gpc606_5_173         |     7|
|184   |      gpc65            |gpc606_5_174         |     7|
|185   |      gpc66            |gpc606_5_175         |     7|
|186   |      gpc67            |gpc606_5_176         |     7|
|187   |      gpc68            |gpc606_5_177         |     7|
|188   |      gpc69            |gpc606_5_178         |     7|
|189   |      gpc7             |gpc606_5_179         |     7|
|190   |      gpc70            |gpc606_5_180         |     7|
|191   |      gpc71            |gpc606_5_181         |     7|
|192   |      gpc72            |gpc606_5_182         |     7|
|193   |      gpc73            |gpc606_5_183         |     7|
|194   |      gpc74            |gpc606_5_184         |     7|
|195   |      gpc75            |gpc606_5_185         |     7|
|196   |      gpc76            |gpc606_5_186         |     7|
|197   |      gpc77            |gpc606_5_187         |     7|
|198   |      gpc78            |gpc606_5_188         |     7|
|199   |      gpc79            |gpc606_5_189         |     7|
|200   |      gpc8             |gpc606_5_190         |     7|
|201   |      gpc80            |gpc606_5_191         |     7|
|202   |      gpc81            |gpc606_5_192         |     7|
|203   |      gpc82            |gpc606_5_193         |     7|
|204   |      gpc83            |gpc606_5_194         |     7|
|205   |      gpc84            |gpc606_5_195         |     7|
|206   |      gpc85            |gpc606_5_196         |     7|
|207   |      gpc86            |gpc606_5_197         |     7|
|208   |      gpc87            |gpc606_5_198         |     7|
|209   |      gpc88            |gpc606_5_199         |     7|
|210   |      gpc89            |gpc606_5_200         |     7|
|211   |      gpc9             |gpc606_5_201         |     7|
|212   |      gpc90            |gpc606_5_202         |     7|
|213   |      gpc91            |gpc606_5_203         |     7|
|214   |      gpc92            |gpc606_5_204         |     7|
|215   |      gpc93            |gpc606_5_205         |     7|
|216   |      gpc94            |gpc606_5_206         |     7|
|217   |      gpc95            |gpc606_5_207         |     7|
|218   |      gpc96            |gpc606_5_208         |     7|
|219   |      gpc97            |gpc606_5_209         |     7|
|220   |      gpc98            |gpc606_5_210         |     7|
|221   |      gpc99            |gpc606_5_211         |     7|
|222   |    rowadder2_1inst    |rowadder2_1_19       |    43|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.672 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.680 ; gain = 640.695 ; free physical = 1446 ; free virtual = 7683
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2002.609 ; gain = 0.000 ; free physical = 1731 ; free virtual = 7967
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.230 ; gain = 0.000 ; free physical = 1646 ; free virtual = 7882
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 390 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 390 instances

Synth Design complete | Checksum: 778770d1
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.266 ; gain = 803.164 ; free physical = 1646 ; free virtual = 7882
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1291.705; main = 1291.705; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2146.234; main = 2146.234; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.242 ; gain = 0.000 ; free physical = 1645 ; free virtual = 7882
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:58:53 2024...
[Sat Aug 10 01:58:56 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2843 ; free virtual = 9074
[Sat Aug 10 01:58:56 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:58:56 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.246 ; gain = 0.000 ; free physical = 2029 ; free virtual = 8262
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.965 ; gain = 1.000 ; free physical = 1941 ; free virtual = 8173
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.965 ; gain = 0.000 ; free physical = 1941 ; free virtual = 8173
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 390 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 390 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1880.527 ; gain = 116.527 ; free physical = 1914 ; free virtual = 8145

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13f4b686e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2382.348 ; gain = 501.820 ; free physical = 1499 ; free virtual = 7731

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13f4b686e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.152 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7428

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13f4b686e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.152 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7428
Phase 1 Initialization | Checksum: 13f4b686e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.152 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7428

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13f4b686e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.152 ; gain = 0.000 ; free physical = 1196 ; free virtual = 7428

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13f4b686e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.152 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7427
Phase 2 Timer Update And Timing Data Collection | Checksum: 13f4b686e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.152 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7427

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ad20c95e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2745.180 ; gain = 56.027 ; free physical = 1195 ; free virtual = 7426
Retarget | Checksum: ad20c95e
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 179d04f71

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2745.180 ; gain = 56.027 ; free physical = 1195 ; free virtual = 7426
Constant propagation | Checksum: 179d04f71
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: b591d744

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2745.180 ; gain = 56.027 ; free physical = 1194 ; free virtual = 7426
Sweep | Checksum: b591d744
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: b591d744

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2777.195 ; gain = 88.043 ; free physical = 1194 ; free virtual = 7426
BUFG optimization | Checksum: b591d744
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b591d744

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2777.195 ; gain = 88.043 ; free physical = 1194 ; free virtual = 7426
Shift Register Optimization | Checksum: b591d744
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: b591d744

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2777.195 ; gain = 88.043 ; free physical = 1194 ; free virtual = 7426
Post Processing Netlist | Checksum: b591d744
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: fecb2b54

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2777.195 ; gain = 88.043 ; free physical = 1194 ; free virtual = 7426

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.195 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7426
Phase 9.2 Verifying Netlist Connectivity | Checksum: fecb2b54

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2777.195 ; gain = 88.043 ; free physical = 1194 ; free virtual = 7426
Phase 9 Finalization | Checksum: fecb2b54

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2777.195 ; gain = 88.043 ; free physical = 1194 ; free virtual = 7426
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               4  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fecb2b54

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2777.195 ; gain = 88.043 ; free physical = 1194 ; free virtual = 7426
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.195 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7426

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fecb2b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2777.195 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7426

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fecb2b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.195 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7426

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.195 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7426
Ending Netlist Obfuscation Task | Checksum: fecb2b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.195 ; gain = 0.000 ; free physical = 1194 ; free virtual = 7426
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.238 ; gain = 0.000 ; free physical = 1189 ; free virtual = 7421
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7409
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 781c94d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7409
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1177 ; free virtual = 7409

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d814ae7e

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1160 ; free virtual = 7393

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dbb068b0

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7391

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dbb068b0

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7391
Phase 1 Placer Initialization | Checksum: dbb068b0

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7390

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dbb068b0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1157 ; free virtual = 7389

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: dbb068b0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1157 ; free virtual = 7389

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: dbb068b0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1157 ; free virtual = 7389

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1525c5a59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1114 ; free virtual = 7346
Phase 2 Global Placement | Checksum: 1525c5a59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1114 ; free virtual = 7346

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1525c5a59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1114 ; free virtual = 7346

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1afb35a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1113 ; free virtual = 7346

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fbcdb0f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1113 ; free virtual = 7346

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fbcdb0f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1113 ; free virtual = 7346

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7349

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348
Phase 3 Detail Placement | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348
Phase 4.3 Placer Reporting | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d20168a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348
Ending Placer Task | Checksum: 121b8b38a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7348
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7352
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1111 ; free virtual = 7343
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1115 ; free virtual = 7348
Wrote PlaceDB: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7353
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7353
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7352
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7352
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7352
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2873.242 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7352
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1115 ; free virtual = 7348
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1115 ; free virtual = 7348
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1105 ; free virtual = 7340
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1105 ; free virtual = 7340
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1103 ; free virtual = 7339
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1103 ; free virtual = 7339
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1103 ; free virtual = 7339
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 1103 ; free virtual = 7339
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a99c1eb2 ConstDB: 0 ShapeSum: 781c94d8 RouteDB: 0
Post Restoration Checksum: NetGraph: cb6c356e | NumContArr: 5a671a1c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab2544c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2997.395 ; gain = 60.656 ; free physical = 963 ; free virtual = 7197

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab2544c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3030.395 ; gain = 93.656 ; free physical = 931 ; free virtual = 7165

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab2544c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3030.395 ; gain = 93.656 ; free physical = 931 ; free virtual = 7165
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2660
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2660
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cbdc2cea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cbdc2cea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 30bcedf2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126
Phase 3 Initial Routing | Checksum: 30bcedf2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2434e5981

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126
Phase 4 Rip-up And Reroute | Checksum: 2434e5981

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2434e5981

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2434e5981

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126
Phase 6 Post Hold Fix | Checksum: 2434e5981

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.263786 %
  Global Horizontal Routing Utilization  = 0.402316 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2434e5981

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 892 ; free virtual = 7126

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2434e5981

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 891 ; free virtual = 7126

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a769f564

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 891 ; free virtual = 7125
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: c238df16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 891 ; free virtual = 7125
Ending Routing Task | Checksum: c238df16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.879 ; gain = 132.141 ; free physical = 891 ; free virtual = 7125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.879 ; gain = 193.645 ; free physical = 891 ; free virtual = 7125
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3152.730 ; gain = 0.000 ; free physical = 861 ; free virtual = 7097
Wrote PlaceDB: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3152.730 ; gain = 0.000 ; free physical = 864 ; free virtual = 7102
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3152.730 ; gain = 0.000 ; free physical = 864 ; free virtual = 7102
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3152.730 ; gain = 0.000 ; free physical = 864 ; free virtual = 7102
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3152.730 ; gain = 0.000 ; free physical = 864 ; free virtual = 7103
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3152.730 ; gain = 0.000 ; free physical = 863 ; free virtual = 7103
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3152.730 ; gain = 0.000 ; free physical = 863 ; free virtual = 7103
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:59:27 2024...
[Sat Aug 10 01:59:33 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:37 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2837 ; free virtual = 9072
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2837 ; free virtual = 9074
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2837 ; free virtual = 9073
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2837 ; free virtual = 9073
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2837 ; free virtual = 9073
Read PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2836 ; free virtual = 9073
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2836 ; free virtual = 9073
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2836 ; free virtual = 9073
Read Physdb Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2836 ; free virtual = 9073
Restored from archive | CPU: 0.080000 secs | Memory: 3.367142 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2836 ; free virtual = 9073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2836 ; free virtual = 9073
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 390 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 390 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
#########################
/home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_162_32.v
#########################
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1161] Replacing file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp with file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp
[Sat Aug 10 01:59:36 2024] Launched synth_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/runme.log
[Sat Aug 10 01:59:36 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log shift_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.srcs/utils_1/imports/synth_1/compressor2_1_162_12_shiftregister.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3224461
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.605 ; gain = 408.598 ; free physical = 1695 ; free virtual = 7925
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'compressor2_1_162_32' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:249]
INFO: [Synth 8-6157] synthesizing module 'compressor' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:441]
INFO: [Synth 8-6157] synthesizing module 'gpc2135_5' [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1001011000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011111101000111010000001011111101000000101110001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0000000000010111000101111111111111111111111010001110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81327]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'gpc2135_5' (0#1) [/home/kanai/reserch/gpccode/gpc2135_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1163_5' [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b1110100010000001100000010001011100010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
	Parameter INIT bound to: 64'b0001011101111111011111111111111111101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81549]
INFO: [Synth 8-6155] done synthesizing module 'gpc1163_5' (0#1) [/home/kanai/reserch/gpccode/gpc1163_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc606_5' [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b11101000100000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
	Parameter INIT bound to: 32'b00010111011111100111111011101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81453]
INFO: [Synth 8-6155] done synthesizing module 'gpc606_5' (0#1) [/home/kanai/reserch/gpccode/gpc606_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc615_5' [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b1110100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
	Parameter INIT bound to: 16'b0001011111101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81407]
INFO: [Synth 8-6155] done synthesizing module 'gpc615_5' (0#1) [/home/kanai/reserch/gpccode/gpc615_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc117_4' [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
	Parameter INIT bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'gpc117_4' (0#1) [/home/kanai/reserch/gpccode/gpc117_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1_1' [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1_1' (0#1) [/home/kanai/reserch/gpccode/gpc1_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1415_5' [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1415_5' (0#1) [/home/kanai/reserch/gpccode/gpc1415_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1406_5' [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1406_5' (0#1) [/home/kanai/reserch/gpccode/gpc1406_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc135_4' [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc135_4' (0#1) [/home/kanai/reserch/gpccode/gpc135_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc623_5' [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc623_5' (0#1) [/home/kanai/reserch/gpccode/gpc623_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc1343_5' [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc1343_5' (0#1) [/home/kanai/reserch/gpccode/gpc1343_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc207_4' [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc207_4' (0#1) [/home/kanai/reserch/gpccode/gpc207_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc7_3' [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc7_3' (0#1) [/home/kanai/reserch/gpccode/gpc7_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc223_4' [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc223_4' (0#1) [/home/kanai/reserch/gpccode/gpc223_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2223_5' [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2223_5' (0#1) [/home/kanai/reserch/gpccode/gpc2223_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpc2116_5' [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpc2116_5' (0#1) [/home/kanai/reserch/gpccode/gpc2116_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'compressor' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:441]
INFO: [Synth 8-6157] synthesizing module 'rowadder2_1_39' [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:8414]
INFO: [Synth 8-6155] done synthesizing module 'rowadder2_1_39' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:8414]
INFO: [Synth 8-6155] done synthesizing module 'compressor2_1_162_32' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:249]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/kanai/reserch/pycmpgen/comp2_1vivado_exe.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.543 ; gain = 516.535 ; free physical = 1559 ; free virtual = 7792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.418 ; gain = 528.410 ; free physical = 1559 ; free virtual = 7792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.422 ; gain = 536.414 ; free physical = 1559 ; free virtual = 7791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.391 ; gain = 539.383 ; free physical = 1550 ; free virtual = 7784
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.922 ; gain = 644.914 ; free physical = 1446 ; free virtual = 7685
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1442 ; free virtual = 7681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   759|
|3     |LUT1   |    22|
|4     |LUT2   |   236|
|5     |LUT4   |  1164|
|6     |LUT5   |  2112|
|7     |LUT6   |  1260|
|8     |FDRE   |  5184|
|9     |IBUF   |    33|
|10    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     | 10811|
|2     |  compressor2_1_162_32 |compressor2_1_162_32 |  5553|
|3     |    compressor_inst    |compressor           |  5465|
|4     |      gpc0             |gpc2135_5            |     7|
|5     |      gpc1             |gpc2135_5_0          |     7|
|6     |      gpc10            |gpc2135_5_1          |     7|
|7     |      gpc100           |gpc615_5             |     8|
|8     |      gpc101           |gpc615_5_2           |     8|
|9     |      gpc102           |gpc615_5_3           |     8|
|10    |      gpc103           |gpc615_5_4           |     8|
|11    |      gpc104           |gpc615_5_5           |     8|
|12    |      gpc105           |gpc615_5_6           |     8|
|13    |      gpc106           |gpc615_5_7           |     8|
|14    |      gpc107           |gpc615_5_8           |     8|
|15    |      gpc108           |gpc615_5_9           |     8|
|16    |      gpc109           |gpc615_5_10          |     8|
|17    |      gpc11            |gpc2135_5_11         |     7|
|18    |      gpc110           |gpc615_5_12          |     8|
|19    |      gpc111           |gpc615_5_13          |     8|
|20    |      gpc112           |gpc615_5_14          |     8|
|21    |      gpc113           |gpc615_5_15          |     8|
|22    |      gpc114           |gpc615_5_16          |     8|
|23    |      gpc115           |gpc615_5_17          |     8|
|24    |      gpc116           |gpc615_5_18          |     8|
|25    |      gpc117           |gpc615_5_19          |     8|
|26    |      gpc118           |gpc606_5             |     7|
|27    |      gpc1183          |gpc135_4             |     5|
|28    |      gpc1184          |gpc606_5_20          |     7|
|29    |      gpc1185          |gpc615_5_21          |     8|
|30    |      gpc1186          |gpc615_5_22          |     8|
|31    |      gpc1187          |gpc1163_5            |     6|
|32    |      gpc1188          |gpc1163_5_23         |     6|
|33    |      gpc1189          |gpc1163_5_24         |     6|
|34    |      gpc119           |gpc606_5_25          |     7|
|35    |      gpc1190          |gpc623_5             |     8|
|36    |      gpc1191          |gpc615_5_26          |     8|
|37    |      gpc1192          |gpc615_5_27          |     8|
|38    |      gpc1193          |gpc606_5_28          |     7|
|39    |      gpc1194          |gpc606_5_29          |     7|
|40    |      gpc1195          |gpc606_5_30          |     7|
|41    |      gpc1196          |gpc606_5_31          |     7|
|42    |      gpc1197          |gpc606_5_32          |     7|
|43    |      gpc1198          |gpc615_5_33          |     8|
|44    |      gpc1199          |gpc615_5_34          |     8|
|45    |      gpc12            |gpc1163_5_35         |     6|
|46    |      gpc120           |gpc606_5_36          |     7|
|47    |      gpc1200          |gpc606_5_37          |     7|
|48    |      gpc1201          |gpc606_5_38          |     7|
|49    |      gpc1202          |gpc1343_5            |     7|
|50    |      gpc1203          |gpc1343_5_39         |     7|
|51    |      gpc1204          |gpc1343_5_40         |     7|
|52    |      gpc1205          |gpc1343_5_41         |     7|
|53    |      gpc1206          |gpc1343_5_42         |     7|
|54    |      gpc1207          |gpc606_5_43          |     7|
|55    |      gpc1208          |gpc606_5_44          |     7|
|56    |      gpc1209          |gpc606_5_45          |     7|
|57    |      gpc121           |gpc606_5_46          |     7|
|58    |      gpc1210          |gpc606_5_47          |     7|
|59    |      gpc1211          |gpc606_5_48          |     7|
|60    |      gpc1212          |gpc606_5_49          |     7|
|61    |      gpc1213          |gpc606_5_50          |     7|
|62    |      gpc1214          |gpc606_5_51          |     7|
|63    |      gpc1215          |gpc606_5_52          |     7|
|64    |      gpc1216          |gpc606_5_53          |     7|
|65    |      gpc1217          |gpc615_5_54          |     8|
|66    |      gpc1218          |gpc615_5_55          |     8|
|67    |      gpc1219          |gpc615_5_56          |     8|
|68    |      gpc122           |gpc606_5_57          |     7|
|69    |      gpc1220          |gpc615_5_58          |     8|
|70    |      gpc1221          |gpc615_5_59          |     8|
|71    |      gpc1222          |gpc615_5_60          |     8|
|72    |      gpc1223          |gpc615_5_61          |     8|
|73    |      gpc1224          |gpc615_5_62          |     8|
|74    |      gpc1225          |gpc606_5_63          |     7|
|75    |      gpc1226          |gpc606_5_64          |     7|
|76    |      gpc1227          |gpc606_5_65          |     7|
|77    |      gpc1228          |gpc606_5_66          |     7|
|78    |      gpc1229          |gpc606_5_67          |     7|
|79    |      gpc123           |gpc615_5_68          |     8|
|80    |      gpc1230          |gpc606_5_69          |     7|
|81    |      gpc1231          |gpc606_5_70          |     7|
|82    |      gpc1232          |gpc606_5_71          |     7|
|83    |      gpc1233          |gpc615_5_72          |     8|
|84    |      gpc1234          |gpc615_5_73          |     8|
|85    |      gpc1235          |gpc606_5_74          |     7|
|86    |      gpc1236          |gpc615_5_75          |     8|
|87    |      gpc1237          |gpc615_5_76          |     8|
|88    |      gpc1238          |gpc615_5_77          |     8|
|89    |      gpc1239          |gpc615_5_78          |     8|
|90    |      gpc124           |gpc615_5_79          |     8|
|91    |      gpc1240          |gpc615_5_80          |     8|
|92    |      gpc1241          |gpc207_4             |     8|
|93    |      gpc1242          |gpc606_5_81          |     7|
|94    |      gpc1243          |gpc606_5_82          |     7|
|95    |      gpc1244          |gpc606_5_83          |     7|
|96    |      gpc1245          |gpc606_5_84          |     7|
|97    |      gpc1246          |gpc606_5_85          |     7|
|98    |      gpc1247          |gpc606_5_86          |     7|
|99    |      gpc1248          |gpc606_5_87          |     7|
|100   |      gpc1249          |gpc606_5_88          |     7|
|101   |      gpc125           |gpc615_5_89          |     8|
|102   |      gpc1250          |gpc606_5_90          |     7|
|103   |      gpc1251          |gpc606_5_91          |     7|
|104   |      gpc1252          |gpc606_5_92          |     7|
|105   |      gpc1253          |gpc615_5_93          |     8|
|106   |      gpc1254          |gpc615_5_94          |     8|
|107   |      gpc1255          |gpc615_5_95          |     8|
|108   |      gpc1256          |gpc135_4_96          |     5|
|109   |      gpc1257          |gpc606_5_97          |     7|
|110   |      gpc1258          |gpc606_5_98          |     7|
|111   |      gpc1259          |gpc606_5_99          |     7|
|112   |      gpc126           |gpc615_5_100         |     8|
|113   |      gpc1260          |gpc615_5_101         |     8|
|114   |      gpc1261          |gpc615_5_102         |     8|
|115   |      gpc1262          |gpc615_5_103         |     8|
|116   |      gpc1263          |gpc615_5_104         |     8|
|117   |      gpc1264          |gpc615_5_105         |     8|
|118   |      gpc1265          |gpc615_5_106         |     8|
|119   |      gpc1266          |gpc606_5_107         |     7|
|120   |      gpc1267          |gpc606_5_108         |     7|
|121   |      gpc1268          |gpc615_5_109         |     8|
|122   |      gpc127           |gpc615_5_110         |     8|
|123   |      gpc128           |gpc615_5_111         |     8|
|124   |      gpc129           |gpc615_5_112         |     8|
|125   |      gpc13            |gpc1163_5_113        |     6|
|126   |      gpc130           |gpc615_5_114         |     8|
|127   |      gpc131           |gpc615_5_115         |     8|
|128   |      gpc132           |gpc615_5_116         |     8|
|129   |      gpc133           |gpc615_5_117         |     8|
|130   |      gpc134           |gpc615_5_118         |     8|
|131   |      gpc135           |gpc615_5_119         |     8|
|132   |      gpc136           |gpc615_5_120         |     8|
|133   |      gpc137           |gpc615_5_121         |     8|
|134   |      gpc138           |gpc615_5_122         |     8|
|135   |      gpc1388          |gpc606_5_123         |     7|
|136   |      gpc1389          |gpc606_5_124         |     7|
|137   |      gpc139           |gpc615_5_125         |     8|
|138   |      gpc1390          |gpc615_5_126         |     8|
|139   |      gpc1391          |gpc615_5_127         |     8|
|140   |      gpc1392          |gpc606_5_128         |     7|
|141   |      gpc1393          |gpc615_5_129         |     8|
|142   |      gpc1394          |gpc615_5_130         |     8|
|143   |      gpc1395          |gpc1406_5            |     8|
|144   |      gpc1396          |gpc606_5_131         |     7|
|145   |      gpc1397          |gpc615_5_132         |     8|
|146   |      gpc1398          |gpc615_5_133         |     8|
|147   |      gpc1399          |gpc7_3               |     6|
|148   |      gpc14            |gpc1163_5_134        |     6|
|149   |      gpc140           |gpc615_5_135         |     8|
|150   |      gpc1400          |gpc606_5_136         |     7|
|151   |      gpc1401          |gpc606_5_137         |     7|
|152   |      gpc1402          |gpc606_5_138         |     7|
|153   |      gpc1403          |gpc606_5_139         |     7|
|154   |      gpc1404          |gpc606_5_140         |     7|
|155   |      gpc1405          |gpc615_5_141         |     8|
|156   |      gpc1406          |gpc606_5_142         |     7|
|157   |      gpc1407          |gpc606_5_143         |     7|
|158   |      gpc1408          |gpc1163_5_144        |     6|
|159   |      gpc1409          |gpc1343_5_145        |     7|
|160   |      gpc141           |gpc615_5_146         |     8|
|161   |      gpc1410          |gpc606_5_147         |     7|
|162   |      gpc1411          |gpc606_5_148         |     7|
|163   |      gpc1412          |gpc606_5_149         |     7|
|164   |      gpc1413          |gpc606_5_150         |     7|
|165   |      gpc1414          |gpc207_4_151         |     8|
|166   |      gpc1415          |gpc2135_5_152        |     7|
|167   |      gpc1416          |gpc2135_5_153        |     7|
|168   |      gpc1417          |gpc2135_5_154        |     7|
|169   |      gpc1418          |gpc606_5_155         |     7|
|170   |      gpc1419          |gpc615_5_156         |     8|
|171   |      gpc142           |gpc615_5_157         |     8|
|172   |      gpc1420          |gpc2135_5_158        |     7|
|173   |      gpc1421          |gpc2135_5_159        |     7|
|174   |      gpc1422          |gpc606_5_160         |     7|
|175   |      gpc1423          |gpc615_5_161         |     8|
|176   |      gpc1424          |gpc615_5_162         |     8|
|177   |      gpc1425          |gpc606_5_163         |     7|
|178   |      gpc1426          |gpc606_5_164         |     7|
|179   |      gpc1427          |gpc1163_5_165        |     6|
|180   |      gpc1428          |gpc606_5_166         |     7|
|181   |      gpc143           |gpc615_5_167         |     8|
|182   |      gpc144           |gpc615_5_168         |     8|
|183   |      gpc145           |gpc615_5_169         |     8|
|184   |      gpc146           |gpc615_5_170         |     8|
|185   |      gpc147           |gpc615_5_171         |     8|
|186   |      gpc148           |gpc615_5_172         |     8|
|187   |      gpc149           |gpc615_5_173         |     8|
|188   |      gpc15            |gpc1163_5_174        |     6|
|189   |      gpc150           |gpc615_5_175         |     8|
|190   |      gpc1503          |gpc623_5_176         |     8|
|191   |      gpc1504          |gpc1163_5_177        |     6|
|192   |      gpc1505          |gpc1415_5            |     9|
|193   |      gpc1506          |gpc223_4             |     7|
|194   |      gpc1507          |gpc2135_5_178        |     7|
|195   |      gpc1508          |gpc615_5_179         |     8|
|196   |      gpc1509          |gpc615_5_180         |     8|
|197   |      gpc151           |gpc615_5_181         |     8|
|198   |      gpc1510          |gpc1163_5_182        |     6|
|199   |      gpc1511          |gpc606_5_183         |     7|
|200   |      gpc1512          |gpc615_5_184         |     8|
|201   |      gpc1513          |gpc615_5_185         |     8|
|202   |      gpc1514          |gpc606_5_186         |     7|
|203   |      gpc1515          |gpc135_4_187         |     5|
|204   |      gpc1516          |gpc615_5_188         |     8|
|205   |      gpc1517          |gpc2135_5_189        |     7|
|206   |      gpc1518          |gpc2223_5            |     9|
|207   |      gpc1519          |gpc615_5_190         |     8|
|208   |      gpc152           |gpc615_5_191         |     8|
|209   |      gpc1520          |gpc606_5_192         |     7|
|210   |      gpc1521          |gpc606_5_193         |     7|
|211   |      gpc1522          |gpc606_5_194         |     7|
|212   |      gpc1523          |gpc2116_5            |     6|
|213   |      gpc153           |gpc615_5_195         |     8|
|214   |      gpc154           |gpc615_5_196         |     8|
|215   |      gpc155           |gpc615_5_197         |     8|
|216   |      gpc156           |gpc615_5_198         |     8|
|217   |      gpc157           |gpc615_5_199         |     8|
|218   |      gpc1572          |gpc1343_5_200        |     7|
|219   |      gpc1573          |gpc615_5_201         |     8|
|220   |      gpc1574          |gpc1343_5_202        |     7|
|221   |      gpc1575          |gpc135_4_203         |     5|
|222   |      gpc1576          |gpc1163_5_204        |     6|
|223   |      gpc1577          |gpc615_5_205         |     8|
|224   |      gpc1578          |gpc135_4_206         |     5|
|225   |      gpc1579          |gpc1163_5_207        |     6|
|226   |      gpc158           |gpc615_5_208         |     8|
|227   |      gpc1580          |gpc1163_5_209        |     6|
|228   |      gpc1581          |gpc1343_5_210        |     7|
|229   |      gpc1582          |gpc2135_5_211        |     7|
|230   |      gpc1583          |gpc606_5_212         |     7|
|231   |      gpc1584          |gpc1415_5_213        |     9|
|232   |      gpc159           |gpc615_5_214         |     8|
|233   |      gpc16            |gpc1163_5_215        |     6|
|234   |      gpc160           |gpc615_5_216         |     8|
|235   |      gpc161           |gpc615_5_217         |     8|
|236   |      gpc162           |gpc615_5_218         |     8|
|237   |      gpc163           |gpc615_5_219         |     8|
|238   |      gpc164           |gpc615_5_220         |     8|
|239   |      gpc165           |gpc615_5_221         |     8|
|240   |      gpc166           |gpc615_5_222         |     8|
|241   |      gpc167           |gpc615_5_223         |     8|
|242   |      gpc168           |gpc615_5_224         |     8|
|243   |      gpc169           |gpc615_5_225         |     8|
|244   |      gpc17            |gpc1163_5_226        |     6|
|245   |      gpc170           |gpc615_5_227         |     8|
|246   |      gpc171           |gpc615_5_228         |     8|
|247   |      gpc172           |gpc615_5_229         |     8|
|248   |      gpc173           |gpc615_5_230         |     8|
|249   |      gpc174           |gpc606_5_231         |     7|
|250   |      gpc175           |gpc606_5_232         |     7|
|251   |      gpc176           |gpc606_5_233         |     7|
|252   |      gpc177           |gpc615_5_234         |     8|
|253   |      gpc178           |gpc615_5_235         |     8|
|254   |      gpc179           |gpc615_5_236         |     8|
|255   |      gpc18            |gpc1163_5_237        |     6|
|256   |      gpc180           |gpc615_5_238         |     8|
|257   |      gpc181           |gpc615_5_239         |     8|
|258   |      gpc182           |gpc615_5_240         |     8|
|259   |      gpc183           |gpc615_5_241         |     8|
|260   |      gpc184           |gpc615_5_242         |     8|
|261   |      gpc185           |gpc615_5_243         |     8|
|262   |      gpc186           |gpc615_5_244         |     8|
|263   |      gpc187           |gpc615_5_245         |     8|
|264   |      gpc188           |gpc615_5_246         |     8|
|265   |      gpc189           |gpc615_5_247         |     8|
|266   |      gpc19            |gpc1163_5_248        |     6|
|267   |      gpc190           |gpc615_5_249         |     8|
|268   |      gpc191           |gpc117_4             |     6|
|269   |      gpc192           |gpc117_4_250         |     6|
|270   |      gpc193           |gpc117_4_251         |     6|
|271   |      gpc194           |gpc117_4_252         |     6|
|272   |      gpc195           |gpc606_5_253         |     7|
|273   |      gpc196           |gpc606_5_254         |     7|
|274   |      gpc197           |gpc606_5_255         |     7|
|275   |      gpc198           |gpc606_5_256         |     7|
|276   |      gpc199           |gpc606_5_257         |     7|
|277   |      gpc2             |gpc2135_5_258        |     7|
|278   |      gpc20            |gpc1163_5_259        |     6|
|279   |      gpc200           |gpc606_5_260         |     7|
|280   |      gpc201           |gpc606_5_261         |     7|
|281   |      gpc202           |gpc606_5_262         |     7|
|282   |      gpc203           |gpc606_5_263         |     7|
|283   |      gpc204           |gpc606_5_264         |     7|
|284   |      gpc205           |gpc606_5_265         |     7|
|285   |      gpc206           |gpc615_5_266         |     8|
|286   |      gpc207           |gpc615_5_267         |     8|
|287   |      gpc208           |gpc615_5_268         |     8|
|288   |      gpc209           |gpc615_5_269         |     8|
|289   |      gpc21            |gpc1163_5_270        |     6|
|290   |      gpc210           |gpc615_5_271         |     8|
|291   |      gpc211           |gpc615_5_272         |     8|
|292   |      gpc212           |gpc615_5_273         |     8|
|293   |      gpc213           |gpc615_5_274         |     8|
|294   |      gpc214           |gpc615_5_275         |     8|
|295   |      gpc215           |gpc615_5_276         |     8|
|296   |      gpc216           |gpc615_5_277         |     8|
|297   |      gpc217           |gpc615_5_278         |     8|
|298   |      gpc218           |gpc606_5_279         |     7|
|299   |      gpc219           |gpc606_5_280         |     7|
|300   |      gpc22            |gpc1163_5_281        |     6|
|301   |      gpc220           |gpc606_5_282         |     7|
|302   |      gpc221           |gpc606_5_283         |     7|
|303   |      gpc222           |gpc606_5_284         |     7|
|304   |      gpc223           |gpc606_5_285         |     7|
|305   |      gpc224           |gpc606_5_286         |     7|
|306   |      gpc225           |gpc606_5_287         |     7|
|307   |      gpc226           |gpc606_5_288         |     7|
|308   |      gpc227           |gpc606_5_289         |     7|
|309   |      gpc228           |gpc606_5_290         |     7|
|310   |      gpc229           |gpc606_5_291         |     7|
|311   |      gpc23            |gpc1163_5_292        |     6|
|312   |      gpc230           |gpc606_5_293         |     7|
|313   |      gpc231           |gpc606_5_294         |     7|
|314   |      gpc232           |gpc606_5_295         |     7|
|315   |      gpc233           |gpc606_5_296         |     7|
|316   |      gpc234           |gpc606_5_297         |     7|
|317   |      gpc235           |gpc606_5_298         |     7|
|318   |      gpc236           |gpc606_5_299         |     7|
|319   |      gpc237           |gpc606_5_300         |     7|
|320   |      gpc238           |gpc117_4_301         |     6|
|321   |      gpc239           |gpc117_4_302         |     6|
|322   |      gpc24            |gpc606_5_303         |     7|
|323   |      gpc240           |gpc117_4_304         |     6|
|324   |      gpc241           |gpc117_4_305         |     6|
|325   |      gpc242           |gpc606_5_306         |     7|
|326   |      gpc243           |gpc606_5_307         |     7|
|327   |      gpc244           |gpc606_5_308         |     7|
|328   |      gpc245           |gpc606_5_309         |     7|
|329   |      gpc246           |gpc606_5_310         |     7|
|330   |      gpc247           |gpc606_5_311         |     7|
|331   |      gpc248           |gpc606_5_312         |     7|
|332   |      gpc249           |gpc606_5_313         |     7|
|333   |      gpc25            |gpc606_5_314         |     7|
|334   |      gpc250           |gpc606_5_315         |     7|
|335   |      gpc251           |gpc606_5_316         |     7|
|336   |      gpc252           |gpc606_5_317         |     7|
|337   |      gpc253           |gpc606_5_318         |     7|
|338   |      gpc254           |gpc606_5_319         |     7|
|339   |      gpc255           |gpc606_5_320         |     7|
|340   |      gpc256           |gpc606_5_321         |     7|
|341   |      gpc257           |gpc606_5_322         |     7|
|342   |      gpc258           |gpc606_5_323         |     7|
|343   |      gpc259           |gpc606_5_324         |     7|
|344   |      gpc26            |gpc606_5_325         |     7|
|345   |      gpc260           |gpc606_5_326         |     7|
|346   |      gpc261           |gpc606_5_327         |     7|
|347   |      gpc262           |gpc606_5_328         |     7|
|348   |      gpc263           |gpc606_5_329         |     7|
|349   |      gpc264           |gpc606_5_330         |     7|
|350   |      gpc265           |gpc606_5_331         |     7|
|351   |      gpc266           |gpc606_5_332         |     7|
|352   |      gpc267           |gpc606_5_333         |     7|
|353   |      gpc268           |gpc606_5_334         |     7|
|354   |      gpc269           |gpc615_5_335         |     8|
|355   |      gpc27            |gpc606_5_336         |     7|
|356   |      gpc270           |gpc615_5_337         |     8|
|357   |      gpc271           |gpc615_5_338         |     8|
|358   |      gpc272           |gpc615_5_339         |     8|
|359   |      gpc273           |gpc615_5_340         |     8|
|360   |      gpc274           |gpc615_5_341         |     8|
|361   |      gpc275           |gpc615_5_342         |     8|
|362   |      gpc276           |gpc615_5_343         |     8|
|363   |      gpc277           |gpc615_5_344         |     8|
|364   |      gpc278           |gpc615_5_345         |     8|
|365   |      gpc279           |gpc1163_5_346        |     6|
|366   |      gpc28            |gpc606_5_347         |     7|
|367   |      gpc280           |gpc1163_5_348        |     6|
|368   |      gpc281           |gpc1163_5_349        |     6|
|369   |      gpc282           |gpc1163_5_350        |     6|
|370   |      gpc283           |gpc1163_5_351        |     6|
|371   |      gpc284           |gpc1163_5_352        |     6|
|372   |      gpc285           |gpc1163_5_353        |     6|
|373   |      gpc286           |gpc1163_5_354        |     6|
|374   |      gpc287           |gpc1163_5_355        |     6|
|375   |      gpc288           |gpc1163_5_356        |     6|
|376   |      gpc289           |gpc606_5_357         |     7|
|377   |      gpc29            |gpc606_5_358         |     7|
|378   |      gpc290           |gpc606_5_359         |     7|
|379   |      gpc291           |gpc606_5_360         |     7|
|380   |      gpc292           |gpc606_5_361         |     7|
|381   |      gpc293           |gpc606_5_362         |     7|
|382   |      gpc294           |gpc606_5_363         |     7|
|383   |      gpc295           |gpc606_5_364         |     7|
|384   |      gpc296           |gpc606_5_365         |     7|
|385   |      gpc297           |gpc606_5_366         |     7|
|386   |      gpc298           |gpc606_5_367         |     7|
|387   |      gpc299           |gpc606_5_368         |     7|
|388   |      gpc3             |gpc2135_5_369        |     7|
|389   |      gpc30            |gpc606_5_370         |     7|
|390   |      gpc300           |gpc606_5_371         |     7|
|391   |      gpc301           |gpc606_5_372         |     7|
|392   |      gpc302           |gpc606_5_373         |     7|
|393   |      gpc303           |gpc606_5_374         |     7|
|394   |      gpc304           |gpc606_5_375         |     7|
|395   |      gpc305           |gpc606_5_376         |     7|
|396   |      gpc306           |gpc615_5_377         |     8|
|397   |      gpc307           |gpc615_5_378         |     8|
|398   |      gpc308           |gpc606_5_379         |     7|
|399   |      gpc309           |gpc606_5_380         |     7|
|400   |      gpc31            |gpc606_5_381         |     7|
|401   |      gpc310           |gpc606_5_382         |     7|
|402   |      gpc311           |gpc606_5_383         |     7|
|403   |      gpc312           |gpc606_5_384         |     7|
|404   |      gpc313           |gpc606_5_385         |     7|
|405   |      gpc314           |gpc606_5_386         |     7|
|406   |      gpc315           |gpc606_5_387         |     7|
|407   |      gpc316           |gpc606_5_388         |     7|
|408   |      gpc317           |gpc606_5_389         |     7|
|409   |      gpc318           |gpc606_5_390         |     7|
|410   |      gpc319           |gpc606_5_391         |     7|
|411   |      gpc32            |gpc606_5_392         |     7|
|412   |      gpc320           |gpc606_5_393         |     7|
|413   |      gpc321           |gpc606_5_394         |     7|
|414   |      gpc322           |gpc606_5_395         |     7|
|415   |      gpc323           |gpc606_5_396         |     7|
|416   |      gpc324           |gpc606_5_397         |     7|
|417   |      gpc325           |gpc606_5_398         |     7|
|418   |      gpc326           |gpc606_5_399         |     7|
|419   |      gpc327           |gpc606_5_400         |     7|
|420   |      gpc328           |gpc606_5_401         |     7|
|421   |      gpc329           |gpc606_5_402         |     7|
|422   |      gpc33            |gpc606_5_403         |     7|
|423   |      gpc330           |gpc606_5_404         |     7|
|424   |      gpc331           |gpc606_5_405         |     7|
|425   |      gpc332           |gpc606_5_406         |     7|
|426   |      gpc333           |gpc606_5_407         |     7|
|427   |      gpc334           |gpc606_5_408         |     7|
|428   |      gpc335           |gpc606_5_409         |     7|
|429   |      gpc336           |gpc606_5_410         |     7|
|430   |      gpc337           |gpc606_5_411         |     7|
|431   |      gpc338           |gpc606_5_412         |     7|
|432   |      gpc339           |gpc606_5_413         |     7|
|433   |      gpc34            |gpc606_5_414         |     7|
|434   |      gpc340           |gpc606_5_415         |     7|
|435   |      gpc341           |gpc606_5_416         |     7|
|436   |      gpc342           |gpc606_5_417         |     7|
|437   |      gpc343           |gpc615_5_418         |     8|
|438   |      gpc344           |gpc615_5_419         |     8|
|439   |      gpc345           |gpc615_5_420         |     8|
|440   |      gpc346           |gpc615_5_421         |     8|
|441   |      gpc347           |gpc615_5_422         |     8|
|442   |      gpc348           |gpc615_5_423         |     8|
|443   |      gpc349           |gpc615_5_424         |     8|
|444   |      gpc35            |gpc606_5_425         |     7|
|445   |      gpc350           |gpc615_5_426         |     8|
|446   |      gpc351           |gpc615_5_427         |     8|
|447   |      gpc352           |gpc615_5_428         |     8|
|448   |      gpc353           |gpc615_5_429         |     8|
|449   |      gpc354           |gpc615_5_430         |     8|
|450   |      gpc355           |gpc615_5_431         |     8|
|451   |      gpc356           |gpc615_5_432         |     8|
|452   |      gpc357           |gpc615_5_433         |     8|
|453   |      gpc358           |gpc615_5_434         |     8|
|454   |      gpc359           |gpc615_5_435         |     8|
|455   |      gpc36            |gpc606_5_436         |     7|
|456   |      gpc360           |gpc2135_5_437        |     7|
|457   |      gpc361           |gpc606_5_438         |     7|
|458   |      gpc362           |gpc606_5_439         |     7|
|459   |      gpc363           |gpc606_5_440         |     7|
|460   |      gpc364           |gpc606_5_441         |     7|
|461   |      gpc365           |gpc606_5_442         |     7|
|462   |      gpc366           |gpc606_5_443         |     7|
|463   |      gpc367           |gpc606_5_444         |     7|
|464   |      gpc368           |gpc606_5_445         |     7|
|465   |      gpc369           |gpc606_5_446         |     7|
|466   |      gpc37            |gpc606_5_447         |     7|
|467   |      gpc370           |gpc606_5_448         |     7|
|468   |      gpc371           |gpc606_5_449         |     7|
|469   |      gpc372           |gpc606_5_450         |     7|
|470   |      gpc373           |gpc606_5_451         |     7|
|471   |      gpc374           |gpc606_5_452         |     7|
|472   |      gpc375           |gpc606_5_453         |     7|
|473   |      gpc376           |gpc606_5_454         |     7|
|474   |      gpc377           |gpc606_5_455         |     7|
|475   |      gpc378           |gpc606_5_456         |     7|
|476   |      gpc379           |gpc606_5_457         |     7|
|477   |      gpc38            |gpc615_5_458         |     8|
|478   |      gpc380           |gpc606_5_459         |     7|
|479   |      gpc381           |gpc606_5_460         |     7|
|480   |      gpc382           |gpc606_5_461         |     7|
|481   |      gpc383           |gpc606_5_462         |     7|
|482   |      gpc384           |gpc606_5_463         |     7|
|483   |      gpc385           |gpc606_5_464         |     7|
|484   |      gpc386           |gpc606_5_465         |     7|
|485   |      gpc387           |gpc606_5_466         |     7|
|486   |      gpc388           |gpc606_5_467         |     7|
|487   |      gpc389           |gpc606_5_468         |     7|
|488   |      gpc39            |gpc615_5_469         |     8|
|489   |      gpc390           |gpc606_5_470         |     7|
|490   |      gpc391           |gpc606_5_471         |     7|
|491   |      gpc392           |gpc606_5_472         |     7|
|492   |      gpc393           |gpc606_5_473         |     7|
|493   |      gpc394           |gpc606_5_474         |     7|
|494   |      gpc395           |gpc606_5_475         |     7|
|495   |      gpc396           |gpc606_5_476         |     7|
|496   |      gpc397           |gpc606_5_477         |     7|
|497   |      gpc398           |gpc606_5_478         |     7|
|498   |      gpc399           |gpc606_5_479         |     7|
|499   |      gpc4             |gpc2135_5_480        |     7|
|500   |      gpc40            |gpc615_5_481         |     8|
|501   |      gpc400           |gpc606_5_482         |     7|
|502   |      gpc401           |gpc606_5_483         |     7|
|503   |      gpc402           |gpc606_5_484         |     7|
|504   |      gpc403           |gpc606_5_485         |     7|
|505   |      gpc404           |gpc606_5_486         |     7|
|506   |      gpc41            |gpc615_5_487         |     8|
|507   |      gpc42            |gpc615_5_488         |     8|
|508   |      gpc43            |gpc615_5_489         |     8|
|509   |      gpc44            |gpc615_5_490         |     8|
|510   |      gpc45            |gpc615_5_491         |     8|
|511   |      gpc46            |gpc615_5_492         |     8|
|512   |      gpc47            |gpc615_5_493         |     8|
|513   |      gpc48            |gpc615_5_494         |     8|
|514   |      gpc49            |gpc615_5_495         |     8|
|515   |      gpc5             |gpc2135_5_496        |     7|
|516   |      gpc50            |gpc615_5_497         |     8|
|517   |      gpc51            |gpc615_5_498         |     8|
|518   |      gpc52            |gpc615_5_499         |     8|
|519   |      gpc53            |gpc615_5_500         |     8|
|520   |      gpc54            |gpc615_5_501         |     8|
|521   |      gpc55            |gpc615_5_502         |     8|
|522   |      gpc56            |gpc615_5_503         |     8|
|523   |      gpc57            |gpc615_5_504         |     8|
|524   |      gpc58            |gpc615_5_505         |     8|
|525   |      gpc59            |gpc615_5_506         |     8|
|526   |      gpc6             |gpc2135_5_507        |     7|
|527   |      gpc60            |gpc615_5_508         |     8|
|528   |      gpc61            |gpc615_5_509         |     8|
|529   |      gpc62            |gpc615_5_510         |     8|
|530   |      gpc63            |gpc615_5_511         |     8|
|531   |      gpc64            |gpc615_5_512         |     8|
|532   |      gpc65            |gpc615_5_513         |     8|
|533   |      gpc66            |gpc615_5_514         |     8|
|534   |      gpc67            |gpc615_5_515         |     8|
|535   |      gpc68            |gpc615_5_516         |     8|
|536   |      gpc69            |gpc606_5_517         |     7|
|537   |      gpc7             |gpc2135_5_518        |     7|
|538   |      gpc70            |gpc606_5_519         |     7|
|539   |      gpc71            |gpc606_5_520         |     7|
|540   |      gpc72            |gpc606_5_521         |     7|
|541   |      gpc73            |gpc606_5_522         |     7|
|542   |      gpc74            |gpc606_5_523         |     7|
|543   |      gpc75            |gpc606_5_524         |     7|
|544   |      gpc76            |gpc606_5_525         |     7|
|545   |      gpc77            |gpc606_5_526         |     7|
|546   |      gpc78            |gpc606_5_527         |     7|
|547   |      gpc788           |gpc1163_5_528        |     6|
|548   |      gpc789           |gpc1163_5_529        |     6|
|549   |      gpc79            |gpc606_5_530         |     7|
|550   |      gpc790           |gpc1163_5_531        |     6|
|551   |      gpc791           |gpc606_5_532         |     7|
|552   |      gpc792           |gpc615_5_533         |     8|
|553   |      gpc793           |gpc615_5_534         |     8|
|554   |      gpc794           |gpc615_5_535         |     8|
|555   |      gpc795           |gpc615_5_536         |     8|
|556   |      gpc796           |gpc615_5_537         |     8|
|557   |      gpc797           |gpc615_5_538         |     8|
|558   |      gpc798           |gpc615_5_539         |     8|
|559   |      gpc799           |gpc606_5_540         |     7|
|560   |      gpc8             |gpc2135_5_541        |     7|
|561   |      gpc80            |gpc606_5_542         |     7|
|562   |      gpc800           |gpc606_5_543         |     7|
|563   |      gpc801           |gpc606_5_544         |     7|
|564   |      gpc802           |gpc606_5_545         |     7|
|565   |      gpc803           |gpc606_5_546         |     7|
|566   |      gpc804           |gpc615_5_547         |     8|
|567   |      gpc805           |gpc615_5_548         |     8|
|568   |      gpc806           |gpc615_5_549         |     8|
|569   |      gpc807           |gpc615_5_550         |     8|
|570   |      gpc808           |gpc615_5_551         |     8|
|571   |      gpc809           |gpc615_5_552         |     8|
|572   |      gpc81            |gpc606_5_553         |     7|
|573   |      gpc810           |gpc615_5_554         |     8|
|574   |      gpc811           |gpc606_5_555         |     7|
|575   |      gpc812           |gpc606_5_556         |     7|
|576   |      gpc813           |gpc606_5_557         |     7|
|577   |      gpc814           |gpc606_5_558         |     7|
|578   |      gpc815           |gpc606_5_559         |     7|
|579   |      gpc816           |gpc606_5_560         |     7|
|580   |      gpc817           |gpc606_5_561         |     7|
|581   |      gpc818           |gpc606_5_562         |     7|
|582   |      gpc819           |gpc606_5_563         |     7|
|583   |      gpc82            |gpc606_5_564         |     7|
|584   |      gpc820           |gpc606_5_565         |     7|
|585   |      gpc821           |gpc606_5_566         |     7|
|586   |      gpc822           |gpc606_5_567         |     7|
|587   |      gpc823           |gpc606_5_568         |     7|
|588   |      gpc824           |gpc606_5_569         |     7|
|589   |      gpc825           |gpc606_5_570         |     7|
|590   |      gpc826           |gpc606_5_571         |     7|
|591   |      gpc827           |gpc606_5_572         |     7|
|592   |      gpc828           |gpc606_5_573         |     7|
|593   |      gpc829           |gpc606_5_574         |     7|
|594   |      gpc83            |gpc606_5_575         |     7|
|595   |      gpc830           |gpc606_5_576         |     7|
|596   |      gpc831           |gpc606_5_577         |     7|
|597   |      gpc832           |gpc606_5_578         |     7|
|598   |      gpc833           |gpc606_5_579         |     7|
|599   |      gpc834           |gpc606_5_580         |     7|
|600   |      gpc835           |gpc606_5_581         |     7|
|601   |      gpc836           |gpc606_5_582         |     7|
|602   |      gpc837           |gpc606_5_583         |     7|
|603   |      gpc838           |gpc606_5_584         |     7|
|604   |      gpc839           |gpc606_5_585         |     7|
|605   |      gpc84            |gpc606_5_586         |     7|
|606   |      gpc840           |gpc606_5_587         |     7|
|607   |      gpc841           |gpc606_5_588         |     7|
|608   |      gpc842           |gpc606_5_589         |     7|
|609   |      gpc843           |gpc606_5_590         |     7|
|610   |      gpc844           |gpc606_5_591         |     7|
|611   |      gpc845           |gpc615_5_592         |     8|
|612   |      gpc846           |gpc615_5_593         |     8|
|613   |      gpc847           |gpc615_5_594         |     8|
|614   |      gpc848           |gpc606_5_595         |     7|
|615   |      gpc849           |gpc606_5_596         |     7|
|616   |      gpc85            |gpc606_5_597         |     7|
|617   |      gpc850           |gpc606_5_598         |     7|
|618   |      gpc851           |gpc606_5_599         |     7|
|619   |      gpc852           |gpc606_5_600         |     7|
|620   |      gpc853           |gpc606_5_601         |     7|
|621   |      gpc854           |gpc606_5_602         |     7|
|622   |      gpc855           |gpc606_5_603         |     7|
|623   |      gpc856           |gpc606_5_604         |     7|
|624   |      gpc857           |gpc606_5_605         |     7|
|625   |      gpc858           |gpc606_5_606         |     7|
|626   |      gpc859           |gpc615_5_607         |     8|
|627   |      gpc86            |gpc606_5_608         |     7|
|628   |      gpc860           |gpc615_5_609         |     8|
|629   |      gpc861           |gpc606_5_610         |     7|
|630   |      gpc862           |gpc606_5_611         |     7|
|631   |      gpc863           |gpc1415_5_612        |     9|
|632   |      gpc864           |gpc615_5_613         |     8|
|633   |      gpc865           |gpc615_5_614         |     8|
|634   |      gpc866           |gpc615_5_615         |     8|
|635   |      gpc867           |gpc615_5_616         |     8|
|636   |      gpc868           |gpc615_5_617         |     8|
|637   |      gpc869           |gpc606_5_618         |     7|
|638   |      gpc87            |gpc606_5_619         |     7|
|639   |      gpc870           |gpc606_5_620         |     7|
|640   |      gpc871           |gpc606_5_621         |     7|
|641   |      gpc872           |gpc606_5_622         |     7|
|642   |      gpc873           |gpc606_5_623         |     7|
|643   |      gpc874           |gpc606_5_624         |     7|
|644   |      gpc875           |gpc606_5_625         |     7|
|645   |      gpc876           |gpc1406_5_626        |     8|
|646   |      gpc877           |gpc615_5_627         |     8|
|647   |      gpc878           |gpc615_5_628         |     8|
|648   |      gpc879           |gpc615_5_629         |     8|
|649   |      gpc88            |gpc606_5_630         |     7|
|650   |      gpc880           |gpc615_5_631         |     8|
|651   |      gpc881           |gpc615_5_632         |     8|
|652   |      gpc882           |gpc615_5_633         |     8|
|653   |      gpc883           |gpc615_5_634         |     8|
|654   |      gpc884           |gpc615_5_635         |     8|
|655   |      gpc885           |gpc615_5_636         |     8|
|656   |      gpc886           |gpc615_5_637         |     8|
|657   |      gpc887           |gpc615_5_638         |     8|
|658   |      gpc888           |gpc606_5_639         |     7|
|659   |      gpc889           |gpc606_5_640         |     7|
|660   |      gpc89            |gpc606_5_641         |     7|
|661   |      gpc890           |gpc606_5_642         |     7|
|662   |      gpc891           |gpc615_5_643         |     8|
|663   |      gpc892           |gpc615_5_644         |     8|
|664   |      gpc893           |gpc615_5_645         |     8|
|665   |      gpc894           |gpc606_5_646         |     7|
|666   |      gpc895           |gpc606_5_647         |     7|
|667   |      gpc896           |gpc606_5_648         |     7|
|668   |      gpc897           |gpc606_5_649         |     7|
|669   |      gpc898           |gpc606_5_650         |     7|
|670   |      gpc899           |gpc606_5_651         |     7|
|671   |      gpc9             |gpc2135_5_652        |     7|
|672   |      gpc90            |gpc606_5_653         |     7|
|673   |      gpc900           |gpc606_5_654         |     7|
|674   |      gpc901           |gpc606_5_655         |     7|
|675   |      gpc902           |gpc606_5_656         |     7|
|676   |      gpc903           |gpc606_5_657         |     7|
|677   |      gpc904           |gpc606_5_658         |     7|
|678   |      gpc905           |gpc606_5_659         |     7|
|679   |      gpc906           |gpc615_5_660         |     8|
|680   |      gpc907           |gpc615_5_661         |     8|
|681   |      gpc908           |gpc606_5_662         |     7|
|682   |      gpc909           |gpc606_5_663         |     7|
|683   |      gpc91            |gpc606_5_664         |     7|
|684   |      gpc910           |gpc606_5_665         |     7|
|685   |      gpc911           |gpc606_5_666         |     7|
|686   |      gpc912           |gpc606_5_667         |     7|
|687   |      gpc913           |gpc606_5_668         |     7|
|688   |      gpc914           |gpc606_5_669         |     7|
|689   |      gpc915           |gpc606_5_670         |     7|
|690   |      gpc916           |gpc606_5_671         |     7|
|691   |      gpc917           |gpc606_5_672         |     7|
|692   |      gpc918           |gpc606_5_673         |     7|
|693   |      gpc919           |gpc606_5_674         |     7|
|694   |      gpc92            |gpc615_5_675         |     8|
|695   |      gpc920           |gpc606_5_676         |     7|
|696   |      gpc921           |gpc606_5_677         |     7|
|697   |      gpc922           |gpc606_5_678         |     7|
|698   |      gpc923           |gpc606_5_679         |     7|
|699   |      gpc924           |gpc606_5_680         |     7|
|700   |      gpc925           |gpc606_5_681         |     7|
|701   |      gpc926           |gpc606_5_682         |     7|
|702   |      gpc927           |gpc606_5_683         |     7|
|703   |      gpc928           |gpc606_5_684         |     7|
|704   |      gpc929           |gpc606_5_685         |     7|
|705   |      gpc93            |gpc615_5_686         |     8|
|706   |      gpc930           |gpc606_5_687         |     7|
|707   |      gpc931           |gpc606_5_688         |     7|
|708   |      gpc932           |gpc606_5_689         |     7|
|709   |      gpc933           |gpc606_5_690         |     7|
|710   |      gpc934           |gpc606_5_691         |     7|
|711   |      gpc935           |gpc606_5_692         |     7|
|712   |      gpc936           |gpc606_5_693         |     7|
|713   |      gpc937           |gpc606_5_694         |     7|
|714   |      gpc938           |gpc606_5_695         |     7|
|715   |      gpc939           |gpc606_5_696         |     7|
|716   |      gpc94            |gpc615_5_697         |     8|
|717   |      gpc940           |gpc606_5_698         |     7|
|718   |      gpc941           |gpc606_5_699         |     7|
|719   |      gpc942           |gpc606_5_700         |     7|
|720   |      gpc943           |gpc606_5_701         |     7|
|721   |      gpc944           |gpc606_5_702         |     7|
|722   |      gpc945           |gpc606_5_703         |     7|
|723   |      gpc946           |gpc615_5_704         |     8|
|724   |      gpc947           |gpc615_5_705         |     8|
|725   |      gpc948           |gpc606_5_706         |     7|
|726   |      gpc949           |gpc606_5_707         |     7|
|727   |      gpc95            |gpc615_5_708         |     8|
|728   |      gpc950           |gpc606_5_709         |     7|
|729   |      gpc951           |gpc615_5_710         |     8|
|730   |      gpc952           |gpc615_5_711         |     8|
|731   |      gpc953           |gpc606_5_712         |     7|
|732   |      gpc954           |gpc606_5_713         |     7|
|733   |      gpc955           |gpc606_5_714         |     7|
|734   |      gpc956           |gpc606_5_715         |     7|
|735   |      gpc957           |gpc606_5_716         |     7|
|736   |      gpc958           |gpc606_5_717         |     7|
|737   |      gpc959           |gpc615_5_718         |     8|
|738   |      gpc96            |gpc615_5_719         |     8|
|739   |      gpc960           |gpc615_5_720         |     8|
|740   |      gpc961           |gpc615_5_721         |     8|
|741   |      gpc962           |gpc615_5_722         |     8|
|742   |      gpc963           |gpc615_5_723         |     8|
|743   |      gpc964           |gpc615_5_724         |     8|
|744   |      gpc965           |gpc615_5_725         |     8|
|745   |      gpc966           |gpc615_5_726         |     8|
|746   |      gpc967           |gpc615_5_727         |     8|
|747   |      gpc968           |gpc135_4_728         |     5|
|748   |      gpc969           |gpc606_5_729         |     7|
|749   |      gpc97            |gpc615_5_730         |     8|
|750   |      gpc970           |gpc606_5_731         |     7|
|751   |      gpc98            |gpc615_5_732         |     8|
|752   |      gpc99            |gpc615_5_733         |     8|
|753   |    rowadder2_1inst    |rowadder2_1_39       |    88|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.859 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.867 ; gain = 651.852 ; free physical = 1432 ; free virtual = 7671
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2021.703 ; gain = 0.000 ; free physical = 1713 ; free virtual = 7952
INFO: [Netlist 29-17] Analyzing 2019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.293 ; gain = 0.000 ; free physical = 1617 ; free virtual = 7856
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1260 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1260 instances

Synth Design complete | Checksum: 94af4ea6
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2176.328 ; gain = 833.195 ; free physical = 1616 ; free virtual = 7855
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1322.293; main = 1322.293; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2176.297; main = 2176.297; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2200.305 ; gain = 0.000 ; free physical = 1616 ; free virtual = 7856
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 01:59:54 2024...
[Sat Aug 10 01:59:57 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2852 ; free virtual = 9085
[Sat Aug 10 01:59:57 2024] Launched impl_1...
Run output will be captured here: /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/runme.log
[Sat Aug 10 01:59:57 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source shift_register.tcl -notrace
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1692.184 ; gain = 0.000 ; free physical = 2022 ; free virtual = 8255
INFO: [Netlist 29-17] Analyzing 2019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1783.809 ; gain = 3.000 ; free physical = 1934 ; free virtual = 8168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.809 ; gain = 0.000 ; free physical = 1934 ; free virtual = 8168
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1260 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1260 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1896.402 ; gain = 112.559 ; free physical = 1909 ; free virtual = 8143

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 187fdd427

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2401.223 ; gain = 504.820 ; free physical = 1484 ; free virtual = 7717

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 187fdd427

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.027 ; gain = 0.000 ; free physical = 1181 ; free virtual = 7411

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 187fdd427

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.027 ; gain = 0.000 ; free physical = 1181 ; free virtual = 7411
Phase 1 Initialization | Checksum: 187fdd427

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2709.027 ; gain = 0.000 ; free physical = 1181 ; free virtual = 7411

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 187fdd427

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2709.027 ; gain = 0.000 ; free physical = 1178 ; free virtual = 7411

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 187fdd427

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2709.027 ; gain = 0.000 ; free physical = 1178 ; free virtual = 7411
Phase 2 Timer Update And Timing Data Collection | Checksum: 187fdd427

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2709.027 ; gain = 0.000 ; free physical = 1178 ; free virtual = 7411

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15033fb4

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2765.055 ; gain = 56.027 ; free physical = 1177 ; free virtual = 7410
Retarget | Checksum: 15033fb4
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 23 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e19ccc10

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2765.055 ; gain = 56.027 ; free physical = 1176 ; free virtual = 7409
Constant propagation | Checksum: e19ccc10
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 14 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: eb1d0caa

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2765.055 ; gain = 56.027 ; free physical = 1176 ; free virtual = 7409
Sweep | Checksum: eb1d0caa
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: eb1d0caa

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2797.070 ; gain = 88.043 ; free physical = 1176 ; free virtual = 7408
BUFG optimization | Checksum: eb1d0caa
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: eb1d0caa

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2797.070 ; gain = 88.043 ; free physical = 1176 ; free virtual = 7408
Shift Register Optimization | Checksum: eb1d0caa
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: eb1d0caa

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2797.070 ; gain = 88.043 ; free physical = 1176 ; free virtual = 7408
Post Processing Netlist | Checksum: eb1d0caa
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 171380515

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2797.070 ; gain = 88.043 ; free physical = 1176 ; free virtual = 7408

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.070 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7408
Phase 9.2 Verifying Netlist Connectivity | Checksum: 171380515

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2797.070 ; gain = 88.043 ; free physical = 1176 ; free virtual = 7408
Phase 9 Finalization | Checksum: 171380515

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2797.070 ; gain = 88.043 ; free physical = 1176 ; free virtual = 7408
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              23  |                                              0  |
|  Constant propagation         |               0  |              14  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 171380515

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2797.070 ; gain = 88.043 ; free physical = 1176 ; free virtual = 7408
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.070 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7408

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 171380515

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.070 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7408

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 171380515

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.070 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7408

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.070 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7408
Ending Netlist Obfuscation Task | Checksum: 171380515

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.070 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7408
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.070 ; gain = 1013.227 ; free physical = 1176 ; free virtual = 7408
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1139 ; free virtual = 7373
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1134 ; free virtual = 7368
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ecd27b9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1134 ; free virtual = 7368
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1134 ; free virtual = 7368

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c824e617

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1121 ; free virtual = 7355

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25cfa412f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7353

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25cfa412f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7353
Phase 1 Placer Initialization | Checksum: 25cfa412f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7353

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25cfa412f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7352

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25cfa412f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7352

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25cfa412f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7352

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 281c563ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1068 ; free virtual = 7302
Phase 2 Global Placement | Checksum: 281c563ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1068 ; free virtual = 7302

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 281c563ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1068 ; free virtual = 7302

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fa0d2c74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1068 ; free virtual = 7302

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cfee3813

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7308

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cfee3813

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7308

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1067 ; free virtual = 7301

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1067 ; free virtual = 7301

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301
Phase 3 Detail Placement | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301
Phase 4.3 Placer Reporting | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cd919b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301
Ending Placer Task | Checksum: 1b73e2c36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7301
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1060 ; free virtual = 7295
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7300
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1064 ; free virtual = 7300
Wrote PlaceDB: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1062 ; free virtual = 7305
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1062 ; free virtual = 7305
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1062 ; free virtual = 7305
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1061 ; free virtual = 7305
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1061 ; free virtual = 7305
Write Physdb Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2829.086 ; gain = 0.000 ; free physical = 1061 ; free virtual = 7305
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2846.426 ; gain = 1.000 ; free physical = 1066 ; free virtual = 7301
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.129 ; gain = 11.875 ; free physical = 1065 ; free virtual = 7300
Wrote PlaceDB: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2908.129 ; gain = 8.906 ; free physical = 1045 ; free virtual = 7287
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 1045 ; free virtual = 7287
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 1044 ; free virtual = 7286
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 1043 ; free virtual = 7286
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 1043 ; free virtual = 7286
Write Physdb Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2908.129 ; gain = 11.875 ; free physical = 1043 ; free virtual = 7286
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ca6bb09a ConstDB: 0 ShapeSum: ecd27b9c RouteDB: 0
Post Restoration Checksum: NetGraph: 306dd5fd | NumContArr: a064345b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25623ff92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3031.551 ; gain = 60.656 ; free physical = 912 ; free virtual = 7151

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25623ff92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3064.551 ; gain = 93.656 ; free physical = 879 ; free virtual = 7119

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25623ff92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3064.551 ; gain = 93.656 ; free physical = 879 ; free virtual = 7119
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8991
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8991
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ec88987d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 839 ; free virtual = 7077

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ec88987d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 839 ; free virtual = 7077

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2afc14452

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 839 ; free virtual = 7077
Phase 3 Initial Routing | Checksum: 2afc14452

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 839 ; free virtual = 7077

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 246f28843

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 843 ; free virtual = 7082
Phase 4 Rip-up And Reroute | Checksum: 246f28843

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 843 ; free virtual = 7082

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 246f28843

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 843 ; free virtual = 7082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 246f28843

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 843 ; free virtual = 7082
Phase 6 Post Hold Fix | Checksum: 246f28843

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 843 ; free virtual = 7082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.01323 %
  Global Horizontal Routing Utilization  = 1.33802 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 246f28843

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 843 ; free virtual = 7082

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 246f28843

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 842 ; free virtual = 7081

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 265d186aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 842 ; free virtual = 7081
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 108f5af32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 842 ; free virtual = 7081
Ending Routing Task | Checksum: 108f5af32

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3106.348 ; gain = 135.453 ; free physical = 842 ; free virtual = 7081

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3106.348 ; gain = 198.219 ; free physical = 842 ; free virtual = 7081
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.141 ; gain = 0.000 ; free physical = 816 ; free virtual = 7060
Wrote PlaceDB: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3201.141 ; gain = 0.000 ; free physical = 813 ; free virtual = 7066
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.141 ; gain = 0.000 ; free physical = 813 ; free virtual = 7066
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3201.141 ; gain = 0.000 ; free physical = 811 ; free virtual = 7065
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.141 ; gain = 0.000 ; free physical = 811 ; free virtual = 7065
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.141 ; gain = 0.000 ; free physical = 810 ; free virtual = 7065
Write Physdb Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3201.141 ; gain = 0.000 ; free physical = 810 ; free virtual = 7065
INFO: [Common 17-1381] The checkpoint '/home/kanai/reserch/pycmpgen/comp2_1project/comp2_1project.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 02:00:34 2024...
[Sat Aug 10 02:00:40 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:43 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2839 ; free virtual = 9086
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2845 ; free virtual = 9092
INFO: [Netlist 29-17] Analyzing 2018 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2846 ; free virtual = 9092
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2846 ; free virtual = 9092
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2846 ; free virtual = 9092
Read PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2845 ; free virtual = 9092
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2845 ; free virtual = 9092
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2845 ; free virtual = 9092
Read Physdb Files: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2845 ; free virtual = 9092
Restored from archive | CPU: 0.250000 secs | Memory: 11.198746 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2845 ; free virtual = 9092
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.215 ; gain = 0.000 ; free physical = 2845 ; free virtual = 9092
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1259 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1259 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 02:00:42 2024...
