Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\faq\Desktop\fpga-example\src\uart.v" into library work
Parsing module <uart_count>.
Parsing module <uart_tx>.
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Users\faq\Desktop\fpga-example\src\digital_tube.v" into library work
Parsing module <digital_tube>.
Analyzing Verilog file "C:\Users\faq\Desktop\fpga-example\src\top.v" into library work
Parsing verilog file "C:\Users\faq\Desktop\fpga-example\src\/uart.vh" included at line 3.
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <uart_tx>.

Elaborating module <uart_count>.

Elaborating module <uart_rx>.

Elaborating module <digital_tube>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\faq\Desktop\fpga-example\src\top.v".
    Found 32-bit register for signal <light>.
    Found 1-bit register for signal <led_speed>.
    Found 8-bit register for signal <byte_disp>.
    Found 32-bit register for signal <led_counter>.
    Found 32-bit subtractor for signal <alu_result[31]_unary_minus_18_OUT> created at line 97.
    Found 32-bit subtractor for signal <alu_A[31]_alu_B[31]_sub_24_OUT> created at line 86.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_27_OUT> created at line 88.
    Found 32-bit adder for signal <led_counter[31]_GND_1_o_add_2_OUT> created at line 50.
    Found 32-bit adder for signal <alu_A[31]_alu_B[31]_add_22_OUT> created at line 85.
    Found 8-bit adder for signal <byte_disp[7]_GND_1_o_add_53_OUT> created at line 145.
    Found 32-bit shifter arithmetic right for signal <alu_A[31]_alu_B[4]_shift_right_24_OUT> created at line 87
    Found 32-bit shifter logical left for signal <alu_A[31]_alu_B[4]_shift_left_25_OUT> created at line 88
    Found 32-bit shifter logical right for signal <alu_A[31]_GND_1_o_shift_right_27_OUT> created at line 88
    Found 4x40-bit Read Only RAM for signal <_n0158>
    Found 32-bit comparator equal for signal <led_counter[31]_led_period[31]_equal_4_o> created at line 50
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <top> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\faq\Desktop\fpga-example\src\uart.v".
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <bit_count>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn_INV_50_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <bit_count[2]_GND_4_o_sub_8_OUT> created at line 98.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <uart_count>.
    Related source file is "C:\Users\faq\Desktop\fpga-example\src\uart.v".
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_5_o_add_8_OUT> created at line 43.
    Found 16-bit comparator equal for signal <q> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <uart_count> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\faq\Desktop\fpga-example\src\uart.v".
    Found 8-bit register for signal <buffer>.
    Found 3-bit register for signal <bit_count>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <rx_ready>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn_INV_56_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <bit_count[2]_GND_6_o_sub_9_OUT> created at line 166.
    Found 16-bit adder for signal <period[15]_GND_6_o_add_1_OUT> created at line 132.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <digital_tube>.
    Related source file is "C:\Users\faq\Desktop\fpga-example\src\digital_tube.v".
    Found 2-bit register for signal <select>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_7_o_add_8_OUT> created at line 48.
    Found 2-bit adder for signal <select[1]_GND_7_o_add_10_OUT> created at line 49.
    Found 4-bit shifter logical left for signal <sel> created at line 21
    Found 28-bit shifter logical right for signal <n0025> created at line 81
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <digital_tube> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x40-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 3
 2-bit adder                                           : 2
 3-bit subtractor                                      : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 2
 16-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 2
 32-bit register                                       : 4
 8-bit register                                        : 4
# Comparators                                          : 3
 16-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 7
 28-bit shifter logical right                          : 2
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 4-bit shifter logical left                            : 2
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <digital_tube>.
The following registers are absorbed into counter <select>: 1 register on signal <select>.
Unit <digital_tube> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <led_counter>: 1 register on signal <led_counter>.
The following registers are absorbed into counter <byte_disp>: 1 register on signal <byte_disp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0158> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 40-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <uart_baud_sel> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x40-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 3
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 7-bit subtractor                                      : 1
# Counters                                             : 6
 2-bit up counter                                      : 2
 3-bit down counter                                    : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 3
 16-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 7
 28-bit shifter logical right                          : 2
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 4-bit shifter logical left                            : 2
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tx/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rx/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <top> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_count> ...

Optimizing unit <uart_rx> ...

Optimizing unit <digital_tube> ...
WARNING:Xst:1710 - FF/Latch <d0/counter_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d0/counter_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1/counter_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <d1/counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_10> 
INFO:Xst:2261 - The FF/Latch <d1/counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_11> 
INFO:Xst:2261 - The FF/Latch <d1/counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_12> 
INFO:Xst:2261 - The FF/Latch <d1/counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_13> 
INFO:Xst:2261 - The FF/Latch <d1/counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_14> 
INFO:Xst:2261 - The FF/Latch <led_counter_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <d1/counter_0> <d0/counter_0> 
INFO:Xst:2261 - The FF/Latch <led_counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <d1/counter_1> <d0/counter_1> 
INFO:Xst:2261 - The FF/Latch <led_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <d1/counter_2> <d0/counter_2> 
INFO:Xst:2261 - The FF/Latch <d1/counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_3> 
INFO:Xst:2261 - The FF/Latch <d1/counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_4> 
INFO:Xst:2261 - The FF/Latch <d1/counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_5> 
INFO:Xst:2261 - The FF/Latch <d1/counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_6> 
INFO:Xst:2261 - The FF/Latch <d1/counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_7> 
INFO:Xst:2261 - The FF/Latch <d1/counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_8> 
INFO:Xst:2261 - The FF/Latch <d1/counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/counter_9> 
INFO:Xst:2261 - The FF/Latch <d1/select_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/select_0> 
INFO:Xst:2261 - The FF/Latch <d1/select_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <d0/select_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 154
 Flip-Flops                                            : 154

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1408
#      GND                         : 1
#      INV                         : 74
#      LUT1                        : 116
#      LUT2                        : 93
#      LUT3                        : 98
#      LUT4                        : 75
#      LUT5                        : 163
#      LUT6                        : 313
#      MUXCY                       : 241
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 228
# FlipFlops/Latches                : 154
#      FD                          : 64
#      FDR                         : 80
#      FDRE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 140
#      IBUF                        : 74
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             154  out of  126576     0%  
 Number of Slice LUTs:                  932  out of  63288     1%  
    Number used as Logic:               932  out of  63288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    935
   Number with an unused Flip Flop:     781  out of    935    83%  
   Number with an unused LUT:             3  out of    935     0%  
   Number of fully used LUT-FF pairs:   151  out of    935    16%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         141
 Number of bonded IOBs:                 141  out of    480    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 154   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.419ns (Maximum Frequency: 155.796MHz)
   Minimum input arrival time before clock: 7.458ns
   Maximum output required time after clock: 9.120ns
   Maximum combinational path delay: 19.805ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 6.419ns (frequency: 155.796MHz)
  Total number of paths / destination ports: 47162 / 164
-------------------------------------------------------------------------
Delay:               6.419ns (Levels of Logic = 31)
  Source:            led_counter_0 (FF)
  Destination:       light_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: led_counter_0 to light_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  led_counter_0 (led_counter_0)
     INV:I->O              1   0.255   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_lut<0>_INV_0 (Madd_led_counter[31]_GND_1_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<0> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<1> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<2> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<3> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<4> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<5> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<6> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<7> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<8> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<9> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<10> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<11> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<12> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<13> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<14> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<15> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<16> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<17> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<18> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<19> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<20> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<21> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<22> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<23> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<24> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<25> (Madd_led_counter[31]_GND_1_o_add_2_OUT_cy<25>)
     XORCY:CI->O           1   0.206   1.137  Madd_led_counter[31]_GND_1_o_add_2_OUT_xor<26> (led_counter[31]_GND_1_o_add_2_OUT<26>)
     LUT6:I0->O            1   0.254   0.000  Mcompar_led_counter[31]_led_period[31]_equal_4_o_lut<6> (Mcompar_led_counter[31]_led_period[31]_equal_4_o_lut<6>)
     MUXCY:S->O           65   0.215   1.937  Mcompar_led_counter[31]_led_period[31]_equal_4_o_cy<6> (led_counter[31]_led_period[31]_equal_4_o1)
     LUT3:I2->O            1   0.254   0.000  led_counter_1_rstpot (led_counter_1_rstpot)
     FD:D                      0.074          led_counter_1
    ----------------------------------------
    Total                      6.419ns (2.579ns logic, 3.839ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 4582 / 229
-------------------------------------------------------------------------
Offset:              7.458ns (Levels of Logic = 16)
  Source:            user_key<0> (PAD)
  Destination:       rx/count/count_0 (FF)
  Destination Clock: clk_in rising

  Data Path: user_key<0> to rx/count/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.328   1.695  user_key_0_IBUF (Mram__n01585)
     LUT2:I0->O            1   0.250   0.000  Mram__n01581121 (Mram__n0158112)
     MUXCY:S->O            1   0.215   0.000  rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<1> (rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<2> (rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<3> (rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<4> (rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<5> (rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<6> (rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<7> (rx/Madd_period[15]_GND_6_o_add_1_OUT_cy<7>)
     XORCY:CI->O           1   0.206   1.137  rx/Madd_period[15]_GND_6_o_add_1_OUT_xor<8> (rx/period[15]_GND_6_o_add_1_OUT<8>)
     LUT6:I0->O            1   0.254   0.000  rx/count/Mcompar_q_lut<2> (rx/count/Mcompar_q_lut<2>)
     MUXCY:S->O            1   0.215   0.000  rx/count/Mcompar_q_cy<2> (rx/count/Mcompar_q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  rx/count/Mcompar_q_cy<3> (rx/count/Mcompar_q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  rx/count/Mcompar_q_cy<4> (rx/count/Mcompar_q_cy<4>)
     MUXCY:CI->O          38   0.023   1.620  rx/count/Mcompar_q_cy<5> (rx/count_q)
     LUT3:I2->O            1   0.254   0.000  rx/state_FSM_FFd1-In1 (rx/state_FSM_FFd1-In)
     FDR:D                     0.074          rx/state_FSM_FFd1
    ----------------------------------------
    Total                      7.458ns (3.005ns logic, 4.452ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 352 / 55
-------------------------------------------------------------------------
Offset:              9.120ns (Levels of Logic = 4)
  Source:            d1/select_1 (FF)
  Destination:       digital_tube1<6> (PAD)
  Source Clock:      clk_in rising

  Data Path: d1/select_1 to digital_tube1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.525   1.942  d1/select_1 (d1/select_1)
     LUT6:I0->O            1   0.254   0.958  d1/Sh421 (d1/Sh421)
     LUT5:I1->O            7   0.254   1.340  d1/Sh425 (d1/Sh42)
     LUT5:I0->O            1   0.254   0.681  d1/Mmux_seg61 (digital_tube1_5_OBUF)
     OBUF:I->O                 2.912          digital_tube1_5_OBUF (digital_tube1<5>)
    ----------------------------------------
    Total                      9.120ns (4.199ns logic, 4.921ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1060866 / 19
-------------------------------------------------------------------------
Delay:               19.805ns (Levels of Logic = 39)
  Source:            user_key<1> (PAD)
  Destination:       digital_tube1<5> (PAD)

  Data Path: user_key<1> to digital_tube1<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.328   1.829  user_key_1_IBUF (Mram__n015831)
     LUT4:I0->O            6   0.254   0.876  alu_op[6]_GND_1_o_equal_30_o<6>11 (alu_op[6]_GND_1_o_equal_30_o<6>1)
     LUT4:I3->O           51   0.254   2.284  alu_op[6]_PWR_1_o_equal_36_o<6>1 (alu_op[6]_PWR_1_o_equal_36_o)
     LUT6:I0->O            2   0.254   1.181  n0089<17>1 (n0089<17>1)
     LUT6:I0->O            1   0.254   1.137  n0089<29>3 (n0089<29>3)
     LUT6:I0->O            2   0.254   1.181  n0089<29>12_SW0 (N75)
     LUT6:I0->O            1   0.254   0.000  Msub_alu_result[31]_unary_minus_18_OUT_lut<3> (Msub_alu_result[31]_unary_minus_18_OUT_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<3> (Msub_alu_result[31]_unary_minus_18_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<4> (Msub_alu_result[31]_unary_minus_18_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<5> (Msub_alu_result[31]_unary_minus_18_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<6> (Msub_alu_result[31]_unary_minus_18_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<7> (Msub_alu_result[31]_unary_minus_18_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<8> (Msub_alu_result[31]_unary_minus_18_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<9> (Msub_alu_result[31]_unary_minus_18_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<10> (Msub_alu_result[31]_unary_minus_18_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<11> (Msub_alu_result[31]_unary_minus_18_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<12> (Msub_alu_result[31]_unary_minus_18_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<13> (Msub_alu_result[31]_unary_minus_18_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<14> (Msub_alu_result[31]_unary_minus_18_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<15> (Msub_alu_result[31]_unary_minus_18_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<16> (Msub_alu_result[31]_unary_minus_18_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<17> (Msub_alu_result[31]_unary_minus_18_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<18> (Msub_alu_result[31]_unary_minus_18_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<19> (Msub_alu_result[31]_unary_minus_18_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<20> (Msub_alu_result[31]_unary_minus_18_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<21> (Msub_alu_result[31]_unary_minus_18_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<22> (Msub_alu_result[31]_unary_minus_18_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<23> (Msub_alu_result[31]_unary_minus_18_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<24> (Msub_alu_result[31]_unary_minus_18_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<25> (Msub_alu_result[31]_unary_minus_18_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<26> (Msub_alu_result[31]_unary_minus_18_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<27> (Msub_alu_result[31]_unary_minus_18_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<28> (Msub_alu_result[31]_unary_minus_18_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Msub_alu_result[31]_unary_minus_18_OUT_cy<29> (Msub_alu_result[31]_unary_minus_18_OUT_cy<29>)
     XORCY:CI->O           1   0.206   0.790  Msub_alu_result[31]_unary_minus_18_OUT_xor<30> (alu_result[31]_unary_minus_18_OUT<30>)
     LUT6:I4->O            1   0.250   0.958  d1/Sh421 (d1/Sh421)
     LUT5:I1->O            7   0.254   1.340  d1/Sh425 (d1/Sh42)
     LUT5:I0->O            1   0.254   0.681  d1/Mmux_seg61 (digital_tube1_5_OBUF)
     OBUF:I->O                 2.912          digital_tube1_5_OBUF (digital_tube1<5>)
    ----------------------------------------
    Total                     19.805ns (7.547ns logic, 12.257ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.419|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.86 secs
 
--> 

Total memory usage is 228960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   18 (   0 filtered)

