
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.62

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.33 fmax = 230.80

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.37 source latency GPR[3][8]$_DFFE_PP_/CLK ^
  -0.36 target latency zero$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00    0.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.09    0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.09    0.00    0.71 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.75 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.75 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00    0.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.36   clock reconvergence pessimism
                         -0.04    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.99    1.99 ^ input external delay
     1    0.00    0.00    0.00    1.99 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.99 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    2.44 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.04    0.00    2.44 ^ place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.20    0.23    2.67 ^ place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.20    0.00    2.67 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.11    0.14    2.81 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.11    0.00    2.81 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.13    2.95 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    2.95 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.06    0.08    3.03 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.06    0.00    3.03 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.05    0.47    0.37    3.40 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.47    0.00    3.40 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.02    0.19    0.24    3.64 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.19    0.00    3.64 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.31    0.38    4.02 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.31    0.00    4.02 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.29    0.34    4.35 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.29    0.00    4.36 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.36   data arrival time

                          9.96    9.96   clock core_clock (rise edge)
                          0.00    9.96   clock source latency
     1    0.03    0.00    0.00    9.96 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.96 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.18   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00   10.14 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.18   10.32 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.06    0.00   10.32 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00   10.32   clock reconvergence pessimism
                         -0.34    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -4.36   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.99    1.99 ^ input external delay
     1    0.00    0.00    0.00    1.99 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.99 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    2.44 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.04    0.00    2.44 ^ place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.20    0.23    2.67 ^ place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.20    0.00    2.67 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.11    0.14    2.81 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.11    0.00    2.81 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.13    2.95 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    2.95 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.06    0.08    3.03 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.06    0.00    3.03 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.05    0.47    0.37    3.40 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.47    0.00    3.40 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.02    0.19    0.24    3.64 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.19    0.00    3.64 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.31    0.38    4.02 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.31    0.00    4.02 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.29    0.34    4.35 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.29    0.00    4.36 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.36   data arrival time

                          9.96    9.96   clock core_clock (rise edge)
                          0.00    9.96   clock source latency
     1    0.03    0.00    0.00    9.96 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.96 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.18   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00   10.14 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.18   10.32 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.06    0.00   10.32 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00   10.32   clock reconvergence pessimism
                         -0.34    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -4.36   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.822425365447998

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.48431396484375

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5541

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.018856598064303398

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8951

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[18]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: zero$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.37 ^ IR[18]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.67 v IR[18]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.22    0.89 v place49/X (sky130_fd_sc_hd__buf_4)
   0.39    1.29 ^ _1003_/Y (sky130_fd_sc_hd__inv_2)
   0.08    1.37 v _1114_/Y (sky130_fd_sc_hd__a21oi_1)
   0.34    1.71 ^ _1116_/Y (sky130_fd_sc_hd__a32oi_1)
   0.19    1.90 v _1132_/Y (sky130_fd_sc_hd__inv_1)
   0.28    2.18 v _1820_/COUT (sky130_fd_sc_hd__ha_1)
   0.48    2.66 v _1816_/COUT (sky130_fd_sc_hd__fa_1)
   0.11    2.77 ^ _1201_/Y (sky130_fd_sc_hd__inv_1)
   0.07    2.84 v _1202_/Y (sky130_fd_sc_hd__nand3_1)
   0.12    2.96 ^ _1203_/Y (sky130_fd_sc_hd__nand2_1)
   0.27    3.23 ^ _1204_/X (sky130_fd_sc_hd__xor2_1)
   0.13    3.36 v _1755_/Y (sky130_fd_sc_hd__nand3_1)
   0.13    3.49 ^ _1756_/Y (sky130_fd_sc_hd__nor2_1)
   0.09    3.58 v _1757_/Y (sky130_fd_sc_hd__nand3_1)
   0.13    3.70 ^ _1758_/Y (sky130_fd_sc_hd__nor2_1)
   0.08    3.78 v _1761_/Y (sky130_fd_sc_hd__nand3_1)
   0.16    3.94 ^ _1762_/Y (sky130_fd_sc_hd__nor2_1)
   0.07    4.01 v _1783_/Y (sky130_fd_sc_hd__nor2_1)
   0.12    4.13 ^ _1812_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    4.13 ^ zero$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           4.13   data arrival time

   9.96    9.96   clock core_clock (rise edge)
   0.00    9.96   clock source latency
   0.00    9.96 ^ clk (in)
   0.18   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   10.32 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.32 ^ zero$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00   10.32   clock reconvergence pessimism
  -0.06   10.25   library setup time
          10.25   data required time
---------------------------------------------------------
          10.25   data required time
          -4.13   data arrival time
---------------------------------------------------------
           6.13   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.75 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.75 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.36   clock reconvergence pessimism
  -0.04    0.32   library hold time
           0.32   data required time
---------------------------------------------------------
           0.32   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3635

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3688

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.3551

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.6241

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
129.138252

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.99e-04   8.69e-06   7.45e-10   4.07e-04  44.9%
Combinational          3.67e-05   8.01e-05   2.58e-09   1.17e-04  12.9%
Clock                  2.22e-04   1.61e-04   1.56e-10   3.83e-04  42.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.57e-04   2.50e-04   3.48e-09   9.07e-04 100.0%
                          72.4%      27.6%       0.0%
