INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yy/Downloads/Zhou_337564/Combinational circuit design1/Combinational circuit design1.srcs/sources_1/new/whenelse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Excess_3s'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yy/Downloads/Zhou_337564/Combinational circuit design1/Combinational circuit design1.srcs/sources_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Excess_3s_tb'
