// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   out_V_TREADY;
input  [7:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
wire   [0:0] icmp_ln295_fu_193_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg   [0:0] icmp_ln295_reg_444;
reg   [0:0] icmp_ln295_reg_444_pp0_iter2_reg;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state4_io;
wire    ap_CS_iter3_fsm_state4;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [0:0] p_ZL7threshs_8_q0;
wire   [1:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [0:0] p_ZL7threshs_9_q0;
wire   [1:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [0:0] p_ZL7threshs_10_q0;
wire   [1:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [1:0] p_ZL7threshs_11_q0;
wire   [1:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [1:0] p_ZL7threshs_12_q0;
wire   [1:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [1:0] p_ZL7threshs_13_q0;
wire   [1:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [1:0] p_ZL7threshs_14_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
wire   [0:0] icmp_ln295_reg_444_pp0_iter0_reg;
reg   [0:0] icmp_ln295_reg_444_pp0_iter1_reg;
reg   [7:0] tmp_reg_448;
reg   [7:0] tmp_reg_448_pp0_iter1_reg;
wire   [0:0] icmp_ln1085_3_fu_310_p2;
reg   [0:0] icmp_ln1085_3_reg_494;
wire   [0:0] icmp_ln1085_4_fu_319_p2;
reg   [0:0] icmp_ln1085_4_reg_499;
wire   [0:0] icmp_ln1085_5_fu_328_p2;
reg   [0:0] icmp_ln1085_5_reg_504;
wire   [0:0] icmp_ln1085_6_fu_337_p2;
reg   [0:0] icmp_ln1085_6_reg_509;
wire   [1:0] add_ln886_1_fu_348_p2;
reg   [1:0] add_ln886_1_reg_514;
wire   [63:0] idxprom2_i_fu_213_p1;
reg   [31:0] nf_1_fu_68;
wire   [31:0] nf_2_fu_236_p3;
wire    ap_loop_init;
reg   [21:0] i_fu_72;
wire   [21:0] i_2_fu_199_p2;
reg   [21:0] ap_sig_allocacmp_i_1;
wire   [31:0] nf_fu_224_p2;
wire   [0:0] icmp_ln307_fu_230_p2;
wire   [7:0] zext_ln1085_fu_249_p1;
wire   [0:0] icmp_ln1085_fu_253_p2;
wire   [0:0] result_V_fu_258_p2;
wire   [7:0] zext_ln1085_1_fu_268_p1;
wire   [0:0] icmp_ln1085_1_fu_272_p2;
wire   [0:0] xor_ln1085_fu_277_p2;
wire   [7:0] zext_ln1085_2_fu_287_p1;
wire   [0:0] icmp_ln1085_2_fu_291_p2;
wire   [0:0] xor_ln1085_1_fu_296_p2;
wire   [7:0] zext_ln1085_3_fu_306_p1;
wire   [7:0] zext_ln1085_4_fu_315_p1;
wire   [7:0] zext_ln1085_5_fu_324_p1;
wire   [7:0] zext_ln1085_6_fu_333_p1;
wire   [1:0] zext_ln215_fu_264_p1;
wire   [1:0] zext_ln218_1_fu_302_p1;
wire   [1:0] add_ln886_fu_342_p2;
wire   [1:0] zext_ln218_fu_283_p1;
wire   [0:0] xor_ln1085_2_fu_354_p2;
wire   [0:0] xor_ln1085_3_fu_363_p2;
wire   [0:0] xor_ln1085_4_fu_372_p2;
wire   [0:0] xor_ln1085_5_fu_381_p2;
wire   [1:0] zext_ln218_2_fu_359_p1;
wire   [1:0] zext_ln218_3_fu_368_p1;
wire   [1:0] add_ln886_2_fu_393_p2;
wire   [1:0] zext_ln218_4_fu_377_p1;
wire   [1:0] zext_ln886_fu_386_p1;
wire   [1:0] add_ln886_3_fu_403_p2;
wire   [2:0] zext_ln886_3_fu_409_p1;
wire   [2:0] zext_ln886_2_fu_399_p1;
wire   [2:0] add_ln886_4_fu_413_p2;
wire   [2:0] zext_ln886_1_fu_390_p1;
wire   [2:0] result_V_2_fu_419_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
wire    ap_start_int;
reg    ap_condition_449;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_8_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_8_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_8_ROM_2P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_11_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_11_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_11_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_11_ROM_2P_LUTRAM_1R #(
    .DataWidth( 2 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_449)) begin
        if ((icmp_ln295_fu_193_p2 == 1'd0)) begin
            i_fu_72 <= i_2_fu_199_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_72 <= 22'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        nf_1_fu_68 <= 32'd0;
    end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln295_reg_444_pp0_iter0_reg == 1'd0))) begin
        nf_1_fu_68 <= nf_2_fu_236_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln295_reg_444_pp0_iter1_reg == 1'd0))) begin
        add_ln886_1_reg_514 <= add_ln886_1_fu_348_p2;
        icmp_ln1085_3_reg_494 <= icmp_ln1085_3_fu_310_p2;
        icmp_ln1085_4_reg_499 <= icmp_ln1085_4_fu_319_p2;
        icmp_ln1085_5_reg_504 <= icmp_ln1085_5_fu_328_p2;
        icmp_ln1085_6_reg_509 <= icmp_ln1085_6_fu_337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln295_reg_444 <= icmp_ln295_fu_193_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln295_reg_444_pp0_iter1_reg <= icmp_ln295_reg_444;
        tmp_reg_448_pp0_iter1_reg <= tmp_reg_448;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        icmp_ln295_reg_444_pp0_iter2_reg <= icmp_ln295_reg_444_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln295_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_reg_448 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln295_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 22'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_72;
    end
end

always @ (*) begin
    if (((icmp_ln295_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (icmp_ln295_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ~((ap_start_int == 1'b0) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else if (((~((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (icmp_ln295_reg_444_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4)))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

assign add_ln886_1_fu_348_p2 = (add_ln886_fu_342_p2 + zext_ln218_fu_283_p1);

assign add_ln886_2_fu_393_p2 = (zext_ln218_2_fu_359_p1 + zext_ln218_3_fu_368_p1);

assign add_ln886_3_fu_403_p2 = (zext_ln218_4_fu_377_p1 + zext_ln886_fu_386_p1);

assign add_ln886_4_fu_413_p2 = (zext_ln886_3_fu_409_p1 + zext_ln886_2_fu_399_p1);

assign add_ln886_fu_342_p2 = (zext_ln215_fu_264_p1 + zext_ln218_1_fu_302_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_449 = (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((icmp_ln295_reg_444_pp0_iter2_reg == 1'd0) & (out_V_TREADY == 1'b0)))) | ((icmp_ln295_fu_193_p2 == 1'd0) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_2_fu_199_p2 = (ap_sig_allocacmp_i_1 + 22'd1);

assign icmp_ln1085_1_fu_272_p2 = ((tmp_reg_448_pp0_iter1_reg < zext_ln1085_1_fu_268_p1) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_291_p2 = ((tmp_reg_448_pp0_iter1_reg < zext_ln1085_2_fu_287_p1) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_310_p2 = ((tmp_reg_448_pp0_iter1_reg < zext_ln1085_3_fu_306_p1) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_319_p2 = ((tmp_reg_448_pp0_iter1_reg < zext_ln1085_4_fu_315_p1) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_328_p2 = ((tmp_reg_448_pp0_iter1_reg < zext_ln1085_5_fu_324_p1) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_337_p2 = ((tmp_reg_448_pp0_iter1_reg < zext_ln1085_6_fu_333_p1) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_253_p2 = ((tmp_reg_448_pp0_iter1_reg < zext_ln1085_fu_249_p1) ? 1'b1 : 1'b0);

assign icmp_ln295_fu_193_p2 = ((ap_sig_allocacmp_i_1 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln295_reg_444_pp0_iter0_reg = icmp_ln295_reg_444;

assign icmp_ln307_fu_230_p2 = ((nf_fu_224_p2 == 32'd3) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_213_p1 = nf_1_fu_68;

assign nf_2_fu_236_p3 = ((icmp_ln307_fu_230_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_224_p2);

assign nf_fu_224_p2 = (nf_1_fu_68 + 32'd1);

assign out_V_TDATA = result_V_2_fu_419_p2;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_213_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_213_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_213_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_213_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_213_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_213_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_213_p1;

assign result_V_2_fu_419_p2 = (add_ln886_4_fu_413_p2 + zext_ln886_1_fu_390_p1);

assign result_V_fu_258_p2 = (icmp_ln1085_fu_253_p2 ^ 1'd1);

assign xor_ln1085_1_fu_296_p2 = (icmp_ln1085_2_fu_291_p2 ^ 1'd1);

assign xor_ln1085_2_fu_354_p2 = (icmp_ln1085_3_reg_494 ^ 1'd1);

assign xor_ln1085_3_fu_363_p2 = (icmp_ln1085_4_reg_499 ^ 1'd1);

assign xor_ln1085_4_fu_372_p2 = (icmp_ln1085_5_reg_504 ^ 1'd1);

assign xor_ln1085_5_fu_381_p2 = (icmp_ln1085_6_reg_509 ^ 1'd1);

assign xor_ln1085_fu_277_p2 = (icmp_ln1085_1_fu_272_p2 ^ 1'd1);

assign zext_ln1085_1_fu_268_p1 = p_ZL7threshs_9_q0;

assign zext_ln1085_2_fu_287_p1 = p_ZL7threshs_10_q0;

assign zext_ln1085_3_fu_306_p1 = p_ZL7threshs_11_q0;

assign zext_ln1085_4_fu_315_p1 = p_ZL7threshs_12_q0;

assign zext_ln1085_5_fu_324_p1 = p_ZL7threshs_13_q0;

assign zext_ln1085_6_fu_333_p1 = p_ZL7threshs_14_q0;

assign zext_ln1085_fu_249_p1 = p_ZL7threshs_8_q0;

assign zext_ln215_fu_264_p1 = result_V_fu_258_p2;

assign zext_ln218_1_fu_302_p1 = xor_ln1085_1_fu_296_p2;

assign zext_ln218_2_fu_359_p1 = xor_ln1085_2_fu_354_p2;

assign zext_ln218_3_fu_368_p1 = xor_ln1085_3_fu_363_p2;

assign zext_ln218_4_fu_377_p1 = xor_ln1085_4_fu_372_p2;

assign zext_ln218_fu_283_p1 = xor_ln1085_fu_277_p2;

assign zext_ln886_1_fu_390_p1 = add_ln886_1_reg_514;

assign zext_ln886_2_fu_399_p1 = add_ln886_2_fu_393_p2;

assign zext_ln886_3_fu_409_p1 = add_ln886_3_fu_403_p2;

assign zext_ln886_fu_386_p1 = xor_ln1085_5_fu_381_p2;

endmodule //StreamingDataflowPartition_1_Thresholding_Batch_0_Thresholding_Batch
