

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16'
================================================================
* Date:           Sun Sep  7 15:34:50 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_2_VITIS_LOOP_116_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 7 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 9 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:112->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 10 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln118_2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln118_2"   --->   Operation 12 'read' 'mul_ln118_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln192_1_read = read i95 @_ssdm_op_Read.ap_auto.i95, i95 %mul_ln192_1"   --->   Operation 13 'read' 'mul_ln192_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t"   --->   Operation 14 'read' 'cols_non_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s_11"   --->   Operation 15 'read' 's_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln193_3_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln193_3"   --->   Operation 16 'read' 'zext_ln193_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln193_3_cast = zext i31 %zext_ln193_3_read"   --->   Operation 17 'zext' 'zext_ln193_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%store_ln0 = store i95 0, i95 %indvar_flatten18"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%store_ln112 = store i64 %zext_ln193_3_cast, i64 %j_2" [fmm_hls_greedy_potential.cpp:112->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'store' 'store_ln112' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%store_ln191 = store i32 %s_11_read, i32 %s" [fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'store' 'store_ln191' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%store_ln116 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'store' 'store_ln116' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%store_ln195 = store i32 0, i32 %p" [fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'store' 'store_ln195' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln195 = store i32 0, i32 %n" [fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'store' 'store_ln195' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i.i.i.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_2 = load i31 %c" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i95 %indvar_flatten18" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %c_2" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%icmp_ln116 = icmp_slt  i32 %zext_ln116, i32 %cols_non_t_read" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (3.35ns)   --->   "%icmp_ln193 = icmp_eq  i95 %indvar_flatten18_load, i95 %mul_ln192_1_read" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 3.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (3.35ns)   --->   "%add_ln193 = add i95 %indvar_flatten18_load, i95 1" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'add' 'add_ln193' <Predicate = true> <Delay = 3.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i.i.i, void %for.cond.cleanup4.i.i.i.i.exitStub" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_2_load = load i64 %j_2" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'load' 'j_2_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.64ns)   --->   "%add_ln193_1 = add i64 %j_2_load, i64 1" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'add' 'add_ln193_1' <Predicate = (!icmp_ln193)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%select_ln194 = select i1 %icmp_ln116, i31 %c_2, i31 0" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'select' 'select_ln194' <Predicate = (!icmp_ln193)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%select_ln193 = select i1 %icmp_ln116, i64 %j_2_load, i64 %add_ln193_1" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'select' 'select_ln193' <Predicate = (!icmp_ln193)> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i64 %select_ln193" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i64 %select_ln193" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'trunc' 'trunc_ln120_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i31 %select_ln194" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.89ns)   --->   "%add_ln116 = add i31 %select_ln194, i31 1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'add' 'add_ln116' <Predicate = (!icmp_ln193)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.14ns)   --->   "%store_ln193 = store i95 %add_ln193, i95 %indvar_flatten18" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 1.14>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%store_ln112 = store i64 %select_ln193, i64 %j_2" [fmm_hls_greedy_potential.cpp:112->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'store' 'store_ln112' <Predicate = (!icmp_ln193)> <Delay = 1.14>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%store_ln116 = store i31 %add_ln116, i31 %c" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'store' 'store_ln116' <Predicate = (!icmp_ln193)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln120, i8 0" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln120_1, i6 0" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120 = add i17 %p_shl, i17 %p_shl3" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 45 'add' 'add_ln120' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln118 = add i17 %mul_ln118_2_read, i17 %trunc_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 46 'add' 'add_ln118' <Predicate = (!icmp_ln193)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i17 %add_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 47 'zext' 'zext_ln118' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 48 'getelementptr' 'M_e_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.86ns) (root node of TernaryAdder)   --->   "%add_ln120_1 = add i17 %add_ln120, i17 %trunc_ln118" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 49 'add' 'add_ln120_1' <Predicate = (!icmp_ln193)> <Delay = 2.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i17 %add_ln120_1" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 50 'zext' 'zext_ln120' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%M_e_addr_1 = getelementptr i32 %M_e, i64 0, i64 %zext_ln120" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 51 'getelementptr' 'M_e_addr_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.41ns)   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 52 'load' 'e1' <Predicate = (!icmp_ln193)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 53 [2/2] (2.41ns)   --->   "%e2 = load i17 %M_e_addr_1" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 53 'load' 'e2' <Predicate = (!icmp_ln193)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 4 <SV = 3> <Delay = 9.53>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%n_1 = load i32 %n" [fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 54 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_1 = load i32 %p" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 55 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%s_1 = load i32 %s" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 56 'load' 's_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 57 'specpipeline' 'specpipeline_ln194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_1, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.89ns)   --->   "%icmp_ln197 = icmp_sgt  i31 %tmp, i31 0" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 59 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i32 %p_1, i32 4294967295" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 60 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.21ns) (root node of TernaryAdder)   --->   "%s_2 = add i32 %add_ln197, i32 %s_1" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 61 'add' 's_2' <Predicate = true> <Delay = 3.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.65ns)   --->   "%s_3 = select i1 %icmp_ln197, i32 %s_2, i32 %s_1" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 62 'select' 's_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_1, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 63 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.89ns)   --->   "%icmp_ln198 = icmp_sgt  i31 %tmp_2, i31 0" [fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 64 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln198 = add i32 %s_3, i32 4294967295" [fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 65 'add' 'add_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (3.21ns) (root node of TernaryAdder)   --->   "%s_4 = add i32 %add_ln198, i32 %n_1" [fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 66 'add' 's_4' <Predicate = true> <Delay = 3.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.65ns)   --->   "%s_5 = select i1 %icmp_ln198, i32 %s_4, i32 %s_3" [fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 67 'select' 's_5' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 68 'specpipeline' 'specpipeline_ln194' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_193_2_VITIS_LOOP_116_1_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.65ns)   --->   "%select_ln194_1 = select i1 %icmp_ln116, i32 %p_1, i32 0" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 70 'select' 'select_ln194_1' <Predicate = (!icmp_ln193)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "%select_ln194_2 = select i1 %icmp_ln116, i32 %n_1, i32 0" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 71 'select' 'select_ln194_2' <Predicate = (!icmp_ln193)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 72 'specpipeline' 'specpipeline_ln194' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.65ns)   --->   "%select_ln193_1 = select i1 %icmp_ln116, i32 %s_1, i32 %s_5" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 73 'select' 'select_ln193_1' <Predicate = (!icmp_ln193)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 74 'specpipeline' 'specpipeline_ln117' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 75 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 75 'load' 'e1' <Predicate = (!icmp_ln193)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 76 [1/1] (1.91ns)   --->   "%icmp_ln119 = icmp_eq  i32 %e1, i32 0" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 76 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln193)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e2 = load i17 %M_e_addr_1" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 77 'load' 'e2' <Predicate = (!icmp_ln193)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 78 [1/1] (1.91ns)   --->   "%icmp_ln121 = icmp_eq  i32 %e2, i32 0" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 78 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln193)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.91ns)   --->   "%icmp_ln122 = icmp_eq  i32 %e1, i32 %e2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 79 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln193)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.91ns)   --->   "%p_2 = add i32 %select_ln194_1, i32 1" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 80 'add' 'p_2' <Predicate = (!icmp_ln193)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i32 %e2" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 81 'sext' 'sext_ln123' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.91ns)   --->   "%sub_ln123 = sub i33 0, i33 %sext_ln123" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 82 'sub' 'sub_ln123' <Predicate = (!icmp_ln193)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i32 %e1" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 83 'sext' 'sext_ln123_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.95ns)   --->   "%icmp_ln123 = icmp_eq  i33 %sext_ln123_1, i33 %sub_ln123" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 84 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln193)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln123 = add i32 %select_ln194_2, i32 1" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 85 'add' 'add_ln123' <Predicate = (!icmp_ln193)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node n_3)   --->   "%n_2 = select i1 %icmp_ln123, i32 %add_ln123, i32 %select_ln194_2" [fmm_hls_greedy_potential.cpp:123->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 86 'select' 'n_2' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.71ns)   --->   "%or_ln121 = or i1 %icmp_ln119, i1 %icmp_ln121" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 87 'or' 'or_ln121' <Predicate = (!icmp_ln193)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node n_3)   --->   "%or_ln122 = or i1 %or_ln121, i1 %icmp_ln122" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 88 'or' 'or_ln122' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.71ns) (out node of the LUT)   --->   "%n_3 = select i1 %or_ln122, i32 %select_ln194_2, i32 %n_2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 89 'select' 'n_3' <Predicate = (!icmp_ln193)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%xor_ln122 = xor i1 %icmp_ln122, i1 1" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 90 'xor' 'xor_ln122' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%or_ln122_1 = or i1 %or_ln121, i1 %xor_ln122" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 91 'or' 'or_ln122_1' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.71ns) (out node of the LUT)   --->   "%p_3 = select i1 %or_ln122_1, i32 %select_ln194_1, i32 %p_2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 92 'select' 'p_3' <Predicate = (!icmp_ln193)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.14ns)   --->   "%store_ln191 = store i32 %select_ln193_1, i32 %s" [fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 93 'store' 'store_ln191' <Predicate = (!icmp_ln193)> <Delay = 1.14>
ST_4 : Operation 94 [1/1] (1.14ns)   --->   "%store_ln195 = store i32 %p_3, i32 %p" [fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 94 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 1.14>
ST_4 : Operation 95 [1/1] (1.14ns)   --->   "%store_ln195 = store i32 %n_3, i32 %n" [fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 95 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 1.14>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body.i.i.i.i.i" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 96 'br' 'br_ln116' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln198 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_16_out, i32 %s_5" [fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 97 'write' 'write_ln198' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 1.14>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.146ns
The critical path consists of the following:
	'alloca' operation 95 bit ('indvar_flatten18') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten18' [20]  (1.146 ns)

 <State 2>: 5.582ns
The critical path consists of the following:
	'load' operation 31 bit ('c', fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on local variable 'c', fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln116', fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [35]  (1.916 ns)
	'select' operation 31 bit ('select_ln194', fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [54]  (0.621 ns)
	'add' operation 31 bit ('add_ln116', fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [91]  (1.898 ns)
	'store' operation 0 bit ('store_ln116', fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'add_ln116', fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 on local variable 'c', fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [95]  (1.146 ns)

 <State 3>: 5.284ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln120', fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [63]  (0.000 ns)
	'add' operation 17 bit ('add_ln120_1', fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [69]  (2.867 ns)
	'getelementptr' operation 17 bit ('M_e_addr_1', fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [71]  (0.000 ns)
	'load' operation 32 bit ('e2', fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on array 'M_e' [75]  (2.417 ns)

 <State 4>: 9.532ns
The critical path consists of the following:
	'load' operation 32 bit ('p', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on local variable 'p', fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [29]  (0.000 ns)
	'add' operation 32 bit ('add_ln197', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [38]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [39]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [40]  (0.654 ns)
	'add' operation 32 bit ('add_ln198', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [43]  (0.000 ns)
	'add' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [44]  (3.212 ns)
	'select' operation 32 bit ('s', fmm_hls_greedy_potential.cpp:198->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [45]  (0.654 ns)
	'select' operation 32 bit ('select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [64]  (0.654 ns)
	'store' operation 0 bit ('store_ln191', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'select_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 on local variable 's', fmm_hls_greedy_potential.cpp:191->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [94]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
