---
id: 1740926625-dlx
aliases:
  - DLX
tags: []
title: DLX
---

It is a [[1741970325-rsic|RSIC]] architecture
32 bit addressable memory
# DLX register 
 - General purpose register (GPR)
    - R0: always 0
    - R1 ... R13
 - Floating point register (FPR)
 - Control Unit Registers:
    - IR 
    - PC 
    - NPC

# DLX data type 
 - Integer 
     - 32 bit word
     - 16 bit half word
     - 8  bit byte
 - Floating point types

## Addressing Modes
- Immediate: $ADD\ R4,\ \#3$ the constant value $3$ is added to the content of $R4$ and 
stored in $R4$ itself (`R4 += 3`)
- Displacement: $LD\ R4,\ 100(R1)$ the value requested is at the memory address $R1+100$
and will be stored in $R4$ (`R4=*(R1+100)`)
 

# DLX memory
  - Byte addressable in Big-Endian mode with 32 bit address

# DLX instructions 
 - I-Type: immediate to register operation (LOAD/STORE, immeddiate, jump with reg)
   ![i_type_instructions.png](assets/imgs/i_type_instructions.png)

| Example instruction  | Instruction name       | Meaning |
|----------------------|-----------------------|---------|
| LW R1,30(R2)        | Load word             | Regs[R1] ←₃₂ Mem[30 + Regs[R2]] |
| LW R1,1000(R0)      | Load word             | Regs[R1] ←₃₂ Mem[1000 + 0] ; Register R0 always contains 0 |
| LB R1,40(R3)        | Load byte             | Regs[R1] ←₃₂ (Mem[40 + Regs[R3]])²⁴##Mem[40 + Regs[R3]] |
| LBU R1,40(R3)       | Load byte unsigned    | Regs[R1] ←₃₂ 0²⁴##Mem[40 + Regs[R3]] |
| LH R1,40(R3)        | Load half word        | Regs[R1] ←₃₂ (Mem[40 + Regs[R3]]₀¹⁶##Mem[40 + Regs[R3]])##Mem[41 + Regs[R3]] |
| LF F0,50(R3)        | Load float            | Regs[F0] ←₃₂ Mem[50 + Regs[R3]] |
| LD F0,50(R2)        | Load double           | Regs[F0]##Regs[F1] ←₆₄ Mem[50 + Regs[R2]] |
| SW 500(R4),R3       | Store word            | Mem[500 + Regs[R4]] ←₃₂ Regs[R3] |
| SF 40(R3),F0        | Store float           | Mem[40 + Regs[R3]] ←₃₂ Regs[F0] |
| SD 40(R3),F0        | Store double          | Mem[40 + Regs[R3]] ←₃₂ Regs[F0]; Mem[44 + Regs[R3]] ←₃₂ Regs[F1] |
| SH 502(R2),R3       | Store half            | Mem[502 + Regs[R2]] ←₁₆ Regs[R3]₁₆..₃₁ |
| SB 41(R3),R2        | Store byte            | Mem[41 + Regs[R3]] ←₈ Regs[R2]₂₄..₃₁ |
 - R-Type: Register to register operation (ALU operation) 
    ![r_type_instructions.png](assets/imgs/r_type_instructions.png)

| Example instruction | Instruction name                 | Meaning                                      |
|---------------------|--------------------------------|----------------------------------------------|
| ADD R1, R2, R3     | Add                            | _Regs_[R1] ← _Regs_[R2] + _Regs_[R3]         |
| ADDI R1, R2, #3    | Add immediate                 | _Regs_[R1] ← _Regs_[R2] + 3                 |
| LHI R1, #42        | Load high immediate          | _Regs_[R1] ← 42##0¹⁶                        |
| SLLI R1, R2, #5    | Shift left logical immediate | _Regs_[R1] ← _Regs_[R2] << 5                |
| SLT R1, R2, R3     | Set less than                | if (_Regs_[R2] < _Regs_[R3]) then _Regs_[R1] ← 1 else _Regs_[R1] ← 0 |
 - J-Type: jump operation (ALU for new PC)
   ![j_type_instructions.png](assets/imgs/j_type_instructions.png)

| Example instruction  | Instruction name              | Meaning  |
|----------------------|-----------------------------|----------------------------------------------------------|
| J name              | Jump                         | _PC_ ← name; <br> ((_PC_ + 4) − 225) ≤ name < ((_PC_ + 4) + 225) |
| JAL name           | Jump and link                | R31 ← _PC_ + 4; _PC_ ← name; <br> ((_PC_ + 4) − 225) ≤ name < ((_PC_ + 4) + 225) |
| JALR R2            | Jump and link register       | _Regs_[R31] ← _PC_ + 4; _PC_, _Regs_[R2] |
| JR R3              | Jump register                | _PC_ ← _Regs_[R3] |
| BEQZ R4, name      | Branch equal zero           | if (_Regs_[R4] == 0) _PC_ ← name; <br> ((_PC_ + 4) − 215) ≤ name < ((_PC_ + 4) + 215) |
| BNEZ R4, name      | Branch not equal zero       | if (_Regs_[R4] != 0) _PC_ ← name; <br> ((_PC_ + 4) − 215) ≤ name < ((_PC_ + 4) + 215) |

# DLX Pipeline architecture
 ![DLX_Pipeline.png](assets/imgs/DLX_Pipeline.png)
 ![RISC_V_pipeline.png](assets/imgs/RISC_V_pipeline.png)
 ## DLX Operations
 - Instruction Fetch (IF):
     - IR <- MEM\[PC\]
     - NPC <- PC + 4
     - Send out the PC and fetch the instruction from memory into the Instruction Register (IR); increment the PC by 4 to address the next sequential instruction. The IR is used to hold the next instruction that will be needed on subsequent clock cycles; likewise the register NPC is used to hold the next sequential PC.
 - Instruction Decode (ID):
     - A <- REGS\[R₆...R₁₀\] 
     - B <- REGS\[R₁₁...R₁₅\]
     - Imm <- ((IR₁₆)¹⁶ ## IR₁₆...IR₃₁)
     -  Decode the instruction and access the register file to read the registers. This unit gets instruction from IF, and extracts opcode and operand from that instruction. It also retrieves register values if requested by the operation. The outputs of this phase are stored in two temporary registers $A$ and $B$. Also the lower 16 bits of the given registers and immediate operand are stored for later use.
 - Execution (EX):
     - The ALU operates on the operands prepared in prior cycle, performing one of the four functions depending on the DLX instruction type and placign the result in the $ALUOUT$ register:
     - Register-Register ALU: ALUOUT <- A OPCODE B
     - Register-Immediate ALU: ALUOUT <- A OPCODE Imm
     - Memory Reference ALU: ALUOUT <- A + Imm
     - Branch:
         - ALUOUT <- NPC + Imm
         - COND <- A op(== or !=) '0'
         - The register $A$ is checked to determine whether the branch is taken or not.
           Meanwhile the $ALUOUT$ register is loaded with the new address of the next is instruction 
           to fetch.
 - Memory Access/Branch Completion (MEM): 
     - Program Counter updated (PC): PC <- NewPC (NPC)
     - Memory Reference:  
        - Load: LMD <- MEM\[ALUOUT\]
        - Store: MEM\[ALUOUT\] <- B
     - Branch: if (cond == true) PC <- ALUOUT
     - Access memory if needed. If instruction is load, data returns from 
     memory and is placed in the LMD (load memory data) register. If the operation is a 
     store the $B$ register is written into memory. In both cases the address used 
     is the one computed before stored in the $ALUOUT$ register. If the operation is a 
     branch the $ALUOUT$ value is stored in the $PC$ register.
 - Write-Back(WB):
     - Register-Register <- ALU: REGS\[R₁₆...R₂₀\] <- ALUOUT
     - Register-Immediate <- ALU: REGS\[R₁₁...R₁₅\] <- ALUOUT
     - Load Instruction <- LMD (Load Memory Data): REGS\[R₁₁...R₁₅\] <- LMD
     - Write the result into the register file, whether it comes from the memory 
     system (LMD) or from the ALU. 

# References
- [[1742049341-dlx-assembly-cheat-sheet|DLX Assembly Cheat Sheet]]
- [[1740927090-pipelined-processor|Pipelined Processor]]
