
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//column_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402240 <.init>:
  402240:	stp	x29, x30, [sp, #-16]!
  402244:	mov	x29, sp
  402248:	bl	402940 <scols_reset_iter@plt+0x60>
  40224c:	ldp	x29, x30, [sp], #16
  402250:	ret

Disassembly of section .plt:

0000000000402260 <mbrtowc@plt-0x20>:
  402260:	stp	x16, x30, [sp, #-16]!
  402264:	adrp	x16, 418000 <scols_reset_iter@plt+0x15720>
  402268:	ldr	x17, [x16, #4088]
  40226c:	add	x16, x16, #0xff8
  402270:	br	x17
  402274:	nop
  402278:	nop
  40227c:	nop

0000000000402280 <mbrtowc@plt>:
  402280:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402284:	ldr	x17, [x16]
  402288:	add	x16, x16, #0x0
  40228c:	br	x17

0000000000402290 <memcpy@plt>:
  402290:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402294:	ldr	x17, [x16, #8]
  402298:	add	x16, x16, #0x8
  40229c:	br	x17

00000000004022a0 <_exit@plt>:
  4022a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022a4:	ldr	x17, [x16, #16]
  4022a8:	add	x16, x16, #0x10
  4022ac:	br	x17

00000000004022b0 <strtoul@plt>:
  4022b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022b4:	ldr	x17, [x16, #24]
  4022b8:	add	x16, x16, #0x18
  4022bc:	br	x17

00000000004022c0 <strlen@plt>:
  4022c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022c4:	ldr	x17, [x16, #32]
  4022c8:	add	x16, x16, #0x20
  4022cc:	br	x17

00000000004022d0 <fputs@plt>:
  4022d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022d4:	ldr	x17, [x16, #40]
  4022d8:	add	x16, x16, #0x28
  4022dc:	br	x17

00000000004022e0 <mbstowcs@plt>:
  4022e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022e4:	ldr	x17, [x16, #48]
  4022e8:	add	x16, x16, #0x30
  4022ec:	br	x17

00000000004022f0 <exit@plt>:
  4022f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022f4:	ldr	x17, [x16, #56]
  4022f8:	add	x16, x16, #0x38
  4022fc:	br	x17

0000000000402300 <dup@plt>:
  402300:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402304:	ldr	x17, [x16, #64]
  402308:	add	x16, x16, #0x40
  40230c:	br	x17

0000000000402310 <scols_line_refer_data@plt>:
  402310:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402314:	ldr	x17, [x16, #72]
  402318:	add	x16, x16, #0x48
  40231c:	br	x17

0000000000402320 <strtoimax@plt>:
  402320:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402324:	ldr	x17, [x16, #80]
  402328:	add	x16, x16, #0x50
  40232c:	br	x17

0000000000402330 <scols_line_get_column_cell@plt>:
  402330:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402334:	ldr	x17, [x16, #88]
  402338:	add	x16, x16, #0x58
  40233c:	br	x17

0000000000402340 <scols_table_set_name@plt>:
  402340:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402344:	ldr	x17, [x16, #96]
  402348:	add	x16, x16, #0x60
  40234c:	br	x17

0000000000402350 <strtod@plt>:
  402350:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402354:	ldr	x17, [x16, #104]
  402358:	add	x16, x16, #0x68
  40235c:	br	x17

0000000000402360 <scols_table_enable_noheadings@plt>:
  402360:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402364:	ldr	x17, [x16, #112]
  402368:	add	x16, x16, #0x70
  40236c:	br	x17

0000000000402370 <scols_column_get_header@plt>:
  402370:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402374:	ldr	x17, [x16, #120]
  402378:	add	x16, x16, #0x78
  40237c:	br	x17

0000000000402380 <scols_table_new_column@plt>:
  402380:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402384:	ldr	x17, [x16, #128]
  402388:	add	x16, x16, #0x80
  40238c:	br	x17

0000000000402390 <scols_free_iter@plt>:
  402390:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402394:	ldr	x17, [x16, #136]
  402398:	add	x16, x16, #0x88
  40239c:	br	x17

00000000004023a0 <ttyname@plt>:
  4023a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023a4:	ldr	x17, [x16, #144]
  4023a8:	add	x16, x16, #0x90
  4023ac:	br	x17

00000000004023b0 <sprintf@plt>:
  4023b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023b4:	ldr	x17, [x16, #152]
  4023b8:	add	x16, x16, #0x98
  4023bc:	br	x17

00000000004023c0 <__cxa_atexit@plt>:
  4023c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023c4:	ldr	x17, [x16, #160]
  4023c8:	add	x16, x16, #0xa0
  4023cc:	br	x17

00000000004023d0 <fputc@plt>:
  4023d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023d4:	ldr	x17, [x16, #168]
  4023d8:	add	x16, x16, #0xa8
  4023dc:	br	x17

00000000004023e0 <putwchar@plt>:
  4023e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023e4:	ldr	x17, [x16, #176]
  4023e8:	add	x16, x16, #0xb0
  4023ec:	br	x17

00000000004023f0 <scols_table_set_column_separator@plt>:
  4023f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023f4:	ldr	x17, [x16, #184]
  4023f8:	add	x16, x16, #0xb8
  4023fc:	br	x17

0000000000402400 <snprintf@plt>:
  402400:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402404:	ldr	x17, [x16, #192]
  402408:	add	x16, x16, #0xc0
  40240c:	br	x17

0000000000402410 <localeconv@plt>:
  402410:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402414:	ldr	x17, [x16, #200]
  402418:	add	x16, x16, #0xc8
  40241c:	br	x17

0000000000402420 <stpcpy@plt>:
  402420:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402424:	ldr	x17, [x16, #208]
  402428:	add	x16, x16, #0xd0
  40242c:	br	x17

0000000000402430 <fileno@plt>:
  402430:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402434:	ldr	x17, [x16, #216]
  402438:	add	x16, x16, #0xd8
  40243c:	br	x17

0000000000402440 <wcspbrk@plt>:
  402440:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402444:	ldr	x17, [x16, #224]
  402448:	add	x16, x16, #0xe0
  40244c:	br	x17

0000000000402450 <fclose@plt>:
  402450:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402454:	ldr	x17, [x16, #232]
  402458:	add	x16, x16, #0xe8
  40245c:	br	x17

0000000000402460 <fopen@plt>:
  402460:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402464:	ldr	x17, [x16, #240]
  402468:	add	x16, x16, #0xf0
  40246c:	br	x17

0000000000402470 <malloc@plt>:
  402470:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402474:	ldr	x17, [x16, #248]
  402478:	add	x16, x16, #0xf8
  40247c:	br	x17

0000000000402480 <wcwidth@plt>:
  402480:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402484:	ldr	x17, [x16, #256]
  402488:	add	x16, x16, #0x100
  40248c:	br	x17

0000000000402490 <scols_column_get_flags@plt>:
  402490:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402494:	ldr	x17, [x16, #264]
  402498:	add	x16, x16, #0x108
  40249c:	br	x17

00000000004024a0 <strncmp@plt>:
  4024a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024a4:	ldr	x17, [x16, #272]
  4024a8:	add	x16, x16, #0x110
  4024ac:	br	x17

00000000004024b0 <bindtextdomain@plt>:
  4024b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024b4:	ldr	x17, [x16, #280]
  4024b8:	add	x16, x16, #0x118
  4024bc:	br	x17

00000000004024c0 <__libc_start_main@plt>:
  4024c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024c4:	ldr	x17, [x16, #288]
  4024c8:	add	x16, x16, #0x120
  4024cc:	br	x17

00000000004024d0 <fgetc@plt>:
  4024d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024d4:	ldr	x17, [x16, #296]
  4024d8:	add	x16, x16, #0x128
  4024dc:	br	x17

00000000004024e0 <scols_table_get_column@plt>:
  4024e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024e4:	ldr	x17, [x16, #304]
  4024e8:	add	x16, x16, #0x130
  4024ec:	br	x17

00000000004024f0 <memset@plt>:
  4024f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024f4:	ldr	x17, [x16, #312]
  4024f8:	add	x16, x16, #0x138
  4024fc:	br	x17

0000000000402500 <scols_new_table@plt>:
  402500:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402504:	ldr	x17, [x16, #320]
  402508:	add	x16, x16, #0x140
  40250c:	br	x17

0000000000402510 <scols_column_set_flags@plt>:
  402510:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402514:	ldr	x17, [x16, #328]
  402518:	add	x16, x16, #0x148
  40251c:	br	x17

0000000000402520 <calloc@plt>:
  402520:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402524:	ldr	x17, [x16, #336]
  402528:	add	x16, x16, #0x150
  40252c:	br	x17

0000000000402530 <strcasecmp@plt>:
  402530:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402534:	ldr	x17, [x16, #344]
  402538:	add	x16, x16, #0x158
  40253c:	br	x17

0000000000402540 <realloc@plt>:
  402540:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402544:	ldr	x17, [x16, #352]
  402548:	add	x16, x16, #0x160
  40254c:	br	x17

0000000000402550 <strdup@plt>:
  402550:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402554:	ldr	x17, [x16, #360]
  402558:	add	x16, x16, #0x168
  40255c:	br	x17

0000000000402560 <scols_table_new_line@plt>:
  402560:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402564:	ldr	x17, [x16, #368]
  402568:	add	x16, x16, #0x170
  40256c:	br	x17

0000000000402570 <wcstok@plt>:
  402570:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402574:	ldr	x17, [x16, #376]
  402578:	add	x16, x16, #0x178
  40257c:	br	x17

0000000000402580 <close@plt>:
  402580:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402584:	ldr	x17, [x16, #384]
  402588:	add	x16, x16, #0x180
  40258c:	br	x17

0000000000402590 <scols_table_is_json@plt>:
  402590:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402594:	ldr	x17, [x16, #392]
  402598:	add	x16, x16, #0x188
  40259c:	br	x17

00000000004025a0 <__gmon_start__@plt>:
  4025a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025a4:	ldr	x17, [x16, #400]
  4025a8:	add	x16, x16, #0x190
  4025ac:	br	x17

00000000004025b0 <strtoumax@plt>:
  4025b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025b4:	ldr	x17, [x16, #408]
  4025b8:	add	x16, x16, #0x198
  4025bc:	br	x17

00000000004025c0 <abort@plt>:
  4025c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025c4:	ldr	x17, [x16, #416]
  4025c8:	add	x16, x16, #0x1a0
  4025cc:	br	x17

00000000004025d0 <scols_table_set_termforce@plt>:
  4025d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025d4:	ldr	x17, [x16, #424]
  4025d8:	add	x16, x16, #0x1a8
  4025dc:	br	x17

00000000004025e0 <scols_table_get_ncols@plt>:
  4025e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025e4:	ldr	x17, [x16, #432]
  4025e8:	add	x16, x16, #0x1b0
  4025ec:	br	x17

00000000004025f0 <scols_table_enable_header_repeat@plt>:
  4025f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025f4:	ldr	x17, [x16, #440]
  4025f8:	add	x16, x16, #0x1b8
  4025fc:	br	x17

0000000000402600 <scols_table_next_line@plt>:
  402600:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402604:	ldr	x17, [x16, #448]
  402608:	add	x16, x16, #0x1c0
  40260c:	br	x17

0000000000402610 <feof@plt>:
  402610:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402614:	ldr	x17, [x16, #456]
  402618:	add	x16, x16, #0x1c8
  40261c:	br	x17

0000000000402620 <textdomain@plt>:
  402620:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402624:	ldr	x17, [x16, #464]
  402628:	add	x16, x16, #0x1d0
  40262c:	br	x17

0000000000402630 <getopt_long@plt>:
  402630:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402634:	ldr	x17, [x16, #472]
  402638:	add	x16, x16, #0x1d8
  40263c:	br	x17

0000000000402640 <strcmp@plt>:
  402640:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402644:	ldr	x17, [x16, #480]
  402648:	add	x16, x16, #0x1e0
  40264c:	br	x17

0000000000402650 <warn@plt>:
  402650:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402654:	ldr	x17, [x16, #488]
  402658:	add	x16, x16, #0x1e8
  40265c:	br	x17

0000000000402660 <__ctype_b_loc@plt>:
  402660:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402664:	ldr	x17, [x16, #496]
  402668:	add	x16, x16, #0x1f0
  40266c:	br	x17

0000000000402670 <strtol@plt>:
  402670:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402674:	ldr	x17, [x16, #504]
  402678:	add	x16, x16, #0x1f8
  40267c:	br	x17

0000000000402680 <scols_table_next_column@plt>:
  402680:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402684:	ldr	x17, [x16, #512]
  402688:	add	x16, x16, #0x200
  40268c:	br	x17

0000000000402690 <getline@plt>:
  402690:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402694:	ldr	x17, [x16, #520]
  402698:	add	x16, x16, #0x208
  40269c:	br	x17

00000000004026a0 <scols_cell_get_data@plt>:
  4026a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026a4:	ldr	x17, [x16, #528]
  4026a8:	add	x16, x16, #0x210
  4026ac:	br	x17

00000000004026b0 <free@plt>:
  4026b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026b4:	ldr	x17, [x16, #536]
  4026b8:	add	x16, x16, #0x218
  4026bc:	br	x17

00000000004026c0 <scols_line_is_ancestor@plt>:
  4026c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026c4:	ldr	x17, [x16, #544]
  4026c8:	add	x16, x16, #0x220
  4026cc:	br	x17

00000000004026d0 <__ctype_get_mb_cur_max@plt>:
  4026d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026d4:	ldr	x17, [x16, #552]
  4026d8:	add	x16, x16, #0x228
  4026dc:	br	x17

00000000004026e0 <scols_table_get_nlines@plt>:
  4026e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026e4:	ldr	x17, [x16, #560]
  4026e8:	add	x16, x16, #0x230
  4026ec:	br	x17

00000000004026f0 <scols_table_enable_json@plt>:
  4026f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026f4:	ldr	x17, [x16, #568]
  4026f8:	add	x16, x16, #0x238
  4026fc:	br	x17

0000000000402700 <vasprintf@plt>:
  402700:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402704:	ldr	x17, [x16, #576]
  402708:	add	x16, x16, #0x240
  40270c:	br	x17

0000000000402710 <scols_table_move_column@plt>:
  402710:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402714:	ldr	x17, [x16, #584]
  402718:	add	x16, x16, #0x248
  40271c:	br	x17

0000000000402720 <scols_table_set_termwidth@plt>:
  402720:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402724:	ldr	x17, [x16, #592]
  402728:	add	x16, x16, #0x250
  40272c:	br	x17

0000000000402730 <strndup@plt>:
  402730:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402734:	ldr	x17, [x16, #600]
  402738:	add	x16, x16, #0x258
  40273c:	br	x17

0000000000402740 <strspn@plt>:
  402740:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402744:	ldr	x17, [x16, #608]
  402748:	add	x16, x16, #0x260
  40274c:	br	x17

0000000000402750 <strchr@plt>:
  402750:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402754:	ldr	x17, [x16, #616]
  402758:	add	x16, x16, #0x268
  40275c:	br	x17

0000000000402760 <fflush@plt>:
  402760:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402764:	ldr	x17, [x16, #624]
  402768:	add	x16, x16, #0x270
  40276c:	br	x17

0000000000402770 <scols_print_table@plt>:
  402770:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402774:	ldr	x17, [x16, #632]
  402778:	add	x16, x16, #0x278
  40277c:	br	x17

0000000000402780 <warnx@plt>:
  402780:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402784:	ldr	x17, [x16, #640]
  402788:	add	x16, x16, #0x280
  40278c:	br	x17

0000000000402790 <memchr@plt>:
  402790:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402794:	ldr	x17, [x16, #648]
  402798:	add	x16, x16, #0x288
  40279c:	br	x17

00000000004027a0 <isatty@plt>:
  4027a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027a4:	ldr	x17, [x16, #656]
  4027a8:	add	x16, x16, #0x290
  4027ac:	br	x17

00000000004027b0 <wcstombs@plt>:
  4027b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027b4:	ldr	x17, [x16, #664]
  4027b8:	add	x16, x16, #0x298
  4027bc:	br	x17

00000000004027c0 <fputws@plt>:
  4027c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027c4:	ldr	x17, [x16, #672]
  4027c8:	add	x16, x16, #0x2a0
  4027cc:	br	x17

00000000004027d0 <scols_new_iter@plt>:
  4027d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027d4:	ldr	x17, [x16, #680]
  4027d8:	add	x16, x16, #0x2a8
  4027dc:	br	x17

00000000004027e0 <dcgettext@plt>:
  4027e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027e4:	ldr	x17, [x16, #688]
  4027e8:	add	x16, x16, #0x2b0
  4027ec:	br	x17

00000000004027f0 <scols_line_add_child@plt>:
  4027f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027f4:	ldr	x17, [x16, #696]
  4027f8:	add	x16, x16, #0x2b8
  4027fc:	br	x17

0000000000402800 <errx@plt>:
  402800:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402804:	ldr	x17, [x16, #704]
  402808:	add	x16, x16, #0x2c0
  40280c:	br	x17

0000000000402810 <iswprint@plt>:
  402810:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402814:	ldr	x17, [x16, #712]
  402818:	add	x16, x16, #0x2c8
  40281c:	br	x17

0000000000402820 <strcspn@plt>:
  402820:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402824:	ldr	x17, [x16, #720]
  402828:	add	x16, x16, #0x2d0
  40282c:	br	x17

0000000000402830 <printf@plt>:
  402830:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402834:	ldr	x17, [x16, #728]
  402838:	add	x16, x16, #0x2d8
  40283c:	br	x17

0000000000402840 <__assert_fail@plt>:
  402840:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402844:	ldr	x17, [x16, #736]
  402848:	add	x16, x16, #0x2e0
  40284c:	br	x17

0000000000402850 <__errno_location@plt>:
  402850:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402854:	ldr	x17, [x16, #744]
  402858:	add	x16, x16, #0x2e8
  40285c:	br	x17

0000000000402860 <getenv@plt>:
  402860:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402864:	ldr	x17, [x16, #752]
  402868:	add	x16, x16, #0x2f0
  40286c:	br	x17

0000000000402870 <scols_table_enable_noencoding@plt>:
  402870:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402874:	ldr	x17, [x16, #760]
  402878:	add	x16, x16, #0x2f8
  40287c:	br	x17

0000000000402880 <fprintf@plt>:
  402880:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402884:	ldr	x17, [x16, #768]
  402888:	add	x16, x16, #0x300
  40288c:	br	x17

0000000000402890 <scols_init_debug@plt>:
  402890:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402894:	ldr	x17, [x16, #776]
  402898:	add	x16, x16, #0x308
  40289c:	br	x17

00000000004028a0 <err@plt>:
  4028a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028a4:	ldr	x17, [x16, #784]
  4028a8:	add	x16, x16, #0x310
  4028ac:	br	x17

00000000004028b0 <ioctl@plt>:
  4028b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028b4:	ldr	x17, [x16, #792]
  4028b8:	add	x16, x16, #0x318
  4028bc:	br	x17

00000000004028c0 <setlocale@plt>:
  4028c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028c4:	ldr	x17, [x16, #800]
  4028c8:	add	x16, x16, #0x320
  4028cc:	br	x17

00000000004028d0 <ferror@plt>:
  4028d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028d4:	ldr	x17, [x16, #808]
  4028d8:	add	x16, x16, #0x328
  4028dc:	br	x17

00000000004028e0 <scols_reset_iter@plt>:
  4028e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028e4:	ldr	x17, [x16, #816]
  4028e8:	add	x16, x16, #0x330
  4028ec:	br	x17

Disassembly of section .text:

00000000004028f0 <.text>:
  4028f0:	mov	x29, #0x0                   	// #0
  4028f4:	mov	x30, #0x0                   	// #0
  4028f8:	mov	x5, x0
  4028fc:	ldr	x1, [sp]
  402900:	add	x2, sp, #0x8
  402904:	mov	x6, sp
  402908:	movz	x0, #0x0, lsl #48
  40290c:	movk	x0, #0x0, lsl #32
  402910:	movk	x0, #0x40, lsl #16
  402914:	movk	x0, #0x29fc
  402918:	movz	x3, #0x0, lsl #48
  40291c:	movk	x3, #0x0, lsl #32
  402920:	movk	x3, #0x40, lsl #16
  402924:	movk	x3, #0x71e0
  402928:	movz	x4, #0x0, lsl #48
  40292c:	movk	x4, #0x0, lsl #32
  402930:	movk	x4, #0x40, lsl #16
  402934:	movk	x4, #0x7260
  402938:	bl	4024c0 <__libc_start_main@plt>
  40293c:	bl	4025c0 <abort@plt>
  402940:	adrp	x0, 418000 <scols_reset_iter@plt+0x15720>
  402944:	ldr	x0, [x0, #4064]
  402948:	cbz	x0, 402950 <scols_reset_iter@plt+0x70>
  40294c:	b	4025a0 <__gmon_start__@plt>
  402950:	ret
  402954:	nop
  402958:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  40295c:	add	x0, x0, #0x350
  402960:	adrp	x1, 419000 <scols_reset_iter@plt+0x16720>
  402964:	add	x1, x1, #0x350
  402968:	cmp	x1, x0
  40296c:	b.eq	402984 <scols_reset_iter@plt+0xa4>  // b.none
  402970:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402974:	ldr	x1, [x1, #656]
  402978:	cbz	x1, 402984 <scols_reset_iter@plt+0xa4>
  40297c:	mov	x16, x1
  402980:	br	x16
  402984:	ret
  402988:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  40298c:	add	x0, x0, #0x350
  402990:	adrp	x1, 419000 <scols_reset_iter@plt+0x16720>
  402994:	add	x1, x1, #0x350
  402998:	sub	x1, x1, x0
  40299c:	lsr	x2, x1, #63
  4029a0:	add	x1, x2, x1, asr #3
  4029a4:	cmp	xzr, x1, asr #1
  4029a8:	asr	x1, x1, #1
  4029ac:	b.eq	4029c4 <scols_reset_iter@plt+0xe4>  // b.none
  4029b0:	adrp	x2, 407000 <scols_reset_iter@plt+0x4720>
  4029b4:	ldr	x2, [x2, #664]
  4029b8:	cbz	x2, 4029c4 <scols_reset_iter@plt+0xe4>
  4029bc:	mov	x16, x2
  4029c0:	br	x16
  4029c4:	ret
  4029c8:	stp	x29, x30, [sp, #-32]!
  4029cc:	mov	x29, sp
  4029d0:	str	x19, [sp, #16]
  4029d4:	adrp	x19, 419000 <scols_reset_iter@plt+0x16720>
  4029d8:	ldrb	w0, [x19, #896]
  4029dc:	cbnz	w0, 4029ec <scols_reset_iter@plt+0x10c>
  4029e0:	bl	402958 <scols_reset_iter@plt+0x78>
  4029e4:	mov	w0, #0x1                   	// #1
  4029e8:	strb	w0, [x19, #896]
  4029ec:	ldr	x19, [sp, #16]
  4029f0:	ldp	x29, x30, [sp], #32
  4029f4:	ret
  4029f8:	b	402988 <scols_reset_iter@plt+0xa8>
  4029fc:	sub	sp, sp, #0x190
  402a00:	stp	x22, x21, [sp, #368]
  402a04:	stp	x20, x19, [sp, #384]
  402a08:	mov	x20, x1
  402a0c:	mov	w21, w0
  402a10:	add	x0, sp, #0x78
  402a14:	mov	w2, #0xa0                  	// #160
  402a18:	mov	w1, wzr
  402a1c:	stp	x29, x30, [sp, #304]
  402a20:	stp	x28, x27, [sp, #320]
  402a24:	stp	x26, x25, [sp, #336]
  402a28:	stp	x24, x23, [sp, #352]
  402a2c:	add	x29, sp, #0x130
  402a30:	bl	4024f0 <memset@plt>
  402a34:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402a38:	mov	x8, #0xffffffffffffffff    	// #-1
  402a3c:	mov	w9, #0x1                   	// #1
  402a40:	add	x1, x1, #0xec0
  402a44:	mov	w0, #0x6                   	// #6
  402a48:	str	wzr, [sp, #112]
  402a4c:	str	x8, [sp, #128]
  402a50:	strb	w9, [sp, #272]
  402a54:	str	xzr, [sp, #104]
  402a58:	bl	4028c0 <setlocale@plt>
  402a5c:	adrp	x19, 407000 <scols_reset_iter@plt+0x4720>
  402a60:	add	x19, x19, #0x7a5
  402a64:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402a68:	add	x1, x1, #0x7b0
  402a6c:	mov	x0, x19
  402a70:	bl	4024b0 <bindtextdomain@plt>
  402a74:	mov	x0, x19
  402a78:	bl	402620 <textdomain@plt>
  402a7c:	adrp	x0, 403000 <scols_reset_iter@plt+0x720>
  402a80:	add	x0, x0, #0xe40
  402a84:	bl	407268 <scols_reset_iter@plt+0x4988>
  402a88:	adrp	x8, 407000 <scols_reset_iter@plt+0x4720>
  402a8c:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  402a90:	add	x8, x8, #0x7c2
  402a94:	add	x0, x0, #0x7c5
  402a98:	str	x8, [sp, #240]
  402a9c:	bl	40361c <scols_reset_iter@plt+0xd3c>
  402aa0:	adrp	x2, 407000 <scols_reset_iter@plt+0x4720>
  402aa4:	adrp	x3, 407000 <scols_reset_iter@plt+0x4720>
  402aa8:	mov	x19, x0
  402aac:	str	x0, [sp, #232]
  402ab0:	add	x2, x2, #0x7c8
  402ab4:	add	x3, x3, #0x308
  402ab8:	mov	w0, w21
  402abc:	mov	x1, x20
  402ac0:	mov	x4, xzr
  402ac4:	bl	402630 <getopt_long@plt>
  402ac8:	cmn	w0, #0x1
  402acc:	b.eq	402d84 <scols_reset_iter@plt+0x4a4>  // b.none
  402ad0:	adrp	x25, 407000 <scols_reset_iter@plt+0x4720>
  402ad4:	adrp	x23, 407000 <scols_reset_iter@plt+0x4720>
  402ad8:	adrp	x24, 407000 <scols_reset_iter@plt+0x4720>
  402adc:	stp	xzr, x19, [sp, #80]
  402ae0:	mov	x19, xzr
  402ae4:	mov	w28, #0x1                   	// #1
  402ae8:	mov	x8, #0xffffffffffffffff    	// #-1
  402aec:	add	x25, x25, #0x2a0
  402af0:	adrp	x22, 419000 <scols_reset_iter@plt+0x16720>
  402af4:	add	x23, x23, #0x7c8
  402af8:	add	x24, x24, #0x308
  402afc:	add	x26, sp, #0x68
  402b00:	stp	xzr, xzr, [sp, #40]
  402b04:	stp	xzr, xzr, [sp, #24]
  402b08:	stp	xzr, xzr, [sp, #8]
  402b0c:	str	xzr, [sp]
  402b10:	str	wzr, [sp, #96]
  402b14:	stp	xzr, xzr, [sp, #64]
  402b18:	str	x8, [sp, #56]
  402b1c:	cmp	w0, #0x4a
  402b20:	b.lt	402b90 <scols_reset_iter@plt+0x2b0>  // b.tstop
  402b24:	adrp	x27, 407000 <scols_reset_iter@plt+0x4720>
  402b28:	mov	x8, xzr
  402b2c:	mov	w9, #0x4a                  	// #74
  402b30:	add	x27, x27, #0x608
  402b34:	cbz	w9, 402b7c <scols_reset_iter@plt+0x29c>
  402b38:	cmp	w9, w0
  402b3c:	b.gt	402b7c <scols_reset_iter@plt+0x29c>
  402b40:	mov	w10, #0x4                   	// #4
  402b44:	cmp	w9, w0
  402b48:	b.eq	402b64 <scols_reset_iter@plt+0x284>  // b.none
  402b4c:	ldr	w9, [x27, x10]
  402b50:	cbz	w9, 402b7c <scols_reset_iter@plt+0x29c>
  402b54:	cmp	w9, w0
  402b58:	add	x10, x10, #0x4
  402b5c:	b.le	402b44 <scols_reset_iter@plt+0x264>
  402b60:	b	402b7c <scols_reset_iter@plt+0x29c>
  402b64:	ldr	w9, [x26, x8, lsl #2]
  402b68:	cbz	w9, 402b78 <scols_reset_iter@plt+0x298>
  402b6c:	cmp	w9, w0
  402b70:	b.eq	402b7c <scols_reset_iter@plt+0x29c>  // b.none
  402b74:	b	403488 <scols_reset_iter@plt+0xba8>
  402b78:	str	w0, [x26, x8, lsl #2]
  402b7c:	ldr	w9, [x27, #64]!
  402b80:	cbz	w9, 402b90 <scols_reset_iter@plt+0x2b0>
  402b84:	cmp	w9, w0
  402b88:	add	x8, x8, #0x1
  402b8c:	b.le	402b34 <scols_reset_iter@plt+0x254>
  402b90:	sub	w8, w0, #0x45
  402b94:	cmp	w8, #0x33
  402b98:	b.hi	403558 <scols_reset_iter@plt+0xc78>  // b.pmore
  402b9c:	adr	x9, 402bac <scols_reset_iter@plt+0x2cc>
  402ba0:	ldrh	w10, [x25, x8, lsl #1]
  402ba4:	add	x9, x9, x10, lsl #2
  402ba8:	br	x9
  402bac:	ldr	x8, [x22, #856]
  402bb0:	str	x8, [sp, #40]
  402bb4:	str	x8, [sp, #184]
  402bb8:	b	402d24 <scols_reset_iter@plt+0x444>
  402bbc:	ldr	x8, [x22, #856]
  402bc0:	str	x8, [sp, #72]
  402bc4:	str	x8, [sp, #224]
  402bc8:	b	402d24 <scols_reset_iter@plt+0x444>
  402bcc:	ldr	x8, [x22, #856]
  402bd0:	str	x8, [sp, #16]
  402bd4:	str	x8, [sp, #192]
  402bd8:	b	402d24 <scols_reset_iter@plt+0x444>
  402bdc:	ldr	x8, [x22, #856]
  402be0:	str	x8, [sp, #32]
  402be4:	str	x8, [sp, #176]
  402be8:	b	402d24 <scols_reset_iter@plt+0x444>
  402bec:	ldr	x8, [x22, #856]
  402bf0:	str	x8, [sp, #8]
  402bf4:	str	x8, [sp, #152]
  402bf8:	b	402d24 <scols_reset_iter@plt+0x444>
  402bfc:	orr	w28, w28, #0x10
  402c00:	b	402cec <scols_reset_iter@plt+0x40c>
  402c04:	ldr	x0, [sp, #88]
  402c08:	bl	4026b0 <free@plt>
  402c0c:	ldr	x0, [x22, #856]
  402c10:	bl	40361c <scols_reset_iter@plt+0xd3c>
  402c14:	and	w28, w28, #0xfffffffe
  402c18:	str	x0, [sp, #88]
  402c1c:	str	x0, [sp, #232]
  402c20:	b	402cec <scols_reset_iter@plt+0x40c>
  402c24:	ldr	x8, [x22, #856]
  402c28:	str	x8, [sp]
  402c2c:	str	x8, [sp, #160]
  402c30:	b	402d24 <scols_reset_iter@plt+0x444>
  402c34:	ldr	x8, [x22, #856]
  402c38:	str	x8, [sp, #48]
  402c3c:	str	x8, [sp, #168]
  402c40:	b	402d24 <scols_reset_iter@plt+0x444>
  402c44:	ldr	x19, [x22, #856]
  402c48:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	mov	x0, xzr
  402c54:	add	x1, x1, #0x806
  402c58:	bl	4027e0 <dcgettext@plt>
  402c5c:	mov	x1, x0
  402c60:	mov	x0, x19
  402c64:	bl	4036ac <scols_reset_iter@plt+0xdcc>
  402c68:	mov	x19, x0
  402c6c:	str	x0, [sp, #144]
  402c70:	b	402d24 <scols_reset_iter@plt+0x444>
  402c74:	orr	w28, w28, #0x8
  402c78:	b	402cec <scols_reset_iter@plt+0x40c>
  402c7c:	mov	w9, #0x2                   	// #2
  402c80:	b	402ca0 <scols_reset_iter@plt+0x3c0>
  402c84:	ldr	x8, [x22, #856]
  402c88:	str	x8, [sp, #24]
  402c8c:	str	x8, [sp, #200]
  402c90:	b	402d24 <scols_reset_iter@plt+0x444>
  402c94:	orr	w28, w28, #0x2
  402c98:	mov	w9, #0x2                   	// #2
  402c9c:	strb	w28, [sp, #272]
  402ca0:	mov	w8, #0x2                   	// #2
  402ca4:	b	402cfc <scols_reset_iter@plt+0x41c>
  402ca8:	ldr	x27, [x22, #856]
  402cac:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402cb0:	mov	w2, #0x5                   	// #5
  402cb4:	mov	x0, xzr
  402cb8:	add	x1, x1, #0x7ed
  402cbc:	bl	4027e0 <dcgettext@plt>
  402cc0:	mov	x1, x0
  402cc4:	mov	x0, x27
  402cc8:	bl	405518 <scols_reset_iter@plt+0x2c38>
  402ccc:	mov	w8, w0
  402cd0:	str	x8, [sp, #56]
  402cd4:	str	x8, [sp, #128]
  402cd8:	b	402d24 <scols_reset_iter@plt+0x444>
  402cdc:	ldr	x8, [x22, #856]
  402ce0:	str	x8, [sp, #240]
  402ce4:	b	402d24 <scols_reset_iter@plt+0x444>
  402ce8:	orr	w28, w28, #0x4
  402cec:	strb	w28, [sp, #272]
  402cf0:	b	402d24 <scols_reset_iter@plt+0x444>
  402cf4:	mov	w9, #0x1                   	// #1
  402cf8:	mov	w8, #0x1                   	// #1
  402cfc:	str	w8, [sp, #96]
  402d00:	str	w9, [sp, #120]
  402d04:	b	402d24 <scols_reset_iter@plt+0x444>
  402d08:	ldr	x8, [x22, #856]
  402d0c:	str	x8, [sp, #64]
  402d10:	str	x8, [sp, #208]
  402d14:	b	402d24 <scols_reset_iter@plt+0x444>
  402d18:	ldr	x8, [x22, #856]
  402d1c:	str	x8, [sp, #80]
  402d20:	str	x8, [sp, #216]
  402d24:	mov	w0, w21
  402d28:	mov	x1, x20
  402d2c:	mov	x2, x23
  402d30:	mov	x3, x24
  402d34:	mov	x4, xzr
  402d38:	bl	402630 <getopt_long@plt>
  402d3c:	cmn	w0, #0x1
  402d40:	b.ne	402b1c <scols_reset_iter@plt+0x23c>  // b.any
  402d44:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  402d48:	ldrsw	x8, [x8, #864]
  402d4c:	ldp	x9, x23, [sp, #56]
  402d50:	ldp	x22, x21, [sp, #72]
  402d54:	ldr	w24, [sp, #96]
  402d58:	add	x20, x20, x8, lsl #3
  402d5c:	cmn	x9, #0x1
  402d60:	b.eq	402db8 <scols_reset_iter@plt+0x4d8>  // b.none
  402d64:	cbz	x23, 402dcc <scols_reset_iter@plt+0x4ec>
  402d68:	mov	w8, #0x2                   	// #2
  402d6c:	str	w8, [sp, #120]
  402d70:	cbz	x22, 402d78 <scols_reset_iter@plt+0x498>
  402d74:	cbnz	x21, 402dd4 <scols_reset_iter@plt+0x4f4>
  402d78:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402d7c:	add	x1, x1, #0x868
  402d80:	b	4035e0 <scols_reset_iter@plt+0xd00>
  402d84:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  402d88:	ldrsw	x8, [x8, #864]
  402d8c:	mov	x23, xzr
  402d90:	mov	x22, xzr
  402d94:	mov	x21, xzr
  402d98:	mov	w24, wzr
  402d9c:	stp	xzr, xzr, [sp]
  402da0:	stp	xzr, xzr, [sp, #16]
  402da4:	stp	xzr, xzr, [sp, #32]
  402da8:	str	xzr, [sp, #48]
  402dac:	mov	x19, xzr
  402db0:	add	x20, x20, x8, lsl #3
  402db4:	mov	w28, #0x1                   	// #1
  402db8:	mov	w0, #0x50                  	// #80
  402dbc:	bl	40661c <scols_reset_iter@plt+0x3d3c>
  402dc0:	sxtw	x8, w0
  402dc4:	str	x8, [sp, #128]
  402dc8:	cbnz	x23, 402d68 <scols_reset_iter@plt+0x488>
  402dcc:	cmp	w24, #0x2
  402dd0:	b.ne	402ddc <scols_reset_iter@plt+0x4fc>  // b.any
  402dd4:	cbnz	x19, 402e1c <scols_reset_iter@plt+0x53c>
  402dd8:	b	402e18 <scols_reset_iter@plt+0x538>
  402ddc:	ldr	x8, [sp]
  402de0:	cbnz	x8, 4035c4 <scols_reset_iter@plt+0xce4>
  402de4:	ldr	x8, [sp, #8]
  402de8:	cbnz	x8, 4035c4 <scols_reset_iter@plt+0xce4>
  402dec:	ldr	x8, [sp, #16]
  402df0:	cbnz	x8, 4035c4 <scols_reset_iter@plt+0xce4>
  402df4:	ldr	x8, [sp, #24]
  402df8:	cbnz	x8, 4035c4 <scols_reset_iter@plt+0xce4>
  402dfc:	ldr	x8, [sp, #32]
  402e00:	cbnz	x8, 4035c4 <scols_reset_iter@plt+0xce4>
  402e04:	ldr	x8, [sp, #40]
  402e08:	cbnz	x8, 4035c4 <scols_reset_iter@plt+0xce4>
  402e0c:	ldr	x8, [sp, #48]
  402e10:	cbnz	x8, 4035c4 <scols_reset_iter@plt+0xce4>
  402e14:	cbnz	x19, 4035c4 <scols_reset_iter@plt+0xce4>
  402e18:	tbnz	w28, #1, 4035d8 <scols_reset_iter@plt+0xcf8>
  402e1c:	ldr	x0, [x20]
  402e20:	cbz	x0, 402e80 <scols_reset_iter@plt+0x5a0>
  402e24:	add	x19, x20, #0x8
  402e28:	adrp	x20, 407000 <scols_reset_iter@plt+0x4720>
  402e2c:	adrp	x21, 407000 <scols_reset_iter@plt+0x4720>
  402e30:	mov	w24, wzr
  402e34:	add	x20, x20, #0x73e
  402e38:	add	x21, x21, #0x94d
  402e3c:	mov	x1, x20
  402e40:	bl	402460 <fopen@plt>
  402e44:	cbz	x0, 402e64 <scols_reset_iter@plt+0x584>
  402e48:	mov	x22, x0
  402e4c:	add	x0, sp, #0x78
  402e50:	mov	x1, x22
  402e54:	bl	403a7c <scols_reset_iter@plt+0x119c>
  402e58:	mov	x0, x22
  402e5c:	bl	402450 <fclose@plt>
  402e60:	b	402e74 <scols_reset_iter@plt+0x594>
  402e64:	ldur	x1, [x19, #-8]
  402e68:	mov	x0, x21
  402e6c:	bl	402650 <warn@plt>
  402e70:	add	w24, w24, #0x1
  402e74:	ldr	x0, [x19], #8
  402e78:	cbnz	x0, 402e3c <scols_reset_iter@plt+0x55c>
  402e7c:	b	402e94 <scols_reset_iter@plt+0x5b4>
  402e80:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  402e84:	ldr	x1, [x8, #880]
  402e88:	add	x0, sp, #0x78
  402e8c:	bl	403a7c <scols_reset_iter@plt+0x119c>
  402e90:	mov	w24, wzr
  402e94:	ldr	w9, [sp, #120]
  402e98:	cmp	w9, #0x2
  402e9c:	b.ne	40313c <scols_reset_iter@plt+0x85c>  // b.any
  402ea0:	ldr	x20, [sp, #136]
  402ea4:	cbz	x20, 403460 <scols_reset_iter@plt+0xb80>
  402ea8:	mov	x0, x20
  402eac:	bl	4026e0 <scols_table_get_nlines@plt>
  402eb0:	cbz	x0, 403460 <scols_reset_iter@plt+0xb80>
  402eb4:	ldr	x1, [sp, #128]
  402eb8:	mov	x0, x20
  402ebc:	bl	402720 <scols_table_set_termwidth@plt>
  402ec0:	mov	w1, #0x2                   	// #2
  402ec4:	mov	x0, x20
  402ec8:	bl	4025d0 <scols_table_set_termforce@plt>
  402ecc:	ldr	x19, [sp, #168]
  402ed0:	cbz	x19, 402efc <scols_reset_iter@plt+0x61c>
  402ed4:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  402ed8:	add	x1, x1, #0x6b
  402edc:	mov	w2, #0x5                   	// #5
  402ee0:	mov	x0, xzr
  402ee4:	bl	4027e0 <dcgettext@plt>
  402ee8:	mov	x3, x0
  402eec:	add	x0, sp, #0x78
  402ef0:	mov	w2, #0x4                   	// #4
  402ef4:	mov	x1, x19
  402ef8:	bl	404054 <scols_reset_iter@plt+0x1774>
  402efc:	ldr	x19, [sp, #176]
  402f00:	cbz	x19, 402f2c <scols_reset_iter@plt+0x64c>
  402f04:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  402f08:	add	x1, x1, #0x8e
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	mov	x0, xzr
  402f14:	bl	4027e0 <dcgettext@plt>
  402f18:	mov	x3, x0
  402f1c:	add	x0, sp, #0x78
  402f20:	mov	w2, #0x1                   	// #1
  402f24:	mov	x1, x19
  402f28:	bl	404054 <scols_reset_iter@plt+0x1774>
  402f2c:	ldr	x19, [sp, #184]
  402f30:	cbz	x19, 402f5c <scols_reset_iter@plt+0x67c>
  402f34:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  402f38:	add	x1, x1, #0xb1
  402f3c:	mov	w2, #0x5                   	// #5
  402f40:	mov	x0, xzr
  402f44:	bl	4027e0 <dcgettext@plt>
  402f48:	mov	x3, x0
  402f4c:	add	x0, sp, #0x78
  402f50:	mov	w2, #0x10                  	// #16
  402f54:	mov	x1, x19
  402f58:	bl	404054 <scols_reset_iter@plt+0x1774>
  402f5c:	ldr	x19, [sp, #192]
  402f60:	cbz	x19, 402f8c <scols_reset_iter@plt+0x6ac>
  402f64:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  402f68:	add	x1, x1, #0xd8
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	mov	x0, xzr
  402f74:	bl	4027e0 <dcgettext@plt>
  402f78:	mov	x3, x0
  402f7c:	add	x0, sp, #0x78
  402f80:	mov	w2, #0x40                  	// #64
  402f84:	mov	x1, x19
  402f88:	bl	404054 <scols_reset_iter@plt+0x1774>
  402f8c:	ldr	x19, [sp, #200]
  402f90:	cbz	x19, 402fbc <scols_reset_iter@plt+0x6dc>
  402f94:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  402f98:	add	x1, x1, #0xfa
  402f9c:	mov	w2, #0x5                   	// #5
  402fa0:	mov	x0, xzr
  402fa4:	bl	4027e0 <dcgettext@plt>
  402fa8:	mov	x3, x0
  402fac:	add	x0, sp, #0x78
  402fb0:	mov	w2, #0x20                  	// #32
  402fb4:	mov	x1, x19
  402fb8:	bl	404054 <scols_reset_iter@plt+0x1774>
  402fbc:	ldr	x8, [sp, #184]
  402fc0:	cbnz	x8, 403038 <scols_reset_iter@plt+0x758>
  402fc4:	mov	w0, wzr
  402fc8:	bl	4027d0 <scols_new_iter@plt>
  402fcc:	cbz	x0, 403614 <scols_reset_iter@plt+0xd34>
  402fd0:	mov	x19, x0
  402fd4:	ldr	x0, [sp, #136]
  402fd8:	sub	x2, x29, #0x10
  402fdc:	mov	x1, x19
  402fe0:	bl	402680 <scols_table_next_column@plt>
  402fe4:	mov	x20, xzr
  402fe8:	cbnz	w0, 403018 <scols_reset_iter@plt+0x738>
  402fec:	ldur	x0, [x29, #-16]
  402ff0:	bl	402490 <scols_column_get_flags@plt>
  402ff4:	ldr	x8, [sp, #136]
  402ff8:	ldur	x9, [x29, #-16]
  402ffc:	tst	w0, #0x20
  403000:	sub	x2, x29, #0x10
  403004:	mov	x0, x8
  403008:	mov	x1, x19
  40300c:	csel	x20, x9, x20, eq  // eq = none
  403010:	bl	402680 <scols_table_next_column@plt>
  403014:	cbz	w0, 402fec <scols_reset_iter@plt+0x70c>
  403018:	mov	x0, x19
  40301c:	bl	402390 <scols_free_iter@plt>
  403020:	cbz	x20, 403038 <scols_reset_iter@plt+0x758>
  403024:	mov	x0, x20
  403028:	bl	402490 <scols_column_get_flags@plt>
  40302c:	orr	w1, w0, #0x10
  403030:	mov	x0, x20
  403034:	bl	402510 <scols_column_set_flags@plt>
  403038:	ldr	x1, [sp, #208]
  40303c:	cbz	x1, 403394 <scols_reset_iter@plt+0xab4>
  403040:	add	x0, sp, #0x78
  403044:	bl	404198 <scols_reset_iter@plt+0x18b8>
  403048:	ldr	x1, [sp, #224]
  40304c:	mov	x21, x0
  403050:	add	x0, sp, #0x78
  403054:	bl	404198 <scols_reset_iter@plt+0x18b8>
  403058:	ldr	x1, [sp, #216]
  40305c:	mov	x19, x0
  403060:	add	x0, sp, #0x78
  403064:	bl	404198 <scols_reset_iter@plt+0x18b8>
  403068:	cbz	x21, 403394 <scols_reset_iter@plt+0xab4>
  40306c:	cbz	x19, 403394 <scols_reset_iter@plt+0xab4>
  403070:	mov	x20, x0
  403074:	cbz	x0, 403394 <scols_reset_iter@plt+0xab4>
  403078:	mov	x0, x21
  40307c:	bl	402490 <scols_column_get_flags@plt>
  403080:	orr	w1, w0, #0x2
  403084:	mov	x0, x21
  403088:	bl	402510 <scols_column_set_flags@plt>
  40308c:	mov	w0, wzr
  403090:	bl	4027d0 <scols_new_iter@plt>
  403094:	mov	x21, x0
  403098:	mov	w0, wzr
  40309c:	bl	4027d0 <scols_new_iter@plt>
  4030a0:	cbz	x21, 4035f8 <scols_reset_iter@plt+0xd18>
  4030a4:	mov	x22, x0
  4030a8:	cbz	x0, 4035f8 <scols_reset_iter@plt+0xd18>
  4030ac:	ldr	x0, [sp, #136]
  4030b0:	sub	x2, x29, #0x10
  4030b4:	mov	x1, x22
  4030b8:	bl	402600 <scols_table_next_line@plt>
  4030bc:	cbnz	w0, 403384 <scols_reset_iter@plt+0xaa4>
  4030c0:	ldur	x0, [x29, #-16]
  4030c4:	mov	x1, x20
  4030c8:	bl	402330 <scols_line_get_column_cell@plt>
  4030cc:	cbz	x0, 4030ac <scols_reset_iter@plt+0x7cc>
  4030d0:	bl	4026a0 <scols_cell_get_data@plt>
  4030d4:	cbz	x0, 4030ac <scols_reset_iter@plt+0x7cc>
  4030d8:	mov	x23, x0
  4030dc:	mov	x0, x21
  4030e0:	mov	w1, wzr
  4030e4:	bl	4028e0 <scols_reset_iter@plt>
  4030e8:	ldr	x0, [sp, #136]
  4030ec:	sub	x2, x29, #0x18
  4030f0:	mov	x1, x21
  4030f4:	bl	402600 <scols_table_next_line@plt>
  4030f8:	cbnz	w0, 4030ac <scols_reset_iter@plt+0x7cc>
  4030fc:	ldur	x0, [x29, #-24]
  403100:	mov	x1, x19
  403104:	bl	402330 <scols_line_get_column_cell@plt>
  403108:	cbz	x0, 4030e8 <scols_reset_iter@plt+0x808>
  40310c:	bl	4026a0 <scols_cell_get_data@plt>
  403110:	cbz	x0, 4030e8 <scols_reset_iter@plt+0x808>
  403114:	mov	x1, x0
  403118:	mov	x0, x23
  40311c:	bl	402640 <strcmp@plt>
  403120:	cbnz	w0, 4030e8 <scols_reset_iter@plt+0x808>
  403124:	ldp	x0, x1, [x29, #-24]
  403128:	bl	4026c0 <scols_line_is_ancestor@plt>
  40312c:	cbnz	w0, 4030e8 <scols_reset_iter@plt+0x808>
  403130:	ldp	x1, x0, [x29, #-24]
  403134:	bl	4027f0 <scols_line_add_child@plt>
  403138:	b	4030e8 <scols_reset_iter@plt+0x808>
  40313c:	ldr	x20, [sp, #256]
  403140:	cbz	x20, 4035d0 <scols_reset_iter@plt+0xcf0>
  403144:	ldr	x10, [sp, #264]
  403148:	ldr	x8, [sp, #128]
  40314c:	cmp	x10, x8
  403150:	b.cs	403170 <scols_reset_iter@plt+0x890>  // b.hs, b.nlast
  403154:	cbz	w9, 403284 <scols_reset_iter@plt+0x9a4>
  403158:	cmp	w9, #0x1
  40315c:	b.eq	4031a4 <scols_reset_iter@plt+0x8c4>  // b.none
  403160:	cmp	w9, #0x3
  403164:	b.ne	403460 <scols_reset_iter@plt+0xb80>  // b.any
  403168:	cbnz	w20, 40317c <scols_reset_iter@plt+0x89c>
  40316c:	b	403460 <scols_reset_iter@plt+0xb80>
  403170:	mov	w8, #0x3                   	// #3
  403174:	str	w8, [sp, #120]
  403178:	cbz	w20, 403460 <scols_reset_iter@plt+0xb80>
  40317c:	ldr	x19, [sp, #248]
  403180:	adrp	x21, 419000 <scols_reset_iter@plt+0x16720>
  403184:	ldr	x0, [x19], #8
  403188:	ldr	x1, [x21, #872]
  40318c:	sub	w20, w20, #0x1
  403190:	bl	4027c0 <fputws@plt>
  403194:	mov	w0, #0xa                   	// #10
  403198:	bl	4023e0 <putwchar@plt>
  40319c:	cbnz	w20, 403184 <scols_reset_iter@plt+0x8a4>
  4031a0:	b	403460 <scols_reset_iter@plt+0xb80>
  4031a4:	ldr	x22, [sp, #248]
  4031a8:	add	x9, x10, #0x8
  4031ac:	and	x23, x9, #0xfffffffffffffff8
  4031b0:	str	w24, [sp, #80]
  4031b4:	mov	x21, xzr
  4031b8:	mov	x26, xzr
  4031bc:	udiv	x24, x8, x23
  4031c0:	adrp	x25, 419000 <scols_reset_iter@plt+0x16720>
  4031c4:	mov	x27, x23
  4031c8:	str	x23, [sp, #264]
  4031cc:	ldr	x0, [x22]
  4031d0:	ldr	x1, [x25, #872]
  4031d4:	bl	4027c0 <fputws@plt>
  4031d8:	ldr	x9, [x22]
  4031dc:	ldr	w8, [x9]
  4031e0:	cbz	w8, 403208 <scols_reset_iter@plt+0x928>
  4031e4:	mov	x19, xzr
  4031e8:	add	x28, x9, #0x4
  4031ec:	mov	w0, w8
  4031f0:	bl	402480 <wcwidth@plt>
  4031f4:	ldr	w8, [x28], #4
  4031f8:	bic	w9, w0, w0, asr #31
  4031fc:	add	x19, x19, x9
  403200:	cbnz	w8, 4031ec <scols_reset_iter@plt+0x90c>
  403204:	b	40320c <scols_reset_iter@plt+0x92c>
  403208:	mov	x19, xzr
  40320c:	subs	x20, x20, #0x1
  403210:	add	x26, x19, x26
  403214:	b.eq	403270 <scols_reset_iter@plt+0x990>  // b.none
  403218:	add	x21, x21, #0x1
  40321c:	cmp	x21, x24
  403220:	b.ne	40323c <scols_reset_iter@plt+0x95c>  // b.any
  403224:	mov	w0, #0xa                   	// #10
  403228:	bl	4023e0 <putwchar@plt>
  40322c:	mov	x21, xzr
  403230:	mov	x26, xzr
  403234:	mov	x27, x23
  403238:	b	403268 <scols_reset_iter@plt+0x988>
  40323c:	add	x8, x26, #0x8
  403240:	and	x19, x8, #0xfffffffffffffff8
  403244:	cmp	x19, x27
  403248:	b.hi	403264 <scols_reset_iter@plt+0x984>  // b.pmore
  40324c:	mov	w0, #0x9                   	// #9
  403250:	bl	4023e0 <putwchar@plt>
  403254:	add	x19, x19, #0x8
  403258:	cmp	x19, x27
  40325c:	b.ls	40324c <scols_reset_iter@plt+0x96c>  // b.plast
  403260:	sub	x26, x19, #0x8
  403264:	add	x27, x23, x27
  403268:	add	x22, x22, #0x8
  40326c:	b	4031cc <scols_reset_iter@plt+0x8ec>
  403270:	str	xzr, [sp, #256]
  403274:	cbz	x26, 40337c <scols_reset_iter@plt+0xa9c>
  403278:	mov	w0, #0xa                   	// #10
  40327c:	bl	4023e0 <putwchar@plt>
  403280:	b	40337c <scols_reset_iter@plt+0xa9c>
  403284:	add	x9, x10, #0x8
  403288:	and	x10, x9, #0xfffffffffffffff8
  40328c:	udiv	x9, x8, x10
  403290:	cmp	x10, x8
  403294:	csinc	x22, x9, xzr, ls  // ls = plast
  403298:	udiv	x8, x20, x22
  40329c:	msub	x9, x8, x22, x20
  4032a0:	cmp	x9, #0x0
  4032a4:	cinc	x23, x8, ne  // ne = any
  4032a8:	str	x10, [sp, #96]
  4032ac:	str	x10, [sp, #264]
  4032b0:	cbz	x23, 403460 <scols_reset_iter@plt+0xb80>
  4032b4:	ldr	x25, [sp, #248]
  4032b8:	str	w24, [sp, #80]
  4032bc:	str	xzr, [sp, #88]
  4032c0:	cbz	x22, 403360 <scols_reset_iter@plt+0xa80>
  4032c4:	ldp	x24, x28, [sp, #88]
  4032c8:	mov	x27, xzr
  4032cc:	mov	x26, xzr
  4032d0:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4032d4:	ldr	x0, [x25, x24, lsl #3]
  4032d8:	ldr	x1, [x8, #872]
  4032dc:	bl	4027c0 <fputws@plt>
  4032e0:	ldr	x9, [x25, x24, lsl #3]
  4032e4:	ldr	w8, [x9]
  4032e8:	cbz	w8, 403310 <scols_reset_iter@plt+0xa30>
  4032ec:	mov	x19, xzr
  4032f0:	add	x21, x9, #0x4
  4032f4:	mov	w0, w8
  4032f8:	bl	402480 <wcwidth@plt>
  4032fc:	ldr	w8, [x21], #4
  403300:	bic	w9, w0, w0, asr #31
  403304:	add	x19, x19, x9
  403308:	cbnz	w8, 4032f4 <scols_reset_iter@plt+0xa14>
  40330c:	b	403314 <scols_reset_iter@plt+0xa34>
  403310:	mov	x19, xzr
  403314:	add	x24, x24, x23
  403318:	cmp	x24, x20
  40331c:	b.cs	403360 <scols_reset_iter@plt+0xa80>  // b.hs, b.nlast
  403320:	add	x26, x19, x26
  403324:	add	x8, x26, #0x8
  403328:	and	x19, x8, #0xfffffffffffffff8
  40332c:	cmp	x19, x28
  403330:	b.hi	40334c <scols_reset_iter@plt+0xa6c>  // b.pmore
  403334:	mov	w0, #0x9                   	// #9
  403338:	bl	4023e0 <putwchar@plt>
  40333c:	add	x19, x19, #0x8
  403340:	cmp	x19, x28
  403344:	b.ls	403334 <scols_reset_iter@plt+0xa54>  // b.plast
  403348:	sub	x26, x19, #0x8
  40334c:	ldr	x8, [sp, #96]
  403350:	add	x27, x27, #0x1
  403354:	cmp	x27, x22
  403358:	add	x28, x8, x28
  40335c:	b.ne	4032d0 <scols_reset_iter@plt+0x9f0>  // b.any
  403360:	mov	w0, #0xa                   	// #10
  403364:	bl	4023e0 <putwchar@plt>
  403368:	ldr	x8, [sp, #88]
  40336c:	add	x8, x8, #0x1
  403370:	cmp	x8, x23
  403374:	str	x8, [sp, #88]
  403378:	b.cc	4032c0 <scols_reset_iter@plt+0x9e0>  // b.lo, b.ul, b.last
  40337c:	ldr	w24, [sp, #80]
  403380:	b	403460 <scols_reset_iter@plt+0xb80>
  403384:	mov	x0, x21
  403388:	bl	402390 <scols_free_iter@plt>
  40338c:	mov	x0, x22
  403390:	bl	402390 <scols_free_iter@plt>
  403394:	ldr	x8, [sp, #160]
  403398:	cbz	x8, 403454 <scols_reset_iter@plt+0xb74>
  40339c:	ldr	x0, [sp, #136]
  4033a0:	bl	4025e0 <scols_table_get_ncols@plt>
  4033a4:	ldr	x19, [sp, #160]
  4033a8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4033ac:	mov	x21, x0
  4033b0:	add	x1, x1, #0x150
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	mov	x0, xzr
  4033bc:	bl	4027e0 <dcgettext@plt>
  4033c0:	mov	x1, x0
  4033c4:	mov	x0, x19
  4033c8:	bl	4036ac <scols_reset_iter@plt+0xdcc>
  4033cc:	mov	x19, x0
  4033d0:	mov	w1, #0x8                   	// #8
  4033d4:	mov	x0, x21
  4033d8:	bl	402520 <calloc@plt>
  4033dc:	mov	x20, x0
  4033e0:	cbz	x21, 4033e8 <scols_reset_iter@plt+0xb08>
  4033e4:	cbz	x20, 403600 <scols_reset_iter@plt+0xd20>
  4033e8:	cbz	x19, 403444 <scols_reset_iter@plt+0xb64>
  4033ec:	ldr	x1, [x19]
  4033f0:	cbz	x1, 403444 <scols_reset_iter@plt+0xb64>
  4033f4:	mov	x22, xzr
  4033f8:	add	x21, x19, #0x8
  4033fc:	add	x0, sp, #0x78
  403400:	bl	404198 <scols_reset_iter@plt+0x18b8>
  403404:	cbz	x0, 403414 <scols_reset_iter@plt+0xb34>
  403408:	add	x8, x22, #0x1
  40340c:	str	x0, [x20, x22, lsl #3]
  403410:	mov	x22, x8
  403414:	ldr	x1, [x21], #8
  403418:	cbnz	x1, 4033fc <scols_reset_iter@plt+0xb1c>
  40341c:	cbz	x22, 403444 <scols_reset_iter@plt+0xb64>
  403420:	mov	x1, xzr
  403424:	mov	x23, x20
  403428:	ldr	x0, [sp, #136]
  40342c:	ldr	x21, [x23], #8
  403430:	mov	x2, x21
  403434:	bl	402710 <scols_table_move_column@plt>
  403438:	subs	x22, x22, #0x1
  40343c:	mov	x1, x21
  403440:	b.ne	403428 <scols_reset_iter@plt+0xb48>  // b.any
  403444:	mov	x0, x20
  403448:	bl	4026b0 <free@plt>
  40344c:	mov	x0, x19
  403450:	bl	4067f0 <scols_reset_iter@plt+0x3f10>
  403454:	ldr	x0, [sp, #136]
  403458:	bl	402770 <scols_print_table@plt>
  40345c:	mov	w24, w0
  403460:	cmp	w24, #0x0
  403464:	ldp	x20, x19, [sp, #384]
  403468:	ldp	x22, x21, [sp, #368]
  40346c:	ldp	x24, x23, [sp, #352]
  403470:	ldp	x26, x25, [sp, #336]
  403474:	ldp	x28, x27, [sp, #320]
  403478:	ldp	x29, x30, [sp, #304]
  40347c:	cset	w0, ne  // ne = any
  403480:	add	sp, sp, #0x190
  403484:	ret
  403488:	adrp	x21, 419000 <scols_reset_iter@plt+0x16720>
  40348c:	ldr	x19, [x21, #848]
  403490:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403494:	add	x1, x1, #0x928
  403498:	mov	w2, #0x5                   	// #5
  40349c:	mov	x0, xzr
  4034a0:	bl	4027e0 <dcgettext@plt>
  4034a4:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4034a8:	ldr	x2, [x8, #888]
  4034ac:	mov	x1, x0
  4034b0:	mov	x0, x19
  4034b4:	bl	402880 <fprintf@plt>
  4034b8:	adrp	x23, 407000 <scols_reset_iter@plt+0x4720>
  4034bc:	adrp	x19, 407000 <scols_reset_iter@plt+0x4720>
  4034c0:	adrp	x24, 407000 <scols_reset_iter@plt+0x4720>
  4034c4:	adrp	x20, 407000 <scols_reset_iter@plt+0x4720>
  4034c8:	mov	w22, #0x1                   	// #1
  4034cc:	add	x23, x23, #0x6f5
  4034d0:	add	x19, x19, #0x94a
  4034d4:	add	x24, x24, #0x328
  4034d8:	add	x20, x20, #0x950
  4034dc:	ldr	w2, [x27]
  4034e0:	cbz	w2, 403548 <scols_reset_iter@plt+0xc68>
  4034e4:	cmp	w2, #0x63
  4034e8:	mov	x8, x23
  4034ec:	b.eq	40350c <scols_reset_iter@plt+0xc2c>  // b.none
  4034f0:	mov	x9, x24
  4034f4:	ldr	x8, [x9]
  4034f8:	cbz	x8, 403520 <scols_reset_iter@plt+0xc40>
  4034fc:	ldr	w10, [x9, #24]
  403500:	add	x9, x9, #0x20
  403504:	cmp	w10, w2
  403508:	b.ne	4034f4 <scols_reset_iter@plt+0xc14>  // b.any
  40350c:	ldr	x0, [x21, #848]
  403510:	mov	x1, x19
  403514:	mov	x2, x8
  403518:	bl	402880 <fprintf@plt>
  40351c:	b	403538 <scols_reset_iter@plt+0xc58>
  403520:	sub	w8, w2, #0x21
  403524:	cmp	w8, #0x5d
  403528:	b.hi	403538 <scols_reset_iter@plt+0xc58>  // b.pmore
  40352c:	ldr	x0, [x21, #848]
  403530:	mov	x1, x20
  403534:	bl	402880 <fprintf@plt>
  403538:	add	x22, x22, #0x1
  40353c:	cmp	x22, #0x10
  403540:	add	x27, x27, #0x4
  403544:	b.ne	4034dc <scols_reset_iter@plt+0xbfc>  // b.any
  403548:	ldr	x1, [x21, #848]
  40354c:	mov	w0, #0xa                   	// #10
  403550:	bl	4023d0 <fputc@plt>
  403554:	b	403588 <scols_reset_iter@plt+0xca8>
  403558:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  40355c:	ldr	x19, [x8, #848]
  403560:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403564:	add	x1, x1, #0x841
  403568:	mov	w2, #0x5                   	// #5
  40356c:	mov	x0, xzr
  403570:	bl	4027e0 <dcgettext@plt>
  403574:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403578:	ldr	x2, [x8, #888]
  40357c:	mov	x1, x0
  403580:	mov	x0, x19
  403584:	bl	402880 <fprintf@plt>
  403588:	mov	w0, #0x1                   	// #1
  40358c:	bl	4022f0 <exit@plt>
  403590:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403594:	add	x1, x1, #0x823
  403598:	mov	w2, #0x5                   	// #5
  40359c:	mov	x0, xzr
  4035a0:	bl	4027e0 <dcgettext@plt>
  4035a4:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4035a8:	ldr	x1, [x8, #888]
  4035ac:	adrp	x2, 407000 <scols_reset_iter@plt+0x4720>
  4035b0:	add	x2, x2, #0x82f
  4035b4:	bl	402830 <printf@plt>
  4035b8:	mov	w0, wzr
  4035bc:	bl	4022f0 <exit@plt>
  4035c0:	bl	40370c <scols_reset_iter@plt+0xe2c>
  4035c4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4035c8:	add	x1, x1, #0x8ad
  4035cc:	b	4035e0 <scols_reset_iter@plt+0xd00>
  4035d0:	mov	w0, w24
  4035d4:	bl	4022f0 <exit@plt>
  4035d8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4035dc:	add	x1, x1, #0x8d7
  4035e0:	mov	w2, #0x5                   	// #5
  4035e4:	mov	x0, xzr
  4035e8:	bl	4027e0 <dcgettext@plt>
  4035ec:	mov	x1, x0
  4035f0:	mov	w0, #0x1                   	// #1
  4035f4:	bl	402800 <errx@plt>
  4035f8:	mov	w0, #0x165                 	// #357
  4035fc:	bl	403f4c <scols_reset_iter@plt+0x166c>
  403600:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403604:	add	x1, x1, #0x90e
  403608:	mov	w0, #0x1                   	// #1
  40360c:	mov	w2, #0x8                   	// #8
  403610:	bl	4028a0 <err@plt>
  403614:	mov	w0, #0x102                 	// #258
  403618:	bl	403f4c <scols_reset_iter@plt+0x166c>
  40361c:	stp	x29, x30, [sp, #-48]!
  403620:	stp	x20, x19, [sp, #32]
  403624:	mov	x19, x0
  403628:	mov	x0, xzr
  40362c:	mov	x1, x19
  403630:	mov	x2, xzr
  403634:	stp	x22, x21, [sp, #16]
  403638:	mov	x29, sp
  40363c:	bl	4022e0 <mbstowcs@plt>
  403640:	tbnz	x0, #63, 403680 <scols_reset_iter@plt+0xda0>
  403644:	add	x21, x0, #0x1
  403648:	lsl	x22, x21, #2
  40364c:	mov	w1, #0x1                   	// #1
  403650:	mov	x0, x22
  403654:	bl	402520 <calloc@plt>
  403658:	mov	x20, x0
  40365c:	cbz	x22, 403664 <scols_reset_iter@plt+0xd84>
  403660:	cbz	x20, 403698 <scols_reset_iter@plt+0xdb8>
  403664:	mov	x0, x20
  403668:	mov	x1, x19
  40366c:	mov	x2, x21
  403670:	bl	4022e0 <mbstowcs@plt>
  403674:	tbz	x0, #63, 403684 <scols_reset_iter@plt+0xda4>
  403678:	mov	x0, x20
  40367c:	bl	4026b0 <free@plt>
  403680:	mov	x20, xzr
  403684:	mov	x0, x20
  403688:	ldp	x20, x19, [sp, #32]
  40368c:	ldp	x22, x21, [sp, #16]
  403690:	ldp	x29, x30, [sp], #48
  403694:	ret
  403698:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40369c:	add	x1, x1, #0x90e
  4036a0:	mov	w0, #0x1                   	// #1
  4036a4:	mov	w2, #0x1                   	// #1
  4036a8:	bl	4028a0 <err@plt>
  4036ac:	stp	x29, x30, [sp, #-32]!
  4036b0:	stp	x20, x19, [sp, #16]
  4036b4:	mov	x20, x1
  4036b8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4036bc:	add	x1, x1, #0x955
  4036c0:	mov	x29, sp
  4036c4:	mov	x19, x0
  4036c8:	bl	406c98 <scols_reset_iter@plt+0x43b8>
  4036cc:	cbz	x0, 4036dc <scols_reset_iter@plt+0xdfc>
  4036d0:	ldp	x20, x19, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #32
  4036d8:	ret
  4036dc:	bl	402850 <__errno_location@plt>
  4036e0:	ldr	w8, [x0]
  4036e4:	cmp	w8, #0xc
  4036e8:	b.ne	4036f4 <scols_reset_iter@plt+0xe14>  // b.any
  4036ec:	mov	w0, #0xc5                  	// #197
  4036f0:	bl	403f4c <scols_reset_iter@plt+0x166c>
  4036f4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4036f8:	add	x1, x1, #0x96b
  4036fc:	mov	w0, #0x1                   	// #1
  403700:	mov	x2, x20
  403704:	mov	x3, x19
  403708:	bl	402800 <errx@plt>
  40370c:	stp	x29, x30, [sp, #-32]!
  403710:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403714:	stp	x20, x19, [sp, #16]
  403718:	ldr	x19, [x8, #872]
  40371c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403720:	add	x1, x1, #0x993
  403724:	mov	w2, #0x5                   	// #5
  403728:	mov	x0, xzr
  40372c:	mov	x29, sp
  403730:	bl	4027e0 <dcgettext@plt>
  403734:	mov	x1, x19
  403738:	bl	4022d0 <fputs@plt>
  40373c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403740:	add	x1, x1, #0x99c
  403744:	mov	w2, #0x5                   	// #5
  403748:	mov	x0, xzr
  40374c:	bl	4027e0 <dcgettext@plt>
  403750:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403754:	ldr	x2, [x8, #888]
  403758:	mov	x1, x0
  40375c:	mov	x0, x19
  403760:	bl	402880 <fprintf@plt>
  403764:	adrp	x20, 407000 <scols_reset_iter@plt+0x4720>
  403768:	add	x20, x20, #0xebf
  40376c:	mov	x0, x20
  403770:	mov	x1, x19
  403774:	bl	4022d0 <fputs@plt>
  403778:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40377c:	add	x1, x1, #0x9b7
  403780:	mov	w2, #0x5                   	// #5
  403784:	mov	x0, xzr
  403788:	bl	4027e0 <dcgettext@plt>
  40378c:	mov	x1, x19
  403790:	bl	4022d0 <fputs@plt>
  403794:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403798:	add	x1, x1, #0x9c9
  40379c:	mov	w2, #0x5                   	// #5
  4037a0:	mov	x0, xzr
  4037a4:	bl	4027e0 <dcgettext@plt>
  4037a8:	mov	x1, x19
  4037ac:	bl	4022d0 <fputs@plt>
  4037b0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4037b4:	add	x1, x1, #0x9d4
  4037b8:	mov	w2, #0x5                   	// #5
  4037bc:	mov	x0, xzr
  4037c0:	bl	4027e0 <dcgettext@plt>
  4037c4:	mov	x1, x19
  4037c8:	bl	4022d0 <fputs@plt>
  4037cc:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4037d0:	add	x1, x1, #0xa06
  4037d4:	mov	w2, #0x5                   	// #5
  4037d8:	mov	x0, xzr
  4037dc:	bl	4027e0 <dcgettext@plt>
  4037e0:	mov	x1, x19
  4037e4:	bl	4022d0 <fputs@plt>
  4037e8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4037ec:	add	x1, x1, #0xa44
  4037f0:	mov	w2, #0x5                   	// #5
  4037f4:	mov	x0, xzr
  4037f8:	bl	4027e0 <dcgettext@plt>
  4037fc:	mov	x1, x19
  403800:	bl	4022d0 <fputs@plt>
  403804:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403808:	add	x1, x1, #0xa87
  40380c:	mov	w2, #0x5                   	// #5
  403810:	mov	x0, xzr
  403814:	bl	4027e0 <dcgettext@plt>
  403818:	mov	x1, x19
  40381c:	bl	4022d0 <fputs@plt>
  403820:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403824:	add	x1, x1, #0xac8
  403828:	mov	w2, #0x5                   	// #5
  40382c:	mov	x0, xzr
  403830:	bl	4027e0 <dcgettext@plt>
  403834:	mov	x1, x19
  403838:	bl	4022d0 <fputs@plt>
  40383c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403840:	add	x1, x1, #0xb22
  403844:	mov	w2, #0x5                   	// #5
  403848:	mov	x0, xzr
  40384c:	bl	4027e0 <dcgettext@plt>
  403850:	mov	x1, x19
  403854:	bl	4022d0 <fputs@plt>
  403858:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40385c:	add	x1, x1, #0xb58
  403860:	mov	w2, #0x5                   	// #5
  403864:	mov	x0, xzr
  403868:	bl	4027e0 <dcgettext@plt>
  40386c:	mov	x1, x19
  403870:	bl	4022d0 <fputs@plt>
  403874:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403878:	add	x1, x1, #0xb97
  40387c:	mov	w2, #0x5                   	// #5
  403880:	mov	x0, xzr
  403884:	bl	4027e0 <dcgettext@plt>
  403888:	mov	x1, x19
  40388c:	bl	4022d0 <fputs@plt>
  403890:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403894:	add	x1, x1, #0xbd2
  403898:	mov	w2, #0x5                   	// #5
  40389c:	mov	x0, xzr
  4038a0:	bl	4027e0 <dcgettext@plt>
  4038a4:	mov	x1, x19
  4038a8:	bl	4022d0 <fputs@plt>
  4038ac:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4038b0:	add	x1, x1, #0xc17
  4038b4:	mov	w2, #0x5                   	// #5
  4038b8:	mov	x0, xzr
  4038bc:	bl	4027e0 <dcgettext@plt>
  4038c0:	mov	x1, x19
  4038c4:	bl	4022d0 <fputs@plt>
  4038c8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4038cc:	add	x1, x1, #0xc66
  4038d0:	mov	w2, #0x5                   	// #5
  4038d4:	mov	x0, xzr
  4038d8:	bl	4027e0 <dcgettext@plt>
  4038dc:	mov	x1, x19
  4038e0:	bl	4022d0 <fputs@plt>
  4038e4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4038e8:	add	x1, x1, #0xcb1
  4038ec:	mov	w2, #0x5                   	// #5
  4038f0:	mov	x0, xzr
  4038f4:	bl	4027e0 <dcgettext@plt>
  4038f8:	mov	x1, x19
  4038fc:	bl	4022d0 <fputs@plt>
  403900:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403904:	add	x1, x1, #0xced
  403908:	mov	w2, #0x5                   	// #5
  40390c:	mov	x0, xzr
  403910:	bl	4027e0 <dcgettext@plt>
  403914:	mov	x1, x19
  403918:	bl	4022d0 <fputs@plt>
  40391c:	mov	x0, x20
  403920:	mov	x1, x19
  403924:	bl	4022d0 <fputs@plt>
  403928:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40392c:	add	x1, x1, #0xd31
  403930:	mov	w2, #0x5                   	// #5
  403934:	mov	x0, xzr
  403938:	bl	4027e0 <dcgettext@plt>
  40393c:	mov	x1, x19
  403940:	bl	4022d0 <fputs@plt>
  403944:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403948:	add	x1, x1, #0xd81
  40394c:	mov	w2, #0x5                   	// #5
  403950:	mov	x0, xzr
  403954:	bl	4027e0 <dcgettext@plt>
  403958:	mov	x1, x19
  40395c:	bl	4022d0 <fputs@plt>
  403960:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403964:	add	x1, x1, #0xdcd
  403968:	mov	w2, #0x5                   	// #5
  40396c:	mov	x0, xzr
  403970:	bl	4027e0 <dcgettext@plt>
  403974:	mov	x1, x19
  403978:	bl	4022d0 <fputs@plt>
  40397c:	mov	x0, x20
  403980:	mov	x1, x19
  403984:	bl	4022d0 <fputs@plt>
  403988:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40398c:	add	x1, x1, #0xe18
  403990:	mov	w2, #0x5                   	// #5
  403994:	mov	x0, xzr
  403998:	bl	4027e0 <dcgettext@plt>
  40399c:	mov	x1, x19
  4039a0:	bl	4022d0 <fputs@plt>
  4039a4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4039a8:	add	x1, x1, #0xe63
  4039ac:	mov	w2, #0x5                   	// #5
  4039b0:	mov	x0, xzr
  4039b4:	bl	4027e0 <dcgettext@plt>
  4039b8:	mov	x1, x19
  4039bc:	bl	4022d0 <fputs@plt>
  4039c0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4039c4:	add	x1, x1, #0xec1
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	mov	x0, xzr
  4039d0:	bl	4027e0 <dcgettext@plt>
  4039d4:	mov	x1, x19
  4039d8:	bl	4022d0 <fputs@plt>
  4039dc:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4039e0:	add	x1, x1, #0xefe
  4039e4:	mov	w2, #0x5                   	// #5
  4039e8:	mov	x0, xzr
  4039ec:	bl	4027e0 <dcgettext@plt>
  4039f0:	mov	x1, x19
  4039f4:	bl	4022d0 <fputs@plt>
  4039f8:	mov	x0, x20
  4039fc:	mov	x1, x19
  403a00:	bl	4022d0 <fputs@plt>
  403a04:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403a08:	add	x1, x1, #0xf57
  403a0c:	mov	w2, #0x5                   	// #5
  403a10:	mov	x0, xzr
  403a14:	bl	4027e0 <dcgettext@plt>
  403a18:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403a1c:	mov	x19, x0
  403a20:	add	x1, x1, #0xf78
  403a24:	mov	w2, #0x5                   	// #5
  403a28:	mov	x0, xzr
  403a2c:	bl	4027e0 <dcgettext@plt>
  403a30:	mov	x4, x0
  403a34:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  403a38:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403a3c:	adrp	x3, 407000 <scols_reset_iter@plt+0x4720>
  403a40:	add	x0, x0, #0xf3a
  403a44:	add	x1, x1, #0xf4b
  403a48:	add	x3, x3, #0xf69
  403a4c:	mov	x2, x19
  403a50:	bl	402830 <printf@plt>
  403a54:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403a58:	add	x1, x1, #0xf88
  403a5c:	mov	w2, #0x5                   	// #5
  403a60:	mov	x0, xzr
  403a64:	bl	4027e0 <dcgettext@plt>
  403a68:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403a6c:	add	x1, x1, #0xfa3
  403a70:	bl	402830 <printf@plt>
  403a74:	mov	w0, wzr
  403a78:	bl	4022f0 <exit@plt>
  403a7c:	sub	sp, sp, #0x80
  403a80:	stp	x20, x19, [sp, #112]
  403a84:	mov	x20, x1
  403a88:	mov	x19, x0
  403a8c:	add	x0, sp, #0x10
  403a90:	add	x1, sp, #0x8
  403a94:	mov	x2, x20
  403a98:	stp	x29, x30, [sp, #32]
  403a9c:	stp	x28, x27, [sp, #48]
  403aa0:	stp	x26, x25, [sp, #64]
  403aa4:	stp	x24, x23, [sp, #80]
  403aa8:	stp	x22, x21, [sp, #96]
  403aac:	add	x29, sp, #0x20
  403ab0:	stp	xzr, xzr, [sp, #8]
  403ab4:	bl	402690 <getline@plt>
  403ab8:	tbnz	x0, #63, 403d58 <scols_reset_iter@plt+0x1478>
  403abc:	bl	402660 <__ctype_b_loc@plt>
  403ac0:	mov	x21, x0
  403ac4:	mov	x24, xzr
  403ac8:	ldr	x9, [sp, #16]
  403acc:	ldr	x8, [x21]
  403ad0:	sub	x22, x9, #0x1
  403ad4:	ldrsb	x23, [x22, #1]!
  403ad8:	ldrh	w9, [x8, x23, lsl #1]
  403adc:	tbnz	w9, #13, 403ad4 <scols_reset_iter@plt+0x11f4>
  403ae0:	mov	w1, #0xa                   	// #10
  403ae4:	mov	x0, x22
  403ae8:	bl	402750 <strchr@plt>
  403aec:	cbz	x0, 403b54 <scols_reset_iter@plt+0x1274>
  403af0:	strb	wzr, [x0]
  403af4:	ldrb	w8, [x22]
  403af8:	cbz	w8, 403b5c <scols_reset_iter@plt+0x127c>
  403afc:	ldr	x0, [sp, #16]
  403b00:	bl	40361c <scols_reset_iter@plt+0xd3c>
  403b04:	mov	x22, x0
  403b08:	cbnz	x0, 403b34 <scols_reset_iter@plt+0x1254>
  403b0c:	ldr	x0, [sp, #16]
  403b10:	sub	x1, x29, #0x8
  403b14:	stur	xzr, [x29, #-8]
  403b18:	bl	4047dc <scols_reset_iter@plt+0x1efc>
  403b1c:	cbz	x0, 403e14 <scols_reset_iter@plt+0x1534>
  403b20:	mov	x23, x0
  403b24:	bl	40361c <scols_reset_iter@plt+0xd3c>
  403b28:	mov	x22, x0
  403b2c:	mov	x0, x23
  403b30:	bl	4026b0 <free@plt>
  403b34:	ldr	w8, [x19]
  403b38:	cmp	w8, #0x2
  403b3c:	b.cs	403b94 <scols_reset_iter@plt+0x12b4>  // b.hs, b.nlast
  403b40:	ldr	x8, [x19, #136]
  403b44:	cmp	x8, x24
  403b48:	b.ls	403cb4 <scols_reset_iter@plt+0x13d4>  // b.plast
  403b4c:	ldr	x0, [x19, #128]
  403b50:	b	403cd8 <scols_reset_iter@plt+0x13f8>
  403b54:	and	w8, w23, #0xff
  403b58:	cbnz	w8, 403afc <scols_reset_iter@plt+0x121c>
  403b5c:	ldr	w8, [x19]
  403b60:	cmp	w8, #0x2
  403b64:	b.ne	403d44 <scols_reset_iter@plt+0x1464>  // b.any
  403b68:	ldrb	w8, [x19, #152]
  403b6c:	tbz	w8, #3, 403d44 <scols_reset_iter@plt+0x1464>
  403b70:	ldr	x0, [x19, #16]
  403b74:	cbnz	x0, 403b84 <scols_reset_iter@plt+0x12a4>
  403b78:	mov	x0, x19
  403b7c:	bl	403f70 <scols_reset_iter@plt+0x1690>
  403b80:	ldr	x0, [x19, #16]
  403b84:	mov	x1, xzr
  403b88:	bl	402560 <scols_table_new_line@plt>
  403b8c:	cbnz	x0, 403d44 <scols_reset_iter@plt+0x1464>
  403b90:	b	403e04 <scols_reset_iter@plt+0x1524>
  403b94:	b.ne	403d2c <scols_reset_iter@plt+0x144c>  // b.any
  403b98:	stur	xzr, [x29, #-8]
  403b9c:	ldr	x8, [x19, #16]
  403ba0:	str	x24, [sp]
  403ba4:	cbnz	x8, 403bb0 <scols_reset_iter@plt+0x12d0>
  403ba8:	mov	x0, x19
  403bac:	bl	403f70 <scols_reset_iter@plt+0x1690>
  403bb0:	mov	x28, xzr
  403bb4:	mov	x24, xzr
  403bb8:	mov	x25, x22
  403bbc:	ldrb	w8, [x19, #152]
  403bc0:	tbnz	w8, #0, 403bec <scols_reset_iter@plt+0x130c>
  403bc4:	cbnz	x25, 403bd0 <scols_reset_iter@plt+0x12f0>
  403bc8:	ldur	x25, [x29, #-8]
  403bcc:	cbz	x25, 403d38 <scols_reset_iter@plt+0x1458>
  403bd0:	ldr	x1, [x19, #112]
  403bd4:	mov	x0, x25
  403bd8:	bl	402440 <wcspbrk@plt>
  403bdc:	cbz	x0, 403be4 <scols_reset_iter@plt+0x1304>
  403be0:	str	wzr, [x0], #4
  403be4:	stur	x0, [x29, #-8]
  403be8:	b	403c04 <scols_reset_iter@plt+0x1324>
  403bec:	ldr	x1, [x19, #112]
  403bf0:	sub	x2, x29, #0x8
  403bf4:	mov	x0, x25
  403bf8:	bl	402570 <wcstok@plt>
  403bfc:	mov	x25, x0
  403c00:	cbz	x0, 403d38 <scols_reset_iter@plt+0x1458>
  403c04:	ldr	x0, [x19, #16]
  403c08:	bl	4025e0 <scols_table_get_ncols@plt>
  403c0c:	add	x23, x28, #0x1
  403c10:	cmp	x0, x23
  403c14:	b.cs	403c38 <scols_reset_iter@plt+0x1358>  // b.hs, b.nlast
  403c18:	ldr	x0, [x19, #16]
  403c1c:	bl	402590 <scols_table_is_json@plt>
  403c20:	cbnz	w0, 403dcc <scols_reset_iter@plt+0x14ec>
  403c24:	ldr	x0, [x19, #16]
  403c28:	fmov	d0, xzr
  403c2c:	mov	x1, xzr
  403c30:	mov	w2, wzr
  403c34:	bl	402380 <scols_table_new_column@plt>
  403c38:	cbnz	x24, 403c50 <scols_reset_iter@plt+0x1370>
  403c3c:	ldr	x0, [x19, #16]
  403c40:	mov	x1, xzr
  403c44:	bl	402560 <scols_table_new_line@plt>
  403c48:	mov	x24, x0
  403c4c:	cbz	x0, 403e04 <scols_reset_iter@plt+0x1524>
  403c50:	mov	x0, xzr
  403c54:	mov	x1, x25
  403c58:	mov	x2, xzr
  403c5c:	bl	4027b0 <wcstombs@plt>
  403c60:	cmn	x0, #0x1
  403c64:	b.eq	403da0 <scols_reset_iter@plt+0x14c0>  // b.none
  403c68:	mov	x27, x0
  403c6c:	add	x0, x0, #0x1
  403c70:	mov	w1, #0x1                   	// #1
  403c74:	bl	402520 <calloc@plt>
  403c78:	cbz	x0, 403d84 <scols_reset_iter@plt+0x14a4>
  403c7c:	mov	x1, x25
  403c80:	mov	x2, x27
  403c84:	mov	x26, x0
  403c88:	bl	4027b0 <wcstombs@plt>
  403c8c:	cmn	x0, #0x1
  403c90:	b.eq	403d98 <scols_reset_iter@plt+0x14b8>  // b.none
  403c94:	mov	x0, x24
  403c98:	mov	x1, x28
  403c9c:	mov	x2, x26
  403ca0:	bl	402310 <scols_line_refer_data@plt>
  403ca4:	mov	x25, xzr
  403ca8:	mov	x28, x23
  403cac:	cbz	w0, 403bbc <scols_reset_iter@plt+0x12dc>
  403cb0:	b	403dac <scols_reset_iter@plt+0x14cc>
  403cb4:	ldr	x0, [x19, #128]
  403cb8:	add	x24, x24, #0x3e8
  403cbc:	lsl	x23, x24, #3
  403cc0:	mov	x1, x23
  403cc4:	bl	402540 <realloc@plt>
  403cc8:	cbz	x23, 403cd0 <scols_reset_iter@plt+0x13f0>
  403ccc:	cbz	x0, 403e20 <scols_reset_iter@plt+0x1540>
  403cd0:	ldr	x8, [x19, #136]
  403cd4:	str	x0, [x19, #128]
  403cd8:	str	x22, [x0, x8, lsl #3]
  403cdc:	ldr	x9, [x19, #128]
  403ce0:	ldr	x9, [x9, x8, lsl #3]
  403ce4:	ldr	w8, [x9]
  403ce8:	cbz	w8, 403d1c <scols_reset_iter@plt+0x143c>
  403cec:	mov	x22, xzr
  403cf0:	add	x23, x9, #0x4
  403cf4:	mov	w0, w8
  403cf8:	bl	402480 <wcwidth@plt>
  403cfc:	ldr	w8, [x23], #4
  403d00:	bic	w9, w0, w0, asr #31
  403d04:	add	x22, x22, x9
  403d08:	cbnz	w8, 403cf4 <scols_reset_iter@plt+0x1414>
  403d0c:	ldr	x8, [x19, #144]
  403d10:	cmp	x8, x22
  403d14:	b.cs	403d1c <scols_reset_iter@plt+0x143c>  // b.hs, b.nlast
  403d18:	str	x22, [x19, #144]
  403d1c:	ldr	x8, [x19, #136]
  403d20:	add	x8, x8, #0x1
  403d24:	str	x8, [x19, #136]
  403d28:	b	403d44 <scols_reset_iter@plt+0x1464>
  403d2c:	mov	x0, x22
  403d30:	bl	4026b0 <free@plt>
  403d34:	b	403d44 <scols_reset_iter@plt+0x1464>
  403d38:	mov	x0, x22
  403d3c:	bl	4026b0 <free@plt>
  403d40:	ldr	x24, [sp]
  403d44:	add	x0, sp, #0x10
  403d48:	add	x1, sp, #0x8
  403d4c:	mov	x2, x20
  403d50:	bl	402690 <getline@plt>
  403d54:	tbz	x0, #63, 403ac8 <scols_reset_iter@plt+0x11e8>
  403d58:	mov	x0, x20
  403d5c:	bl	402610 <feof@plt>
  403d60:	cbz	w0, 403e34 <scols_reset_iter@plt+0x1554>
  403d64:	ldp	x20, x19, [sp, #112]
  403d68:	ldp	x22, x21, [sp, #96]
  403d6c:	ldp	x24, x23, [sp, #80]
  403d70:	ldp	x26, x25, [sp, #64]
  403d74:	ldp	x28, x27, [sp, #48]
  403d78:	ldp	x29, x30, [sp, #32]
  403d7c:	add	sp, sp, #0x80
  403d80:	ret
  403d84:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403d88:	add	x1, x1, #0x90e
  403d8c:	mov	w0, #0x1                   	// #1
  403d90:	mov	w2, #0x1                   	// #1
  403d94:	bl	4028a0 <err@plt>
  403d98:	mov	x0, x26
  403d9c:	bl	4026b0 <free@plt>
  403da0:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403da4:	add	x1, x1, #0x32
  403da8:	b	403db4 <scols_reset_iter@plt+0x14d4>
  403dac:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403db0:	add	x1, x1, #0x51
  403db4:	mov	w2, #0x5                   	// #5
  403db8:	mov	x0, xzr
  403dbc:	bl	4027e0 <dcgettext@plt>
  403dc0:	mov	x1, x0
  403dc4:	mov	w0, #0x1                   	// #1
  403dc8:	bl	4028a0 <err@plt>
  403dcc:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403dd0:	add	x1, x1, #0xff8
  403dd4:	mov	w2, #0x5                   	// #5
  403dd8:	mov	x0, xzr
  403ddc:	bl	4027e0 <dcgettext@plt>
  403de0:	ldr	x8, [x19, #16]
  403de4:	mov	x19, x0
  403de8:	mov	x0, x8
  403dec:	bl	4026e0 <scols_table_get_nlines@plt>
  403df0:	add	x2, x0, #0x1
  403df4:	add	x3, x28, #0x1
  403df8:	mov	w0, #0x1                   	// #1
  403dfc:	mov	x1, x19
  403e00:	bl	402800 <errx@plt>
  403e04:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403e08:	add	x1, x1, #0xfb9
  403e0c:	mov	w2, #0x5                   	// #5
  403e10:	b	403dbc <scols_reset_iter@plt+0x14dc>
  403e14:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403e18:	add	x1, x1, #0xfad
  403e1c:	b	403e0c <scols_reset_iter@plt+0x152c>
  403e20:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403e24:	add	x1, x1, #0x90e
  403e28:	mov	w0, #0x1                   	// #1
  403e2c:	mov	x2, x23
  403e30:	bl	4028a0 <err@plt>
  403e34:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403e38:	add	x1, x1, #0xfad
  403e3c:	b	403db4 <scols_reset_iter@plt+0x14d4>
  403e40:	stp	x29, x30, [sp, #-32]!
  403e44:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403e48:	stp	x20, x19, [sp, #16]
  403e4c:	ldr	x20, [x8, #872]
  403e50:	mov	x29, sp
  403e54:	bl	402850 <__errno_location@plt>
  403e58:	mov	x19, x0
  403e5c:	str	wzr, [x0]
  403e60:	mov	x0, x20
  403e64:	bl	4028d0 <ferror@plt>
  403e68:	cbnz	w0, 403f08 <scols_reset_iter@plt+0x1628>
  403e6c:	mov	x0, x20
  403e70:	bl	402760 <fflush@plt>
  403e74:	cbz	w0, 403ec8 <scols_reset_iter@plt+0x15e8>
  403e78:	ldr	w20, [x19]
  403e7c:	cmp	w20, #0x9
  403e80:	b.eq	403e8c <scols_reset_iter@plt+0x15ac>  // b.none
  403e84:	cmp	w20, #0x20
  403e88:	b.ne	403f20 <scols_reset_iter@plt+0x1640>  // b.any
  403e8c:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403e90:	ldr	x20, [x8, #848]
  403e94:	str	wzr, [x19]
  403e98:	mov	x0, x20
  403e9c:	bl	4028d0 <ferror@plt>
  403ea0:	cbnz	w0, 403f44 <scols_reset_iter@plt+0x1664>
  403ea4:	mov	x0, x20
  403ea8:	bl	402760 <fflush@plt>
  403eac:	cbz	w0, 403ee8 <scols_reset_iter@plt+0x1608>
  403eb0:	ldr	w8, [x19]
  403eb4:	cmp	w8, #0x9
  403eb8:	b.ne	403f44 <scols_reset_iter@plt+0x1664>  // b.any
  403ebc:	ldp	x20, x19, [sp, #16]
  403ec0:	ldp	x29, x30, [sp], #32
  403ec4:	ret
  403ec8:	mov	x0, x20
  403ecc:	bl	402430 <fileno@plt>
  403ed0:	tbnz	w0, #31, 403e78 <scols_reset_iter@plt+0x1598>
  403ed4:	bl	402300 <dup@plt>
  403ed8:	tbnz	w0, #31, 403e78 <scols_reset_iter@plt+0x1598>
  403edc:	bl	402580 <close@plt>
  403ee0:	cbnz	w0, 403e78 <scols_reset_iter@plt+0x1598>
  403ee4:	b	403e8c <scols_reset_iter@plt+0x15ac>
  403ee8:	mov	x0, x20
  403eec:	bl	402430 <fileno@plt>
  403ef0:	tbnz	w0, #31, 403eb0 <scols_reset_iter@plt+0x15d0>
  403ef4:	bl	402300 <dup@plt>
  403ef8:	tbnz	w0, #31, 403eb0 <scols_reset_iter@plt+0x15d0>
  403efc:	bl	402580 <close@plt>
  403f00:	cbnz	w0, 403eb0 <scols_reset_iter@plt+0x15d0>
  403f04:	b	403ebc <scols_reset_iter@plt+0x15dc>
  403f08:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403f0c:	add	x1, x1, #0x902
  403f10:	mov	w2, #0x5                   	// #5
  403f14:	mov	x0, xzr
  403f18:	bl	4027e0 <dcgettext@plt>
  403f1c:	b	403f38 <scols_reset_iter@plt+0x1658>
  403f20:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403f24:	add	x1, x1, #0x902
  403f28:	mov	w2, #0x5                   	// #5
  403f2c:	mov	x0, xzr
  403f30:	bl	4027e0 <dcgettext@plt>
  403f34:	cbnz	w20, 403f40 <scols_reset_iter@plt+0x1660>
  403f38:	bl	402780 <warnx@plt>
  403f3c:	b	403f44 <scols_reset_iter@plt+0x1664>
  403f40:	bl	402650 <warn@plt>
  403f44:	mov	w0, #0x1                   	// #1
  403f48:	bl	4022a0 <_exit@plt>
  403f4c:	stp	x29, x30, [sp, #-16]!
  403f50:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403f54:	adrp	x2, 407000 <scols_reset_iter@plt+0x4720>
  403f58:	mov	w3, w0
  403f5c:	add	x1, x1, #0x974
  403f60:	add	x2, x2, #0x957
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	mov	x29, sp
  403f6c:	bl	4028a0 <err@plt>
  403f70:	stp	x29, x30, [sp, #-32]!
  403f74:	stp	x20, x19, [sp, #16]
  403f78:	mov	x19, x0
  403f7c:	mov	w0, wzr
  403f80:	mov	x29, sp
  403f84:	bl	402890 <scols_init_debug@plt>
  403f88:	bl	402500 <scols_new_table@plt>
  403f8c:	str	x0, [x19, #16]
  403f90:	cbz	x0, 404038 <scols_reset_iter@plt+0x1758>
  403f94:	ldr	x1, [x19, #120]
  403f98:	bl	4023f0 <scols_table_set_column_separator@plt>
  403f9c:	ldrb	w8, [x19, #152]
  403fa0:	ldr	x0, [x19, #16]
  403fa4:	mov	w1, #0x1                   	// #1
  403fa8:	tbnz	w8, #1, 403fb4 <scols_reset_iter@plt+0x16d4>
  403fac:	bl	402870 <scols_table_enable_noencoding@plt>
  403fb0:	b	403fd4 <scols_reset_iter@plt+0x16f4>
  403fb4:	bl	4026f0 <scols_table_enable_json@plt>
  403fb8:	ldr	x8, [x19, #32]
  403fbc:	ldr	x0, [x19, #16]
  403fc0:	adrp	x9, 407000 <scols_reset_iter@plt+0x4720>
  403fc4:	add	x9, x9, #0xff2
  403fc8:	cmp	x8, #0x0
  403fcc:	csel	x1, x9, x8, eq  // eq = none
  403fd0:	bl	402340 <scols_table_set_name@plt>
  403fd4:	ldr	x8, [x19, #24]
  403fd8:	cbz	x8, 404024 <scols_reset_iter@plt+0x1744>
  403fdc:	ldr	x1, [x8]
  403fe0:	cbz	x1, 404000 <scols_reset_iter@plt+0x1720>
  403fe4:	add	x20, x8, #0x8
  403fe8:	ldr	x0, [x19, #16]
  403fec:	fmov	d0, xzr
  403ff0:	mov	w2, wzr
  403ff4:	bl	402380 <scols_table_new_column@plt>
  403ff8:	ldr	x1, [x20], #8
  403ffc:	cbnz	x1, 403fe8 <scols_reset_iter@plt+0x1708>
  404000:	ldrb	w8, [x19, #152]
  404004:	tbz	w8, #2, 404018 <scols_reset_iter@plt+0x1738>
  404008:	ldr	x0, [x19, #16]
  40400c:	mov	w1, #0x1                   	// #1
  404010:	bl	4025f0 <scols_table_enable_header_repeat@plt>
  404014:	ldrb	w8, [x19, #152]
  404018:	ldr	x0, [x19, #16]
  40401c:	ubfx	w1, w8, #4, #1
  404020:	b	40402c <scols_reset_iter@plt+0x174c>
  404024:	ldr	x0, [x19, #16]
  404028:	mov	w1, #0x1                   	// #1
  40402c:	ldp	x20, x19, [sp, #16]
  404030:	ldp	x29, x30, [sp], #32
  404034:	b	402360 <scols_table_enable_noheadings@plt>
  404038:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40403c:	add	x1, x1, #0xfd8
  404040:	mov	w2, #0x5                   	// #5
  404044:	bl	4027e0 <dcgettext@plt>
  404048:	mov	x1, x0
  40404c:	mov	w0, #0x1                   	// #1
  404050:	bl	4028a0 <err@plt>
  404054:	stp	x29, x30, [sp, #-80]!
  404058:	stp	x20, x19, [sp, #64]
  40405c:	mov	x20, x0
  404060:	mov	x0, x1
  404064:	mov	x1, x3
  404068:	str	x25, [sp, #16]
  40406c:	stp	x24, x23, [sp, #32]
  404070:	stp	x22, x21, [sp, #48]
  404074:	mov	x29, sp
  404078:	mov	w19, w2
  40407c:	bl	4036ac <scols_reset_iter@plt+0xdcc>
  404080:	mov	x21, x0
  404084:	cbz	x0, 4040f0 <scols_reset_iter@plt+0x1810>
  404088:	ldr	x23, [x21]
  40408c:	cbz	x23, 40410c <scols_reset_iter@plt+0x182c>
  404090:	adrp	x22, 408000 <scols_reset_iter@plt+0x5720>
  404094:	mov	w24, wzr
  404098:	add	x25, x21, #0x8
  40409c:	add	x22, x22, #0x11c
  4040a0:	cmp	w19, #0x20
  4040a4:	b.ne	4040b8 <scols_reset_iter@plt+0x17d8>  // b.any
  4040a8:	mov	x0, x23
  4040ac:	mov	x1, x22
  4040b0:	bl	402640 <strcmp@plt>
  4040b4:	cbz	w0, 4040e0 <scols_reset_iter@plt+0x1800>
  4040b8:	mov	x0, x20
  4040bc:	mov	x1, x23
  4040c0:	bl	404198 <scols_reset_iter@plt+0x18b8>
  4040c4:	cbz	x0, 4040e4 <scols_reset_iter@plt+0x1804>
  4040c8:	mov	x23, x0
  4040cc:	bl	402490 <scols_column_get_flags@plt>
  4040d0:	orr	w1, w0, w19
  4040d4:	mov	x0, x23
  4040d8:	bl	402510 <scols_column_set_flags@plt>
  4040dc:	b	4040e4 <scols_reset_iter@plt+0x1804>
  4040e0:	mov	w24, #0x1                   	// #1
  4040e4:	ldr	x23, [x25], #8
  4040e8:	cbnz	x23, 4040a0 <scols_reset_iter@plt+0x17c0>
  4040ec:	b	404110 <scols_reset_iter@plt+0x1830>
  4040f0:	mov	x0, x21
  4040f4:	ldp	x20, x19, [sp, #64]
  4040f8:	ldp	x22, x21, [sp, #48]
  4040fc:	ldp	x24, x23, [sp, #32]
  404100:	ldr	x25, [sp, #16]
  404104:	ldp	x29, x30, [sp], #80
  404108:	b	4067f0 <scols_reset_iter@plt+0x3f10>
  40410c:	mov	w24, wzr
  404110:	mov	x0, x21
  404114:	bl	4067f0 <scols_reset_iter@plt+0x3f10>
  404118:	cbz	w24, 404178 <scols_reset_iter@plt+0x1898>
  40411c:	mov	w0, wzr
  404120:	bl	4027d0 <scols_new_iter@plt>
  404124:	cbz	x0, 404190 <scols_reset_iter@plt+0x18b0>
  404128:	mov	x21, x0
  40412c:	ldr	x0, [x20, #16]
  404130:	add	x2, x29, #0x18
  404134:	mov	x1, x21
  404138:	bl	402680 <scols_table_next_column@plt>
  40413c:	cbnz	w0, 404170 <scols_reset_iter@plt+0x1890>
  404140:	ldr	x0, [x29, #24]
  404144:	bl	402370 <scols_column_get_header@plt>
  404148:	cbz	x0, 404154 <scols_reset_iter@plt+0x1874>
  40414c:	bl	4026a0 <scols_cell_get_data@plt>
  404150:	cbnz	x0, 40412c <scols_reset_iter@plt+0x184c>
  404154:	ldr	x22, [x29, #24]
  404158:	mov	x0, x22
  40415c:	bl	402490 <scols_column_get_flags@plt>
  404160:	orr	w1, w0, w19
  404164:	mov	x0, x22
  404168:	bl	402510 <scols_column_set_flags@plt>
  40416c:	b	40412c <scols_reset_iter@plt+0x184c>
  404170:	mov	x0, x21
  404174:	bl	402390 <scols_free_iter@plt>
  404178:	ldp	x20, x19, [sp, #64]
  40417c:	ldp	x22, x21, [sp, #48]
  404180:	ldp	x24, x23, [sp, #32]
  404184:	ldr	x25, [sp, #16]
  404188:	ldp	x29, x30, [sp], #80
  40418c:	ret
  404190:	mov	w0, #0x130                 	// #304
  404194:	bl	403f4c <scols_reset_iter@plt+0x166c>
  404198:	stp	x29, x30, [sp, #-48]!
  40419c:	stp	x20, x19, [sp, #32]
  4041a0:	mov	x19, x1
  4041a4:	mov	x20, x0
  4041a8:	mov	x0, x1
  4041ac:	mov	x1, xzr
  4041b0:	stp	x22, x21, [sp, #16]
  4041b4:	mov	x29, sp
  4041b8:	bl	4050f4 <scols_reset_iter@plt+0x2814>
  4041bc:	cbz	w0, 4041fc <scols_reset_iter@plt+0x191c>
  4041c0:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4041c4:	add	x1, x1, #0x11e
  4041c8:	mov	w2, #0x5                   	// #5
  4041cc:	mov	x0, xzr
  4041d0:	bl	4027e0 <dcgettext@plt>
  4041d4:	mov	x1, x0
  4041d8:	mov	x0, x19
  4041dc:	bl	405518 <scols_reset_iter@plt+0x2c38>
  4041e0:	sub	w21, w0, #0x1
  4041e4:	ldr	x0, [x20, #16]
  4041e8:	mov	w1, w21
  4041ec:	ldp	x20, x19, [sp, #32]
  4041f0:	ldp	x22, x21, [sp, #16]
  4041f4:	ldp	x29, x30, [sp], #48
  4041f8:	b	4024e0 <scols_table_get_column@plt>
  4041fc:	ldr	x8, [x20, #24]
  404200:	cbz	x8, 40422c <scols_reset_iter@plt+0x194c>
  404204:	ldr	x0, [x8]
  404208:	cbz	x0, 40422c <scols_reset_iter@plt+0x194c>
  40420c:	mov	x21, xzr
  404210:	add	x22, x8, #0x8
  404214:	mov	x1, x19
  404218:	bl	402530 <strcasecmp@plt>
  40421c:	cbz	w0, 4041e4 <scols_reset_iter@plt+0x1904>
  404220:	ldr	x0, [x22, x21, lsl #3]
  404224:	add	x21, x21, #0x1
  404228:	cbnz	x0, 404214 <scols_reset_iter@plt+0x1934>
  40422c:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  404230:	add	x1, x1, #0x135
  404234:	mov	w2, #0x5                   	// #5
  404238:	mov	x0, xzr
  40423c:	bl	4027e0 <dcgettext@plt>
  404240:	mov	x1, x0
  404244:	mov	w0, #0x1                   	// #1
  404248:	mov	x2, x19
  40424c:	bl	402800 <errx@plt>
  404250:	sub	sp, sp, #0x60
  404254:	stp	x29, x30, [sp, #16]
  404258:	stp	x20, x19, [sp, #80]
  40425c:	add	x29, sp, #0x10
  404260:	mov	x19, x2
  404264:	str	x25, [sp, #32]
  404268:	stp	x24, x23, [sp, #48]
  40426c:	stp	x22, x21, [sp, #64]
  404270:	str	xzr, [x29, #24]
  404274:	cbz	x0, 404394 <scols_reset_iter@plt+0x1ab4>
  404278:	ldrb	w22, [x0]
  40427c:	mov	x20, x0
  404280:	mov	x21, xzr
  404284:	mov	x24, xzr
  404288:	cmp	w22, #0x0
  40428c:	cset	w8, ne  // ne = any
  404290:	subs	x9, x1, #0x1
  404294:	cset	w10, cs  // cs = hs, nlast
  404298:	add	x9, x0, x9
  40429c:	tst	w10, w8
  4042a0:	csel	x25, x9, x0, ne  // ne = any
  4042a4:	cmp	x25, x0
  4042a8:	b.cc	40439c <scols_reset_iter@plt+0x1abc>  // b.lo, b.ul, b.last
  4042ac:	cbz	w22, 40439c <scols_reset_iter@plt+0x1abc>
  4042b0:	mov	x21, xzr
  4042b4:	mov	x24, xzr
  4042b8:	cmp	x20, x25
  4042bc:	b.cs	4042d8 <scols_reset_iter@plt+0x19f8>  // b.hs, b.nlast
  4042c0:	and	w8, w22, #0xff
  4042c4:	cmp	w8, #0x5c
  4042c8:	b.ne	4042d8 <scols_reset_iter@plt+0x19f8>  // b.any
  4042cc:	ldrb	w8, [x20, #1]
  4042d0:	cmp	w8, #0x78
  4042d4:	b.eq	404334 <scols_reset_iter@plt+0x1a54>  // b.none
  4042d8:	bl	402660 <__ctype_b_loc@plt>
  4042dc:	ldr	x8, [x0]
  4042e0:	and	x9, x22, #0xff
  4042e4:	ldrh	w8, [x8, x9, lsl #1]
  4042e8:	tbnz	w8, #1, 404334 <scols_reset_iter@plt+0x1a54>
  4042ec:	mov	x23, x0
  4042f0:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  4042f4:	mov	x2, x0
  4042f8:	sub	x0, x29, #0x4
  4042fc:	add	x3, x29, #0x18
  404300:	mov	x1, x20
  404304:	bl	402280 <mbrtowc@plt>
  404308:	cbz	x0, 40439c <scols_reset_iter@plt+0x1abc>
  40430c:	mov	x22, x0
  404310:	cmn	x0, #0x2
  404314:	b.cc	404344 <scols_reset_iter@plt+0x1a64>  // b.lo, b.ul, b.last
  404318:	ldr	x8, [x23]
  40431c:	ldrb	w9, [x20]
  404320:	ldrh	w8, [x8, x9, lsl #1]
  404324:	tbnz	w8, #14, 404364 <scols_reset_iter@plt+0x1a84>
  404328:	add	x21, x21, #0x4
  40432c:	add	x24, x24, #0x4
  404330:	b	40436c <scols_reset_iter@plt+0x1a8c>
  404334:	add	x21, x21, #0x4
  404338:	add	x24, x24, #0x4
  40433c:	add	x20, x20, #0x1
  404340:	b	404380 <scols_reset_iter@plt+0x1aa0>
  404344:	ldur	w0, [x29, #-4]
  404348:	bl	402810 <iswprint@plt>
  40434c:	cbz	w0, 404374 <scols_reset_iter@plt+0x1a94>
  404350:	ldur	w0, [x29, #-4]
  404354:	bl	402480 <wcwidth@plt>
  404358:	add	x21, x21, w0, sxtw
  40435c:	add	x24, x22, x24
  404360:	b	40437c <scols_reset_iter@plt+0x1a9c>
  404364:	add	x21, x21, #0x1
  404368:	add	x24, x24, #0x1
  40436c:	mov	w22, #0x1                   	// #1
  404370:	b	40437c <scols_reset_iter@plt+0x1a9c>
  404374:	add	x21, x21, x22, lsl #2
  404378:	add	x24, x24, x22, lsl #2
  40437c:	add	x20, x20, x22
  404380:	cmp	x20, x25
  404384:	b.hi	40439c <scols_reset_iter@plt+0x1abc>  // b.pmore
  404388:	ldrb	w22, [x20]
  40438c:	cbnz	w22, 4042b8 <scols_reset_iter@plt+0x19d8>
  404390:	b	40439c <scols_reset_iter@plt+0x1abc>
  404394:	mov	x21, xzr
  404398:	mov	x24, xzr
  40439c:	cbz	x19, 4043a4 <scols_reset_iter@plt+0x1ac4>
  4043a0:	str	x24, [x19]
  4043a4:	mov	x0, x21
  4043a8:	ldp	x20, x19, [sp, #80]
  4043ac:	ldp	x22, x21, [sp, #64]
  4043b0:	ldp	x24, x23, [sp, #48]
  4043b4:	ldr	x25, [sp, #32]
  4043b8:	ldp	x29, x30, [sp, #16]
  4043bc:	add	sp, sp, #0x60
  4043c0:	ret
  4043c4:	stp	x29, x30, [sp, #-32]!
  4043c8:	str	x19, [sp, #16]
  4043cc:	mov	x29, sp
  4043d0:	cbz	x0, 404400 <scols_reset_iter@plt+0x1b20>
  4043d4:	ldrb	w8, [x0]
  4043d8:	mov	x19, x0
  4043dc:	cbz	w8, 404400 <scols_reset_iter@plt+0x1b20>
  4043e0:	mov	x0, x19
  4043e4:	bl	4022c0 <strlen@plt>
  4043e8:	mov	x1, x0
  4043ec:	mov	x0, x19
  4043f0:	ldr	x19, [sp, #16]
  4043f4:	mov	x2, xzr
  4043f8:	ldp	x29, x30, [sp], #32
  4043fc:	b	404250 <scols_reset_iter@plt+0x1970>
  404400:	ldr	x19, [sp, #16]
  404404:	mov	x0, xzr
  404408:	ldp	x29, x30, [sp], #32
  40440c:	ret
  404410:	sub	sp, sp, #0x60
  404414:	stp	x29, x30, [sp, #16]
  404418:	stp	x26, x25, [sp, #32]
  40441c:	stp	x24, x23, [sp, #48]
  404420:	stp	x22, x21, [sp, #64]
  404424:	stp	x20, x19, [sp, #80]
  404428:	add	x29, sp, #0x10
  40442c:	cbz	x0, 4045dc <scols_reset_iter@plt+0x1cfc>
  404430:	mov	x22, x0
  404434:	ldrb	w8, [x22]
  404438:	mov	x19, x2
  40443c:	mov	x0, xzr
  404440:	str	xzr, [sp, #8]
  404444:	cbz	x2, 4045e0 <scols_reset_iter@plt+0x1d00>
  404448:	cbz	w8, 4045e0 <scols_reset_iter@plt+0x1d00>
  40444c:	str	xzr, [x1]
  404450:	ldrb	w25, [x22]
  404454:	mov	x21, x1
  404458:	mov	x23, x19
  40445c:	cbz	w25, 4045d0 <scols_reset_iter@plt+0x1cf0>
  404460:	adrp	x24, 408000 <scols_reset_iter@plt+0x5720>
  404464:	mov	x20, x3
  404468:	add	x24, x24, #0x173
  40446c:	mov	x23, x19
  404470:	cbz	x20, 404490 <scols_reset_iter@plt+0x1bb0>
  404474:	sxtb	w1, w25
  404478:	mov	x0, x20
  40447c:	bl	402750 <strchr@plt>
  404480:	cbz	x0, 404490 <scols_reset_iter@plt+0x1bb0>
  404484:	add	x22, x22, #0x1
  404488:	strb	w25, [x23], #1
  40448c:	b	4045c8 <scols_reset_iter@plt+0x1ce8>
  404490:	and	w8, w25, #0xff
  404494:	cmp	w8, #0x5c
  404498:	b.ne	4044a8 <scols_reset_iter@plt+0x1bc8>  // b.any
  40449c:	ldrb	w8, [x22, #1]
  4044a0:	cmp	w8, #0x78
  4044a4:	b.eq	404518 <scols_reset_iter@plt+0x1c38>  // b.none
  4044a8:	bl	402660 <__ctype_b_loc@plt>
  4044ac:	ldr	x8, [x0]
  4044b0:	and	x9, x25, #0xff
  4044b4:	ldrh	w8, [x8, x9, lsl #1]
  4044b8:	tbnz	w8, #1, 404518 <scols_reset_iter@plt+0x1c38>
  4044bc:	mov	x26, x0
  4044c0:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  4044c4:	mov	x2, x0
  4044c8:	add	x0, sp, #0x4
  4044cc:	add	x3, sp, #0x8
  4044d0:	mov	x1, x22
  4044d4:	bl	402280 <mbrtowc@plt>
  4044d8:	cbz	x0, 4045d0 <scols_reset_iter@plt+0x1cf0>
  4044dc:	mov	x25, x0
  4044e0:	cmn	x0, #0x2
  4044e4:	b.cc	404540 <scols_reset_iter@plt+0x1c60>  // b.lo, b.ul, b.last
  4044e8:	ldr	x8, [x26]
  4044ec:	ldrb	w2, [x22]
  4044f0:	ldrh	w8, [x8, x2, lsl #1]
  4044f4:	tbnz	w8, #14, 404578 <scols_reset_iter@plt+0x1c98>
  4044f8:	mov	x0, x23
  4044fc:	mov	x1, x24
  404500:	bl	4023b0 <sprintf@plt>
  404504:	ldr	x8, [x21]
  404508:	add	x23, x23, #0x4
  40450c:	mov	w25, #0x1                   	// #1
  404510:	add	x8, x8, #0x4
  404514:	b	404570 <scols_reset_iter@plt+0x1c90>
  404518:	and	w2, w25, #0xff
  40451c:	mov	x0, x23
  404520:	mov	x1, x24
  404524:	bl	4023b0 <sprintf@plt>
  404528:	ldr	x8, [x21]
  40452c:	add	x23, x23, #0x4
  404530:	add	x22, x22, #0x1
  404534:	add	x8, x8, #0x4
  404538:	str	x8, [x21]
  40453c:	b	4045c8 <scols_reset_iter@plt+0x1ce8>
  404540:	ldr	w0, [sp, #4]
  404544:	bl	402810 <iswprint@plt>
  404548:	cbz	w0, 404594 <scols_reset_iter@plt+0x1cb4>
  40454c:	mov	x0, x23
  404550:	mov	x1, x22
  404554:	mov	x2, x25
  404558:	bl	402290 <memcpy@plt>
  40455c:	ldr	w0, [sp, #4]
  404560:	add	x23, x23, x25
  404564:	bl	402480 <wcwidth@plt>
  404568:	ldr	x8, [x21]
  40456c:	add	x8, x8, w0, sxtw
  404570:	str	x8, [x21]
  404574:	b	4045c4 <scols_reset_iter@plt+0x1ce4>
  404578:	ldr	x8, [x21]
  40457c:	mov	w25, #0x1                   	// #1
  404580:	add	x8, x8, #0x1
  404584:	str	x8, [x21]
  404588:	ldrb	w8, [x22]
  40458c:	strb	w8, [x23], #1
  404590:	b	4045c4 <scols_reset_iter@plt+0x1ce4>
  404594:	mov	x26, xzr
  404598:	ldrb	w2, [x22, x26]
  40459c:	mov	x0, x23
  4045a0:	mov	x1, x24
  4045a4:	bl	4023b0 <sprintf@plt>
  4045a8:	ldr	x8, [x21]
  4045ac:	add	x26, x26, #0x1
  4045b0:	add	x23, x23, #0x4
  4045b4:	cmp	x25, x26
  4045b8:	add	x8, x8, #0x4
  4045bc:	str	x8, [x21]
  4045c0:	b.ne	404598 <scols_reset_iter@plt+0x1cb8>  // b.any
  4045c4:	add	x22, x22, x25
  4045c8:	ldrb	w25, [x22]
  4045cc:	cbnz	w25, 404470 <scols_reset_iter@plt+0x1b90>
  4045d0:	mov	x0, x19
  4045d4:	strb	wzr, [x23]
  4045d8:	b	4045e0 <scols_reset_iter@plt+0x1d00>
  4045dc:	str	xzr, [sp, #8]
  4045e0:	ldp	x20, x19, [sp, #80]
  4045e4:	ldp	x22, x21, [sp, #64]
  4045e8:	ldp	x24, x23, [sp, #48]
  4045ec:	ldp	x26, x25, [sp, #32]
  4045f0:	ldp	x29, x30, [sp, #16]
  4045f4:	add	sp, sp, #0x60
  4045f8:	ret
  4045fc:	sub	sp, sp, #0x50
  404600:	stp	x29, x30, [sp, #16]
  404604:	stp	x24, x23, [sp, #32]
  404608:	stp	x22, x21, [sp, #48]
  40460c:	stp	x20, x19, [sp, #64]
  404610:	add	x29, sp, #0x10
  404614:	cbz	x0, 404740 <scols_reset_iter@plt+0x1e60>
  404618:	mov	x21, x0
  40461c:	ldrb	w8, [x21]
  404620:	mov	x19, x2
  404624:	mov	x0, xzr
  404628:	str	xzr, [sp, #8]
  40462c:	cbz	x2, 404744 <scols_reset_iter@plt+0x1e64>
  404630:	cbz	w8, 404744 <scols_reset_iter@plt+0x1e64>
  404634:	str	xzr, [x1]
  404638:	ldrb	w8, [x21]
  40463c:	mov	x20, x1
  404640:	mov	x22, x19
  404644:	cbz	w8, 404734 <scols_reset_iter@plt+0x1e54>
  404648:	adrp	x23, 408000 <scols_reset_iter@plt+0x5720>
  40464c:	add	x23, x23, #0x173
  404650:	mov	x22, x19
  404654:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  404658:	mov	x2, x0
  40465c:	add	x0, sp, #0x4
  404660:	add	x3, sp, #0x8
  404664:	mov	x1, x21
  404668:	bl	402280 <mbrtowc@plt>
  40466c:	cbz	x0, 404734 <scols_reset_iter@plt+0x1e54>
  404670:	mov	x24, x0
  404674:	cmn	x0, #0x2
  404678:	b.cc	4046ac <scols_reset_iter@plt+0x1dcc>  // b.lo, b.ul, b.last
  40467c:	bl	402660 <__ctype_b_loc@plt>
  404680:	ldr	x8, [x0]
  404684:	ldrb	w2, [x21]
  404688:	ldrh	w8, [x8, x2, lsl #1]
  40468c:	tbnz	w8, #14, 404710 <scols_reset_iter@plt+0x1e30>
  404690:	mov	x0, x22
  404694:	mov	x1, x23
  404698:	bl	4023b0 <sprintf@plt>
  40469c:	ldr	x8, [x20]
  4046a0:	add	x22, x22, #0x4
  4046a4:	mov	w24, #0x1                   	// #1
  4046a8:	b	4046dc <scols_reset_iter@plt+0x1dfc>
  4046ac:	ldrb	w8, [x21]
  4046b0:	cmp	w8, #0x5c
  4046b4:	b.ne	4046e4 <scols_reset_iter@plt+0x1e04>  // b.any
  4046b8:	ldrb	w8, [x21, #1]
  4046bc:	cmp	w8, #0x78
  4046c0:	b.ne	4046e4 <scols_reset_iter@plt+0x1e04>  // b.any
  4046c4:	mov	w2, #0x5c                  	// #92
  4046c8:	mov	x0, x22
  4046cc:	mov	x1, x23
  4046d0:	bl	4023b0 <sprintf@plt>
  4046d4:	ldr	x8, [x20]
  4046d8:	add	x22, x22, #0x4
  4046dc:	add	x8, x8, #0x4
  4046e0:	b	404708 <scols_reset_iter@plt+0x1e28>
  4046e4:	mov	x0, x22
  4046e8:	mov	x1, x21
  4046ec:	mov	x2, x24
  4046f0:	bl	402290 <memcpy@plt>
  4046f4:	ldr	w0, [sp, #4]
  4046f8:	add	x22, x22, x24
  4046fc:	bl	402480 <wcwidth@plt>
  404700:	ldr	x8, [x20]
  404704:	add	x8, x8, w0, sxtw
  404708:	str	x8, [x20]
  40470c:	b	404728 <scols_reset_iter@plt+0x1e48>
  404710:	ldr	x8, [x20]
  404714:	mov	w24, #0x1                   	// #1
  404718:	add	x8, x8, #0x1
  40471c:	str	x8, [x20]
  404720:	ldrb	w8, [x21]
  404724:	strb	w8, [x22], #1
  404728:	add	x21, x21, x24
  40472c:	ldrb	w8, [x21]
  404730:	cbnz	w8, 404654 <scols_reset_iter@plt+0x1d74>
  404734:	mov	x0, x19
  404738:	strb	wzr, [x22]
  40473c:	b	404744 <scols_reset_iter@plt+0x1e64>
  404740:	str	xzr, [sp, #8]
  404744:	ldp	x20, x19, [sp, #64]
  404748:	ldp	x22, x21, [sp, #48]
  40474c:	ldp	x24, x23, [sp, #32]
  404750:	ldp	x29, x30, [sp, #16]
  404754:	add	sp, sp, #0x50
  404758:	ret
  40475c:	mov	w8, #0x1                   	// #1
  404760:	bfi	x8, x0, #2, #62
  404764:	mov	x0, x8
  404768:	ret
  40476c:	stp	x29, x30, [sp, #-48]!
  404770:	str	x21, [sp, #16]
  404774:	stp	x20, x19, [sp, #32]
  404778:	mov	x29, sp
  40477c:	cbz	x0, 4047cc <scols_reset_iter@plt+0x1eec>
  404780:	mov	x19, x1
  404784:	mov	x20, x0
  404788:	bl	4022c0 <strlen@plt>
  40478c:	cbz	x0, 4047cc <scols_reset_iter@plt+0x1eec>
  404790:	mov	w8, #0x1                   	// #1
  404794:	bfi	x8, x0, #2, #62
  404798:	mov	x0, x8
  40479c:	bl	402470 <malloc@plt>
  4047a0:	mov	x21, x0
  4047a4:	cbz	x0, 4047c0 <scols_reset_iter@plt+0x1ee0>
  4047a8:	mov	x0, x20
  4047ac:	mov	x1, x19
  4047b0:	mov	x2, x21
  4047b4:	mov	x3, xzr
  4047b8:	bl	404410 <scols_reset_iter@plt+0x1b30>
  4047bc:	cbnz	x0, 4047cc <scols_reset_iter@plt+0x1eec>
  4047c0:	mov	x0, x21
  4047c4:	bl	4026b0 <free@plt>
  4047c8:	mov	x0, xzr
  4047cc:	ldp	x20, x19, [sp, #32]
  4047d0:	ldr	x21, [sp, #16]
  4047d4:	ldp	x29, x30, [sp], #48
  4047d8:	ret
  4047dc:	stp	x29, x30, [sp, #-48]!
  4047e0:	str	x21, [sp, #16]
  4047e4:	stp	x20, x19, [sp, #32]
  4047e8:	mov	x29, sp
  4047ec:	cbz	x0, 404838 <scols_reset_iter@plt+0x1f58>
  4047f0:	mov	x19, x1
  4047f4:	mov	x20, x0
  4047f8:	bl	4022c0 <strlen@plt>
  4047fc:	cbz	x0, 404838 <scols_reset_iter@plt+0x1f58>
  404800:	mov	w8, #0x1                   	// #1
  404804:	bfi	x8, x0, #2, #62
  404808:	mov	x0, x8
  40480c:	bl	402470 <malloc@plt>
  404810:	mov	x21, x0
  404814:	cbz	x0, 40482c <scols_reset_iter@plt+0x1f4c>
  404818:	mov	x0, x20
  40481c:	mov	x1, x19
  404820:	mov	x2, x21
  404824:	bl	4045fc <scols_reset_iter@plt+0x1d1c>
  404828:	cbnz	x0, 404838 <scols_reset_iter@plt+0x1f58>
  40482c:	mov	x0, x21
  404830:	bl	4026b0 <free@plt>
  404834:	mov	x0, xzr
  404838:	ldp	x20, x19, [sp, #32]
  40483c:	ldr	x21, [sp, #16]
  404840:	ldp	x29, x30, [sp], #48
  404844:	ret
  404848:	stp	x29, x30, [sp, #-64]!
  40484c:	str	x23, [sp, #16]
  404850:	stp	x22, x21, [sp, #32]
  404854:	stp	x20, x19, [sp, #48]
  404858:	mov	x29, sp
  40485c:	mov	x21, x1
  404860:	mov	x19, x0
  404864:	bl	4022c0 <strlen@plt>
  404868:	mov	x20, x0
  40486c:	mov	x0, xzr
  404870:	mov	x1, x19
  404874:	mov	x2, xzr
  404878:	bl	4022e0 <mbstowcs@plt>
  40487c:	cmn	x0, #0x1
  404880:	b.eq	4048dc <scols_reset_iter@plt+0x1ffc>  // b.none
  404884:	lsl	x8, x0, #2
  404888:	mov	x23, x0
  40488c:	add	x1, x8, #0x4
  404890:	mov	w0, #0x1                   	// #1
  404894:	bl	402520 <calloc@plt>
  404898:	mov	x22, x0
  40489c:	cbz	x0, 4048e0 <scols_reset_iter@plt+0x2000>
  4048a0:	mov	x0, x22
  4048a4:	mov	x1, x19
  4048a8:	mov	x2, x23
  4048ac:	bl	4022e0 <mbstowcs@plt>
  4048b0:	cbz	x0, 4048e0 <scols_reset_iter@plt+0x2000>
  4048b4:	ldr	x1, [x21]
  4048b8:	mov	x0, x22
  4048bc:	bl	404908 <scols_reset_iter@plt+0x2028>
  4048c0:	str	x0, [x21]
  4048c4:	mov	x0, x19
  4048c8:	mov	x1, x22
  4048cc:	mov	x2, x20
  4048d0:	bl	4027b0 <wcstombs@plt>
  4048d4:	mov	x20, x0
  4048d8:	b	4048e0 <scols_reset_iter@plt+0x2000>
  4048dc:	mov	x22, xzr
  4048e0:	mov	x0, x22
  4048e4:	bl	4026b0 <free@plt>
  4048e8:	tbnz	x20, #63, 4048f0 <scols_reset_iter@plt+0x2010>
  4048ec:	strb	wzr, [x19, x20]
  4048f0:	mov	x0, x20
  4048f4:	ldp	x20, x19, [sp, #48]
  4048f8:	ldp	x22, x21, [sp, #32]
  4048fc:	ldr	x23, [sp, #16]
  404900:	ldp	x29, x30, [sp], #64
  404904:	ret
  404908:	stp	x29, x30, [sp, #-48]!
  40490c:	stp	x22, x21, [sp, #16]
  404910:	stp	x20, x19, [sp, #32]
  404914:	mov	x19, x0
  404918:	ldr	w0, [x0]
  40491c:	mov	x29, sp
  404920:	cbz	w0, 404960 <scols_reset_iter@plt+0x2080>
  404924:	mov	x20, x1
  404928:	mov	x22, xzr
  40492c:	mov	w21, #0xfffd                	// #65533
  404930:	bl	402480 <wcwidth@plt>
  404934:	cmn	w0, #0x1
  404938:	b.ne	404944 <scols_reset_iter@plt+0x2064>  // b.any
  40493c:	mov	w0, #0x1                   	// #1
  404940:	str	w21, [x19]
  404944:	add	x8, x22, w0, sxtw
  404948:	cmp	x8, x20
  40494c:	b.hi	404968 <scols_reset_iter@plt+0x2088>  // b.pmore
  404950:	ldr	w0, [x19, #4]!
  404954:	mov	x22, x8
  404958:	cbnz	w0, 404930 <scols_reset_iter@plt+0x2050>
  40495c:	b	40496c <scols_reset_iter@plt+0x208c>
  404960:	mov	x8, xzr
  404964:	b	40496c <scols_reset_iter@plt+0x208c>
  404968:	mov	x8, x22
  40496c:	str	wzr, [x19]
  404970:	ldp	x20, x19, [sp, #32]
  404974:	ldp	x22, x21, [sp, #16]
  404978:	mov	x0, x8
  40497c:	ldp	x29, x30, [sp], #48
  404980:	ret
  404984:	mov	w6, #0x20                  	// #32
  404988:	b	40498c <scols_reset_iter@plt+0x20ac>
  40498c:	sub	sp, sp, #0x80
  404990:	stp	x29, x30, [sp, #32]
  404994:	stp	x28, x27, [sp, #48]
  404998:	stp	x26, x25, [sp, #64]
  40499c:	stp	x24, x23, [sp, #80]
  4049a0:	stp	x22, x21, [sp, #96]
  4049a4:	stp	x20, x19, [sp, #112]
  4049a8:	add	x29, sp, #0x20
  4049ac:	mov	w23, w6
  4049b0:	mov	w22, w5
  4049b4:	mov	w27, w4
  4049b8:	mov	x25, x3
  4049bc:	mov	x24, x2
  4049c0:	mov	x19, x1
  4049c4:	mov	x20, x0
  4049c8:	bl	4022c0 <strlen@plt>
  4049cc:	mov	x21, x0
  4049d0:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  4049d4:	cmp	x0, #0x2
  4049d8:	b.cc	404a5c <scols_reset_iter@plt+0x217c>  // b.lo, b.ul, b.last
  4049dc:	mov	x0, xzr
  4049e0:	mov	x1, x20
  4049e4:	mov	x2, xzr
  4049e8:	bl	4022e0 <mbstowcs@plt>
  4049ec:	cmn	x0, #0x1
  4049f0:	b.eq	404a68 <scols_reset_iter@plt+0x2188>  // b.none
  4049f4:	str	w27, [sp, #16]
  4049f8:	add	x27, x0, #0x1
  4049fc:	mov	x26, x0
  404a00:	lsl	x0, x27, #2
  404a04:	stur	w22, [x29, #-8]
  404a08:	bl	402470 <malloc@plt>
  404a0c:	cbz	x0, 404a7c <scols_reset_iter@plt+0x219c>
  404a10:	mov	x1, x20
  404a14:	mov	x2, x27
  404a18:	mov	x22, x0
  404a1c:	bl	4022e0 <mbstowcs@plt>
  404a20:	cbz	x0, 404a94 <scols_reset_iter@plt+0x21b4>
  404a24:	str	wzr, [x22, x26, lsl #2]
  404a28:	ldr	w0, [x22]
  404a2c:	stp	x20, x24, [sp]
  404a30:	cbz	w0, 404c48 <scols_reset_iter@plt+0x2368>
  404a34:	mov	w27, wzr
  404a38:	add	x20, x22, #0x4
  404a3c:	mov	w24, #0xfffd                	// #65533
  404a40:	bl	402810 <iswprint@plt>
  404a44:	cbnz	w0, 404a50 <scols_reset_iter@plt+0x2170>
  404a48:	mov	w27, #0x1                   	// #1
  404a4c:	stur	w24, [x20, #-4]
  404a50:	ldr	w0, [x20], #4
  404a54:	cbnz	w0, 404a40 <scols_reset_iter@plt+0x2160>
  404a58:	b	404c4c <scols_reset_iter@plt+0x236c>
  404a5c:	stur	xzr, [x29, #-8]
  404a60:	mov	x22, xzr
  404a64:	b	404aa8 <scols_reset_iter@plt+0x21c8>
  404a68:	mov	x28, xzr
  404a6c:	tbz	w22, #0, 404a88 <scols_reset_iter@plt+0x21a8>
  404a70:	stur	x28, [x29, #-8]
  404a74:	mov	x22, x28
  404a78:	b	404aa8 <scols_reset_iter@plt+0x21c8>
  404a7c:	ldur	w8, [x29, #-8]
  404a80:	mov	x28, xzr
  404a84:	tbnz	w8, #0, 404a9c <scols_reset_iter@plt+0x21bc>
  404a88:	mov	x25, #0xffffffffffffffff    	// #-1
  404a8c:	mov	x22, x28
  404a90:	b	404c14 <scols_reset_iter@plt+0x2334>
  404a94:	stur	xzr, [x29, #-8]
  404a98:	b	404aa4 <scols_reset_iter@plt+0x21c4>
  404a9c:	stur	x28, [x29, #-8]
  404aa0:	mov	x22, x28
  404aa4:	ldr	w27, [sp, #16]
  404aa8:	mov	x26, x21
  404aac:	ldr	x8, [x25]
  404ab0:	cmp	x26, x8
  404ab4:	csel	x9, x8, x26, hi  // hi = pmore
  404ab8:	csel	x28, x8, x21, hi  // hi = pmore
  404abc:	cmp	x8, x26
  404ac0:	sub	x8, x8, x9
  404ac4:	csel	x8, x8, xzr, hi  // hi = pmore
  404ac8:	str	x9, [x25]
  404acc:	add	x25, x8, x28
  404ad0:	cbz	x24, 404b0c <scols_reset_iter@plt+0x222c>
  404ad4:	add	x9, x19, x24
  404ad8:	sub	x26, x9, #0x1
  404adc:	stur	w23, [x29, #-12]
  404ae0:	cbz	w27, 404b7c <scols_reset_iter@plt+0x229c>
  404ae4:	cmp	w27, #0x1
  404ae8:	b.eq	404b14 <scols_reset_iter@plt+0x2234>  // b.none
  404aec:	cmp	w27, #0x2
  404af0:	mov	w9, w27
  404af4:	b.ne	404d40 <scols_reset_iter@plt+0x2460>  // b.any
  404af8:	and	x9, x8, #0x1
  404afc:	mov	x27, x20
  404b00:	lsr	x20, x8, #1
  404b04:	add	x8, x9, x8, lsr #1
  404b08:	b	404b1c <scols_reset_iter@plt+0x223c>
  404b0c:	ldur	x28, [x29, #-8]
  404b10:	b	404c14 <scols_reset_iter@plt+0x2334>
  404b14:	mov	x27, x20
  404b18:	mov	x20, xzr
  404b1c:	cmp	x26, x19
  404b20:	b.ls	404b70 <scols_reset_iter@plt+0x2290>  // b.plast
  404b24:	cbz	x8, 404b70 <scols_reset_iter@plt+0x2290>
  404b28:	mvn	x9, x19
  404b2c:	add	x9, x26, x9
  404b30:	sub	x21, x8, #0x1
  404b34:	cmp	x21, x9
  404b38:	csel	x8, x9, x21, hi  // hi = pmore
  404b3c:	add	x2, x8, #0x1
  404b40:	mov	x0, x19
  404b44:	mov	w1, w23
  404b48:	bl	4024f0 <memset@plt>
  404b4c:	sub	x8, x24, #0x2
  404b50:	cmp	x21, x8
  404b54:	mov	x9, x19
  404b58:	csel	x8, x21, x8, cc  // cc = lo, ul, last
  404b5c:	add	x8, x8, x9
  404b60:	mov	x19, x24
  404b64:	mov	x23, x9
  404b68:	add	x21, x8, #0x1
  404b6c:	b	404b90 <scols_reset_iter@plt+0x22b0>
  404b70:	mov	x21, x19
  404b74:	mov	x19, x24
  404b78:	b	404b8c <scols_reset_iter@plt+0x22ac>
  404b7c:	mov	x21, x19
  404b80:	mov	x27, x20
  404b84:	mov	x19, x24
  404b88:	mov	x20, x8
  404b8c:	mov	x23, x21
  404b90:	sub	x8, x26, x21
  404b94:	cmp	x28, x8
  404b98:	csel	x24, x28, x8, cc  // cc = lo, ul, last
  404b9c:	mov	x0, x21
  404ba0:	mov	x1, x27
  404ba4:	mov	x2, x24
  404ba8:	strb	wzr, [x21]
  404bac:	bl	402290 <memcpy@plt>
  404bb0:	add	x0, x21, x24
  404bb4:	cbz	x20, 404c0c <scols_reset_iter@plt+0x232c>
  404bb8:	ldur	x28, [x29, #-8]
  404bbc:	cmp	x0, x26
  404bc0:	b.cs	404c10 <scols_reset_iter@plt+0x2330>  // b.hs, b.nlast
  404bc4:	mvn	x8, x0
  404bc8:	add	x8, x26, x8
  404bcc:	sub	x20, x20, #0x1
  404bd0:	ldur	w1, [x29, #-12]
  404bd4:	cmp	x20, x8
  404bd8:	csel	x8, x8, x20, hi  // hi = pmore
  404bdc:	add	x2, x8, #0x1
  404be0:	bl	4024f0 <memset@plt>
  404be4:	sub	x8, x19, x21
  404be8:	sub	x8, x8, x24
  404bec:	add	x8, x8, x23
  404bf0:	sub	x8, x8, #0x2
  404bf4:	cmp	x20, x8
  404bf8:	csel	x8, x8, x20, hi  // hi = pmore
  404bfc:	add	x8, x24, x8
  404c00:	add	x8, x8, x21
  404c04:	add	x0, x8, #0x1
  404c08:	b	404c10 <scols_reset_iter@plt+0x2330>
  404c0c:	ldur	x28, [x29, #-8]
  404c10:	strb	wzr, [x0]
  404c14:	mov	x0, x22
  404c18:	bl	4026b0 <free@plt>
  404c1c:	mov	x0, x28
  404c20:	bl	4026b0 <free@plt>
  404c24:	mov	x0, x25
  404c28:	ldp	x20, x19, [sp, #112]
  404c2c:	ldp	x22, x21, [sp, #96]
  404c30:	ldp	x24, x23, [sp, #80]
  404c34:	ldp	x26, x25, [sp, #64]
  404c38:	ldp	x28, x27, [sp, #48]
  404c3c:	ldp	x29, x30, [sp, #32]
  404c40:	add	sp, sp, #0x80
  404c44:	ret
  404c48:	mov	w27, wzr
  404c4c:	mov	x28, xzr
  404c50:	mov	w20, wzr
  404c54:	add	x26, x26, #0x1
  404c58:	mov	w24, #0x7fffffff            	// #2147483647
  404c5c:	cmp	x26, x28
  404c60:	b.eq	404ca0 <scols_reset_iter@plt+0x23c0>  // b.none
  404c64:	ldr	w0, [x22, x28, lsl #2]
  404c68:	cbz	w0, 404ca0 <scols_reset_iter@plt+0x23c0>
  404c6c:	bl	402480 <wcwidth@plt>
  404c70:	cmn	w0, #0x1
  404c74:	sub	w8, w24, w0
  404c78:	cset	w9, eq  // eq = none
  404c7c:	cmp	w20, w8
  404c80:	cset	w8, gt
  404c84:	orr	w8, w9, w8
  404c88:	cmp	w8, #0x0
  404c8c:	csel	w9, wzr, w0, ne  // ne = any
  404c90:	add	w20, w9, w20
  404c94:	add	x28, x28, #0x1
  404c98:	cbz	w8, 404c5c <scols_reset_iter@plt+0x237c>
  404c9c:	mov	w20, #0xffffffff            	// #-1
  404ca0:	ldr	x24, [sp, #8]
  404ca4:	sxtw	x26, w20
  404ca8:	tbz	w27, #0, 404cc4 <scols_reset_iter@plt+0x23e4>
  404cac:	mov	x0, xzr
  404cb0:	mov	x1, x22
  404cb4:	mov	x2, xzr
  404cb8:	bl	4027b0 <wcstombs@plt>
  404cbc:	ldr	x20, [sp]
  404cc0:	b	404cd8 <scols_reset_iter@plt+0x23f8>
  404cc4:	ldr	x8, [x25]
  404cc8:	ldr	x20, [sp]
  404ccc:	mov	x0, x21
  404cd0:	cmp	x8, x26
  404cd4:	b.cs	404d34 <scols_reset_iter@plt+0x2454>  // b.hs, b.nlast
  404cd8:	add	x0, x0, #0x1
  404cdc:	str	x0, [sp]
  404ce0:	bl	402470 <malloc@plt>
  404ce4:	ldr	w27, [sp, #16]
  404ce8:	mov	x28, x0
  404cec:	cbz	x0, 404d1c <scols_reset_iter@plt+0x243c>
  404cf0:	ldr	x1, [x25]
  404cf4:	mov	x0, x22
  404cf8:	bl	404908 <scols_reset_iter@plt+0x2028>
  404cfc:	ldr	x2, [sp]
  404d00:	mov	x26, x0
  404d04:	mov	x0, x28
  404d08:	mov	x1, x22
  404d0c:	bl	4027b0 <wcstombs@plt>
  404d10:	mov	x21, x0
  404d14:	mov	x20, x28
  404d18:	b	404d2c <scols_reset_iter@plt+0x244c>
  404d1c:	ldur	w8, [x29, #-8]
  404d20:	tbnz	w8, #0, 404d2c <scols_reset_iter@plt+0x244c>
  404d24:	mov	x25, #0xffffffffffffffff    	// #-1
  404d28:	b	404c14 <scols_reset_iter@plt+0x2334>
  404d2c:	stur	x28, [x29, #-8]
  404d30:	b	404aac <scols_reset_iter@plt+0x21cc>
  404d34:	ldr	w27, [sp, #16]
  404d38:	stur	xzr, [x29, #-8]
  404d3c:	b	404aac <scols_reset_iter@plt+0x21cc>
  404d40:	bl	4025c0 <abort@plt>
  404d44:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  404d48:	str	w0, [x8, #840]
  404d4c:	ret
  404d50:	sub	sp, sp, #0x70
  404d54:	stp	x29, x30, [sp, #16]
  404d58:	stp	x28, x27, [sp, #32]
  404d5c:	stp	x26, x25, [sp, #48]
  404d60:	stp	x24, x23, [sp, #64]
  404d64:	stp	x22, x21, [sp, #80]
  404d68:	stp	x20, x19, [sp, #96]
  404d6c:	add	x29, sp, #0x10
  404d70:	str	xzr, [x1]
  404d74:	cbz	x0, 404db8 <scols_reset_iter@plt+0x24d8>
  404d78:	ldrb	w23, [x0]
  404d7c:	mov	x20, x0
  404d80:	cbz	x23, 404db8 <scols_reset_iter@plt+0x24d8>
  404d84:	mov	x21, x2
  404d88:	mov	x19, x1
  404d8c:	bl	402660 <__ctype_b_loc@plt>
  404d90:	ldr	x8, [x0]
  404d94:	mov	x22, x0
  404d98:	ldrh	w9, [x8, x23, lsl #1]
  404d9c:	tbz	w9, #13, 404db0 <scols_reset_iter@plt+0x24d0>
  404da0:	add	x9, x20, #0x1
  404da4:	ldrb	w23, [x9], #1
  404da8:	ldrh	w10, [x8, x23, lsl #1]
  404dac:	tbnz	w10, #13, 404da4 <scols_reset_iter@plt+0x24c4>
  404db0:	cmp	w23, #0x2d
  404db4:	b.ne	404dec <scols_reset_iter@plt+0x250c>  // b.any
  404db8:	mov	w24, #0xffffffea            	// #-22
  404dbc:	neg	w19, w24
  404dc0:	bl	402850 <__errno_location@plt>
  404dc4:	str	w19, [x0]
  404dc8:	mov	w0, w24
  404dcc:	ldp	x20, x19, [sp, #96]
  404dd0:	ldp	x22, x21, [sp, #80]
  404dd4:	ldp	x24, x23, [sp, #64]
  404dd8:	ldp	x26, x25, [sp, #48]
  404ddc:	ldp	x28, x27, [sp, #32]
  404de0:	ldp	x29, x30, [sp, #16]
  404de4:	add	sp, sp, #0x70
  404de8:	ret
  404dec:	bl	402850 <__errno_location@plt>
  404df0:	mov	x23, x0
  404df4:	str	wzr, [x0]
  404df8:	add	x1, sp, #0x8
  404dfc:	mov	x0, x20
  404e00:	mov	w2, wzr
  404e04:	str	xzr, [sp, #8]
  404e08:	bl	4025b0 <strtoumax@plt>
  404e0c:	ldr	x25, [sp, #8]
  404e10:	ldr	w8, [x23]
  404e14:	cmp	x25, x20
  404e18:	b.eq	404f98 <scols_reset_iter@plt+0x26b8>  // b.none
  404e1c:	add	x9, x0, #0x1
  404e20:	mov	x20, x0
  404e24:	cmp	x9, #0x1
  404e28:	b.hi	404e30 <scols_reset_iter@plt+0x2550>  // b.pmore
  404e2c:	cbnz	w8, 404f9c <scols_reset_iter@plt+0x26bc>
  404e30:	cbz	x25, 404fa8 <scols_reset_iter@plt+0x26c8>
  404e34:	ldrb	w8, [x25]
  404e38:	cbz	w8, 404fa8 <scols_reset_iter@plt+0x26c8>
  404e3c:	mov	w27, wzr
  404e40:	mov	x28, xzr
  404e44:	mov	w8, #0x400                 	// #1024
  404e48:	str	x8, [sp]
  404e4c:	ldrb	w8, [x25, #1]
  404e50:	cmp	w8, #0x61
  404e54:	b.le	404e80 <scols_reset_iter@plt+0x25a0>
  404e58:	cmp	w8, #0x62
  404e5c:	b.eq	404e88 <scols_reset_iter@plt+0x25a8>  // b.none
  404e60:	cmp	w8, #0x69
  404e64:	b.ne	404e98 <scols_reset_iter@plt+0x25b8>  // b.any
  404e68:	ldrb	w8, [x25, #2]
  404e6c:	orr	w8, w8, #0x20
  404e70:	cmp	w8, #0x62
  404e74:	b.ne	404e98 <scols_reset_iter@plt+0x25b8>  // b.any
  404e78:	ldrb	w8, [x25, #3]
  404e7c:	b	404e94 <scols_reset_iter@plt+0x25b4>
  404e80:	cmp	w8, #0x42
  404e84:	b.ne	404e94 <scols_reset_iter@plt+0x25b4>  // b.any
  404e88:	ldrb	w8, [x25, #2]
  404e8c:	cbnz	w8, 404e98 <scols_reset_iter@plt+0x25b8>
  404e90:	b	404fb8 <scols_reset_iter@plt+0x26d8>
  404e94:	cbz	w8, 404fc0 <scols_reset_iter@plt+0x26e0>
  404e98:	bl	402410 <localeconv@plt>
  404e9c:	cbz	x0, 404ebc <scols_reset_iter@plt+0x25dc>
  404ea0:	ldr	x24, [x0]
  404ea4:	cbz	x24, 404ec8 <scols_reset_iter@plt+0x25e8>
  404ea8:	mov	x0, x24
  404eac:	bl	4022c0 <strlen@plt>
  404eb0:	mov	x26, x0
  404eb4:	mov	w8, #0x1                   	// #1
  404eb8:	b	404ed0 <scols_reset_iter@plt+0x25f0>
  404ebc:	mov	w8, wzr
  404ec0:	mov	x24, xzr
  404ec4:	b	404ecc <scols_reset_iter@plt+0x25ec>
  404ec8:	mov	w8, wzr
  404ecc:	mov	x26, xzr
  404ed0:	cbnz	x28, 404db8 <scols_reset_iter@plt+0x24d8>
  404ed4:	ldrb	w9, [x25]
  404ed8:	eor	w8, w8, #0x1
  404edc:	cmp	w9, #0x0
  404ee0:	cset	w9, eq  // eq = none
  404ee4:	orr	w8, w8, w9
  404ee8:	tbnz	w8, #0, 404db8 <scols_reset_iter@plt+0x24d8>
  404eec:	mov	x0, x24
  404ef0:	mov	x1, x25
  404ef4:	mov	x2, x26
  404ef8:	bl	4024a0 <strncmp@plt>
  404efc:	cbnz	w0, 404db8 <scols_reset_iter@plt+0x24d8>
  404f00:	add	x24, x25, x26
  404f04:	ldrb	w8, [x24]
  404f08:	cmp	w8, #0x30
  404f0c:	b.ne	404f20 <scols_reset_iter@plt+0x2640>  // b.any
  404f10:	ldrb	w8, [x24, #1]!
  404f14:	add	w27, w27, #0x1
  404f18:	cmp	w8, #0x30
  404f1c:	b.eq	404f10 <scols_reset_iter@plt+0x2630>  // b.none
  404f20:	ldr	x9, [x22]
  404f24:	sxtb	x8, w8
  404f28:	ldrh	w8, [x9, x8, lsl #1]
  404f2c:	tbnz	w8, #11, 404f40 <scols_reset_iter@plt+0x2660>
  404f30:	mov	x28, xzr
  404f34:	str	x24, [sp, #8]
  404f38:	mov	x25, x24
  404f3c:	b	404e4c <scols_reset_iter@plt+0x256c>
  404f40:	add	x1, sp, #0x8
  404f44:	mov	x0, x24
  404f48:	mov	w2, wzr
  404f4c:	str	wzr, [x23]
  404f50:	str	xzr, [sp, #8]
  404f54:	bl	4025b0 <strtoumax@plt>
  404f58:	ldr	x25, [sp, #8]
  404f5c:	ldr	w8, [x23]
  404f60:	cmp	x25, x24
  404f64:	b.eq	404f98 <scols_reset_iter@plt+0x26b8>  // b.none
  404f68:	add	x9, x0, #0x1
  404f6c:	cmp	x9, #0x1
  404f70:	b.hi	404f78 <scols_reset_iter@plt+0x2698>  // b.pmore
  404f74:	cbnz	w8, 404f9c <scols_reset_iter@plt+0x26bc>
  404f78:	mov	x28, xzr
  404f7c:	cbz	x0, 404e4c <scols_reset_iter@plt+0x256c>
  404f80:	cbz	x25, 404db8 <scols_reset_iter@plt+0x24d8>
  404f84:	ldrb	w8, [x25]
  404f88:	mov	w24, #0xffffffea            	// #-22
  404f8c:	mov	x28, x0
  404f90:	cbnz	w8, 404e4c <scols_reset_iter@plt+0x256c>
  404f94:	b	404dbc <scols_reset_iter@plt+0x24dc>
  404f98:	cbz	w8, 404db8 <scols_reset_iter@plt+0x24d8>
  404f9c:	neg	w24, w8
  404fa0:	tbz	w24, #31, 404dc8 <scols_reset_iter@plt+0x24e8>
  404fa4:	b	404dbc <scols_reset_iter@plt+0x24dc>
  404fa8:	mov	w24, wzr
  404fac:	str	x20, [x19]
  404fb0:	tbz	w24, #31, 404dc8 <scols_reset_iter@plt+0x24e8>
  404fb4:	b	404dbc <scols_reset_iter@plt+0x24dc>
  404fb8:	mov	w8, #0x3e8                 	// #1000
  404fbc:	str	x8, [sp]
  404fc0:	ldrsb	w23, [x25]
  404fc4:	adrp	x22, 408000 <scols_reset_iter@plt+0x5720>
  404fc8:	add	x22, x22, #0x194
  404fcc:	mov	w2, #0x9                   	// #9
  404fd0:	mov	x0, x22
  404fd4:	mov	w1, w23
  404fd8:	bl	402790 <memchr@plt>
  404fdc:	cbnz	x0, 404ffc <scols_reset_iter@plt+0x271c>
  404fe0:	adrp	x22, 408000 <scols_reset_iter@plt+0x5720>
  404fe4:	add	x22, x22, #0x19d
  404fe8:	mov	w2, #0x9                   	// #9
  404fec:	mov	x0, x22
  404ff0:	mov	w1, w23
  404ff4:	bl	402790 <memchr@plt>
  404ff8:	cbz	x0, 404db8 <scols_reset_iter@plt+0x24d8>
  404ffc:	ldr	x11, [sp]
  405000:	sub	w8, w0, w22
  405004:	adds	w8, w8, #0x1
  405008:	b.cs	40502c <scols_reset_iter@plt+0x274c>  // b.hs, b.nlast
  40500c:	mvn	w9, w0
  405010:	add	w9, w9, w22
  405014:	umulh	x10, x11, x20
  405018:	cmp	xzr, x10
  40501c:	b.ne	405034 <scols_reset_iter@plt+0x2754>  // b.any
  405020:	adds	w9, w9, #0x1
  405024:	mul	x20, x20, x11
  405028:	b.cc	405014 <scols_reset_iter@plt+0x2734>  // b.lo, b.ul, b.last
  40502c:	mov	w24, wzr
  405030:	b	405038 <scols_reset_iter@plt+0x2758>
  405034:	mov	w24, #0xffffffde            	// #-34
  405038:	cbz	x21, 405040 <scols_reset_iter@plt+0x2760>
  40503c:	str	w8, [x21]
  405040:	cbz	x28, 404fac <scols_reset_iter@plt+0x26cc>
  405044:	cbz	w8, 404fac <scols_reset_iter@plt+0x26cc>
  405048:	mvn	w8, w0
  40504c:	add	w9, w8, w22
  405050:	mov	w8, #0x1                   	// #1
  405054:	umulh	x10, x11, x8
  405058:	cmp	xzr, x10
  40505c:	b.ne	40506c <scols_reset_iter@plt+0x278c>  // b.any
  405060:	adds	w9, w9, #0x1
  405064:	mul	x8, x8, x11
  405068:	b.cc	405054 <scols_reset_iter@plt+0x2774>  // b.lo, b.ul, b.last
  40506c:	mov	w9, #0xa                   	// #10
  405070:	cmp	x28, #0xb
  405074:	b.cc	405088 <scols_reset_iter@plt+0x27a8>  // b.lo, b.ul, b.last
  405078:	add	x9, x9, x9, lsl #2
  40507c:	lsl	x9, x9, #1
  405080:	cmp	x9, x28
  405084:	b.cc	405078 <scols_reset_iter@plt+0x2798>  // b.lo, b.ul, b.last
  405088:	cmp	w27, #0x1
  40508c:	b.lt	4050a0 <scols_reset_iter@plt+0x27c0>  // b.tstop
  405090:	add	x9, x9, x9, lsl #2
  405094:	subs	w27, w27, #0x1
  405098:	lsl	x9, x9, #1
  40509c:	b.ne	405090 <scols_reset_iter@plt+0x27b0>  // b.any
  4050a0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4050a4:	mov	w12, #0x1                   	// #1
  4050a8:	movk	x10, #0xcccd
  4050ac:	mov	w11, #0xa                   	// #10
  4050b0:	umulh	x13, x28, x10
  4050b4:	lsr	x13, x13, #3
  4050b8:	add	x14, x12, x12, lsl #2
  4050bc:	msub	x15, x13, x11, x28
  4050c0:	lsl	x14, x14, #1
  4050c4:	cbz	x15, 4050d8 <scols_reset_iter@plt+0x27f8>
  4050c8:	udiv	x12, x9, x12
  4050cc:	udiv	x12, x12, x15
  4050d0:	udiv	x12, x8, x12
  4050d4:	add	x20, x12, x20
  4050d8:	cmp	x28, #0x9
  4050dc:	mov	x28, x13
  4050e0:	mov	x12, x14
  4050e4:	b.hi	4050b0 <scols_reset_iter@plt+0x27d0>  // b.pmore
  4050e8:	b	404fac <scols_reset_iter@plt+0x26cc>
  4050ec:	mov	x2, xzr
  4050f0:	b	404d50 <scols_reset_iter@plt+0x2470>
  4050f4:	stp	x29, x30, [sp, #-48]!
  4050f8:	stp	x20, x19, [sp, #32]
  4050fc:	mov	x20, x1
  405100:	mov	x19, x0
  405104:	str	x21, [sp, #16]
  405108:	mov	x29, sp
  40510c:	cbz	x0, 405140 <scols_reset_iter@plt+0x2860>
  405110:	ldrb	w21, [x19]
  405114:	mov	x8, x19
  405118:	cbz	w21, 405144 <scols_reset_iter@plt+0x2864>
  40511c:	bl	402660 <__ctype_b_loc@plt>
  405120:	ldr	x9, [x0]
  405124:	mov	x8, x19
  405128:	and	x10, x21, #0xff
  40512c:	ldrh	w10, [x9, x10, lsl #1]
  405130:	tbz	w10, #11, 405144 <scols_reset_iter@plt+0x2864>
  405134:	ldrb	w21, [x8, #1]!
  405138:	cbnz	w21, 405128 <scols_reset_iter@plt+0x2848>
  40513c:	b	405144 <scols_reset_iter@plt+0x2864>
  405140:	mov	x8, xzr
  405144:	cbz	x20, 40514c <scols_reset_iter@plt+0x286c>
  405148:	str	x8, [x20]
  40514c:	cmp	x8, x19
  405150:	b.ls	405164 <scols_reset_iter@plt+0x2884>  // b.plast
  405154:	ldrb	w8, [x8]
  405158:	cmp	w8, #0x0
  40515c:	cset	w0, eq  // eq = none
  405160:	b	405168 <scols_reset_iter@plt+0x2888>
  405164:	mov	w0, wzr
  405168:	ldp	x20, x19, [sp, #32]
  40516c:	ldr	x21, [sp, #16]
  405170:	ldp	x29, x30, [sp], #48
  405174:	ret
  405178:	stp	x29, x30, [sp, #-48]!
  40517c:	stp	x20, x19, [sp, #32]
  405180:	mov	x20, x1
  405184:	mov	x19, x0
  405188:	str	x21, [sp, #16]
  40518c:	mov	x29, sp
  405190:	cbz	x0, 4051c4 <scols_reset_iter@plt+0x28e4>
  405194:	ldrb	w21, [x19]
  405198:	mov	x8, x19
  40519c:	cbz	w21, 4051c8 <scols_reset_iter@plt+0x28e8>
  4051a0:	bl	402660 <__ctype_b_loc@plt>
  4051a4:	ldr	x9, [x0]
  4051a8:	mov	x8, x19
  4051ac:	and	x10, x21, #0xff
  4051b0:	ldrh	w10, [x9, x10, lsl #1]
  4051b4:	tbz	w10, #12, 4051c8 <scols_reset_iter@plt+0x28e8>
  4051b8:	ldrb	w21, [x8, #1]!
  4051bc:	cbnz	w21, 4051ac <scols_reset_iter@plt+0x28cc>
  4051c0:	b	4051c8 <scols_reset_iter@plt+0x28e8>
  4051c4:	mov	x8, xzr
  4051c8:	cbz	x20, 4051d0 <scols_reset_iter@plt+0x28f0>
  4051cc:	str	x8, [x20]
  4051d0:	cmp	x8, x19
  4051d4:	b.ls	4051e8 <scols_reset_iter@plt+0x2908>  // b.plast
  4051d8:	ldrb	w8, [x8]
  4051dc:	cmp	w8, #0x0
  4051e0:	cset	w0, eq  // eq = none
  4051e4:	b	4051ec <scols_reset_iter@plt+0x290c>
  4051e8:	mov	w0, wzr
  4051ec:	ldp	x20, x19, [sp, #32]
  4051f0:	ldr	x21, [sp, #16]
  4051f4:	ldp	x29, x30, [sp], #48
  4051f8:	ret
  4051fc:	sub	sp, sp, #0x110
  405200:	stp	x29, x30, [sp, #208]
  405204:	add	x29, sp, #0xd0
  405208:	mov	x8, #0xffffffffffffffd0    	// #-48
  40520c:	mov	x9, sp
  405210:	sub	x10, x29, #0x50
  405214:	stp	x28, x23, [sp, #224]
  405218:	stp	x22, x21, [sp, #240]
  40521c:	stp	x20, x19, [sp, #256]
  405220:	mov	x20, x1
  405224:	mov	x19, x0
  405228:	movk	x8, #0xff80, lsl #32
  40522c:	add	x11, x29, #0x40
  405230:	add	x9, x9, #0x80
  405234:	add	x22, x10, #0x30
  405238:	mov	w23, #0xffffffd0            	// #-48
  40523c:	stp	x2, x3, [x29, #-80]
  405240:	stp	x4, x5, [x29, #-64]
  405244:	stp	x6, x7, [x29, #-48]
  405248:	stp	q1, q2, [sp, #16]
  40524c:	stp	q3, q4, [sp, #48]
  405250:	str	q0, [sp]
  405254:	stp	q5, q6, [sp, #80]
  405258:	str	q7, [sp, #112]
  40525c:	stp	x9, x8, [x29, #-16]
  405260:	stp	x11, x22, [x29, #-32]
  405264:	tbnz	w23, #31, 405270 <scols_reset_iter@plt+0x2990>
  405268:	mov	w8, w23
  40526c:	b	405288 <scols_reset_iter@plt+0x29a8>
  405270:	add	w8, w23, #0x8
  405274:	cmn	w23, #0x8
  405278:	stur	w8, [x29, #-8]
  40527c:	b.gt	405288 <scols_reset_iter@plt+0x29a8>
  405280:	add	x9, x22, w23, sxtw
  405284:	b	405294 <scols_reset_iter@plt+0x29b4>
  405288:	ldur	x9, [x29, #-32]
  40528c:	add	x10, x9, #0x8
  405290:	stur	x10, [x29, #-32]
  405294:	ldr	x1, [x9]
  405298:	cbz	x1, 405310 <scols_reset_iter@plt+0x2a30>
  40529c:	tbnz	w8, #31, 4052a8 <scols_reset_iter@plt+0x29c8>
  4052a0:	mov	w23, w8
  4052a4:	b	4052c0 <scols_reset_iter@plt+0x29e0>
  4052a8:	add	w23, w8, #0x8
  4052ac:	cmn	w8, #0x8
  4052b0:	stur	w23, [x29, #-8]
  4052b4:	b.gt	4052c0 <scols_reset_iter@plt+0x29e0>
  4052b8:	add	x8, x22, w8, sxtw
  4052bc:	b	4052cc <scols_reset_iter@plt+0x29ec>
  4052c0:	ldur	x8, [x29, #-32]
  4052c4:	add	x9, x8, #0x8
  4052c8:	stur	x9, [x29, #-32]
  4052cc:	ldr	x21, [x8]
  4052d0:	cbz	x21, 405310 <scols_reset_iter@plt+0x2a30>
  4052d4:	mov	x0, x19
  4052d8:	bl	402640 <strcmp@plt>
  4052dc:	cbz	w0, 4052f4 <scols_reset_iter@plt+0x2a14>
  4052e0:	mov	x0, x19
  4052e4:	mov	x1, x21
  4052e8:	bl	402640 <strcmp@plt>
  4052ec:	cbnz	w0, 405264 <scols_reset_iter@plt+0x2984>
  4052f0:	b	4052f8 <scols_reset_iter@plt+0x2a18>
  4052f4:	mov	w0, #0x1                   	// #1
  4052f8:	ldp	x20, x19, [sp, #256]
  4052fc:	ldp	x22, x21, [sp, #240]
  405300:	ldp	x28, x23, [sp, #224]
  405304:	ldp	x29, x30, [sp, #208]
  405308:	add	sp, sp, #0x110
  40530c:	ret
  405310:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  405314:	ldr	w0, [x8, #840]
  405318:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40531c:	add	x1, x1, #0x96b
  405320:	mov	x2, x20
  405324:	mov	x3, x19
  405328:	bl	402800 <errx@plt>
  40532c:	cbz	x1, 405350 <scols_reset_iter@plt+0x2a70>
  405330:	sxtb	w8, w2
  405334:	ldrsb	w9, [x0]
  405338:	cbz	w9, 405350 <scols_reset_iter@plt+0x2a70>
  40533c:	cmp	w8, w9
  405340:	b.eq	405354 <scols_reset_iter@plt+0x2a74>  // b.none
  405344:	sub	x1, x1, #0x1
  405348:	add	x0, x0, #0x1
  40534c:	cbnz	x1, 405334 <scols_reset_iter@plt+0x2a54>
  405350:	mov	x0, xzr
  405354:	ret
  405358:	stp	x29, x30, [sp, #-32]!
  40535c:	stp	x20, x19, [sp, #16]
  405360:	mov	x29, sp
  405364:	mov	x20, x1
  405368:	mov	x19, x0
  40536c:	bl	4053ac <scols_reset_iter@plt+0x2acc>
  405370:	cmp	w0, w0, sxth
  405374:	b.ne	405384 <scols_reset_iter@plt+0x2aa4>  // b.any
  405378:	ldp	x20, x19, [sp, #16]
  40537c:	ldp	x29, x30, [sp], #32
  405380:	ret
  405384:	bl	402850 <__errno_location@plt>
  405388:	mov	w8, #0x22                  	// #34
  40538c:	str	w8, [x0]
  405390:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  405394:	ldr	w0, [x8, #840]
  405398:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40539c:	add	x1, x1, #0x96b
  4053a0:	mov	x2, x20
  4053a4:	mov	x3, x19
  4053a8:	bl	4028a0 <err@plt>
  4053ac:	stp	x29, x30, [sp, #-32]!
  4053b0:	stp	x20, x19, [sp, #16]
  4053b4:	mov	x29, sp
  4053b8:	mov	x20, x1
  4053bc:	mov	x19, x0
  4053c0:	bl	405464 <scols_reset_iter@plt+0x2b84>
  4053c4:	cmp	x0, w0, sxtw
  4053c8:	b.ne	4053d8 <scols_reset_iter@plt+0x2af8>  // b.any
  4053cc:	ldp	x20, x19, [sp, #16]
  4053d0:	ldp	x29, x30, [sp], #32
  4053d4:	ret
  4053d8:	bl	402850 <__errno_location@plt>
  4053dc:	mov	w8, #0x22                  	// #34
  4053e0:	str	w8, [x0]
  4053e4:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4053e8:	ldr	w0, [x8, #840]
  4053ec:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4053f0:	add	x1, x1, #0x96b
  4053f4:	mov	x2, x20
  4053f8:	mov	x3, x19
  4053fc:	bl	4028a0 <err@plt>
  405400:	mov	w2, #0xa                   	// #10
  405404:	b	405408 <scols_reset_iter@plt+0x2b28>
  405408:	stp	x29, x30, [sp, #-32]!
  40540c:	stp	x20, x19, [sp, #16]
  405410:	mov	x29, sp
  405414:	mov	x20, x1
  405418:	mov	x19, x0
  40541c:	bl	405520 <scols_reset_iter@plt+0x2c40>
  405420:	cmp	w0, #0x10, lsl #12
  405424:	b.cs	405434 <scols_reset_iter@plt+0x2b54>  // b.hs, b.nlast
  405428:	ldp	x20, x19, [sp, #16]
  40542c:	ldp	x29, x30, [sp], #32
  405430:	ret
  405434:	bl	402850 <__errno_location@plt>
  405438:	mov	w8, #0x22                  	// #34
  40543c:	str	w8, [x0]
  405440:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  405444:	ldr	w0, [x8, #840]
  405448:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40544c:	add	x1, x1, #0x96b
  405450:	mov	x2, x20
  405454:	mov	x3, x19
  405458:	bl	4028a0 <err@plt>
  40545c:	mov	w2, #0x10                  	// #16
  405460:	b	405408 <scols_reset_iter@plt+0x2b28>
  405464:	stp	x29, x30, [sp, #-48]!
  405468:	mov	x29, sp
  40546c:	str	x21, [sp, #16]
  405470:	stp	x20, x19, [sp, #32]
  405474:	mov	x20, x1
  405478:	mov	x19, x0
  40547c:	str	xzr, [x29, #24]
  405480:	bl	402850 <__errno_location@plt>
  405484:	str	wzr, [x0]
  405488:	cbz	x19, 4054d8 <scols_reset_iter@plt+0x2bf8>
  40548c:	ldrb	w8, [x19]
  405490:	cbz	w8, 4054d8 <scols_reset_iter@plt+0x2bf8>
  405494:	mov	x21, x0
  405498:	add	x1, x29, #0x18
  40549c:	mov	w2, #0xa                   	// #10
  4054a0:	mov	x0, x19
  4054a4:	bl	402320 <strtoimax@plt>
  4054a8:	ldr	w8, [x21]
  4054ac:	cbnz	w8, 4054f4 <scols_reset_iter@plt+0x2c14>
  4054b0:	ldr	x8, [x29, #24]
  4054b4:	cmp	x8, x19
  4054b8:	b.eq	4054d8 <scols_reset_iter@plt+0x2bf8>  // b.none
  4054bc:	cbz	x8, 4054c8 <scols_reset_iter@plt+0x2be8>
  4054c0:	ldrb	w8, [x8]
  4054c4:	cbnz	w8, 4054d8 <scols_reset_iter@plt+0x2bf8>
  4054c8:	ldp	x20, x19, [sp, #32]
  4054cc:	ldr	x21, [sp, #16]
  4054d0:	ldp	x29, x30, [sp], #48
  4054d4:	ret
  4054d8:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4054dc:	ldr	w0, [x8, #840]
  4054e0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4054e4:	add	x1, x1, #0x96b
  4054e8:	mov	x2, x20
  4054ec:	mov	x3, x19
  4054f0:	bl	402800 <errx@plt>
  4054f4:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  4054f8:	ldr	w0, [x9, #840]
  4054fc:	cmp	w8, #0x22
  405500:	b.ne	4054e0 <scols_reset_iter@plt+0x2c00>  // b.any
  405504:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405508:	add	x1, x1, #0x96b
  40550c:	mov	x2, x20
  405510:	mov	x3, x19
  405514:	bl	4028a0 <err@plt>
  405518:	mov	w2, #0xa                   	// #10
  40551c:	b	405520 <scols_reset_iter@plt+0x2c40>
  405520:	stp	x29, x30, [sp, #-32]!
  405524:	stp	x20, x19, [sp, #16]
  405528:	mov	x29, sp
  40552c:	mov	x20, x1
  405530:	mov	x19, x0
  405534:	bl	405584 <scols_reset_iter@plt+0x2ca4>
  405538:	lsr	x8, x0, #32
  40553c:	cbnz	x8, 40554c <scols_reset_iter@plt+0x2c6c>
  405540:	ldp	x20, x19, [sp, #16]
  405544:	ldp	x29, x30, [sp], #32
  405548:	ret
  40554c:	bl	402850 <__errno_location@plt>
  405550:	mov	w8, #0x22                  	// #34
  405554:	str	w8, [x0]
  405558:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  40555c:	ldr	w0, [x8, #840]
  405560:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405564:	add	x1, x1, #0x96b
  405568:	mov	x2, x20
  40556c:	mov	x3, x19
  405570:	bl	4028a0 <err@plt>
  405574:	mov	w2, #0x10                  	// #16
  405578:	b	405520 <scols_reset_iter@plt+0x2c40>
  40557c:	mov	w2, #0xa                   	// #10
  405580:	b	405584 <scols_reset_iter@plt+0x2ca4>
  405584:	sub	sp, sp, #0x40
  405588:	stp	x29, x30, [sp, #16]
  40558c:	stp	x22, x21, [sp, #32]
  405590:	stp	x20, x19, [sp, #48]
  405594:	add	x29, sp, #0x10
  405598:	mov	w21, w2
  40559c:	mov	x20, x1
  4055a0:	mov	x19, x0
  4055a4:	str	xzr, [sp, #8]
  4055a8:	bl	402850 <__errno_location@plt>
  4055ac:	str	wzr, [x0]
  4055b0:	cbz	x19, 405604 <scols_reset_iter@plt+0x2d24>
  4055b4:	ldrb	w8, [x19]
  4055b8:	cbz	w8, 405604 <scols_reset_iter@plt+0x2d24>
  4055bc:	mov	x22, x0
  4055c0:	add	x1, sp, #0x8
  4055c4:	mov	x0, x19
  4055c8:	mov	w2, w21
  4055cc:	bl	4025b0 <strtoumax@plt>
  4055d0:	ldr	w8, [x22]
  4055d4:	cbnz	w8, 405620 <scols_reset_iter@plt+0x2d40>
  4055d8:	ldr	x8, [sp, #8]
  4055dc:	cmp	x8, x19
  4055e0:	b.eq	405604 <scols_reset_iter@plt+0x2d24>  // b.none
  4055e4:	cbz	x8, 4055f0 <scols_reset_iter@plt+0x2d10>
  4055e8:	ldrb	w8, [x8]
  4055ec:	cbnz	w8, 405604 <scols_reset_iter@plt+0x2d24>
  4055f0:	ldp	x20, x19, [sp, #48]
  4055f4:	ldp	x22, x21, [sp, #32]
  4055f8:	ldp	x29, x30, [sp, #16]
  4055fc:	add	sp, sp, #0x40
  405600:	ret
  405604:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  405608:	ldr	w0, [x8, #840]
  40560c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405610:	add	x1, x1, #0x96b
  405614:	mov	x2, x20
  405618:	mov	x3, x19
  40561c:	bl	402800 <errx@plt>
  405620:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405624:	ldr	w0, [x9, #840]
  405628:	cmp	w8, #0x22
  40562c:	b.ne	40560c <scols_reset_iter@plt+0x2d2c>  // b.any
  405630:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405634:	add	x1, x1, #0x96b
  405638:	mov	x2, x20
  40563c:	mov	x3, x19
  405640:	bl	4028a0 <err@plt>
  405644:	mov	w2, #0x10                  	// #16
  405648:	b	405584 <scols_reset_iter@plt+0x2ca4>
  40564c:	stp	x29, x30, [sp, #-48]!
  405650:	mov	x29, sp
  405654:	str	x21, [sp, #16]
  405658:	stp	x20, x19, [sp, #32]
  40565c:	mov	x20, x1
  405660:	mov	x19, x0
  405664:	str	xzr, [x29, #24]
  405668:	bl	402850 <__errno_location@plt>
  40566c:	str	wzr, [x0]
  405670:	cbz	x19, 4056bc <scols_reset_iter@plt+0x2ddc>
  405674:	ldrb	w8, [x19]
  405678:	cbz	w8, 4056bc <scols_reset_iter@plt+0x2ddc>
  40567c:	mov	x21, x0
  405680:	add	x1, x29, #0x18
  405684:	mov	x0, x19
  405688:	bl	402350 <strtod@plt>
  40568c:	ldr	w8, [x21]
  405690:	cbnz	w8, 4056d8 <scols_reset_iter@plt+0x2df8>
  405694:	ldr	x8, [x29, #24]
  405698:	cmp	x8, x19
  40569c:	b.eq	4056bc <scols_reset_iter@plt+0x2ddc>  // b.none
  4056a0:	cbz	x8, 4056ac <scols_reset_iter@plt+0x2dcc>
  4056a4:	ldrb	w8, [x8]
  4056a8:	cbnz	w8, 4056bc <scols_reset_iter@plt+0x2ddc>
  4056ac:	ldp	x20, x19, [sp, #32]
  4056b0:	ldr	x21, [sp, #16]
  4056b4:	ldp	x29, x30, [sp], #48
  4056b8:	ret
  4056bc:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4056c0:	ldr	w0, [x8, #840]
  4056c4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4056c8:	add	x1, x1, #0x96b
  4056cc:	mov	x2, x20
  4056d0:	mov	x3, x19
  4056d4:	bl	402800 <errx@plt>
  4056d8:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  4056dc:	ldr	w0, [x9, #840]
  4056e0:	cmp	w8, #0x22
  4056e4:	b.ne	4056c4 <scols_reset_iter@plt+0x2de4>  // b.any
  4056e8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4056ec:	add	x1, x1, #0x96b
  4056f0:	mov	x2, x20
  4056f4:	mov	x3, x19
  4056f8:	bl	4028a0 <err@plt>
  4056fc:	stp	x29, x30, [sp, #-48]!
  405700:	mov	x29, sp
  405704:	str	x21, [sp, #16]
  405708:	stp	x20, x19, [sp, #32]
  40570c:	mov	x20, x1
  405710:	mov	x19, x0
  405714:	str	xzr, [x29, #24]
  405718:	bl	402850 <__errno_location@plt>
  40571c:	str	wzr, [x0]
  405720:	cbz	x19, 405770 <scols_reset_iter@plt+0x2e90>
  405724:	ldrb	w8, [x19]
  405728:	cbz	w8, 405770 <scols_reset_iter@plt+0x2e90>
  40572c:	mov	x21, x0
  405730:	add	x1, x29, #0x18
  405734:	mov	w2, #0xa                   	// #10
  405738:	mov	x0, x19
  40573c:	bl	402670 <strtol@plt>
  405740:	ldr	w8, [x21]
  405744:	cbnz	w8, 40578c <scols_reset_iter@plt+0x2eac>
  405748:	ldr	x8, [x29, #24]
  40574c:	cmp	x8, x19
  405750:	b.eq	405770 <scols_reset_iter@plt+0x2e90>  // b.none
  405754:	cbz	x8, 405760 <scols_reset_iter@plt+0x2e80>
  405758:	ldrb	w8, [x8]
  40575c:	cbnz	w8, 405770 <scols_reset_iter@plt+0x2e90>
  405760:	ldp	x20, x19, [sp, #32]
  405764:	ldr	x21, [sp, #16]
  405768:	ldp	x29, x30, [sp], #48
  40576c:	ret
  405770:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  405774:	ldr	w0, [x8, #840]
  405778:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40577c:	add	x1, x1, #0x96b
  405780:	mov	x2, x20
  405784:	mov	x3, x19
  405788:	bl	402800 <errx@plt>
  40578c:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405790:	ldr	w0, [x9, #840]
  405794:	cmp	w8, #0x22
  405798:	b.ne	405778 <scols_reset_iter@plt+0x2e98>  // b.any
  40579c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4057a0:	add	x1, x1, #0x96b
  4057a4:	mov	x2, x20
  4057a8:	mov	x3, x19
  4057ac:	bl	4028a0 <err@plt>
  4057b0:	stp	x29, x30, [sp, #-48]!
  4057b4:	mov	x29, sp
  4057b8:	str	x21, [sp, #16]
  4057bc:	stp	x20, x19, [sp, #32]
  4057c0:	mov	x20, x1
  4057c4:	mov	x19, x0
  4057c8:	str	xzr, [x29, #24]
  4057cc:	bl	402850 <__errno_location@plt>
  4057d0:	str	wzr, [x0]
  4057d4:	cbz	x19, 405824 <scols_reset_iter@plt+0x2f44>
  4057d8:	ldrb	w8, [x19]
  4057dc:	cbz	w8, 405824 <scols_reset_iter@plt+0x2f44>
  4057e0:	mov	x21, x0
  4057e4:	add	x1, x29, #0x18
  4057e8:	mov	w2, #0xa                   	// #10
  4057ec:	mov	x0, x19
  4057f0:	bl	4022b0 <strtoul@plt>
  4057f4:	ldr	w8, [x21]
  4057f8:	cbnz	w8, 405840 <scols_reset_iter@plt+0x2f60>
  4057fc:	ldr	x8, [x29, #24]
  405800:	cmp	x8, x19
  405804:	b.eq	405824 <scols_reset_iter@plt+0x2f44>  // b.none
  405808:	cbz	x8, 405814 <scols_reset_iter@plt+0x2f34>
  40580c:	ldrb	w8, [x8]
  405810:	cbnz	w8, 405824 <scols_reset_iter@plt+0x2f44>
  405814:	ldp	x20, x19, [sp, #32]
  405818:	ldr	x21, [sp, #16]
  40581c:	ldp	x29, x30, [sp], #48
  405820:	ret
  405824:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  405828:	ldr	w0, [x8, #840]
  40582c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405830:	add	x1, x1, #0x96b
  405834:	mov	x2, x20
  405838:	mov	x3, x19
  40583c:	bl	402800 <errx@plt>
  405840:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405844:	ldr	w0, [x9, #840]
  405848:	cmp	w8, #0x22
  40584c:	b.ne	40582c <scols_reset_iter@plt+0x2f4c>  // b.any
  405850:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405854:	add	x1, x1, #0x96b
  405858:	mov	x2, x20
  40585c:	mov	x3, x19
  405860:	bl	4028a0 <err@plt>
  405864:	sub	sp, sp, #0x30
  405868:	stp	x20, x19, [sp, #32]
  40586c:	mov	x20, x1
  405870:	add	x1, sp, #0x8
  405874:	mov	x2, xzr
  405878:	stp	x29, x30, [sp, #16]
  40587c:	add	x29, sp, #0x10
  405880:	mov	x19, x0
  405884:	bl	404d50 <scols_reset_iter@plt+0x2470>
  405888:	cbnz	w0, 4058a0 <scols_reset_iter@plt+0x2fc0>
  40588c:	ldr	x0, [sp, #8]
  405890:	ldp	x20, x19, [sp, #32]
  405894:	ldp	x29, x30, [sp, #16]
  405898:	add	sp, sp, #0x30
  40589c:	ret
  4058a0:	bl	402850 <__errno_location@plt>
  4058a4:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  4058a8:	ldr	w8, [x0]
  4058ac:	ldr	w0, [x9, #840]
  4058b0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4058b4:	add	x1, x1, #0x96b
  4058b8:	mov	x2, x20
  4058bc:	mov	x3, x19
  4058c0:	cbnz	w8, 4058c8 <scols_reset_iter@plt+0x2fe8>
  4058c4:	bl	402800 <errx@plt>
  4058c8:	bl	4028a0 <err@plt>
  4058cc:	stp	x29, x30, [sp, #-32]!
  4058d0:	str	x19, [sp, #16]
  4058d4:	mov	x19, x1
  4058d8:	mov	x1, x2
  4058dc:	mov	x29, sp
  4058e0:	bl	40564c <scols_reset_iter@plt+0x2d6c>
  4058e4:	adrp	x8, 408000 <scols_reset_iter@plt+0x5720>
  4058e8:	ldr	d1, [x8, #384]
  4058ec:	fcvtzs	x8, d0
  4058f0:	scvtf	d2, x8
  4058f4:	fsub	d0, d0, d2
  4058f8:	fmul	d0, d0, d1
  4058fc:	fcvtzs	x9, d0
  405900:	stp	x8, x9, [x19]
  405904:	ldr	x19, [sp, #16]
  405908:	ldp	x29, x30, [sp], #32
  40590c:	ret
  405910:	and	w8, w0, #0xf000
  405914:	sub	w8, w8, #0x1, lsl #12
  405918:	lsr	w9, w8, #12
  40591c:	cmp	w9, #0xb
  405920:	mov	w8, wzr
  405924:	b.hi	405978 <scols_reset_iter@plt+0x3098>  // b.pmore
  405928:	adrp	x10, 408000 <scols_reset_iter@plt+0x5720>
  40592c:	add	x10, x10, #0x188
  405930:	adr	x11, 405944 <scols_reset_iter@plt+0x3064>
  405934:	ldrb	w12, [x10, x9]
  405938:	add	x11, x11, x12, lsl #2
  40593c:	mov	w9, #0x64                  	// #100
  405940:	br	x11
  405944:	mov	w9, #0x70                  	// #112
  405948:	b	405970 <scols_reset_iter@plt+0x3090>
  40594c:	mov	w9, #0x63                  	// #99
  405950:	b	405970 <scols_reset_iter@plt+0x3090>
  405954:	mov	w9, #0x62                  	// #98
  405958:	b	405970 <scols_reset_iter@plt+0x3090>
  40595c:	mov	w9, #0x6c                  	// #108
  405960:	b	405970 <scols_reset_iter@plt+0x3090>
  405964:	mov	w9, #0x73                  	// #115
  405968:	b	405970 <scols_reset_iter@plt+0x3090>
  40596c:	mov	w9, #0x2d                  	// #45
  405970:	mov	w8, #0x1                   	// #1
  405974:	strb	w9, [x1]
  405978:	tst	w0, #0x100
  40597c:	mov	w9, #0x72                  	// #114
  405980:	mov	w10, #0x2d                  	// #45
  405984:	add	x11, x1, x8
  405988:	mov	w12, #0x77                  	// #119
  40598c:	csel	w17, w10, w9, eq  // eq = none
  405990:	tst	w0, #0x80
  405994:	mov	w14, #0x53                  	// #83
  405998:	mov	w15, #0x73                  	// #115
  40599c:	mov	w16, #0x78                  	// #120
  4059a0:	strb	w17, [x11]
  4059a4:	csel	w17, w10, w12, eq  // eq = none
  4059a8:	tst	w0, #0x40
  4059ac:	orr	x13, x8, #0x2
  4059b0:	strb	w17, [x11, #1]
  4059b4:	csel	w11, w15, w14, ne  // ne = any
  4059b8:	csel	w17, w16, w10, ne  // ne = any
  4059bc:	tst	w0, #0x800
  4059c0:	csel	w11, w17, w11, eq  // eq = none
  4059c4:	add	x13, x13, x1
  4059c8:	tst	w0, #0x20
  4059cc:	strb	w11, [x13]
  4059d0:	csel	w11, w10, w9, eq  // eq = none
  4059d4:	tst	w0, #0x10
  4059d8:	strb	w11, [x13, #1]
  4059dc:	csel	w11, w10, w12, eq  // eq = none
  4059e0:	tst	w0, #0x8
  4059e4:	csel	w14, w15, w14, ne  // ne = any
  4059e8:	csel	w15, w16, w10, ne  // ne = any
  4059ec:	tst	w0, #0x400
  4059f0:	orr	x8, x8, #0x6
  4059f4:	csel	w14, w15, w14, eq  // eq = none
  4059f8:	tst	w0, #0x4
  4059fc:	add	x8, x8, x1
  405a00:	csel	w9, w10, w9, eq  // eq = none
  405a04:	tst	w0, #0x2
  405a08:	mov	w17, #0x54                  	// #84
  405a0c:	strb	w11, [x13, #2]
  405a10:	mov	w11, #0x74                  	// #116
  405a14:	strb	w14, [x13, #3]
  405a18:	strb	w9, [x8]
  405a1c:	csel	w9, w10, w12, eq  // eq = none
  405a20:	tst	w0, #0x1
  405a24:	strb	w9, [x8, #1]
  405a28:	csel	w9, w11, w17, ne  // ne = any
  405a2c:	csel	w10, w16, w10, ne  // ne = any
  405a30:	tst	w0, #0x200
  405a34:	csel	w9, w10, w9, eq  // eq = none
  405a38:	mov	x0, x1
  405a3c:	strb	w9, [x8, #2]
  405a40:	strb	wzr, [x8, #3]
  405a44:	ret
  405a48:	sub	sp, sp, #0x50
  405a4c:	add	x8, sp, #0x8
  405a50:	stp	x29, x30, [sp, #48]
  405a54:	stp	x20, x19, [sp, #64]
  405a58:	add	x29, sp, #0x30
  405a5c:	tbz	w0, #1, 405a6c <scols_reset_iter@plt+0x318c>
  405a60:	orr	x8, x8, #0x1
  405a64:	mov	w9, #0x20                  	// #32
  405a68:	strb	w9, [sp, #8]
  405a6c:	mov	x9, xzr
  405a70:	add	x10, x9, #0xa
  405a74:	lsr	x11, x1, x10
  405a78:	cbz	x11, 405a90 <scols_reset_iter@plt+0x31b0>
  405a7c:	cmp	x10, #0x33
  405a80:	mov	x9, x10
  405a84:	b.cc	405a70 <scols_reset_iter@plt+0x3190>  // b.lo, b.ul, b.last
  405a88:	mov	w9, #0x3c                  	// #60
  405a8c:	b	405a94 <scols_reset_iter@plt+0x31b4>
  405a90:	cbz	w9, 405b48 <scols_reset_iter@plt+0x3268>
  405a94:	mov	w10, #0x6667                	// #26215
  405a98:	movk	w10, #0x6666, lsl #16
  405a9c:	smull	x10, w9, w10
  405aa0:	adrp	x11, 408000 <scols_reset_iter@plt+0x5720>
  405aa4:	lsr	x12, x10, #63
  405aa8:	asr	x10, x10, #34
  405aac:	add	x11, x11, #0x1a6
  405ab0:	add	w10, w10, w12
  405ab4:	ldrb	w12, [x11, w10, sxtw]
  405ab8:	mov	x10, #0xffffffffffffffff    	// #-1
  405abc:	lsl	x10, x10, x9
  405ac0:	mov	x11, x8
  405ac4:	lsr	x19, x1, x9
  405ac8:	bic	x10, x1, x10
  405acc:	strb	w12, [x11], #1
  405ad0:	tbz	w0, #0, 405aec <scols_reset_iter@plt+0x320c>
  405ad4:	add	w12, w9, #0x9
  405ad8:	cmp	w12, #0x13
  405adc:	b.cc	405aec <scols_reset_iter@plt+0x320c>  // b.lo, b.ul, b.last
  405ae0:	mov	w11, #0x4269                	// #17001
  405ae4:	sturh	w11, [x8, #1]
  405ae8:	add	x11, x8, #0x3
  405aec:	strb	wzr, [x11]
  405af0:	cbz	x10, 405bc0 <scols_reset_iter@plt+0x32e0>
  405af4:	sub	w8, w9, #0xa
  405af8:	lsr	x8, x10, x8
  405afc:	tbnz	w0, #2, 405b14 <scols_reset_iter@plt+0x3234>
  405b00:	sub	x9, x8, #0x3b6
  405b04:	cmp	x9, #0x64
  405b08:	b.cs	405b58 <scols_reset_iter@plt+0x3278>  // b.hs, b.nlast
  405b0c:	add	w19, w19, #0x1
  405b10:	b	405bc0 <scols_reset_iter@plt+0x32e0>
  405b14:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405b18:	add	x8, x8, #0x5
  405b1c:	movk	x9, #0xcccd
  405b20:	umulh	x10, x8, x9
  405b24:	lsr	x20, x10, #3
  405b28:	mul	x9, x20, x9
  405b2c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405b30:	ror	x9, x9, #1
  405b34:	movk	x10, #0x1999, lsl #48
  405b38:	cmp	x9, x10
  405b3c:	b.ls	405b5c <scols_reset_iter@plt+0x327c>  // b.plast
  405b40:	cbnz	x20, 405b7c <scols_reset_iter@plt+0x329c>
  405b44:	b	405bc0 <scols_reset_iter@plt+0x32e0>
  405b48:	mov	w9, #0x42                  	// #66
  405b4c:	strh	w9, [x8]
  405b50:	mov	w19, w1
  405b54:	b	405bc0 <scols_reset_iter@plt+0x32e0>
  405b58:	add	x8, x8, #0x32
  405b5c:	mov	x9, #0xf5c3                	// #62915
  405b60:	movk	x9, #0x5c28, lsl #16
  405b64:	movk	x9, #0xc28f, lsl #32
  405b68:	lsr	x8, x8, #2
  405b6c:	movk	x9, #0x28f5, lsl #48
  405b70:	umulh	x8, x8, x9
  405b74:	lsr	x20, x8, #2
  405b78:	cbz	x20, 405bc0 <scols_reset_iter@plt+0x32e0>
  405b7c:	bl	402410 <localeconv@plt>
  405b80:	cbz	x0, 405b94 <scols_reset_iter@plt+0x32b4>
  405b84:	ldr	x4, [x0]
  405b88:	cbz	x4, 405b94 <scols_reset_iter@plt+0x32b4>
  405b8c:	ldrb	w8, [x4]
  405b90:	cbnz	w8, 405b9c <scols_reset_iter@plt+0x32bc>
  405b94:	adrp	x4, 408000 <scols_reset_iter@plt+0x5720>
  405b98:	add	x4, x4, #0x1ae
  405b9c:	adrp	x2, 408000 <scols_reset_iter@plt+0x5720>
  405ba0:	add	x2, x2, #0x1b0
  405ba4:	add	x0, sp, #0x10
  405ba8:	add	x6, sp, #0x8
  405bac:	mov	w1, #0x20                  	// #32
  405bb0:	mov	w3, w19
  405bb4:	mov	x5, x20
  405bb8:	bl	402400 <snprintf@plt>
  405bbc:	b	405bdc <scols_reset_iter@plt+0x32fc>
  405bc0:	adrp	x2, 408000 <scols_reset_iter@plt+0x5720>
  405bc4:	add	x2, x2, #0x1ba
  405bc8:	add	x0, sp, #0x10
  405bcc:	add	x4, sp, #0x8
  405bd0:	mov	w1, #0x20                  	// #32
  405bd4:	mov	w3, w19
  405bd8:	bl	402400 <snprintf@plt>
  405bdc:	add	x0, sp, #0x10
  405be0:	bl	402550 <strdup@plt>
  405be4:	ldp	x20, x19, [sp, #64]
  405be8:	ldp	x29, x30, [sp, #48]
  405bec:	add	sp, sp, #0x50
  405bf0:	ret
  405bf4:	stp	x29, x30, [sp, #-64]!
  405bf8:	stp	x24, x23, [sp, #16]
  405bfc:	stp	x22, x21, [sp, #32]
  405c00:	stp	x20, x19, [sp, #48]
  405c04:	mov	x29, sp
  405c08:	cbz	x0, 405cbc <scols_reset_iter@plt+0x33dc>
  405c0c:	mov	x19, x3
  405c10:	mov	x9, x0
  405c14:	mov	w0, #0xffffffff            	// #-1
  405c18:	cbz	x3, 405cc0 <scols_reset_iter@plt+0x33e0>
  405c1c:	mov	x20, x2
  405c20:	cbz	x2, 405cc0 <scols_reset_iter@plt+0x33e0>
  405c24:	mov	x21, x1
  405c28:	cbz	x1, 405cc0 <scols_reset_iter@plt+0x33e0>
  405c2c:	ldrb	w10, [x9]
  405c30:	cbz	w10, 405cc0 <scols_reset_iter@plt+0x33e0>
  405c34:	mov	x23, xzr
  405c38:	mov	x8, xzr
  405c3c:	add	x22, x9, #0x1
  405c40:	cmp	x23, x20
  405c44:	b.cs	405cd4 <scols_reset_iter@plt+0x33f4>  // b.hs, b.nlast
  405c48:	and	w11, w10, #0xff
  405c4c:	ldrb	w10, [x22]
  405c50:	sub	x9, x22, #0x1
  405c54:	cmp	x8, #0x0
  405c58:	csel	x8, x9, x8, eq  // eq = none
  405c5c:	cmp	w11, #0x2c
  405c60:	csel	x9, x9, xzr, eq  // eq = none
  405c64:	cmp	w10, #0x0
  405c68:	csel	x24, x22, x9, eq  // eq = none
  405c6c:	cbz	x8, 405ca8 <scols_reset_iter@plt+0x33c8>
  405c70:	cbz	x24, 405ca8 <scols_reset_iter@plt+0x33c8>
  405c74:	subs	x1, x24, x8
  405c78:	b.ls	405cbc <scols_reset_iter@plt+0x33dc>  // b.plast
  405c7c:	mov	x0, x8
  405c80:	blr	x19
  405c84:	cmn	w0, #0x1
  405c88:	b.eq	405cbc <scols_reset_iter@plt+0x33dc>  // b.none
  405c8c:	str	w0, [x21, x23, lsl #2]
  405c90:	ldrb	w8, [x24]
  405c94:	add	x0, x23, #0x1
  405c98:	cbz	w8, 405cc0 <scols_reset_iter@plt+0x33e0>
  405c9c:	ldrb	w10, [x22]
  405ca0:	mov	x8, xzr
  405ca4:	b	405cac <scols_reset_iter@plt+0x33cc>
  405ca8:	mov	x0, x23
  405cac:	add	x22, x22, #0x1
  405cb0:	mov	x23, x0
  405cb4:	cbnz	w10, 405c40 <scols_reset_iter@plt+0x3360>
  405cb8:	b	405cc0 <scols_reset_iter@plt+0x33e0>
  405cbc:	mov	w0, #0xffffffff            	// #-1
  405cc0:	ldp	x20, x19, [sp, #48]
  405cc4:	ldp	x22, x21, [sp, #32]
  405cc8:	ldp	x24, x23, [sp, #16]
  405ccc:	ldp	x29, x30, [sp], #64
  405cd0:	ret
  405cd4:	mov	w0, #0xfffffffe            	// #-2
  405cd8:	b	405cc0 <scols_reset_iter@plt+0x33e0>
  405cdc:	stp	x29, x30, [sp, #-32]!
  405ce0:	str	x19, [sp, #16]
  405ce4:	mov	x29, sp
  405ce8:	cbz	x0, 405d0c <scols_reset_iter@plt+0x342c>
  405cec:	mov	x19, x3
  405cf0:	mov	w8, #0xffffffff            	// #-1
  405cf4:	cbz	x3, 405d10 <scols_reset_iter@plt+0x3430>
  405cf8:	ldrb	w9, [x0]
  405cfc:	cbz	w9, 405d10 <scols_reset_iter@plt+0x3430>
  405d00:	ldr	x8, [x19]
  405d04:	cmp	x8, x2
  405d08:	b.ls	405d20 <scols_reset_iter@plt+0x3440>  // b.plast
  405d0c:	mov	w8, #0xffffffff            	// #-1
  405d10:	ldr	x19, [sp, #16]
  405d14:	mov	w0, w8
  405d18:	ldp	x29, x30, [sp], #32
  405d1c:	ret
  405d20:	cmp	w9, #0x2b
  405d24:	b.ne	405d30 <scols_reset_iter@plt+0x3450>  // b.any
  405d28:	add	x0, x0, #0x1
  405d2c:	b	405d38 <scols_reset_iter@plt+0x3458>
  405d30:	mov	x8, xzr
  405d34:	str	xzr, [x19]
  405d38:	add	x1, x1, x8, lsl #2
  405d3c:	sub	x2, x2, x8
  405d40:	mov	x3, x4
  405d44:	bl	405bf4 <scols_reset_iter@plt+0x3314>
  405d48:	mov	w8, w0
  405d4c:	cmp	w0, #0x1
  405d50:	b.lt	405d10 <scols_reset_iter@plt+0x3430>  // b.tstop
  405d54:	ldr	x9, [x19]
  405d58:	add	x9, x9, w8, uxtw
  405d5c:	str	x9, [x19]
  405d60:	b	405d10 <scols_reset_iter@plt+0x3430>
  405d64:	stp	x29, x30, [sp, #-64]!
  405d68:	mov	x8, x0
  405d6c:	mov	w0, #0xffffffea            	// #-22
  405d70:	str	x23, [sp, #16]
  405d74:	stp	x22, x21, [sp, #32]
  405d78:	stp	x20, x19, [sp, #48]
  405d7c:	mov	x29, sp
  405d80:	cbz	x1, 405e20 <scols_reset_iter@plt+0x3540>
  405d84:	cbz	x8, 405e20 <scols_reset_iter@plt+0x3540>
  405d88:	mov	x19, x2
  405d8c:	cbz	x2, 405e20 <scols_reset_iter@plt+0x3540>
  405d90:	ldrb	w9, [x8]
  405d94:	cbz	w9, 405e1c <scols_reset_iter@plt+0x353c>
  405d98:	mov	x20, x1
  405d9c:	mov	x0, xzr
  405da0:	add	x21, x8, #0x1
  405da4:	mov	w22, #0x1                   	// #1
  405da8:	mov	x8, x21
  405dac:	ldrb	w10, [x8], #-1
  405db0:	and	w9, w9, #0xff
  405db4:	cmp	x0, #0x0
  405db8:	csel	x0, x8, x0, eq  // eq = none
  405dbc:	cmp	w9, #0x2c
  405dc0:	csel	x8, x8, xzr, eq  // eq = none
  405dc4:	cmp	w10, #0x0
  405dc8:	mov	w9, w10
  405dcc:	csel	x23, x21, x8, eq  // eq = none
  405dd0:	cbz	x0, 405e14 <scols_reset_iter@plt+0x3534>
  405dd4:	cbz	x23, 405e14 <scols_reset_iter@plt+0x3534>
  405dd8:	subs	x1, x23, x0
  405ddc:	b.ls	405e34 <scols_reset_iter@plt+0x3554>  // b.plast
  405de0:	blr	x19
  405de4:	tbnz	w0, #31, 405e20 <scols_reset_iter@plt+0x3540>
  405de8:	mov	w8, w0
  405dec:	lsr	x8, x8, #3
  405df0:	ldrb	w9, [x20, x8]
  405df4:	and	w10, w0, #0x7
  405df8:	lsl	w10, w22, w10
  405dfc:	orr	w9, w9, w10
  405e00:	strb	w9, [x20, x8]
  405e04:	ldrb	w8, [x23]
  405e08:	cbz	w8, 405e1c <scols_reset_iter@plt+0x353c>
  405e0c:	ldrb	w9, [x21]
  405e10:	mov	x0, xzr
  405e14:	add	x21, x21, #0x1
  405e18:	cbnz	w9, 405da8 <scols_reset_iter@plt+0x34c8>
  405e1c:	mov	w0, wzr
  405e20:	ldp	x20, x19, [sp, #48]
  405e24:	ldp	x22, x21, [sp, #32]
  405e28:	ldr	x23, [sp, #16]
  405e2c:	ldp	x29, x30, [sp], #64
  405e30:	ret
  405e34:	mov	w0, #0xffffffff            	// #-1
  405e38:	b	405e20 <scols_reset_iter@plt+0x3540>
  405e3c:	stp	x29, x30, [sp, #-48]!
  405e40:	mov	x8, x0
  405e44:	mov	w0, #0xffffffea            	// #-22
  405e48:	stp	x22, x21, [sp, #16]
  405e4c:	stp	x20, x19, [sp, #32]
  405e50:	mov	x29, sp
  405e54:	cbz	x1, 405ee0 <scols_reset_iter@plt+0x3600>
  405e58:	cbz	x8, 405ee0 <scols_reset_iter@plt+0x3600>
  405e5c:	mov	x19, x2
  405e60:	cbz	x2, 405ee0 <scols_reset_iter@plt+0x3600>
  405e64:	ldrb	w9, [x8]
  405e68:	cbz	w9, 405edc <scols_reset_iter@plt+0x35fc>
  405e6c:	mov	x20, x1
  405e70:	mov	x0, xzr
  405e74:	add	x21, x8, #0x1
  405e78:	mov	x8, x21
  405e7c:	ldrb	w10, [x8], #-1
  405e80:	and	w9, w9, #0xff
  405e84:	cmp	x0, #0x0
  405e88:	csel	x0, x8, x0, eq  // eq = none
  405e8c:	cmp	w9, #0x2c
  405e90:	csel	x8, x8, xzr, eq  // eq = none
  405e94:	cmp	w10, #0x0
  405e98:	mov	w9, w10
  405e9c:	csel	x22, x21, x8, eq  // eq = none
  405ea0:	cbz	x0, 405ed4 <scols_reset_iter@plt+0x35f4>
  405ea4:	cbz	x22, 405ed4 <scols_reset_iter@plt+0x35f4>
  405ea8:	subs	x1, x22, x0
  405eac:	b.ls	405ef0 <scols_reset_iter@plt+0x3610>  // b.plast
  405eb0:	blr	x19
  405eb4:	tbnz	x0, #63, 405ee0 <scols_reset_iter@plt+0x3600>
  405eb8:	ldr	x8, [x20]
  405ebc:	orr	x8, x8, x0
  405ec0:	str	x8, [x20]
  405ec4:	ldrb	w8, [x22]
  405ec8:	cbz	w8, 405edc <scols_reset_iter@plt+0x35fc>
  405ecc:	ldrb	w9, [x21]
  405ed0:	mov	x0, xzr
  405ed4:	add	x21, x21, #0x1
  405ed8:	cbnz	w9, 405e78 <scols_reset_iter@plt+0x3598>
  405edc:	mov	w0, wzr
  405ee0:	ldp	x20, x19, [sp, #32]
  405ee4:	ldp	x22, x21, [sp, #16]
  405ee8:	ldp	x29, x30, [sp], #48
  405eec:	ret
  405ef0:	mov	w0, #0xffffffff            	// #-1
  405ef4:	b	405ee0 <scols_reset_iter@plt+0x3600>
  405ef8:	stp	x29, x30, [sp, #-64]!
  405efc:	mov	x29, sp
  405f00:	str	x23, [sp, #16]
  405f04:	stp	x22, x21, [sp, #32]
  405f08:	stp	x20, x19, [sp, #48]
  405f0c:	str	xzr, [x29, #24]
  405f10:	cbz	x0, 405fe8 <scols_reset_iter@plt+0x3708>
  405f14:	mov	w21, w3
  405f18:	mov	x19, x2
  405f1c:	mov	x23, x1
  405f20:	mov	x22, x0
  405f24:	str	w3, [x1]
  405f28:	str	w3, [x2]
  405f2c:	bl	402850 <__errno_location@plt>
  405f30:	str	wzr, [x0]
  405f34:	ldrb	w8, [x22]
  405f38:	mov	x20, x0
  405f3c:	cmp	w8, #0x3a
  405f40:	b.ne	405f4c <scols_reset_iter@plt+0x366c>  // b.any
  405f44:	add	x21, x22, #0x1
  405f48:	b	405fa8 <scols_reset_iter@plt+0x36c8>
  405f4c:	add	x1, x29, #0x18
  405f50:	mov	w2, #0xa                   	// #10
  405f54:	mov	x0, x22
  405f58:	bl	402670 <strtol@plt>
  405f5c:	str	w0, [x23]
  405f60:	str	w0, [x19]
  405f64:	ldr	x8, [x29, #24]
  405f68:	mov	w0, #0xffffffff            	// #-1
  405f6c:	cmp	x8, x22
  405f70:	b.eq	405fe8 <scols_reset_iter@plt+0x3708>  // b.none
  405f74:	ldr	w9, [x20]
  405f78:	cbnz	w9, 405fe8 <scols_reset_iter@plt+0x3708>
  405f7c:	cbz	x8, 405fe8 <scols_reset_iter@plt+0x3708>
  405f80:	ldrb	w9, [x8]
  405f84:	cmp	w9, #0x2d
  405f88:	b.eq	405f9c <scols_reset_iter@plt+0x36bc>  // b.none
  405f8c:	cmp	w9, #0x3a
  405f90:	b.ne	405fe4 <scols_reset_iter@plt+0x3704>  // b.any
  405f94:	ldrb	w9, [x8, #1]
  405f98:	cbz	w9, 405ffc <scols_reset_iter@plt+0x371c>
  405f9c:	add	x21, x8, #0x1
  405fa0:	str	xzr, [x29, #24]
  405fa4:	str	wzr, [x20]
  405fa8:	add	x1, x29, #0x18
  405fac:	mov	w2, #0xa                   	// #10
  405fb0:	mov	x0, x21
  405fb4:	bl	402670 <strtol@plt>
  405fb8:	str	w0, [x19]
  405fbc:	ldr	w8, [x20]
  405fc0:	mov	w0, #0xffffffff            	// #-1
  405fc4:	cbnz	w8, 405fe8 <scols_reset_iter@plt+0x3708>
  405fc8:	ldr	x8, [x29, #24]
  405fcc:	cbz	x8, 405fe8 <scols_reset_iter@plt+0x3708>
  405fd0:	cmp	x8, x21
  405fd4:	mov	w0, #0xffffffff            	// #-1
  405fd8:	b.eq	405fe8 <scols_reset_iter@plt+0x3708>  // b.none
  405fdc:	ldrb	w8, [x8]
  405fe0:	cbnz	w8, 405fe8 <scols_reset_iter@plt+0x3708>
  405fe4:	mov	w0, wzr
  405fe8:	ldp	x20, x19, [sp, #48]
  405fec:	ldp	x22, x21, [sp, #32]
  405ff0:	ldr	x23, [sp, #16]
  405ff4:	ldp	x29, x30, [sp], #64
  405ff8:	ret
  405ffc:	str	w21, [x19]
  406000:	b	405fe4 <scols_reset_iter@plt+0x3704>
  406004:	sub	sp, sp, #0x40
  406008:	mov	w8, wzr
  40600c:	stp	x29, x30, [sp, #16]
  406010:	str	x21, [sp, #32]
  406014:	stp	x20, x19, [sp, #48]
  406018:	add	x29, sp, #0x10
  40601c:	cbz	x1, 4060bc <scols_reset_iter@plt+0x37dc>
  406020:	cbz	x0, 4060bc <scols_reset_iter@plt+0x37dc>
  406024:	mov	x20, x1
  406028:	add	x1, x29, #0x18
  40602c:	bl	4060d4 <scols_reset_iter@plt+0x37f4>
  406030:	mov	x19, x0
  406034:	add	x1, sp, #0x8
  406038:	mov	x0, x20
  40603c:	bl	4060d4 <scols_reset_iter@plt+0x37f4>
  406040:	ldr	x20, [x29, #24]
  406044:	ldr	x8, [sp, #8]
  406048:	mov	x21, x0
  40604c:	add	x9, x8, x20
  406050:	cmp	x9, #0x1
  406054:	b.eq	406060 <scols_reset_iter@plt+0x3780>  // b.none
  406058:	cbnz	x9, 406080 <scols_reset_iter@plt+0x37a0>
  40605c:	b	4060b8 <scols_reset_iter@plt+0x37d8>
  406060:	cbz	x19, 406070 <scols_reset_iter@plt+0x3790>
  406064:	ldrb	w9, [x19]
  406068:	cmp	w9, #0x2f
  40606c:	b.eq	4060b8 <scols_reset_iter@plt+0x37d8>  // b.none
  406070:	cbz	x21, 4060b0 <scols_reset_iter@plt+0x37d0>
  406074:	ldrb	w9, [x21]
  406078:	cmp	w9, #0x2f
  40607c:	b.eq	4060b8 <scols_reset_iter@plt+0x37d8>  // b.none
  406080:	cbz	x19, 4060b0 <scols_reset_iter@plt+0x37d0>
  406084:	cbz	x21, 4060b0 <scols_reset_iter@plt+0x37d0>
  406088:	cmp	x20, x8
  40608c:	b.ne	4060b0 <scols_reset_iter@plt+0x37d0>  // b.any
  406090:	mov	x0, x19
  406094:	mov	x1, x21
  406098:	mov	x2, x20
  40609c:	bl	4024a0 <strncmp@plt>
  4060a0:	cbnz	w0, 4060b0 <scols_reset_iter@plt+0x37d0>
  4060a4:	add	x0, x19, x20
  4060a8:	add	x20, x21, x20
  4060ac:	b	406028 <scols_reset_iter@plt+0x3748>
  4060b0:	mov	w8, wzr
  4060b4:	b	4060bc <scols_reset_iter@plt+0x37dc>
  4060b8:	mov	w8, #0x1                   	// #1
  4060bc:	ldp	x20, x19, [sp, #48]
  4060c0:	ldr	x21, [sp, #32]
  4060c4:	ldp	x29, x30, [sp, #16]
  4060c8:	mov	w0, w8
  4060cc:	add	sp, sp, #0x40
  4060d0:	ret
  4060d4:	mov	x8, x0
  4060d8:	str	xzr, [x1]
  4060dc:	mov	x0, x8
  4060e0:	cbz	x8, 40610c <scols_reset_iter@plt+0x382c>
  4060e4:	ldrb	w8, [x0]
  4060e8:	cmp	w8, #0x2f
  4060ec:	b.ne	406104 <scols_reset_iter@plt+0x3824>  // b.any
  4060f0:	mov	x8, x0
  4060f4:	ldrb	w9, [x8, #1]!
  4060f8:	cmp	w9, #0x2f
  4060fc:	b.eq	4060dc <scols_reset_iter@plt+0x37fc>  // b.none
  406100:	b	406110 <scols_reset_iter@plt+0x3830>
  406104:	cbnz	w8, 406110 <scols_reset_iter@plt+0x3830>
  406108:	mov	x0, xzr
  40610c:	ret
  406110:	mov	w8, #0x1                   	// #1
  406114:	str	x8, [x1]
  406118:	ldrb	w9, [x0, x8]
  40611c:	cbz	w9, 40610c <scols_reset_iter@plt+0x382c>
  406120:	cmp	w9, #0x2f
  406124:	b.eq	40610c <scols_reset_iter@plt+0x382c>  // b.none
  406128:	add	x8, x8, #0x1
  40612c:	b	406114 <scols_reset_iter@plt+0x3834>
  406130:	stp	x29, x30, [sp, #-64]!
  406134:	orr	x8, x0, x1
  406138:	stp	x24, x23, [sp, #16]
  40613c:	stp	x22, x21, [sp, #32]
  406140:	stp	x20, x19, [sp, #48]
  406144:	mov	x29, sp
  406148:	cbz	x8, 40617c <scols_reset_iter@plt+0x389c>
  40614c:	mov	x19, x1
  406150:	mov	x21, x0
  406154:	mov	x20, x2
  406158:	cbz	x0, 406198 <scols_reset_iter@plt+0x38b8>
  40615c:	cbz	x19, 4061b4 <scols_reset_iter@plt+0x38d4>
  406160:	mov	x0, x21
  406164:	bl	4022c0 <strlen@plt>
  406168:	mvn	x8, x0
  40616c:	cmp	x8, x20
  406170:	b.cs	4061bc <scols_reset_iter@plt+0x38dc>  // b.hs, b.nlast
  406174:	mov	x22, xzr
  406178:	b	4061f8 <scols_reset_iter@plt+0x3918>
  40617c:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  406180:	add	x0, x0, #0xec0
  406184:	ldp	x20, x19, [sp, #48]
  406188:	ldp	x22, x21, [sp, #32]
  40618c:	ldp	x24, x23, [sp, #16]
  406190:	ldp	x29, x30, [sp], #64
  406194:	b	402550 <strdup@plt>
  406198:	mov	x0, x19
  40619c:	mov	x1, x20
  4061a0:	ldp	x20, x19, [sp, #48]
  4061a4:	ldp	x22, x21, [sp, #32]
  4061a8:	ldp	x24, x23, [sp, #16]
  4061ac:	ldp	x29, x30, [sp], #64
  4061b0:	b	402730 <strndup@plt>
  4061b4:	mov	x0, x21
  4061b8:	b	406184 <scols_reset_iter@plt+0x38a4>
  4061bc:	add	x24, x0, x20
  4061c0:	mov	x23, x0
  4061c4:	add	x0, x24, #0x1
  4061c8:	bl	402470 <malloc@plt>
  4061cc:	mov	x22, x0
  4061d0:	cbz	x0, 4061f8 <scols_reset_iter@plt+0x3918>
  4061d4:	mov	x0, x22
  4061d8:	mov	x1, x21
  4061dc:	mov	x2, x23
  4061e0:	bl	402290 <memcpy@plt>
  4061e4:	add	x0, x22, x23
  4061e8:	mov	x1, x19
  4061ec:	mov	x2, x20
  4061f0:	bl	402290 <memcpy@plt>
  4061f4:	strb	wzr, [x22, x24]
  4061f8:	mov	x0, x22
  4061fc:	ldp	x20, x19, [sp, #48]
  406200:	ldp	x22, x21, [sp, #32]
  406204:	ldp	x24, x23, [sp, #16]
  406208:	ldp	x29, x30, [sp], #64
  40620c:	ret
  406210:	stp	x29, x30, [sp, #-32]!
  406214:	stp	x20, x19, [sp, #16]
  406218:	mov	x19, x1
  40621c:	mov	x20, x0
  406220:	mov	x29, sp
  406224:	cbz	x1, 406238 <scols_reset_iter@plt+0x3958>
  406228:	mov	x0, x19
  40622c:	bl	4022c0 <strlen@plt>
  406230:	mov	x2, x0
  406234:	b	40623c <scols_reset_iter@plt+0x395c>
  406238:	mov	x2, xzr
  40623c:	mov	x0, x20
  406240:	mov	x1, x19
  406244:	ldp	x20, x19, [sp, #16]
  406248:	ldp	x29, x30, [sp], #32
  40624c:	b	406130 <scols_reset_iter@plt+0x3850>
  406250:	sub	sp, sp, #0x120
  406254:	stp	x29, x30, [sp, #256]
  406258:	add	x29, sp, #0x100
  40625c:	add	x9, sp, #0x80
  406260:	mov	x10, sp
  406264:	mov	x11, #0xffffffffffffffd0    	// #-48
  406268:	add	x8, x29, #0x20
  40626c:	movk	x11, #0xff80, lsl #32
  406270:	add	x9, x9, #0x30
  406274:	add	x10, x10, #0x80
  406278:	stp	x8, x9, [x29, #-32]
  40627c:	stp	x10, x11, [x29, #-16]
  406280:	stp	q1, q2, [sp, #16]
  406284:	str	q0, [sp]
  406288:	ldp	q0, q1, [x29, #-32]
  40628c:	stp	x28, x19, [sp, #272]
  406290:	mov	x19, x0
  406294:	stp	x2, x3, [sp, #128]
  406298:	sub	x0, x29, #0x28
  40629c:	sub	x2, x29, #0x50
  4062a0:	stp	x4, x5, [sp, #144]
  4062a4:	stp	x6, x7, [sp, #160]
  4062a8:	stp	q3, q4, [sp, #48]
  4062ac:	stp	q5, q6, [sp, #80]
  4062b0:	str	q7, [sp, #112]
  4062b4:	stp	q0, q1, [x29, #-80]
  4062b8:	bl	402700 <vasprintf@plt>
  4062bc:	tbnz	w0, #31, 4062e4 <scols_reset_iter@plt+0x3a04>
  4062c0:	ldur	x1, [x29, #-40]
  4062c4:	mov	w2, w0
  4062c8:	mov	x0, x19
  4062cc:	bl	406130 <scols_reset_iter@plt+0x3850>
  4062d0:	ldur	x8, [x29, #-40]
  4062d4:	mov	x19, x0
  4062d8:	mov	x0, x8
  4062dc:	bl	4026b0 <free@plt>
  4062e0:	b	4062e8 <scols_reset_iter@plt+0x3a08>
  4062e4:	mov	x19, xzr
  4062e8:	mov	x0, x19
  4062ec:	ldp	x28, x19, [sp, #272]
  4062f0:	ldp	x29, x30, [sp, #256]
  4062f4:	add	sp, sp, #0x120
  4062f8:	ret
  4062fc:	stp	x29, x30, [sp, #-80]!
  406300:	stp	x24, x23, [sp, #32]
  406304:	stp	x22, x21, [sp, #48]
  406308:	stp	x20, x19, [sp, #64]
  40630c:	ldr	x19, [x0]
  406310:	str	x25, [sp, #16]
  406314:	mov	x29, sp
  406318:	ldrb	w8, [x19]
  40631c:	cbz	w8, 40641c <scols_reset_iter@plt+0x3b3c>
  406320:	mov	x20, x0
  406324:	mov	x22, x1
  406328:	mov	x0, x19
  40632c:	mov	x1, x2
  406330:	mov	w23, w3
  406334:	mov	x21, x2
  406338:	bl	402740 <strspn@plt>
  40633c:	add	x19, x19, x0
  406340:	ldrb	w25, [x19]
  406344:	cbz	x25, 406418 <scols_reset_iter@plt+0x3b38>
  406348:	cbz	w23, 4063cc <scols_reset_iter@plt+0x3aec>
  40634c:	cmp	w25, #0x3f
  406350:	b.hi	4063e8 <scols_reset_iter@plt+0x3b08>  // b.pmore
  406354:	mov	w8, #0x1                   	// #1
  406358:	mov	x9, #0x1                   	// #1
  40635c:	lsl	x8, x8, x25
  406360:	movk	x9, #0x84, lsl #32
  406364:	and	x8, x8, x9
  406368:	cbz	x8, 4063e8 <scols_reset_iter@plt+0x3b08>
  40636c:	add	x23, x19, #0x1
  406370:	add	x1, x29, #0x1c
  406374:	mov	x0, x23
  406378:	strb	w25, [x29, #28]
  40637c:	strb	wzr, [x29, #29]
  406380:	bl	40643c <scols_reset_iter@plt+0x3b5c>
  406384:	str	x0, [x22]
  406388:	add	x8, x0, x19
  40638c:	ldrb	w8, [x8, #1]
  406390:	cbz	w8, 406418 <scols_reset_iter@plt+0x3b38>
  406394:	cmp	w8, w25
  406398:	b.ne	406418 <scols_reset_iter@plt+0x3b38>  // b.any
  40639c:	add	x8, x0, x19
  4063a0:	ldrsb	w1, [x8, #2]
  4063a4:	mov	x24, x0
  4063a8:	cbz	w1, 4063b8 <scols_reset_iter@plt+0x3ad8>
  4063ac:	mov	x0, x21
  4063b0:	bl	402750 <strchr@plt>
  4063b4:	cbz	x0, 406418 <scols_reset_iter@plt+0x3b38>
  4063b8:	add	x8, x19, x24
  4063bc:	add	x8, x8, #0x2
  4063c0:	str	x8, [x20]
  4063c4:	mov	x19, x23
  4063c8:	b	406420 <scols_reset_iter@plt+0x3b40>
  4063cc:	mov	x0, x19
  4063d0:	mov	x1, x21
  4063d4:	bl	402820 <strcspn@plt>
  4063d8:	add	x8, x19, x0
  4063dc:	str	x0, [x22]
  4063e0:	str	x8, [x20]
  4063e4:	b	406420 <scols_reset_iter@plt+0x3b40>
  4063e8:	mov	x0, x19
  4063ec:	mov	x1, x21
  4063f0:	bl	40643c <scols_reset_iter@plt+0x3b5c>
  4063f4:	str	x0, [x22]
  4063f8:	add	x22, x19, x0
  4063fc:	ldrsb	w1, [x22]
  406400:	cbz	w1, 406410 <scols_reset_iter@plt+0x3b30>
  406404:	mov	x0, x21
  406408:	bl	402750 <strchr@plt>
  40640c:	cbz	x0, 406418 <scols_reset_iter@plt+0x3b38>
  406410:	str	x22, [x20]
  406414:	b	406420 <scols_reset_iter@plt+0x3b40>
  406418:	str	x19, [x20]
  40641c:	mov	x19, xzr
  406420:	mov	x0, x19
  406424:	ldp	x20, x19, [sp, #64]
  406428:	ldp	x22, x21, [sp, #48]
  40642c:	ldp	x24, x23, [sp, #32]
  406430:	ldr	x25, [sp, #16]
  406434:	ldp	x29, x30, [sp], #80
  406438:	ret
  40643c:	stp	x29, x30, [sp, #-48]!
  406440:	stp	x20, x19, [sp, #32]
  406444:	ldrb	w9, [x0]
  406448:	str	x21, [sp, #16]
  40644c:	mov	x29, sp
  406450:	cbz	w9, 4064ac <scols_reset_iter@plt+0x3bcc>
  406454:	mov	x19, x1
  406458:	mov	x21, xzr
  40645c:	mov	w8, wzr
  406460:	add	x20, x0, #0x1
  406464:	cbz	w8, 40647c <scols_reset_iter@plt+0x3b9c>
  406468:	mov	w8, wzr
  40646c:	ldrb	w9, [x20, x21]
  406470:	add	x21, x21, #0x1
  406474:	cbnz	w9, 406464 <scols_reset_iter@plt+0x3b84>
  406478:	b	4064a8 <scols_reset_iter@plt+0x3bc8>
  40647c:	and	w8, w9, #0xff
  406480:	cmp	w8, #0x5c
  406484:	b.ne	406490 <scols_reset_iter@plt+0x3bb0>  // b.any
  406488:	mov	w8, #0x1                   	// #1
  40648c:	b	40646c <scols_reset_iter@plt+0x3b8c>
  406490:	sxtb	w1, w9
  406494:	mov	x0, x19
  406498:	bl	402750 <strchr@plt>
  40649c:	cbz	x0, 406468 <scols_reset_iter@plt+0x3b88>
  4064a0:	mov	w8, wzr
  4064a4:	b	4064b4 <scols_reset_iter@plt+0x3bd4>
  4064a8:	b	4064b4 <scols_reset_iter@plt+0x3bd4>
  4064ac:	mov	w8, wzr
  4064b0:	mov	w21, wzr
  4064b4:	sub	w8, w21, w8
  4064b8:	ldp	x20, x19, [sp, #32]
  4064bc:	ldr	x21, [sp, #16]
  4064c0:	sxtw	x0, w8
  4064c4:	ldp	x29, x30, [sp], #48
  4064c8:	ret
  4064cc:	stp	x29, x30, [sp, #-32]!
  4064d0:	str	x19, [sp, #16]
  4064d4:	mov	x19, x0
  4064d8:	mov	x29, sp
  4064dc:	mov	x0, x19
  4064e0:	bl	4024d0 <fgetc@plt>
  4064e4:	cmp	w0, #0xa
  4064e8:	b.eq	4064fc <scols_reset_iter@plt+0x3c1c>  // b.none
  4064ec:	cmn	w0, #0x1
  4064f0:	b.ne	4064dc <scols_reset_iter@plt+0x3bfc>  // b.any
  4064f4:	mov	w0, #0x1                   	// #1
  4064f8:	b	406500 <scols_reset_iter@plt+0x3c20>
  4064fc:	mov	w0, wzr
  406500:	ldr	x19, [sp, #16]
  406504:	ldp	x29, x30, [sp], #32
  406508:	ret
  40650c:	sub	sp, sp, #0x40
  406510:	stp	x22, x21, [sp, #32]
  406514:	stp	x20, x19, [sp, #48]
  406518:	mov	x19, x1
  40651c:	mov	x21, x0
  406520:	add	x2, sp, #0x8
  406524:	mov	w0, #0x1                   	// #1
  406528:	mov	w1, #0x5413                	// #21523
  40652c:	stp	x29, x30, [sp, #16]
  406530:	add	x29, sp, #0x10
  406534:	bl	4028b0 <ioctl@plt>
  406538:	ldrh	w20, [sp, #8]
  40653c:	mov	w22, w0
  406540:	cbz	x21, 406560 <scols_reset_iter@plt+0x3c80>
  406544:	ldrh	w0, [sp, #10]
  406548:	cbz	w0, 406550 <scols_reset_iter@plt+0x3c70>
  40654c:	cbz	w22, 40655c <scols_reset_iter@plt+0x3c7c>
  406550:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  406554:	add	x0, x0, #0x1bf
  406558:	bl	406598 <scols_reset_iter@plt+0x3cb8>
  40655c:	str	w0, [x21]
  406560:	cbz	x19, 406580 <scols_reset_iter@plt+0x3ca0>
  406564:	cbz	w20, 40656c <scols_reset_iter@plt+0x3c8c>
  406568:	cbz	w22, 40657c <scols_reset_iter@plt+0x3c9c>
  40656c:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  406570:	add	x0, x0, #0x1c7
  406574:	bl	406598 <scols_reset_iter@plt+0x3cb8>
  406578:	mov	w20, w0
  40657c:	str	w20, [x19]
  406580:	ldp	x20, x19, [sp, #48]
  406584:	ldp	x22, x21, [sp, #32]
  406588:	ldp	x29, x30, [sp, #16]
  40658c:	mov	w0, wzr
  406590:	add	sp, sp, #0x40
  406594:	ret
  406598:	sub	sp, sp, #0x30
  40659c:	stp	x29, x30, [sp, #16]
  4065a0:	stp	x20, x19, [sp, #32]
  4065a4:	add	x29, sp, #0x10
  4065a8:	bl	402860 <getenv@plt>
  4065ac:	cbz	x0, 4065ec <scols_reset_iter@plt+0x3d0c>
  4065b0:	mov	x19, x0
  4065b4:	str	xzr, [sp, #8]
  4065b8:	bl	402850 <__errno_location@plt>
  4065bc:	mov	x20, x0
  4065c0:	str	wzr, [x0]
  4065c4:	add	x1, sp, #0x8
  4065c8:	mov	w2, #0xa                   	// #10
  4065cc:	mov	x0, x19
  4065d0:	bl	402670 <strtol@plt>
  4065d4:	ldr	w8, [x20]
  4065d8:	cbnz	w8, 4065ec <scols_reset_iter@plt+0x3d0c>
  4065dc:	ldr	x8, [sp, #8]
  4065e0:	cbz	x8, 4065ec <scols_reset_iter@plt+0x3d0c>
  4065e4:	ldrb	w9, [x8]
  4065e8:	cbz	w9, 406600 <scols_reset_iter@plt+0x3d20>
  4065ec:	mov	w0, #0xffffffff            	// #-1
  4065f0:	ldp	x20, x19, [sp, #32]
  4065f4:	ldp	x29, x30, [sp, #16]
  4065f8:	add	sp, sp, #0x30
  4065fc:	ret
  406600:	sub	x9, x0, #0x1
  406604:	mov	w10, #0x7ffffffe            	// #2147483646
  406608:	cmp	x9, x10
  40660c:	b.hi	4065ec <scols_reset_iter@plt+0x3d0c>  // b.pmore
  406610:	cmp	x8, x19
  406614:	b.hi	4065f0 <scols_reset_iter@plt+0x3d10>  // b.pmore
  406618:	b	4065ec <scols_reset_iter@plt+0x3d0c>
  40661c:	stp	x29, x30, [sp, #-32]!
  406620:	mov	x29, sp
  406624:	str	x19, [sp, #16]
  406628:	mov	w19, w0
  40662c:	add	x0, x29, #0x1c
  406630:	mov	x1, xzr
  406634:	str	wzr, [x29, #28]
  406638:	bl	40650c <scols_reset_iter@plt+0x3c2c>
  40663c:	ldr	w8, [x29, #28]
  406640:	cmp	w8, #0x0
  406644:	csel	w0, w8, w19, gt
  406648:	ldr	x19, [sp, #16]
  40664c:	ldp	x29, x30, [sp], #32
  406650:	ret
  406654:	stp	x29, x30, [sp, #-32]!
  406658:	mov	w0, wzr
  40665c:	str	x19, [sp, #16]
  406660:	mov	x29, sp
  406664:	bl	4027a0 <isatty@plt>
  406668:	mov	w19, wzr
  40666c:	cbnz	w0, 406698 <scols_reset_iter@plt+0x3db8>
  406670:	mov	w0, #0x1                   	// #1
  406674:	mov	w19, #0x1                   	// #1
  406678:	bl	4027a0 <isatty@plt>
  40667c:	cbnz	w0, 406698 <scols_reset_iter@plt+0x3db8>
  406680:	mov	w0, #0x2                   	// #2
  406684:	mov	w19, #0x2                   	// #2
  406688:	bl	4027a0 <isatty@plt>
  40668c:	cmp	w0, #0x0
  406690:	mov	w8, #0xffffffea            	// #-22
  406694:	csel	w19, w8, w19, eq  // eq = none
  406698:	mov	w0, w19
  40669c:	ldr	x19, [sp, #16]
  4066a0:	ldp	x29, x30, [sp], #32
  4066a4:	ret
  4066a8:	stp	x29, x30, [sp, #-48]!
  4066ac:	stp	x22, x21, [sp, #16]
  4066b0:	stp	x20, x19, [sp, #32]
  4066b4:	mov	x19, x2
  4066b8:	mov	x21, x1
  4066bc:	mov	x22, x0
  4066c0:	mov	x29, sp
  4066c4:	cbz	x1, 4066cc <scols_reset_iter@plt+0x3dec>
  4066c8:	str	xzr, [x21]
  4066cc:	cbz	x22, 4066d4 <scols_reset_iter@plt+0x3df4>
  4066d0:	str	xzr, [x22]
  4066d4:	cbz	x19, 4066dc <scols_reset_iter@plt+0x3dfc>
  4066d8:	str	xzr, [x19]
  4066dc:	bl	406654 <scols_reset_iter@plt+0x3d74>
  4066e0:	tbnz	w0, #31, 406768 <scols_reset_iter@plt+0x3e88>
  4066e4:	bl	4023a0 <ttyname@plt>
  4066e8:	cbz	x0, 406758 <scols_reset_iter@plt+0x3e78>
  4066ec:	mov	x20, x0
  4066f0:	cbz	x22, 4066f8 <scols_reset_iter@plt+0x3e18>
  4066f4:	str	x20, [x22]
  4066f8:	orr	x8, x21, x19
  4066fc:	cbz	x8, 406720 <scols_reset_iter@plt+0x3e40>
  406700:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  406704:	add	x1, x1, #0x1cd
  406708:	mov	w2, #0x5                   	// #5
  40670c:	mov	x0, x20
  406710:	bl	4024a0 <strncmp@plt>
  406714:	add	x8, x20, #0x5
  406718:	cmp	w0, #0x0
  40671c:	csel	x20, x8, x20, eq  // eq = none
  406720:	cbz	x21, 406728 <scols_reset_iter@plt+0x3e48>
  406724:	str	x20, [x21]
  406728:	cbz	x19, 406750 <scols_reset_iter@plt+0x3e70>
  40672c:	ldrb	w21, [x20]
  406730:	cbz	w21, 406750 <scols_reset_iter@plt+0x3e70>
  406734:	bl	402660 <__ctype_b_loc@plt>
  406738:	ldr	x8, [x0]
  40673c:	sxtb	x9, w21
  406740:	ldrh	w9, [x8, x9, lsl #1]
  406744:	tbnz	w9, #11, 406760 <scols_reset_iter@plt+0x3e80>
  406748:	ldrb	w21, [x20, #1]!
  40674c:	cbnz	w21, 40673c <scols_reset_iter@plt+0x3e5c>
  406750:	mov	w0, wzr
  406754:	b	406768 <scols_reset_iter@plt+0x3e88>
  406758:	mov	w0, #0xffffffff            	// #-1
  40675c:	b	406768 <scols_reset_iter@plt+0x3e88>
  406760:	mov	w0, wzr
  406764:	str	x20, [x19]
  406768:	ldp	x20, x19, [sp, #32]
  40676c:	ldp	x22, x21, [sp, #16]
  406770:	ldp	x29, x30, [sp], #48
  406774:	ret
  406778:	stp	x29, x30, [sp, #-32]!
  40677c:	str	x19, [sp, #16]
  406780:	mov	x19, x0
  406784:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  406788:	add	x0, x0, #0x1d3
  40678c:	mov	x29, sp
  406790:	bl	402860 <getenv@plt>
  406794:	str	x0, [x19]
  406798:	ldr	x19, [sp, #16]
  40679c:	cmp	x0, #0x0
  4067a0:	mov	w8, #0xffffffea            	// #-22
  4067a4:	csel	w8, wzr, w8, eq  // eq = none
  4067a8:	mov	w0, w8
  4067ac:	ldp	x29, x30, [sp], #32
  4067b0:	ret
  4067b4:	cbz	x0, 4067ec <scols_reset_iter@plt+0x3f0c>
  4067b8:	stp	x29, x30, [sp, #-32]!
  4067bc:	stp	x20, x19, [sp, #16]
  4067c0:	mov	x19, x0
  4067c4:	ldr	x0, [x0]
  4067c8:	mov	x29, sp
  4067cc:	cbz	x0, 4067e0 <scols_reset_iter@plt+0x3f00>
  4067d0:	add	x20, x19, #0x8
  4067d4:	bl	4026b0 <free@plt>
  4067d8:	ldr	x0, [x20], #8
  4067dc:	cbnz	x0, 4067d4 <scols_reset_iter@plt+0x3ef4>
  4067e0:	str	xzr, [x19]
  4067e4:	ldp	x20, x19, [sp, #16]
  4067e8:	ldp	x29, x30, [sp], #32
  4067ec:	ret
  4067f0:	stp	x29, x30, [sp, #-32]!
  4067f4:	stp	x20, x19, [sp, #16]
  4067f8:	mov	x19, x0
  4067fc:	mov	x29, sp
  406800:	cbz	x0, 40681c <scols_reset_iter@plt+0x3f3c>
  406804:	ldr	x0, [x19]
  406808:	cbz	x0, 40681c <scols_reset_iter@plt+0x3f3c>
  40680c:	add	x20, x19, #0x8
  406810:	bl	4026b0 <free@plt>
  406814:	ldr	x0, [x20], #8
  406818:	cbnz	x0, 406810 <scols_reset_iter@plt+0x3f30>
  40681c:	mov	x0, x19
  406820:	bl	4026b0 <free@plt>
  406824:	ldp	x20, x19, [sp, #16]
  406828:	mov	x0, xzr
  40682c:	ldp	x29, x30, [sp], #32
  406830:	ret
  406834:	stp	x29, x30, [sp, #-48]!
  406838:	stp	x20, x19, [sp, #32]
  40683c:	mov	x20, x0
  406840:	str	x21, [sp, #16]
  406844:	mov	x29, sp
  406848:	cbz	x0, 406870 <scols_reset_iter@plt+0x3f90>
  40684c:	ldr	x8, [x20]
  406850:	cbz	x8, 406870 <scols_reset_iter@plt+0x3f90>
  406854:	mov	w8, #0x1                   	// #1
  406858:	ldr	x9, [x20, x8, lsl #3]
  40685c:	add	x8, x8, #0x1
  406860:	cbnz	x9, 406858 <scols_reset_iter@plt+0x3f78>
  406864:	and	x8, x8, #0xffffffff
  406868:	lsl	x0, x8, #3
  40686c:	b	406874 <scols_reset_iter@plt+0x3f94>
  406870:	mov	w0, #0x8                   	// #8
  406874:	bl	402470 <malloc@plt>
  406878:	mov	x19, x0
  40687c:	cbz	x0, 4068b8 <scols_reset_iter@plt+0x3fd8>
  406880:	cbz	x20, 4068b0 <scols_reset_iter@plt+0x3fd0>
  406884:	ldr	x0, [x20]
  406888:	cbz	x0, 4068b0 <scols_reset_iter@plt+0x3fd0>
  40688c:	add	x21, x20, #0x8
  406890:	mov	x20, x19
  406894:	bl	402550 <strdup@plt>
  406898:	str	x0, [x20]
  40689c:	cbz	x0, 4068cc <scols_reset_iter@plt+0x3fec>
  4068a0:	ldr	x0, [x21], #8
  4068a4:	add	x20, x20, #0x8
  4068a8:	cbnz	x0, 406894 <scols_reset_iter@plt+0x3fb4>
  4068ac:	b	4068b4 <scols_reset_iter@plt+0x3fd4>
  4068b0:	mov	x20, x19
  4068b4:	str	xzr, [x20]
  4068b8:	mov	x0, x19
  4068bc:	ldp	x20, x19, [sp, #32]
  4068c0:	ldr	x21, [sp, #16]
  4068c4:	ldp	x29, x30, [sp], #48
  4068c8:	ret
  4068cc:	mov	x0, x19
  4068d0:	bl	4067f0 <scols_reset_iter@plt+0x3f10>
  4068d4:	mov	x19, xzr
  4068d8:	b	4068b8 <scols_reset_iter@plt+0x3fd8>
  4068dc:	cbz	x0, 406900 <scols_reset_iter@plt+0x4020>
  4068e0:	ldr	x9, [x0]
  4068e4:	mov	x8, x0
  4068e8:	cbz	x9, 406904 <scols_reset_iter@plt+0x4024>
  4068ec:	mov	x0, xzr
  4068f0:	add	x8, x8, #0x8
  4068f4:	ldr	x9, [x8, x0, lsl #3]
  4068f8:	add	x0, x0, #0x1
  4068fc:	cbnz	x9, 4068f4 <scols_reset_iter@plt+0x4014>
  406900:	ret
  406904:	mov	w0, wzr
  406908:	ret
  40690c:	sub	sp, sp, #0x50
  406910:	str	x21, [sp, #48]
  406914:	stp	x20, x19, [sp, #64]
  406918:	mov	x19, x1
  40691c:	mov	x21, x0
  406920:	stp	x29, x30, [sp, #32]
  406924:	add	x29, sp, #0x20
  406928:	cbz	x0, 406990 <scols_reset_iter@plt+0x40b0>
  40692c:	ldp	q0, q1, [x19]
  406930:	cmn	x21, #0x1
  406934:	cset	w8, ne  // ne = any
  406938:	stp	q0, q1, [sp]
  40693c:	ldr	x9, [sp, #8]
  406940:	ldr	w10, [sp, #24]
  406944:	mov	w11, w10
  406948:	tbz	w11, #31, 40696c <scols_reset_iter@plt+0x408c>
  40694c:	add	w10, w11, #0x8
  406950:	cmn	w11, #0x8
  406954:	str	w10, [sp, #24]
  406958:	b.gt	406968 <scols_reset_iter@plt+0x4088>
  40695c:	add	x12, x9, w11, sxtw
  406960:	mov	w11, w10
  406964:	b	406978 <scols_reset_iter@plt+0x4098>
  406968:	mov	w11, w10
  40696c:	ldr	x12, [sp]
  406970:	add	x13, x12, #0x8
  406974:	str	x13, [sp]
  406978:	ldr	x12, [x12]
  40697c:	cmn	x12, #0x1
  406980:	b.eq	406948 <scols_reset_iter@plt+0x4068>  // b.none
  406984:	cbz	x12, 406994 <scols_reset_iter@plt+0x40b4>
  406988:	add	w8, w8, #0x1
  40698c:	b	406944 <scols_reset_iter@plt+0x4064>
  406990:	mov	w8, wzr
  406994:	add	w8, w8, #0x1
  406998:	lsl	x0, x8, #3
  40699c:	bl	402470 <malloc@plt>
  4069a0:	mov	x20, x0
  4069a4:	cbz	x0, 406a34 <scols_reset_iter@plt+0x4154>
  4069a8:	cbz	x21, 406a30 <scols_reset_iter@plt+0x4150>
  4069ac:	cmn	x21, #0x1
  4069b0:	b.eq	4069cc <scols_reset_iter@plt+0x40ec>  // b.none
  4069b4:	mov	x0, x21
  4069b8:	bl	402550 <strdup@plt>
  4069bc:	str	x0, [x20]
  4069c0:	cbz	x0, 406a4c <scols_reset_iter@plt+0x416c>
  4069c4:	mov	w21, #0x1                   	// #1
  4069c8:	b	4069e4 <scols_reset_iter@plt+0x4104>
  4069cc:	mov	w21, wzr
  4069d0:	b	4069e4 <scols_reset_iter@plt+0x4104>
  4069d4:	bl	402550 <strdup@plt>
  4069d8:	str	x0, [x20, w21, uxtw #3]
  4069dc:	cbz	x0, 406a4c <scols_reset_iter@plt+0x416c>
  4069e0:	add	w21, w21, #0x1
  4069e4:	ldr	w9, [x19, #24]
  4069e8:	tbnz	w9, #31, 4069f4 <scols_reset_iter@plt+0x4114>
  4069ec:	mov	w8, w9
  4069f0:	b	406a10 <scols_reset_iter@plt+0x4130>
  4069f4:	add	w8, w9, #0x8
  4069f8:	cmn	w9, #0x8
  4069fc:	str	w8, [x19, #24]
  406a00:	b.gt	406a10 <scols_reset_iter@plt+0x4130>
  406a04:	ldr	x10, [x19, #8]
  406a08:	add	x9, x10, w9, sxtw
  406a0c:	b	406a1c <scols_reset_iter@plt+0x413c>
  406a10:	ldr	x9, [x19]
  406a14:	add	x10, x9, #0x8
  406a18:	str	x10, [x19]
  406a1c:	ldr	x0, [x9]
  406a20:	mov	w9, w8
  406a24:	cmn	x0, #0x1
  406a28:	b.eq	4069e8 <scols_reset_iter@plt+0x4108>  // b.none
  406a2c:	cbnz	x0, 4069d4 <scols_reset_iter@plt+0x40f4>
  406a30:	str	xzr, [x20, w21, uxtw #3]
  406a34:	mov	x0, x20
  406a38:	ldp	x20, x19, [sp, #64]
  406a3c:	ldr	x21, [sp, #48]
  406a40:	ldp	x29, x30, [sp, #32]
  406a44:	add	sp, sp, #0x50
  406a48:	ret
  406a4c:	mov	x0, x20
  406a50:	bl	4067f0 <scols_reset_iter@plt+0x3f10>
  406a54:	mov	x20, xzr
  406a58:	b	406a34 <scols_reset_iter@plt+0x4154>
  406a5c:	sub	sp, sp, #0x120
  406a60:	stp	x29, x30, [sp, #256]
  406a64:	add	x29, sp, #0x100
  406a68:	mov	x8, #0xffffffffffffffc8    	// #-56
  406a6c:	mov	x9, sp
  406a70:	sub	x10, x29, #0x78
  406a74:	movk	x8, #0xff80, lsl #32
  406a78:	add	x11, x29, #0x20
  406a7c:	add	x9, x9, #0x80
  406a80:	add	x10, x10, #0x38
  406a84:	stp	x9, x8, [x29, #-16]
  406a88:	stp	x11, x10, [x29, #-32]
  406a8c:	stp	x1, x2, [x29, #-120]
  406a90:	stp	x3, x4, [x29, #-104]
  406a94:	stp	x5, x6, [x29, #-88]
  406a98:	stur	x7, [x29, #-72]
  406a9c:	stp	q0, q1, [sp]
  406aa0:	ldp	q0, q1, [x29, #-32]
  406aa4:	sub	x1, x29, #0x40
  406aa8:	str	x28, [sp, #272]
  406aac:	stp	q2, q3, [sp, #32]
  406ab0:	stp	q4, q5, [sp, #64]
  406ab4:	stp	q6, q7, [sp, #96]
  406ab8:	stp	q0, q1, [x29, #-64]
  406abc:	bl	40690c <scols_reset_iter@plt+0x402c>
  406ac0:	ldr	x28, [sp, #272]
  406ac4:	ldp	x29, x30, [sp, #256]
  406ac8:	add	sp, sp, #0x120
  406acc:	ret
  406ad0:	stp	x29, x30, [sp, #-32]!
  406ad4:	stp	x20, x19, [sp, #16]
  406ad8:	mov	x29, sp
  406adc:	cbz	x1, 406b08 <scols_reset_iter@plt+0x4228>
  406ae0:	mov	x8, x1
  406ae4:	ldr	x1, [x1]
  406ae8:	cbz	x1, 406b08 <scols_reset_iter@plt+0x4228>
  406aec:	mov	x19, x0
  406af0:	add	x20, x8, #0x8
  406af4:	mov	x0, x19
  406af8:	bl	406b18 <scols_reset_iter@plt+0x4238>
  406afc:	tbnz	w0, #31, 406b0c <scols_reset_iter@plt+0x422c>
  406b00:	ldr	x1, [x20], #8
  406b04:	cbnz	x1, 406af4 <scols_reset_iter@plt+0x4214>
  406b08:	mov	w0, wzr
  406b0c:	ldp	x20, x19, [sp, #16]
  406b10:	ldp	x29, x30, [sp], #32
  406b14:	ret
  406b18:	stp	x29, x30, [sp, #-32]!
  406b1c:	stp	x20, x19, [sp, #16]
  406b20:	mov	x29, sp
  406b24:	cbz	x1, 406b5c <scols_reset_iter@plt+0x427c>
  406b28:	mov	x19, x0
  406b2c:	mov	x0, x1
  406b30:	bl	402550 <strdup@plt>
  406b34:	cbz	x0, 406b64 <scols_reset_iter@plt+0x4284>
  406b38:	mov	x20, x0
  406b3c:	mov	x0, x19
  406b40:	mov	x1, x20
  406b44:	bl	406c00 <scols_reset_iter@plt+0x4320>
  406b48:	mov	w19, w0
  406b4c:	tbz	w0, #31, 406b68 <scols_reset_iter@plt+0x4288>
  406b50:	mov	x0, x20
  406b54:	bl	4026b0 <free@plt>
  406b58:	b	406b68 <scols_reset_iter@plt+0x4288>
  406b5c:	mov	w19, wzr
  406b60:	b	406b68 <scols_reset_iter@plt+0x4288>
  406b64:	mov	w19, #0xfffffff4            	// #-12
  406b68:	mov	w0, w19
  406b6c:	ldp	x20, x19, [sp, #16]
  406b70:	ldp	x29, x30, [sp], #32
  406b74:	ret
  406b78:	stp	x29, x30, [sp, #-64]!
  406b7c:	str	x23, [sp, #16]
  406b80:	stp	x22, x21, [sp, #32]
  406b84:	stp	x20, x19, [sp, #48]
  406b88:	mov	x29, sp
  406b8c:	cbz	x1, 406bcc <scols_reset_iter@plt+0x42ec>
  406b90:	mov	x20, x0
  406b94:	ldr	x0, [x1]
  406b98:	cbz	x0, 406bcc <scols_reset_iter@plt+0x42ec>
  406b9c:	mov	x19, x2
  406ba0:	add	x23, x1, #0x8
  406ba4:	mov	x1, x19
  406ba8:	bl	406210 <scols_reset_iter@plt+0x3930>
  406bac:	cbz	x0, 406be8 <scols_reset_iter@plt+0x4308>
  406bb0:	mov	x22, x0
  406bb4:	mov	x0, x20
  406bb8:	mov	x1, x22
  406bbc:	bl	406c00 <scols_reset_iter@plt+0x4320>
  406bc0:	tbnz	w0, #31, 406bf0 <scols_reset_iter@plt+0x4310>
  406bc4:	ldr	x0, [x23], #8
  406bc8:	cbnz	x0, 406ba4 <scols_reset_iter@plt+0x42c4>
  406bcc:	mov	w21, wzr
  406bd0:	mov	w0, w21
  406bd4:	ldp	x20, x19, [sp, #48]
  406bd8:	ldp	x22, x21, [sp, #32]
  406bdc:	ldr	x23, [sp, #16]
  406be0:	ldp	x29, x30, [sp], #64
  406be4:	ret
  406be8:	mov	w21, #0xfffffff4            	// #-12
  406bec:	b	406bd0 <scols_reset_iter@plt+0x42f0>
  406bf0:	mov	w21, w0
  406bf4:	mov	x0, x22
  406bf8:	bl	4026b0 <free@plt>
  406bfc:	b	406bd0 <scols_reset_iter@plt+0x42f0>
  406c00:	stp	x29, x30, [sp, #-48]!
  406c04:	str	x21, [sp, #16]
  406c08:	stp	x20, x19, [sp, #32]
  406c0c:	mov	x29, sp
  406c10:	cbz	x1, 406c4c <scols_reset_iter@plt+0x436c>
  406c14:	mov	x19, x0
  406c18:	ldr	x0, [x0]
  406c1c:	mov	x20, x1
  406c20:	cbz	x0, 406c54 <scols_reset_iter@plt+0x4374>
  406c24:	ldr	x8, [x0]
  406c28:	cbz	x8, 406c54 <scols_reset_iter@plt+0x4374>
  406c2c:	mov	x21, xzr
  406c30:	add	x8, x0, #0x8
  406c34:	ldr	x9, [x8, x21, lsl #3]
  406c38:	add	x21, x21, #0x1
  406c3c:	cbnz	x9, 406c34 <scols_reset_iter@plt+0x4354>
  406c40:	cmn	w21, #0x3
  406c44:	b.ls	406c58 <scols_reset_iter@plt+0x4378>  // b.plast
  406c48:	b	406c84 <scols_reset_iter@plt+0x43a4>
  406c4c:	mov	w0, wzr
  406c50:	b	406c88 <scols_reset_iter@plt+0x43a8>
  406c54:	mov	w21, wzr
  406c58:	add	w8, w21, #0x2
  406c5c:	lsl	x1, x8, #3
  406c60:	bl	402540 <realloc@plt>
  406c64:	cbz	x0, 406c84 <scols_reset_iter@plt+0x43a4>
  406c68:	mov	x8, x0
  406c6c:	add	w9, w21, #0x1
  406c70:	mov	w0, wzr
  406c74:	str	x20, [x8, w21, uxtw #3]
  406c78:	str	xzr, [x8, w9, uxtw #3]
  406c7c:	str	x8, [x19]
  406c80:	b	406c88 <scols_reset_iter@plt+0x43a8>
  406c84:	mov	w0, #0xfffffff4            	// #-12
  406c88:	ldp	x20, x19, [sp, #32]
  406c8c:	ldr	x21, [sp, #16]
  406c90:	ldp	x29, x30, [sp], #48
  406c94:	ret
  406c98:	sub	sp, sp, #0x40
  406c9c:	stp	x29, x30, [sp, #16]
  406ca0:	str	x21, [sp, #32]
  406ca4:	stp	x20, x19, [sp, #48]
  406ca8:	add	x29, sp, #0x10
  406cac:	cbz	x0, 406d94 <scols_reset_iter@plt+0x44b4>
  406cb0:	mov	x19, x1
  406cb4:	mov	x21, x0
  406cb8:	str	x0, [x29, #24]
  406cbc:	add	x0, x29, #0x18
  406cc0:	add	x1, sp, #0x8
  406cc4:	mov	x2, x19
  406cc8:	mov	w3, wzr
  406ccc:	bl	4062fc <scols_reset_iter@plt+0x3a1c>
  406cd0:	cbz	x0, 406d00 <scols_reset_iter@plt+0x4420>
  406cd4:	mov	w20, #0x1                   	// #1
  406cd8:	add	x0, x29, #0x18
  406cdc:	add	x1, sp, #0x8
  406ce0:	mov	x2, x19
  406ce4:	mov	w3, wzr
  406ce8:	bl	4062fc <scols_reset_iter@plt+0x3a1c>
  406cec:	add	w20, w20, #0x1
  406cf0:	cbnz	x0, 406cd8 <scols_reset_iter@plt+0x43f8>
  406cf4:	mov	w8, w20
  406cf8:	lsl	x0, x8, #3
  406cfc:	b	406d04 <scols_reset_iter@plt+0x4424>
  406d00:	mov	w0, #0x8                   	// #8
  406d04:	bl	402470 <malloc@plt>
  406d08:	mov	x20, x0
  406d0c:	cbz	x0, 406d7c <scols_reset_iter@plt+0x449c>
  406d10:	add	x0, x29, #0x18
  406d14:	add	x1, sp, #0x8
  406d18:	mov	x2, x19
  406d1c:	mov	w3, wzr
  406d20:	str	x21, [x29, #24]
  406d24:	bl	4062fc <scols_reset_iter@plt+0x3a1c>
  406d28:	cbz	x0, 406d64 <scols_reset_iter@plt+0x4484>
  406d2c:	mov	w21, wzr
  406d30:	ldr	x1, [sp, #8]
  406d34:	bl	402730 <strndup@plt>
  406d38:	str	x0, [x20, w21, uxtw #3]
  406d3c:	cbz	x0, 406d70 <scols_reset_iter@plt+0x4490>
  406d40:	add	x0, x29, #0x18
  406d44:	add	x1, sp, #0x8
  406d48:	mov	x2, x19
  406d4c:	mov	w3, wzr
  406d50:	add	w21, w21, #0x1
  406d54:	bl	4062fc <scols_reset_iter@plt+0x3a1c>
  406d58:	cbnz	x0, 406d30 <scols_reset_iter@plt+0x4450>
  406d5c:	mov	w8, w21
  406d60:	b	406d68 <scols_reset_iter@plt+0x4488>
  406d64:	mov	x8, xzr
  406d68:	str	xzr, [x20, x8, lsl #3]
  406d6c:	b	406d7c <scols_reset_iter@plt+0x449c>
  406d70:	mov	x0, x20
  406d74:	bl	4067f0 <scols_reset_iter@plt+0x3f10>
  406d78:	mov	x20, xzr
  406d7c:	mov	x0, x20
  406d80:	ldp	x20, x19, [sp, #48]
  406d84:	ldr	x21, [sp, #32]
  406d88:	ldp	x29, x30, [sp, #16]
  406d8c:	add	sp, sp, #0x40
  406d90:	ret
  406d94:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  406d98:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  406d9c:	adrp	x3, 408000 <scols_reset_iter@plt+0x5720>
  406da0:	add	x0, x0, #0x94e
  406da4:	add	x1, x1, #0x1d8
  406da8:	add	x3, x3, #0x1e3
  406dac:	mov	w2, #0xc1                  	// #193
  406db0:	bl	402840 <__assert_fail@plt>
  406db4:	stp	x29, x30, [sp, #-64]!
  406db8:	adrp	x8, 407000 <scols_reset_iter@plt+0x4720>
  406dbc:	add	x8, x8, #0x7c6
  406dc0:	cmp	x1, #0x0
  406dc4:	stp	x20, x19, [sp, #48]
  406dc8:	csel	x19, x8, x1, eq  // eq = none
  406dcc:	mov	x20, x0
  406dd0:	mov	x0, x19
  406dd4:	str	x23, [sp, #16]
  406dd8:	stp	x22, x21, [sp, #32]
  406ddc:	mov	x29, sp
  406de0:	bl	4022c0 <strlen@plt>
  406de4:	cbz	x20, 406e24 <scols_reset_iter@plt+0x4544>
  406de8:	ldr	x8, [x20]
  406dec:	cbz	x8, 406e24 <scols_reset_iter@plt+0x4544>
  406df0:	mov	x21, x0
  406df4:	mov	x9, xzr
  406df8:	add	x22, x20, #0x8
  406dfc:	add	x10, x9, x21
  406e00:	cmp	x9, #0x0
  406e04:	mov	x0, x8
  406e08:	csel	x23, xzr, x10, eq  // eq = none
  406e0c:	bl	4022c0 <strlen@plt>
  406e10:	ldr	x8, [x22], #8
  406e14:	add	x9, x0, x23
  406e18:	cbnz	x8, 406dfc <scols_reset_iter@plt+0x451c>
  406e1c:	add	x0, x9, #0x1
  406e20:	b	406e28 <scols_reset_iter@plt+0x4548>
  406e24:	mov	w0, #0x1                   	// #1
  406e28:	bl	402470 <malloc@plt>
  406e2c:	mov	x21, x0
  406e30:	cbz	x0, 406e80 <scols_reset_iter@plt+0x45a0>
  406e34:	mov	x0, x21
  406e38:	cbz	x20, 406e7c <scols_reset_iter@plt+0x459c>
  406e3c:	ldr	x1, [x20]
  406e40:	mov	x0, x21
  406e44:	cbz	x1, 406e7c <scols_reset_iter@plt+0x459c>
  406e48:	add	x20, x20, #0x8
  406e4c:	mov	x0, x21
  406e50:	cmp	x0, x21
  406e54:	mov	x2, x21
  406e58:	b.eq	406e6c <scols_reset_iter@plt+0x458c>  // b.none
  406e5c:	mov	x1, x19
  406e60:	bl	402420 <stpcpy@plt>
  406e64:	ldur	x1, [x20, #-8]
  406e68:	mov	x2, x0
  406e6c:	mov	x0, x2
  406e70:	bl	402420 <stpcpy@plt>
  406e74:	ldr	x1, [x20], #8
  406e78:	cbnz	x1, 406e50 <scols_reset_iter@plt+0x4570>
  406e7c:	strb	wzr, [x0]
  406e80:	mov	x0, x21
  406e84:	ldp	x20, x19, [sp, #48]
  406e88:	ldp	x22, x21, [sp, #32]
  406e8c:	ldr	x23, [sp, #16]
  406e90:	ldp	x29, x30, [sp], #64
  406e94:	ret
  406e98:	stp	x29, x30, [sp, #-64]!
  406e9c:	str	x23, [sp, #16]
  406ea0:	stp	x22, x21, [sp, #32]
  406ea4:	stp	x20, x19, [sp, #48]
  406ea8:	mov	x29, sp
  406eac:	cbz	x1, 406ee8 <scols_reset_iter@plt+0x4608>
  406eb0:	ldr	x20, [x0]
  406eb4:	mov	x21, x1
  406eb8:	mov	x19, x0
  406ebc:	cbz	x20, 406ef0 <scols_reset_iter@plt+0x4610>
  406ec0:	ldr	x8, [x20]
  406ec4:	cbz	x8, 406ef0 <scols_reset_iter@plt+0x4610>
  406ec8:	mov	x23, xzr
  406ecc:	add	x8, x20, #0x8
  406ed0:	ldr	x9, [x8, x23, lsl #3]
  406ed4:	add	x23, x23, #0x1
  406ed8:	cbnz	x9, 406ed0 <scols_reset_iter@plt+0x45f0>
  406edc:	cmn	w23, #0x3
  406ee0:	b.ls	406ef4 <scols_reset_iter@plt+0x4614>  // b.plast
  406ee4:	b	406f48 <scols_reset_iter@plt+0x4668>
  406ee8:	mov	w0, wzr
  406eec:	b	406f4c <scols_reset_iter@plt+0x466c>
  406ef0:	mov	w23, wzr
  406ef4:	add	w8, w23, #0x2
  406ef8:	lsl	x0, x8, #3
  406efc:	bl	402470 <malloc@plt>
  406f00:	cbz	x0, 406f48 <scols_reset_iter@plt+0x4668>
  406f04:	mov	x22, x0
  406f08:	cbz	w23, 406f28 <scols_reset_iter@plt+0x4648>
  406f0c:	mov	w8, w23
  406f10:	add	x9, x22, #0x8
  406f14:	mov	x10, x20
  406f18:	ldr	x11, [x10], #8
  406f1c:	subs	x8, x8, #0x1
  406f20:	str	x11, [x9], #8
  406f24:	b.ne	406f18 <scols_reset_iter@plt+0x4638>  // b.any
  406f28:	add	w8, w23, #0x1
  406f2c:	mov	x0, x20
  406f30:	str	x21, [x22]
  406f34:	str	xzr, [x22, w8, uxtw #3]
  406f38:	bl	4026b0 <free@plt>
  406f3c:	mov	w0, wzr
  406f40:	str	x22, [x19]
  406f44:	b	406f4c <scols_reset_iter@plt+0x466c>
  406f48:	mov	w0, #0xfffffff4            	// #-12
  406f4c:	ldp	x20, x19, [sp, #48]
  406f50:	ldp	x22, x21, [sp, #32]
  406f54:	ldr	x23, [sp, #16]
  406f58:	ldp	x29, x30, [sp], #64
  406f5c:	ret
  406f60:	stp	x29, x30, [sp, #-32]!
  406f64:	stp	x20, x19, [sp, #16]
  406f68:	mov	x29, sp
  406f6c:	mov	x19, x1
  406f70:	bl	406c00 <scols_reset_iter@plt+0x4320>
  406f74:	mov	w20, w0
  406f78:	tbz	w0, #31, 406f84 <scols_reset_iter@plt+0x46a4>
  406f7c:	mov	x0, x19
  406f80:	bl	4026b0 <free@plt>
  406f84:	mov	w0, w20
  406f88:	ldp	x20, x19, [sp, #16]
  406f8c:	ldp	x29, x30, [sp], #32
  406f90:	ret
  406f94:	stp	x29, x30, [sp, #-32]!
  406f98:	stp	x20, x19, [sp, #16]
  406f9c:	mov	x29, sp
  406fa0:	mov	x19, x1
  406fa4:	bl	406e98 <scols_reset_iter@plt+0x45b8>
  406fa8:	mov	w20, w0
  406fac:	tbz	w0, #31, 406fb8 <scols_reset_iter@plt+0x46d8>
  406fb0:	mov	x0, x19
  406fb4:	bl	4026b0 <free@plt>
  406fb8:	mov	w0, w20
  406fbc:	ldp	x20, x19, [sp, #16]
  406fc0:	ldp	x29, x30, [sp], #32
  406fc4:	ret
  406fc8:	stp	x29, x30, [sp, #-64]!
  406fcc:	stp	x20, x19, [sp, #48]
  406fd0:	mov	x19, x0
  406fd4:	str	x23, [sp, #16]
  406fd8:	stp	x22, x21, [sp, #32]
  406fdc:	mov	x29, sp
  406fe0:	cbz	x0, 40702c <scols_reset_iter@plt+0x474c>
  406fe4:	mov	x20, x1
  406fe8:	cbz	x1, 407044 <scols_reset_iter@plt+0x4764>
  406fec:	ldr	x21, [x19]
  406ff0:	mov	x22, x19
  406ff4:	cbz	x21, 407028 <scols_reset_iter@plt+0x4748>
  406ff8:	add	x23, x19, #0x8
  406ffc:	mov	x22, x19
  407000:	mov	x0, x21
  407004:	mov	x1, x20
  407008:	bl	402640 <strcmp@plt>
  40700c:	cbz	w0, 407018 <scols_reset_iter@plt+0x4738>
  407010:	str	x21, [x22], #8
  407014:	b	407020 <scols_reset_iter@plt+0x4740>
  407018:	mov	x0, x21
  40701c:	bl	4026b0 <free@plt>
  407020:	ldr	x21, [x23], #8
  407024:	cbnz	x21, 407000 <scols_reset_iter@plt+0x4720>
  407028:	str	xzr, [x22]
  40702c:	mov	x0, x19
  407030:	ldp	x20, x19, [sp, #48]
  407034:	ldp	x22, x21, [sp, #32]
  407038:	ldr	x23, [sp, #16]
  40703c:	ldp	x29, x30, [sp], #64
  407040:	ret
  407044:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  407048:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40704c:	adrp	x3, 408000 <scols_reset_iter@plt+0x5720>
  407050:	add	x0, x0, #0x94e
  407054:	add	x1, x1, #0x1d8
  407058:	add	x3, x3, #0x211
  40705c:	mov	w2, #0x15a                 	// #346
  407060:	bl	402840 <__assert_fail@plt>
  407064:	sub	sp, sp, #0x120
  407068:	stp	x29, x30, [sp, #240]
  40706c:	add	x29, sp, #0xf0
  407070:	sub	x9, x29, #0x70
  407074:	mov	x10, sp
  407078:	mov	x11, #0xffffffffffffffd0    	// #-48
  40707c:	add	x8, x29, #0x30
  407080:	movk	x11, #0xff80, lsl #32
  407084:	add	x9, x9, #0x30
  407088:	add	x10, x10, #0x80
  40708c:	stp	x8, x9, [x29, #-32]
  407090:	stp	x10, x11, [x29, #-16]
  407094:	stp	x2, x3, [x29, #-112]
  407098:	stp	x4, x5, [x29, #-96]
  40709c:	stp	x6, x7, [x29, #-80]
  4070a0:	stp	q1, q2, [sp, #16]
  4070a4:	str	q0, [sp]
  4070a8:	ldp	q0, q1, [x29, #-32]
  4070ac:	stp	x20, x19, [sp, #272]
  4070b0:	mov	x19, x0
  4070b4:	add	x0, x29, #0x18
  4070b8:	sub	x2, x29, #0x40
  4070bc:	str	x28, [sp, #256]
  4070c0:	stp	q3, q4, [sp, #48]
  4070c4:	stp	q5, q6, [sp, #80]
  4070c8:	str	q7, [sp, #112]
  4070cc:	stp	q0, q1, [x29, #-64]
  4070d0:	bl	402700 <vasprintf@plt>
  4070d4:	tbnz	w0, #31, 4070fc <scols_reset_iter@plt+0x481c>
  4070d8:	ldr	x20, [x29, #24]
  4070dc:	mov	x0, x19
  4070e0:	mov	x1, x20
  4070e4:	bl	406c00 <scols_reset_iter@plt+0x4320>
  4070e8:	mov	w19, w0
  4070ec:	tbz	w0, #31, 407100 <scols_reset_iter@plt+0x4820>
  4070f0:	mov	x0, x20
  4070f4:	bl	4026b0 <free@plt>
  4070f8:	b	407100 <scols_reset_iter@plt+0x4820>
  4070fc:	mov	w19, #0xfffffff4            	// #-12
  407100:	mov	w0, w19
  407104:	ldp	x20, x19, [sp, #272]
  407108:	ldr	x28, [sp, #256]
  40710c:	ldp	x29, x30, [sp, #240]
  407110:	add	sp, sp, #0x120
  407114:	ret
  407118:	sub	sp, sp, #0x50
  40711c:	stp	x29, x30, [sp, #48]
  407120:	stp	x20, x19, [sp, #64]
  407124:	ldp	q1, q0, [x2]
  407128:	add	x29, sp, #0x30
  40712c:	mov	x19, x0
  407130:	sub	x0, x29, #0x8
  407134:	mov	x2, sp
  407138:	stp	q1, q0, [sp]
  40713c:	bl	402700 <vasprintf@plt>
  407140:	tbnz	w0, #31, 407168 <scols_reset_iter@plt+0x4888>
  407144:	ldur	x20, [x29, #-8]
  407148:	mov	x0, x19
  40714c:	mov	x1, x20
  407150:	bl	406c00 <scols_reset_iter@plt+0x4320>
  407154:	mov	w19, w0
  407158:	tbz	w0, #31, 40716c <scols_reset_iter@plt+0x488c>
  40715c:	mov	x0, x20
  407160:	bl	4026b0 <free@plt>
  407164:	b	40716c <scols_reset_iter@plt+0x488c>
  407168:	mov	w19, #0xfffffff4            	// #-12
  40716c:	mov	w0, w19
  407170:	ldp	x20, x19, [sp, #64]
  407174:	ldp	x29, x30, [sp, #48]
  407178:	add	sp, sp, #0x50
  40717c:	ret
  407180:	cbz	x0, 4071dc <scols_reset_iter@plt+0x48fc>
  407184:	ldr	x8, [x0]
  407188:	cbz	x8, 4071dc <scols_reset_iter@plt+0x48fc>
  40718c:	mov	w8, wzr
  407190:	add	x9, x0, #0x8
  407194:	ldr	x10, [x9], #8
  407198:	add	w8, w8, #0x1
  40719c:	cbnz	x10, 407194 <scols_reset_iter@plt+0x48b4>
  4071a0:	cmp	w8, #0x2
  4071a4:	b.cc	4071dc <scols_reset_iter@plt+0x48fc>  // b.lo, b.ul, b.last
  4071a8:	lsr	w9, w8, #1
  4071ac:	cbz	w9, 4071dc <scols_reset_iter@plt+0x48fc>
  4071b0:	sub	w9, w8, #0x1
  4071b4:	mov	w8, w8
  4071b8:	lsr	x8, x8, #1
  4071bc:	mov	x10, x0
  4071c0:	ldr	x11, [x0, w9, uxtw #3]
  4071c4:	ldr	x12, [x10]
  4071c8:	subs	x8, x8, #0x1
  4071cc:	str	x11, [x10], #8
  4071d0:	str	x12, [x0, w9, uxtw #3]
  4071d4:	sub	w9, w9, #0x1
  4071d8:	b.ne	4071c0 <scols_reset_iter@plt+0x48e0>  // b.any
  4071dc:	ret
  4071e0:	stp	x29, x30, [sp, #-64]!
  4071e4:	mov	x29, sp
  4071e8:	stp	x19, x20, [sp, #16]
  4071ec:	adrp	x20, 418000 <scols_reset_iter@plt+0x15720>
  4071f0:	add	x20, x20, #0xde0
  4071f4:	stp	x21, x22, [sp, #32]
  4071f8:	adrp	x21, 418000 <scols_reset_iter@plt+0x15720>
  4071fc:	add	x21, x21, #0xdd8
  407200:	sub	x20, x20, x21
  407204:	mov	w22, w0
  407208:	stp	x23, x24, [sp, #48]
  40720c:	mov	x23, x1
  407210:	mov	x24, x2
  407214:	bl	402240 <mbrtowc@plt-0x40>
  407218:	cmp	xzr, x20, asr #3
  40721c:	b.eq	407248 <scols_reset_iter@plt+0x4968>  // b.none
  407220:	asr	x20, x20, #3
  407224:	mov	x19, #0x0                   	// #0
  407228:	ldr	x3, [x21, x19, lsl #3]
  40722c:	mov	x2, x24
  407230:	add	x19, x19, #0x1
  407234:	mov	x1, x23
  407238:	mov	w0, w22
  40723c:	blr	x3
  407240:	cmp	x20, x19
  407244:	b.ne	407228 <scols_reset_iter@plt+0x4948>  // b.any
  407248:	ldp	x19, x20, [sp, #16]
  40724c:	ldp	x21, x22, [sp, #32]
  407250:	ldp	x23, x24, [sp, #48]
  407254:	ldp	x29, x30, [sp], #64
  407258:	ret
  40725c:	nop
  407260:	ret
  407264:	nop
  407268:	adrp	x2, 419000 <scols_reset_iter@plt+0x16720>
  40726c:	mov	x1, #0x0                   	// #0
  407270:	ldr	x2, [x2, #832]
  407274:	b	4023c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407278 <.fini>:
  407278:	stp	x29, x30, [sp, #-16]!
  40727c:	mov	x29, sp
  407280:	ldp	x29, x30, [sp], #16
  407284:	ret
