INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/WriteToRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteToRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/ascii2decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii2decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/ascii2hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii2hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/async_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/async_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/data_receiver_v1_00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/hex2ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/led_intensity_adjust.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_intensity_adjust
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/imports/new/DAC8734.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC8734
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/imports/new/device_DNA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_DNA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sim_1/new/testbench_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CPO/Downloads/AD9910_CODE-master/Verilog17/AD9912_DAC8734/v1_01/v1_01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
