Classic Timing Analyzer report for DE2_D5M
Mon Jul 09 18:31:38 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLOCK_50'
  8. Clock Setup: 'GPIO_1[0]'
  9. Clock Hold: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
 10. Clock Hold: 'CLOCK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+
; Type                                                                   ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                       ; To                                                                                                                                                     ; From Clock                                              ; To Clock                                                ; Failed Paths ;
+------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+
; Worst-case tsu                                                         ; -0.192 ns ; 1.000 ns                         ; 1.192 ns                         ; DRAM_DQ[1]                                                                                                                                                                 ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1]                                                                                                        ; --                                                      ; CLOCK_50                                                ; 15           ;
; Worst-case tco                                                         ; -5.782 ns ; 1.000 ns                         ; 6.782 ns                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; DRAM_DQ[7]                                                                                                                                             ; CLOCK_50                                                ; --                                                      ; 64           ;
; Worst-case tpd                                                         ; N/A       ; None                             ; 10.263 ns                        ; SW[0]                                                                                                                                                                      ; VGA_R[7]                                                                                                                                               ; --                                                      ; --                                                      ; 0            ;
; Worst-case th                                                          ; N/A       ; None                             ; 0.337 ns                         ; SW[0]                                                                                                                                                                      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                      ; --                                                      ; CLOCK_50                                                ; 0            ;
; Clock Setup: 'CLOCK_50'                                                ; -5.878 ns ; 50.00 MHz ( period = 20.000 ns ) ; 31.49 MHz ( period = 31.756 ns ) ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]                                                                                                                                   ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                      ; CLOCK_50                                                ; CLOCK_50                                                ; 79           ;
; Clock Setup: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0' ; -2.101 ns ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]                                                                                                          ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 81           ;
; Clock Setup: 'GPIO_1[0]'                                               ; N/A       ; None                             ; 105.11 MHz ( period = 9.514 ns ) ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]                                               ; GPIO_1[0]                                               ; 0            ;
; Clock Hold: 'CLOCK_50'                                                 ; -2.159 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                         ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]                                                                                                           ; CLOCK_50                                                ; CLOCK_50                                                ; 235          ;
; Clock Hold: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                 ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                           ;           ;                                  ;                                  ;                                                                                                                                                                            ;                                                                                                                                                        ;                                                         ;                                                         ; 474          ;
+------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; tsu Requirement                                                                                      ; 1 ns               ; DRAM_DQ         ; *                         ;             ;
; tco Requirement                                                                                      ; 1 ns               ; *               ; DRAM_DQ                   ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ; dcfifo_m2o1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ; dcfifo_m2o1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                          ;
+---------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ;                    ; PLL output ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 2                   ; -2.358 ns ;              ;
; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk1 ;                    ; PLL output ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 2                   ; -5.357 ns ;              ;
; CLOCK_50                                                ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[0]                                               ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                        ; To                                                ; From Clock                                              ; To Clock                                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.101 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.402 ns                  ; 3.503 ns                ;
; -2.101 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.402 ns                  ; 3.503 ns                ;
; -2.101 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.402 ns                  ; 3.503 ns                ;
; -2.064 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.409 ns                  ; 3.473 ns                ;
; -2.049 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 3.450 ns                ;
; -1.835 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.404 ns                  ; 3.239 ns                ;
; -1.835 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.404 ns                  ; 3.239 ns                ;
; -1.835 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.404 ns                  ; 3.239 ns                ;
; -1.835 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.404 ns                  ; 3.239 ns                ;
; -1.835 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.404 ns                  ; 3.239 ns                ;
; -1.835 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.404 ns                  ; 3.239 ns                ;
; -1.819 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.406 ns                  ; 3.225 ns                ;
; -1.819 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.406 ns                  ; 3.225 ns                ;
; -1.819 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.406 ns                  ; 3.225 ns                ;
; -1.819 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.406 ns                  ; 3.225 ns                ;
; -1.819 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.406 ns                  ; 3.225 ns                ;
; -1.633 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.405 ns                  ; 3.038 ns                ;
; -1.633 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.405 ns                  ; 3.038 ns                ;
; -1.617 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.405 ns                  ; 3.022 ns                ;
; -1.617 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.405 ns                  ; 3.022 ns                ;
; -1.617 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.405 ns                  ; 3.022 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.203 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.606 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -1.079 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.400 ns                  ; 2.479 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.912 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.403 ns                  ; 2.315 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; -0.654 ns                               ; None                                                ; DE2_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.642 ns                    ; 1.401 ns                  ; 2.055 ns                ;
; 1.488 ns                                ; 153.56 MHz ( period = 6.512 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.307 ns                ;
; 1.488 ns                                ; 153.56 MHz ( period = 6.512 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.307 ns                ;
; 1.488 ns                                ; 153.56 MHz ( period = 6.512 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.307 ns                ;
; 1.525 ns                                ; 154.44 MHz ( period = 6.475 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 6.277 ns                ;
; 1.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 6.254 ns                ;
; 1.664 ns                                ; 157.83 MHz ( period = 6.336 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.131 ns                ;
; 1.664 ns                                ; 157.83 MHz ( period = 6.336 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.131 ns                ;
; 1.664 ns                                ; 157.83 MHz ( period = 6.336 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.131 ns                ;
; 1.701 ns                                ; 158.76 MHz ( period = 6.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 6.101 ns                ;
; 1.716 ns                                ; 159.13 MHz ( period = 6.284 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 6.078 ns                ;
; 1.720 ns                                ; 159.24 MHz ( period = 6.280 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.075 ns                ;
; 1.720 ns                                ; 159.24 MHz ( period = 6.280 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.075 ns                ;
; 1.720 ns                                ; 159.24 MHz ( period = 6.280 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.075 ns                ;
; 1.748 ns                                ; 159.95 MHz ( period = 6.252 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.047 ns                ;
; 1.748 ns                                ; 159.95 MHz ( period = 6.252 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.047 ns                ;
; 1.748 ns                                ; 159.95 MHz ( period = 6.252 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.047 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 6.043 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 6.043 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 6.043 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 6.043 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 6.043 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 6.043 ns                ;
; 1.755 ns                                ; 160.13 MHz ( period = 6.245 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.040 ns                ;
; 1.755 ns                                ; 160.13 MHz ( period = 6.245 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.040 ns                ;
; 1.755 ns                                ; 160.13 MHz ( period = 6.245 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.040 ns                ;
; 1.757 ns                                ; 160.18 MHz ( period = 6.243 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 6.045 ns                ;
; 1.770 ns                                ; 160.51 MHz ( period = 6.230 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 6.029 ns                ;
; 1.770 ns                                ; 160.51 MHz ( period = 6.230 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 6.029 ns                ;
; 1.770 ns                                ; 160.51 MHz ( period = 6.230 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 6.029 ns                ;
; 1.770 ns                                ; 160.51 MHz ( period = 6.230 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 6.029 ns                ;
; 1.770 ns                                ; 160.51 MHz ( period = 6.230 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 6.029 ns                ;
; 1.772 ns                                ; 160.57 MHz ( period = 6.228 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 6.022 ns                ;
; 1.773 ns                                ; 160.59 MHz ( period = 6.227 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.022 ns                ;
; 1.773 ns                                ; 160.59 MHz ( period = 6.227 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.022 ns                ;
; 1.773 ns                                ; 160.59 MHz ( period = 6.227 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.022 ns                ;
; 1.779 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.016 ns                ;
; 1.779 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.016 ns                ;
; 1.779 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.016 ns                ;
; 1.785 ns                                ; 160.90 MHz ( period = 6.215 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 6.017 ns                ;
; 1.791 ns                                ; 161.06 MHz ( period = 6.209 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.004 ns                ;
; 1.791 ns                                ; 161.06 MHz ( period = 6.209 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.004 ns                ;
; 1.791 ns                                ; 161.06 MHz ( period = 6.209 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 6.004 ns                ;
; 1.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 6.010 ns                ;
; 1.800 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.994 ns                ;
; 1.807 ns                                ; 161.47 MHz ( period = 6.193 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.987 ns                ;
; 1.810 ns                                ; 161.55 MHz ( period = 6.190 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.992 ns                ;
; 1.816 ns                                ; 161.71 MHz ( period = 6.184 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.986 ns                ;
; 1.818 ns                                ; 161.76 MHz ( period = 6.182 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.977 ns                ;
; 1.818 ns                                ; 161.76 MHz ( period = 6.182 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.977 ns                ;
; 1.818 ns                                ; 161.76 MHz ( period = 6.182 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.977 ns                ;
; 1.825 ns                                ; 161.94 MHz ( period = 6.175 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.969 ns                ;
; 1.825 ns                                ; 161.94 MHz ( period = 6.175 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.970 ns                ;
; 1.825 ns                                ; 161.94 MHz ( period = 6.175 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.970 ns                ;
; 1.825 ns                                ; 161.94 MHz ( period = 6.175 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.970 ns                ;
; 1.828 ns                                ; 162.02 MHz ( period = 6.172 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.974 ns                ;
; 1.831 ns                                ; 162.10 MHz ( period = 6.169 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.963 ns                ;
; 1.843 ns                                ; 162.42 MHz ( period = 6.157 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.951 ns                ;
; 1.848 ns                                ; 162.55 MHz ( period = 6.152 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.947 ns                ;
; 1.848 ns                                ; 162.55 MHz ( period = 6.152 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.947 ns                ;
; 1.848 ns                                ; 162.55 MHz ( period = 6.152 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.947 ns                ;
; 1.855 ns                                ; 162.73 MHz ( period = 6.145 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.947 ns                ;
; 1.862 ns                                ; 162.92 MHz ( period = 6.138 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.940 ns                ;
; 1.863 ns                                ; 162.95 MHz ( period = 6.137 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.932 ns                ;
; 1.863 ns                                ; 162.95 MHz ( period = 6.137 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.932 ns                ;
; 1.863 ns                                ; 162.95 MHz ( period = 6.137 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.932 ns                ;
; 1.870 ns                                ; 163.13 MHz ( period = 6.130 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.924 ns                ;
; 1.877 ns                                ; 163.32 MHz ( period = 6.123 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.917 ns                ;
; 1.885 ns                                ; 163.53 MHz ( period = 6.115 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.917 ns                ;
; 1.889 ns                                ; 163.64 MHz ( period = 6.111 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.906 ns                ;
; 1.889 ns                                ; 163.64 MHz ( period = 6.111 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.906 ns                ;
; 1.889 ns                                ; 163.64 MHz ( period = 6.111 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.906 ns                ;
; 1.895 ns                                ; 163.80 MHz ( period = 6.105 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.900 ns                ;
; 1.895 ns                                ; 163.80 MHz ( period = 6.105 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.900 ns                ;
; 1.895 ns                                ; 163.80 MHz ( period = 6.105 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.900 ns                ;
; 1.900 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.894 ns                ;
; 1.900 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.902 ns                ;
; 1.915 ns                                ; 164.34 MHz ( period = 6.085 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.879 ns                ;
; 1.926 ns                                ; 164.64 MHz ( period = 6.074 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.876 ns                ;
; 1.930 ns                                ; 164.74 MHz ( period = 6.070 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.867 ns                ;
; 1.930 ns                                ; 164.74 MHz ( period = 6.070 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.867 ns                ;
; 1.930 ns                                ; 164.74 MHz ( period = 6.070 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.867 ns                ;
; 1.930 ns                                ; 164.74 MHz ( period = 6.070 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.867 ns                ;
; 1.930 ns                                ; 164.74 MHz ( period = 6.070 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.867 ns                ;
; 1.930 ns                                ; 164.74 MHz ( period = 6.070 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.867 ns                ;
; 1.931 ns                                ; 164.77 MHz ( period = 6.069 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.864 ns                ;
; 1.931 ns                                ; 164.77 MHz ( period = 6.069 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.864 ns                ;
; 1.931 ns                                ; 164.77 MHz ( period = 6.069 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.864 ns                ;
; 1.932 ns                                ; 164.80 MHz ( period = 6.068 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.870 ns                ;
; 1.941 ns                                ; 165.04 MHz ( period = 6.059 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.853 ns                ;
; 1.946 ns                                ; 165.18 MHz ( period = 6.054 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 5.853 ns                ;
; 1.946 ns                                ; 165.18 MHz ( period = 6.054 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 5.853 ns                ;
; 1.946 ns                                ; 165.18 MHz ( period = 6.054 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 5.853 ns                ;
; 1.946 ns                                ; 165.18 MHz ( period = 6.054 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 5.853 ns                ;
; 1.946 ns                                ; 165.18 MHz ( period = 6.054 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.799 ns                  ; 5.853 ns                ;
; 1.947 ns                                ; 165.21 MHz ( period = 6.053 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.847 ns                ;
; 1.954 ns                                ; 165.40 MHz ( period = 6.046 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.841 ns                ;
; 1.954 ns                                ; 165.40 MHz ( period = 6.046 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.841 ns                ;
; 1.954 ns                                ; 165.40 MHz ( period = 6.046 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.841 ns                ;
; 1.955 ns                                ; 165.43 MHz ( period = 6.045 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.840 ns                ;
; 1.955 ns                                ; 165.43 MHz ( period = 6.045 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.840 ns                ;
; 1.955 ns                                ; 165.43 MHz ( period = 6.045 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.840 ns                ;
; 1.956 ns                                ; 165.45 MHz ( period = 6.044 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mWR           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.842 ns                ;
; 1.956 ns                                ; 165.45 MHz ( period = 6.044 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.842 ns                ;
; 1.968 ns                                ; 165.78 MHz ( period = 6.032 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.834 ns                ;
; 1.972 ns                                ; 165.89 MHz ( period = 6.028 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mRD           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.826 ns                ;
; 1.972 ns                                ; 165.89 MHz ( period = 6.028 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.826 ns                ;
; 1.972 ns                                ; 165.89 MHz ( period = 6.028 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.826 ns                ;
; 1.983 ns                                ; 166.20 MHz ( period = 6.017 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.794 ns                  ; 5.811 ns                ;
; 1.986 ns                                ; 166.28 MHz ( period = 6.014 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.811 ns                ;
; 1.986 ns                                ; 166.28 MHz ( period = 6.014 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.811 ns                ;
; 1.986 ns                                ; 166.28 MHz ( period = 6.014 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.811 ns                ;
; 1.986 ns                                ; 166.28 MHz ( period = 6.014 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.811 ns                ;
; 1.986 ns                                ; 166.28 MHz ( period = 6.014 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.811 ns                ;
; 1.986 ns                                ; 166.28 MHz ( period = 6.014 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.811 ns                ;
; 1.991 ns                                ; 166.42 MHz ( period = 6.009 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.811 ns                ;
; 1.992 ns                                ; 166.44 MHz ( period = 6.008 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.810 ns                ;
; 1.998 ns                                ; 166.61 MHz ( period = 6.002 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.797 ns                ;
; 1.998 ns                                ; 166.61 MHz ( period = 6.002 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.797 ns                ;
; 1.998 ns                                ; 166.61 MHz ( period = 6.002 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.795 ns                  ; 5.797 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                             ;                                                   ;                                                         ;                                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                                                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -5.878 ns                               ; 31.49 MHz ( period = 31.756 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.645 ns               ;
; -5.773 ns                               ; 31.70 MHz ( period = 31.546 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.540 ns               ;
; -5.739 ns                               ; 31.77 MHz ( period = 31.478 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.506 ns               ;
; -5.663 ns                               ; 31.92 MHz ( period = 31.326 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.430 ns               ;
; -5.633 ns                               ; 31.98 MHz ( period = 31.266 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.400 ns               ;
; -5.596 ns                               ; 32.06 MHz ( period = 31.192 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.363 ns               ;
; -5.562 ns                               ; 32.13 MHz ( period = 31.124 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.329 ns               ;
; -5.544 ns                               ; 32.17 MHz ( period = 31.088 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.311 ns               ;
; -5.421 ns                               ; 32.42 MHz ( period = 30.842 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.768 ns                  ; 15.189 ns               ;
; -5.354 ns                               ; 32.56 MHz ( period = 30.708 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.121 ns               ;
; -5.338 ns                               ; 32.60 MHz ( period = 30.676 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.768 ns                  ; 15.106 ns               ;
; -5.314 ns                               ; 32.65 MHz ( period = 30.628 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.081 ns               ;
; -5.245 ns                               ; 32.80 MHz ( period = 30.490 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 15.012 ns               ;
; -5.205 ns                               ; 32.88 MHz ( period = 30.410 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.972 ns               ;
; -4.946 ns                               ; 33.45 MHz ( period = 29.892 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.713 ns               ;
; -4.911 ns                               ; 33.53 MHz ( period = 29.822 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.678 ns               ;
; -4.741 ns                               ; 33.92 MHz ( period = 29.482 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.508 ns               ;
; -4.525 ns                               ; 34.42 MHz ( period = 29.050 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.292 ns               ;
; -4.480 ns                               ; 34.53 MHz ( period = 28.960 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.247 ns               ;
; -4.403 ns                               ; 34.71 MHz ( period = 28.806 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.170 ns               ;
; -4.337 ns                               ; 34.87 MHz ( period = 28.674 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.104 ns               ;
; -4.290 ns                               ; 34.99 MHz ( period = 28.580 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 14.057 ns               ;
; -4.229 ns                               ; 35.14 MHz ( period = 28.458 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 13.996 ns               ;
; -4.108 ns                               ; 35.44 MHz ( period = 28.216 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 13.875 ns               ;
; -4.068 ns                               ; 35.54 MHz ( period = 28.136 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 13.835 ns               ;
; -4.046 ns                               ; 35.60 MHz ( period = 28.092 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.768 ns                  ; 13.814 ns               ;
; -3.965 ns                               ; 35.80 MHz ( period = 27.930 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 13.732 ns               ;
; -3.884 ns                               ; 36.01 MHz ( period = 27.768 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 13.651 ns               ;
; -3.774 ns                               ; 36.30 MHz ( period = 27.548 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.768 ns                  ; 13.542 ns               ;
; -3.320 ns                               ; 37.54 MHz ( period = 26.640 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 13.085 ns               ;
; -3.278 ns                               ; 37.66 MHz ( period = 26.556 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9] ; SAVE_IMAGE:inst2|save_gray_out[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.767 ns                  ; 13.045 ns               ;
; -3.215 ns                               ; 37.84 MHz ( period = 26.430 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.980 ns               ;
; -3.181 ns                               ; 37.93 MHz ( period = 26.362 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.946 ns               ;
; -3.105 ns                               ; 38.15 MHz ( period = 26.210 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.870 ns               ;
; -3.075 ns                               ; 38.24 MHz ( period = 26.150 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.840 ns               ;
; -3.038 ns                               ; 38.35 MHz ( period = 26.076 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.803 ns               ;
; -3.004 ns                               ; 38.45 MHz ( period = 26.008 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.769 ns               ;
; -2.986 ns                               ; 38.50 MHz ( period = 25.972 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.751 ns               ;
; -2.863 ns                               ; 38.87 MHz ( period = 25.726 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.766 ns                  ; 12.629 ns               ;
; -2.796 ns                               ; 39.07 MHz ( period = 25.592 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.561 ns               ;
; -2.780 ns                               ; 39.12 MHz ( period = 25.560 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.766 ns                  ; 12.546 ns               ;
; -2.756 ns                               ; 39.20 MHz ( period = 25.512 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.521 ns               ;
; -2.687 ns                               ; 39.41 MHz ( period = 25.374 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.452 ns               ;
; -2.647 ns                               ; 39.54 MHz ( period = 25.294 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.412 ns               ;
; -2.388 ns                               ; 40.36 MHz ( period = 24.776 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.153 ns               ;
; -2.353 ns                               ; 40.48 MHz ( period = 24.706 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 12.118 ns               ;
; -2.183 ns                               ; 41.04 MHz ( period = 24.366 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.948 ns               ;
; -1.967 ns                               ; 41.78 MHz ( period = 23.934 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.732 ns               ;
; -1.922 ns                               ; 41.94 MHz ( period = 23.844 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.687 ns               ;
; -1.845 ns                               ; 42.21 MHz ( period = 23.690 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.610 ns               ;
; -1.779 ns                               ; 42.45 MHz ( period = 23.558 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.544 ns               ;
; -1.732 ns                               ; 42.62 MHz ( period = 23.464 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.497 ns               ;
; -1.671 ns                               ; 42.84 MHz ( period = 23.342 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.436 ns               ;
; -1.550 ns                               ; 43.29 MHz ( period = 23.100 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.315 ns               ;
; -1.510 ns                               ; 43.44 MHz ( period = 23.020 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.275 ns               ;
; -1.488 ns                               ; 43.52 MHz ( period = 22.976 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.766 ns                  ; 11.254 ns               ;
; -1.467 ns                               ; 43.60 MHz ( period = 22.934 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 11.260 ns               ;
; -1.407 ns                               ; 43.83 MHz ( period = 22.814 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.172 ns               ;
; -1.362 ns                               ; 44.01 MHz ( period = 22.724 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 11.155 ns               ;
; -1.328 ns                               ; 44.14 MHz ( period = 22.656 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 11.121 ns               ;
; -1.326 ns                               ; 44.15 MHz ( period = 22.652 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 11.091 ns               ;
; -1.252 ns                               ; 44.44 MHz ( period = 22.504 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 11.045 ns               ;
; -1.222 ns                               ; 44.56 MHz ( period = 22.444 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 11.015 ns               ;
; -1.216 ns                               ; 44.58 MHz ( period = 22.432 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.766 ns                  ; 10.982 ns               ;
; -1.185 ns                               ; 44.70 MHz ( period = 22.370 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.978 ns               ;
; -1.151 ns                               ; 44.84 MHz ( period = 22.302 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.944 ns               ;
; -1.133 ns                               ; 44.91 MHz ( period = 22.266 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.926 ns               ;
; -1.010 ns                               ; 45.41 MHz ( period = 22.020 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 10.804 ns               ;
; -0.943 ns                               ; 45.69 MHz ( period = 21.886 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.736 ns               ;
; -0.927 ns                               ; 45.76 MHz ( period = 21.854 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 10.721 ns               ;
; -0.903 ns                               ; 45.86 MHz ( period = 21.806 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.696 ns               ;
; -0.834 ns                               ; 46.15 MHz ( period = 21.668 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.627 ns               ;
; -0.794 ns                               ; 46.32 MHz ( period = 21.588 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.587 ns               ;
; -0.720 ns                               ; 46.64 MHz ( period = 21.440 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9] ; SAVE_IMAGE:inst2|save_gray_out[1]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.765 ns                  ; 10.485 ns               ;
; -0.535 ns                               ; 47.46 MHz ( period = 21.070 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.328 ns               ;
; -0.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.293 ns               ;
; -0.330 ns                               ; 48.40 MHz ( period = 20.660 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 10.123 ns               ;
; -0.114 ns                               ; 49.44 MHz ( period = 20.228 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.907 ns                ;
; -0.069 ns                               ; 49.66 MHz ( period = 20.138 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.862 ns                ;
; 0.008 ns                                ; 50.04 MHz ( period = 19.984 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.785 ns                ;
; 0.074 ns                                ; 50.37 MHz ( period = 19.852 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.719 ns                ;
; 0.121 ns                                ; 50.61 MHz ( period = 19.758 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.672 ns                ;
; 0.182 ns                                ; 50.93 MHz ( period = 19.636 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.611 ns                ;
; 0.303 ns                                ; 51.56 MHz ( period = 19.394 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.490 ns                ;
; 0.343 ns                                ; 51.78 MHz ( period = 19.314 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.450 ns                ;
; 0.365 ns                                ; 51.89 MHz ( period = 19.270 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 9.429 ns                ;
; 0.446 ns                                ; 52.33 MHz ( period = 19.108 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.347 ns                ;
; 0.527 ns                                ; 52.78 MHz ( period = 18.946 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 9.266 ns                ;
; 0.637 ns                                ; 53.40 MHz ( period = 18.726 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 9.157 ns                ;
; 0.822 ns                                ; 54.48 MHz ( period = 18.356 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.971 ns                ;
; 0.927 ns                                ; 55.11 MHz ( period = 18.146 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.866 ns                ;
; 0.961 ns                                ; 55.32 MHz ( period = 18.078 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.832 ns                ;
; 1.037 ns                                ; 55.78 MHz ( period = 17.926 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.756 ns                ;
; 1.067 ns                                ; 55.97 MHz ( period = 17.866 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.726 ns                ;
; 1.104 ns                                ; 56.21 MHz ( period = 17.792 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.689 ns                ;
; 1.133 ns                                ; 56.39 MHz ( period = 17.734 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9] ; SAVE_IMAGE:inst2|save_gray_out[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.660 ns                ;
; 1.138 ns                                ; 56.42 MHz ( period = 17.724 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.655 ns                ;
; 1.156 ns                                ; 56.54 MHz ( period = 17.688 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.637 ns                ;
; 1.279 ns                                ; 57.33 MHz ( period = 17.442 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 8.515 ns                ;
; 1.346 ns                                ; 57.78 MHz ( period = 17.308 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.447 ns                ;
; 1.362 ns                                ; 57.88 MHz ( period = 17.276 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 8.432 ns                ;
; 1.386 ns                                ; 58.05 MHz ( period = 17.228 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.407 ns                ;
; 1.455 ns                                ; 58.51 MHz ( period = 17.090 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.338 ns                ;
; 1.495 ns                                ; 58.79 MHz ( period = 17.010 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.298 ns                ;
; 1.754 ns                                ; 60.64 MHz ( period = 16.492 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.039 ns                ;
; 1.789 ns                                ; 60.89 MHz ( period = 16.422 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 8.004 ns                ;
; 1.959 ns                                ; 62.18 MHz ( period = 16.082 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.834 ns                ;
; 2.175 ns                                ; 63.90 MHz ( period = 15.650 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.618 ns                ;
; 2.220 ns                                ; 64.27 MHz ( period = 15.560 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.573 ns                ;
; 2.297 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.496 ns                ;
; 2.363 ns                                ; 65.47 MHz ( period = 15.274 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.430 ns                ;
; 2.410 ns                                ; 65.88 MHz ( period = 15.180 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.383 ns                ;
; 2.471 ns                                ; 66.41 MHz ( period = 15.058 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.322 ns                ;
; 2.592 ns                                ; 67.49 MHz ( period = 14.816 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.201 ns                ;
; 2.632 ns                                ; 67.86 MHz ( period = 14.736 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.161 ns                ;
; 2.654 ns                                ; 68.06 MHz ( period = 14.692 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 7.140 ns                ;
; 2.681 ns                                ; 68.32 MHz ( period = 14.638 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.112 ns                ;
; 2.735 ns                                ; 68.82 MHz ( period = 14.530 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.058 ns                ;
; 2.786 ns                                ; 69.31 MHz ( period = 14.428 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 7.007 ns                ;
; 2.816 ns                                ; 69.60 MHz ( period = 14.368 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.977 ns                ;
; 2.820 ns                                ; 69.64 MHz ( period = 14.360 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.973 ns                ;
; 2.896 ns                                ; 70.38 MHz ( period = 14.208 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.897 ns                ;
; 2.926 ns                                ; 70.68 MHz ( period = 14.148 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.867 ns                ;
; 2.926 ns                                ; 70.68 MHz ( period = 14.148 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 6.868 ns                ;
; 2.963 ns                                ; 71.05 MHz ( period = 14.074 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.830 ns                ;
; 2.997 ns                                ; 71.40 MHz ( period = 14.006 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.796 ns                ;
; 3.015 ns                                ; 71.58 MHz ( period = 13.970 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.778 ns                ;
; 3.138 ns                                ; 72.87 MHz ( period = 13.724 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 6.656 ns                ;
; 3.205 ns                                ; 73.58 MHz ( period = 13.590 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.588 ns                ;
; 3.221 ns                                ; 73.76 MHz ( period = 13.558 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 6.573 ns                ;
; 3.245 ns                                ; 74.02 MHz ( period = 13.510 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.548 ns                ;
; 3.314 ns                                ; 74.78 MHz ( period = 13.372 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.479 ns                ;
; 3.354 ns                                ; 75.23 MHz ( period = 13.292 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.439 ns                ;
; 3.422 ns                                ; 76.01 MHz ( period = 13.156 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9] ; SAVE_IMAGE:inst2|save_gray_out[3]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.371 ns                ;
; 3.613 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.180 ns                ;
; 3.648 ns                                ; 78.72 MHz ( period = 12.704 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 6.145 ns                ;
; 3.818 ns                                ; 80.88 MHz ( period = 12.364 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.975 ns                ;
; 4.034 ns                                ; 83.81 MHz ( period = 11.932 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.759 ns                ;
; 4.079 ns                                ; 84.45 MHz ( period = 11.842 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.714 ns                ;
; 4.156 ns                                ; 85.56 MHz ( period = 11.688 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.637 ns                ;
; 4.210 ns                                ; 86.36 MHz ( period = 11.580 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.576 ns                ;
; 4.222 ns                                ; 86.54 MHz ( period = 11.556 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.571 ns                ;
; 4.269 ns                                ; 87.24 MHz ( period = 11.462 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.524 ns                ;
; 4.315 ns                                ; 87.95 MHz ( period = 11.370 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.471 ns                ;
; 4.330 ns                                ; 88.18 MHz ( period = 11.340 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.463 ns                ;
; 4.349 ns                                ; 88.48 MHz ( period = 11.302 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.437 ns                ;
; 4.425 ns                                ; 89.69 MHz ( period = 11.150 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.361 ns                ;
; 4.451 ns                                ; 90.11 MHz ( period = 11.098 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.342 ns                ;
; 4.455 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.331 ns                ;
; 4.464 ns                                ; 90.32 MHz ( period = 11.072 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.798 ns                  ; 5.334 ns                ;
; 4.467 ns                                ; 90.37 MHz ( period = 11.066 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.798 ns                  ; 5.331 ns                ;
; 4.491 ns                                ; 90.76 MHz ( period = 11.018 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.302 ns                ;
; 4.492 ns                                ; 90.78 MHz ( period = 11.016 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.294 ns                ;
; 4.513 ns                                ; 91.12 MHz ( period = 10.974 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 5.281 ns                ;
; 4.526 ns                                ; 91.34 MHz ( period = 10.948 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.260 ns                ;
; 4.544 ns                                ; 91.64 MHz ( period = 10.912 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.242 ns                ;
; 4.594 ns                                ; 92.49 MHz ( period = 10.812 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.199 ns                ;
; 4.596 ns                                ; 92.52 MHz ( period = 10.808 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 5.198 ns                ;
; 4.667 ns                                ; 93.76 MHz ( period = 10.666 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.787 ns                  ; 5.120 ns                ;
; 4.675 ns                                ; 93.90 MHz ( period = 10.650 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 5.118 ns                ;
; 4.701 ns                                ; 94.36 MHz ( period = 10.598 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 5.093 ns                ;
; 4.734 ns                                ; 94.95 MHz ( period = 10.532 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.052 ns                ;
; 4.735 ns                                ; 94.97 MHz ( period = 10.530 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 5.059 ns                ;
; 4.750 ns                                ; 95.24 MHz ( period = 10.500 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.787 ns                  ; 5.037 ns                ;
; 4.753 ns                                ; 95.29 MHz ( period = 10.494 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.796 ns                  ; 5.043 ns                ;
; 4.754 ns                                ; 95.31 MHz ( period = 10.492 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.796 ns                  ; 5.042 ns                ;
; 4.774 ns                                ; 95.68 MHz ( period = 10.452 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 5.012 ns                ;
; 4.785 ns                                ; 95.88 MHz ( period = 10.430 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 5.009 ns                ;
; 4.811 ns                                ; 96.36 MHz ( period = 10.378 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.983 ns                ;
; 4.841 ns                                ; 96.92 MHz ( period = 10.318 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.953 ns                ;
; 4.843 ns                                ; 96.96 MHz ( period = 10.314 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 4.943 ns                ;
; 4.862 ns                                ; 97.31 MHz ( period = 10.276 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.798 ns                  ; 4.936 ns                ;
; 4.878 ns                                ; 97.62 MHz ( period = 10.244 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.916 ns                ;
; 4.883 ns                                ; 97.71 MHz ( period = 10.234 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 4.903 ns                ;
; 4.912 ns                                ; 98.27 MHz ( period = 10.176 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.882 ns                ;
; 4.930 ns                                ; 98.62 MHz ( period = 10.140 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.864 ns                ;
; 5.053 ns                                ; 101.07 MHz ( period = 9.894 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.795 ns                  ; 4.742 ns                ;
; 5.120 ns                                ; 102.46 MHz ( period = 9.760 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.674 ns                ;
; 5.136 ns                                ; 102.80 MHz ( period = 9.728 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.795 ns                  ; 4.659 ns                ;
; 5.160 ns                                ; 103.31 MHz ( period = 9.680 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.634 ns                ;
; 5.229 ns                                ; 104.80 MHz ( period = 9.542 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.565 ns                ;
; 5.239 ns                                ; 105.02 MHz ( period = 9.522 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 4.547 ns                ;
; 5.266 ns                                ; 105.62 MHz ( period = 9.468 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1] ; SAVE_IMAGE:inst2|save_gray_out[7]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.528 ns                ;
; 5.269 ns                                ; 105.69 MHz ( period = 9.462 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6] ; SAVE_IMAGE:inst2|save_gray_out[5]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.525 ns                ;
; 5.274 ns                                ; 105.80 MHz ( period = 9.452 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 4.512 ns                ;
; 5.281 ns                                ; 105.95 MHz ( period = 9.438 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9] ; SAVE_IMAGE:inst2|save_gray_out[4]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.793 ns                  ; 4.512 ns                ;
; 5.333 ns                                ; 107.14 MHz ( period = 9.334 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.796 ns                  ; 4.463 ns                ;
; 5.335 ns                                ; 107.18 MHz ( period = 9.330 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.796 ns                  ; 4.461 ns                ;
; 5.371 ns                                ; 108.01 MHz ( period = 9.258 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0] ; SAVE_IMAGE:inst2|save_gray_out[7]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.423 ns                ;
; 5.397 ns                                ; 108.62 MHz ( period = 9.206 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.798 ns                  ; 4.401 ns                ;
; 5.405 ns                                ; 108.81 MHz ( period = 9.190 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0] ; SAVE_IMAGE:inst2|save_gray_out[7]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.389 ns                ;
; 5.444 ns                                ; 109.75 MHz ( period = 9.112 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8] ; SAVE_IMAGE:inst2|save_gray_out[6]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.786 ns                  ; 4.342 ns                ;
; 5.457 ns                                ; 110.06 MHz ( period = 9.086 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oRequest  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.798 ns                  ; 4.341 ns                ;
; 5.481 ns                                ; 110.64 MHz ( period = 9.038 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1] ; SAVE_IMAGE:inst2|save_gray_out[7]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.313 ns                ;
; 5.501 ns                                ; 111.14 MHz ( period = 8.998 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oY[3]     ; SAVE_IMAGE:inst2|SAVE_PONTEIRO_ADDR[4]                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 4.276 ns                ;
; 5.501 ns                                ; 111.14 MHz ( period = 8.998 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oY[3]     ; SAVE_IMAGE:inst2|SAVE_PONTEIRO_ADDR[3]                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 4.276 ns                ;
; 5.501 ns                                ; 111.14 MHz ( period = 8.998 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oY[3]     ; SAVE_IMAGE:inst2|SAVE_PONTEIRO_ADDR[1]                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 4.276 ns                ;
; 5.501 ns                                ; 111.14 MHz ( period = 8.998 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oY[3]     ; SAVE_IMAGE:inst2|SAVE_PONTEIRO_ADDR[0]                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 4.276 ns                ;
; 5.501 ns                                ; 111.14 MHz ( period = 8.998 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oY[3]     ; SAVE_IMAGE:inst2|SAVE_PONTEIRO_ADDR[2]                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 4.276 ns                ;
; 5.511 ns                                ; 111.38 MHz ( period = 8.978 ns )                    ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2] ; SAVE_IMAGE:inst2|save_gray_out[7]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.794 ns                  ; 4.283 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                                                                                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                      ; To                                                                                                                                                                                                   ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.749 ns                ;
; N/A                                     ; 110.18 MHz ( period = 9.076 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 110.20 MHz ( period = 9.074 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 113.71 MHz ( period = 8.794 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.460 ns                ;
; N/A                                     ; 116.00 MHz ( period = 8.621 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.287 ns                ;
; N/A                                     ; 116.13 MHz ( period = 8.611 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 124.98 MHz ( period = 8.001 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.667 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 128.02 MHz ( period = 7.811 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.477 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.363 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.852 ns                ;
; N/A                                     ; 131.23 MHz ( period = 7.620 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.850 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 133.08 MHz ( period = 7.514 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 135.15 MHz ( period = 7.399 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.185 ns                ;
; N/A                                     ; 136.11 MHz ( period = 7.347 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.133 ns                ;
; N/A                                     ; 136.18 MHz ( period = 7.343 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.179 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.153 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 138.39 MHz ( period = 7.226 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.002 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.615 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 143.74 MHz ( period = 6.957 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.743 ns                ;
; N/A                                     ; 143.76 MHz ( period = 6.956 ns )                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.742 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.633 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; DE2_D5M:inst|RAW2RGB:u4|mDVAL                                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.633 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                           ;                                                                                                                                                                                                      ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                      ; To                                                                                                                                                                                                  ; From Clock                                              ; To Clock                                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                       ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                         ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE2_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE2_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                       ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.516 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|BA[0]                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                                                     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_done                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                       ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.538 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.541 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.547 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                                                     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.550 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.550 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                                     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.552 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.557 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.558 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.558 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.559 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.559 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.567 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.570 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.586 ns                 ;
; 0.630 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|BA[1]                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.646 ns                 ;
; 0.650 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                 ; DE2_D5M:inst|Sdram_Control_4Port:u7|WE_N                                                                                                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.651 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|RAS_N                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|RAS_N                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.653 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.073 ns                   ; 0.726 ns                 ;
; 0.654 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.656 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.659 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.677 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.667 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                                                         ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.685 ns                 ;
; 0.672 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg4 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 0.741 ns                 ;
; 0.672 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.674 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg5 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 0.743 ns                 ;
; 0.675 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.677 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.677 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.678 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                                         ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.693 ns                 ;
; 0.681 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.697 ns                 ;
; 0.681 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg7 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 0.750 ns                 ;
; 0.682 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                                     ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.699 ns                 ;
; 0.684 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                                                ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.700 ns                 ;
; 0.684 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.700 ns                 ;
; 0.691 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.706 ns                 ;
; 0.692 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg3 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 0.761 ns                 ;
; 0.696 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                                         ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.713 ns                 ;
; 0.697 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE2_D5M:inst|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.698 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.714 ns                 ;
; 0.698 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.700 ns                 ;
; 0.698 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.716 ns                 ;
; 0.708 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.724 ns                 ;
; 0.711 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.725 ns                 ;
; 0.713 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; DE2_D5M:inst|Sdram_Control_4Port:u7|CS_N[0]                                                                                                                                                         ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.727 ns                 ;
; 0.713 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.728 ns                 ;
; 0.716 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.734 ns                 ;
; 0.718 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.735 ns                 ;
; 0.718 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.735 ns                 ;
; 0.719 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.736 ns                 ;
; 0.723 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.737 ns                 ;
; 0.723 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.740 ns                 ;
; 0.726 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.742 ns                 ;
; 0.726 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.742 ns                 ;
; 0.729 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.745 ns                 ;
; 0.732 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.746 ns                 ;
; 0.753 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.768 ns                 ;
; 0.756 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE2_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.772 ns                 ;
; 0.767 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.782 ns                 ;
; 0.767 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.782 ns                 ;
; 0.769 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.776 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                         ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.790 ns                 ;
; 0.778 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                                            ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.781 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.795 ns                 ;
; 0.783 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.797 ns                 ;
; 0.786 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.801 ns                 ;
; 0.787 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.801 ns                 ;
; 0.788 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.803 ns                 ;
; 0.788 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.802 ns                 ;
; 0.788 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                     ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                                               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.791 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.807 ns                 ;
; 0.793 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.793 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|CAS_N                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|SA[7]                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                         ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                             ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                           ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|SA[8]                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|SA[9]                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                               ; DE2_D5M:inst|Sdram_Control_4Port:u7|SA[11]                                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                             ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                                                       ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.803 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|SA[6]                                                                                                                                                           ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                  ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                                          ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                                                    ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                       ;                                                                                                                                                                                                     ;                                                         ;                                                         ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                  ; To                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.159 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 1.083 ns                 ;
; -2.140 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 1.102 ns                 ;
; -2.132 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 1.110 ns                 ;
; -2.130 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 1.112 ns                 ;
; -2.125 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 1.117 ns                 ;
; -1.986 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 1.256 ns                 ;
; -1.469 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 1.752 ns                 ;
; -1.469 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 1.752 ns                 ;
; -1.469 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 1.752 ns                 ;
; -1.469 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 1.752 ns                 ;
; -1.326 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 1.916 ns                 ;
; -1.145 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.076 ns                 ;
; -1.145 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.076 ns                 ;
; -1.145 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.076 ns                 ;
; -1.145 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.076 ns                 ;
; -1.055 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.167 ns                 ;
; -1.055 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.167 ns                 ;
; -1.055 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.167 ns                 ;
; -1.055 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.167 ns                 ;
; -1.055 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.167 ns                 ;
; -1.055 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.167 ns                 ;
; -1.026 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.217 ns                 ;
; -0.964 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.278 ns                 ;
; -0.959 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.262 ns                 ;
; -0.959 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.262 ns                 ;
; -0.959 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.262 ns                 ;
; -0.959 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.262 ns                 ;
; -0.850 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[2]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.239 ns                   ; 2.389 ns                 ;
; -0.807 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.415 ns                 ;
; -0.807 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.415 ns                 ;
; -0.807 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.415 ns                 ;
; -0.807 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.415 ns                 ;
; -0.807 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.415 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.783 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.460 ns                 ;
; -0.780 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.462 ns                 ;
; -0.780 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.462 ns                 ;
; -0.780 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.462 ns                 ;
; -0.745 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.497 ns                 ;
; -0.740 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.239 ns                   ; 2.499 ns                 ;
; -0.740 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.239 ns                   ; 2.499 ns                 ;
; -0.731 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.491 ns                 ;
; -0.731 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.491 ns                 ;
; -0.731 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.491 ns                 ;
; -0.731 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.491 ns                 ;
; -0.731 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.491 ns                 ;
; -0.731 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.491 ns                 ;
; -0.687 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[2]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.556 ns                 ;
; -0.675 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.567 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.552 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.690 ns                 ;
; -0.545 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.677 ns                 ;
; -0.545 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.677 ns                 ;
; -0.545 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.677 ns                 ;
; -0.545 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.677 ns                 ;
; -0.545 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.677 ns                 ;
; -0.545 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.677 ns                 ;
; -0.529 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.693 ns                 ;
; -0.529 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.693 ns                 ;
; -0.529 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.693 ns                 ;
; -0.529 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.693 ns                 ;
; -0.529 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.693 ns                 ;
; -0.523 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.720 ns                 ;
; -0.523 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.720 ns                 ;
; -0.523 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.720 ns                 ;
; -0.523 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.720 ns                 ;
; -0.523 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.720 ns                 ;
; -0.502 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.740 ns                 ;
; -0.502 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.740 ns                 ;
; -0.502 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.740 ns                 ;
; -0.483 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.739 ns                 ;
; -0.483 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.739 ns                 ;
; -0.483 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.739 ns                 ;
; -0.483 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.739 ns                 ;
; -0.483 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.222 ns                   ; 2.739 ns                 ;
; -0.462 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.239 ns                   ; 2.777 ns                 ;
; -0.462 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.239 ns                   ; 2.777 ns                 ;
; -0.462 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.780 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.459 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.784 ns                 ;
; -0.456 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.786 ns                 ;
; -0.456 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.786 ns                 ;
; -0.456 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.786 ns                 ;
; -0.416 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.239 ns                   ; 2.823 ns                 ;
; -0.416 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.239 ns                   ; 2.823 ns                 ;
; -0.412 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.809 ns                 ;
; -0.412 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.809 ns                 ;
; -0.412 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.809 ns                 ;
; -0.412 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.809 ns                 ;
; -0.305 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 2.918 ns                 ;
; -0.305 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 2.918 ns                 ;
; -0.305 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 2.918 ns                 ;
; -0.305 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 2.918 ns                 ;
; -0.284 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.937 ns                 ;
; -0.284 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.937 ns                 ;
; -0.284 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.937 ns                 ;
; -0.284 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.937 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.274 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 2.968 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.273 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.970 ns                 ;
; -0.256 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.965 ns                 ;
; -0.256 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.965 ns                 ;
; -0.256 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.965 ns                 ;
; -0.256 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 2.965 ns                 ;
; -0.245 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.998 ns                 ;
; -0.245 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.998 ns                 ;
; -0.245 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.998 ns                 ;
; -0.245 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.998 ns                 ;
; -0.245 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 2.998 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.228 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.242 ns                   ; 3.014 ns                 ;
; -0.199 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 3.044 ns                 ;
; -0.199 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 3.044 ns                 ;
; -0.199 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 3.044 ns                 ;
; -0.199 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 3.044 ns                 ;
; -0.199 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.243 ns                   ; 3.044 ns                 ;
; -0.187 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.034 ns                 ;
; -0.187 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.034 ns                 ;
; -0.187 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.034 ns                 ;
; -0.187 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.034 ns                 ;
; -0.174 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.049 ns                 ;
; -0.174 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.049 ns                 ;
; -0.174 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.049 ns                 ;
; -0.174 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.049 ns                 ;
; -0.169 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.054 ns                 ;
; -0.169 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.054 ns                 ;
; -0.169 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.054 ns                 ;
; -0.169 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.223 ns                   ; 3.054 ns                 ;
; -0.150 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.071 ns                 ;
; -0.150 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.071 ns                 ;
; -0.150 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.071 ns                 ;
; -0.150 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.071 ns                 ;
; -0.144 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.224 ns                   ; 3.080 ns                 ;
; -0.144 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.224 ns                   ; 3.080 ns                 ;
; -0.144 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.224 ns                   ; 3.080 ns                 ;
; -0.144 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.224 ns                   ; 3.080 ns                 ;
; -0.144 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.224 ns                   ; 3.080 ns                 ;
; -0.123 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.098 ns                 ;
; -0.123 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.098 ns                 ;
; -0.123 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.098 ns                 ;
; -0.123 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.221 ns                   ; 3.098 ns                 ;
; -0.117 ns                               ; DE2_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.244 ns                   ; 3.127 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)   ;                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                     ;
+-----------+--------------+------------+-------------+-------------------------------------------------------+-----------+
; Slack     ; Required tsu ; Actual tsu ; From        ; To                                                    ; To Clock  ;
+-----------+--------------+------------+-------------+-------------------------------------------------------+-----------+
; -0.192 ns ; 1.000 ns     ; 1.192 ns   ; DRAM_DQ[1]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1]       ; CLOCK_50  ;
; -0.192 ns ; 1.000 ns     ; 1.192 ns   ; DRAM_DQ[2]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[2]       ; CLOCK_50  ;
; -0.188 ns ; 1.000 ns     ; 1.188 ns   ; DRAM_DQ[7]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; -0.188 ns ; 1.000 ns     ; 1.188 ns   ; DRAM_DQ[9]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; -0.188 ns ; 1.000 ns     ; 1.188 ns   ; DRAM_DQ[10] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]      ; CLOCK_50  ;
; -0.183 ns ; 1.000 ns     ; 1.183 ns   ; DRAM_DQ[13] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; -0.183 ns ; 1.000 ns     ; 1.183 ns   ; DRAM_DQ[14] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; -0.173 ns ; 1.000 ns     ; 1.173 ns   ; DRAM_DQ[11] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; -0.173 ns ; 1.000 ns     ; 1.173 ns   ; DRAM_DQ[12] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[5]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[5]       ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[3]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[3]       ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[6]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[4]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[4]       ; CLOCK_50  ;
; -0.162 ns ; 1.000 ns     ; 1.162 ns   ; DRAM_DQ[0]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[0]       ; CLOCK_50  ;
; -0.158 ns ; 1.000 ns     ; 1.158 ns   ; DRAM_DQ[8]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; N/A       ; None         ; 5.290 ns   ; KEY[3]      ; DE2_D5M:inst|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A       ; None         ; 5.219 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A       ; None         ; 5.116 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A       ; None         ; 4.403 ns   ; KEY[2]      ; DE2_D5M:inst|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A       ; None         ; 4.058 ns   ; GPIO_1[22]  ; DE2_D5M:inst|rCCD_FVAL                                ; GPIO_1[0] ;
; N/A       ; None         ; 3.916 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[4]           ; CLOCK_50  ;
; N/A       ; None         ; 3.783 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[11]          ; CLOCK_50  ;
; N/A       ; None         ; 3.718 ns   ; GPIO_1[11]  ; DE2_D5M:inst|rCCD_DATA[2]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.713 ns   ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A       ; None         ; 3.669 ns   ; GPIO_1[21]  ; DE2_D5M:inst|rCCD_LVAL                                ; GPIO_1[0] ;
; N/A       ; None         ; 3.662 ns   ; GPIO_1[5]   ; DE2_D5M:inst|rCCD_DATA[8]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.602 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[2]           ; CLOCK_50  ;
; N/A       ; None         ; 3.520 ns   ; GPIO_1[12]  ; DE2_D5M:inst|rCCD_DATA[1]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.516 ns   ; GPIO_1[13]  ; DE2_D5M:inst|rCCD_DATA[0]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.425 ns   ; GPIO_1[4]   ; DE2_D5M:inst|rCCD_DATA[9]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.420 ns   ; GPIO_1[1]   ; DE2_D5M:inst|rCCD_DATA[11]                            ; GPIO_1[0] ;
; N/A       ; None         ; 3.379 ns   ; GPIO_1[3]   ; DE2_D5M:inst|rCCD_DATA[10]                            ; GPIO_1[0] ;
; N/A       ; None         ; 3.341 ns   ; GPIO_1[6]   ; DE2_D5M:inst|rCCD_DATA[7]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.333 ns   ; GPIO_1[7]   ; DE2_D5M:inst|rCCD_DATA[6]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.206 ns   ; GPIO_1[9]   ; DE2_D5M:inst|rCCD_DATA[4]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.155 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[10]          ; CLOCK_50  ;
; N/A       ; None         ; 3.069 ns   ; GPIO_1[8]   ; DE2_D5M:inst|rCCD_DATA[5]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.065 ns   ; GPIO_1[10]  ; DE2_D5M:inst|rCCD_DATA[3]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.921 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[5]           ; CLOCK_50  ;
; N/A       ; None         ; 2.915 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[0]           ; CLOCK_50  ;
; N/A       ; None         ; 2.812 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[6]           ; CLOCK_50  ;
; N/A       ; None         ; 2.791 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[8]           ; CLOCK_50  ;
; N/A       ; None         ; 2.762 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[1]           ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A       ; None         ; 2.439 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A       ; None         ; 2.231 ns   ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[7]           ; CLOCK_50  ;
; N/A       ; None         ; 2.030 ns   ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A       ; None         ; 1.135 ns   ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A       ; None         ; 0.727 ns   ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A       ; None         ; 0.416 ns   ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A       ; None         ; 0.411 ns   ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
+-----------+--------------+------------+-------------+-------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                        ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; -5.782 ns                               ; 1.000 ns                                            ; 6.782 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -5.769 ns                               ; 1.000 ns                                            ; 6.769 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -5.752 ns                               ; 1.000 ns                                            ; 6.752 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -5.734 ns                               ; 1.000 ns                                            ; 6.734 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -5.688 ns                               ; 1.000 ns                                            ; 6.688 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -5.676 ns                               ; 1.000 ns                                            ; 6.676 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -5.661 ns                               ; 1.000 ns                                            ; 6.661 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.657 ns                               ; 1.000 ns                                            ; 6.657 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.646 ns                               ; 1.000 ns                                            ; 6.646 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -5.642 ns                               ; 1.000 ns                                            ; 6.642 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -5.605 ns                               ; 1.000 ns                                            ; 6.605 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -5.604 ns                               ; 1.000 ns                                            ; 6.604 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -5.597 ns                               ; 1.000 ns                                            ; 6.597 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -5.571 ns                               ; 1.000 ns                                            ; 6.571 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -5.567 ns                               ; 1.000 ns                                            ; 6.567 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -5.564 ns                               ; 1.000 ns                                            ; 6.564 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -5.551 ns                               ; 1.000 ns                                            ; 6.551 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.520 ns                               ; 1.000 ns                                            ; 6.520 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -5.475 ns                               ; 1.000 ns                                            ; 6.475 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -5.474 ns                               ; 1.000 ns                                            ; 6.474 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[3]  ; CLOCK_50   ;
; -5.451 ns                               ; 1.000 ns                                            ; 6.451 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[13] ; CLOCK_50   ;
; -5.424 ns                               ; 1.000 ns                                            ; 6.424 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[7]  ; CLOCK_50   ;
; -5.419 ns                               ; 1.000 ns                                            ; 6.419 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -5.411 ns                               ; 1.000 ns                                            ; 6.411 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -5.377 ns                               ; 1.000 ns                                            ; 6.377 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -5.363 ns                               ; 1.000 ns                                            ; 6.363 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -5.331 ns                               ; 1.000 ns                                            ; 6.331 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.293 ns                               ; 1.000 ns                                            ; 6.293 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -5.289 ns                               ; 1.000 ns                                            ; 6.289 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[4]  ; CLOCK_50   ;
; -5.284 ns                               ; 1.000 ns                                            ; 6.284 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -5.277 ns                               ; 1.000 ns                                            ; 6.277 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -5.244 ns                               ; 1.000 ns                                            ; 6.244 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[6]  ; CLOCK_50   ;
; -5.244 ns                               ; 1.000 ns                                            ; 6.244 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[15] ; CLOCK_50   ;
; -5.242 ns                               ; 1.000 ns                                            ; 6.242 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -5.225 ns                               ; 1.000 ns                                            ; 6.225 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[9]  ; CLOCK_50   ;
; -5.217 ns                               ; 1.000 ns                                            ; 6.217 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[11] ; CLOCK_50   ;
; -5.216 ns                               ; 1.000 ns                                            ; 6.216 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[5]  ; CLOCK_50   ;
; -5.188 ns                               ; 1.000 ns                                            ; 6.188 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.172 ns                               ; 1.000 ns                                            ; 6.172 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[14] ; CLOCK_50   ;
; -5.128 ns                               ; 1.000 ns                                            ; 6.128 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[8]  ; CLOCK_50   ;
; -5.088 ns                               ; 1.000 ns                                            ; 6.088 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[12] ; CLOCK_50   ;
; -5.066 ns                               ; 1.000 ns                                            ; 6.066 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -5.053 ns                               ; 1.000 ns                                            ; 6.053 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[10] ; CLOCK_50   ;
; -5.035 ns                               ; 1.000 ns                                            ; 6.035 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -4.989 ns                               ; 1.000 ns                                            ; 5.989 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -4.974 ns                               ; 1.000 ns                                            ; 5.974 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -4.955 ns                               ; 1.000 ns                                            ; 5.955 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[0]  ; CLOCK_50   ;
; -4.813 ns                               ; 1.000 ns                                            ; 5.813 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                              ; DRAM_DQ[1]  ; CLOCK_50   ;
; -2.973 ns                               ; 1.000 ns                                            ; 3.973 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[13] ; CLOCK_50   ;
; -2.973 ns                               ; 1.000 ns                                            ; 3.973 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[14] ; CLOCK_50   ;
; -2.963 ns                               ; 1.000 ns                                            ; 3.963 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[11] ; CLOCK_50   ;
; -2.963 ns                               ; 1.000 ns                                            ; 3.963 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[12] ; CLOCK_50   ;
; -2.962 ns                               ; 1.000 ns                                            ; 3.962 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[7]  ; CLOCK_50   ;
; -2.962 ns                               ; 1.000 ns                                            ; 3.962 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[9]  ; CLOCK_50   ;
; -2.962 ns                               ; 1.000 ns                                            ; 3.962 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[10] ; CLOCK_50   ;
; -2.949 ns                               ; 1.000 ns                                            ; 3.949 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[15] ; CLOCK_50   ;
; -2.932 ns                               ; 1.000 ns                                            ; 3.932 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[8]  ; CLOCK_50   ;
; -2.915 ns                               ; 1.000 ns                                            ; 3.915 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[5]  ; CLOCK_50   ;
; -2.915 ns                               ; 1.000 ns                                            ; 3.915 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[6]  ; CLOCK_50   ;
; -2.915 ns                               ; 1.000 ns                                            ; 3.915 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[3]  ; CLOCK_50   ;
; -2.915 ns                               ; 1.000 ns                                            ; 3.915 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[4]  ; CLOCK_50   ;
; -2.638 ns                               ; 1.000 ns                                            ; 3.638 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[1]  ; CLOCK_50   ;
; -2.638 ns                               ; 1.000 ns                                            ; 3.638 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[2]  ; CLOCK_50   ;
; -2.608 ns                               ; 1.000 ns                                            ; 3.608 ns   ; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.012 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.907 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.873 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.797 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.767 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.730 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.696 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.678 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.555 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.488 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.472 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.453 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.448 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.393 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.379 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.348 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.339 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.314 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.288 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.254 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.238 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.208 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.178 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.171 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.148 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.137 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.119 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.111 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.080 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.077 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.059 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.045 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.996 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.936 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.929 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.913 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.889 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.875 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.869 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.853 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.829 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.820 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.780 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.760 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.720 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.659 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.614 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.537 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.521 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.486 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.471 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.461 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.426 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.424 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.363 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.316 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.256 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.242 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.202 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.180 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.100 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.099 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.055 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.040 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.018 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.995 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[0]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.978 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.918 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[1]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.912 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.908 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.865 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.852 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[2]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.805 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[3]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.804 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.744 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[4]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.683 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.643 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.623 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.621 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.583 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[5]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.561 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.540 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.480 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.459 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.412 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.399 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[8]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.349 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.289 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[9]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.183 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.078 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.044 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.968 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.938 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.901 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.867 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.853 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.849 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.793 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.726 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.708 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.659 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.643 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.619 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.603 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.569 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.550 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.510 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.493 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.463 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.455 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.426 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.392 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.374 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.350 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[0]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.316 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[0]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.251 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.251 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.240 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[1]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.216 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.210 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.184 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.173 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.168 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.144 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.139 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.125 ns  ; GET_MASK:inst4|A5[0]                                                                                                                                                        ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.121 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.075 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.058 ns  ; GET_MASK:inst4|A5[0]                                                                                                                                                        ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.055 ns  ; GET_MASK:inst4|A2[0]                                                                                                                                                        ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.046 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.035 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.998 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.988 ns  ; GET_MASK:inst4|A2[0]                                                                                                                                                        ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.931 ns  ; DE2_D5M:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                                    ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 21.924 ns  ; GET_MASK:inst4|A5[0]                                                                                                                                                        ; VGA_R[3]    ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                             ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 10.263 ns       ; SW[0]    ; VGA_R[7] ;
; N/A   ; None              ; 10.083 ns       ; SW[0]    ; VGA_G[7] ;
; N/A   ; None              ; 10.080 ns       ; SW[1]    ; VGA_R[7] ;
; N/A   ; None              ; 10.041 ns       ; SW[1]    ; VGA_R[0] ;
; N/A   ; None              ; 10.030 ns       ; SW[0]    ; VGA_R[0] ;
; N/A   ; None              ; 9.920 ns        ; SW[0]    ; VGA_R[8] ;
; N/A   ; None              ; 9.900 ns        ; SW[1]    ; VGA_G[7] ;
; N/A   ; None              ; 9.830 ns        ; SW[16]   ; LEDR[16] ;
; N/A   ; None              ; 9.650 ns        ; SW[0]    ; VGA_G[8] ;
; N/A   ; None              ; 9.635 ns        ; SW[14]   ; LEDR[14] ;
; N/A   ; None              ; 9.601 ns        ; SW[13]   ; LEDR[13] ;
; N/A   ; None              ; 9.593 ns        ; SW[17]   ; LEDR[17] ;
; N/A   ; None              ; 9.588 ns        ; SW[0]    ; VGA_B[7] ;
; N/A   ; None              ; 9.564 ns        ; SW[1]    ; VGA_R[8] ;
; N/A   ; None              ; 9.490 ns        ; SW[1]    ; VGA_G[0] ;
; N/A   ; None              ; 9.479 ns        ; SW[0]    ; VGA_G[0] ;
; N/A   ; None              ; 9.405 ns        ; SW[1]    ; VGA_B[7] ;
; N/A   ; None              ; 9.405 ns        ; SW[15]   ; LEDR[15] ;
; N/A   ; None              ; 9.294 ns        ; SW[1]    ; VGA_G[8] ;
; N/A   ; None              ; 9.237 ns        ; SW[0]    ; VGA_R[9] ;
; N/A   ; None              ; 9.163 ns        ; SW[0]    ; VGA_B[8] ;
; N/A   ; None              ; 9.067 ns        ; SW[1]    ; VGA_B[0] ;
; N/A   ; None              ; 9.056 ns        ; SW[0]    ; VGA_B[0] ;
; N/A   ; None              ; 8.989 ns        ; SW[1]    ; VGA_R[1] ;
; N/A   ; None              ; 8.943 ns        ; SW[0]    ; VGA_R[4] ;
; N/A   ; None              ; 8.902 ns        ; SW[0]    ; VGA_G[9] ;
; N/A   ; None              ; 8.817 ns        ; SW[0]    ; VGA_R[6] ;
; N/A   ; None              ; 8.813 ns        ; SW[0]    ; VGA_G[4] ;
; N/A   ; None              ; 8.807 ns        ; SW[1]    ; VGA_B[8] ;
; N/A   ; None              ; 8.763 ns        ; SW[1]    ; VGA_R[2] ;
; N/A   ; None              ; 8.753 ns        ; SW[0]    ; VGA_R[5] ;
; N/A   ; None              ; 8.740 ns        ; SW[1]    ; VGA_R[3] ;
; N/A   ; None              ; 8.633 ns        ; SW[1]    ; VGA_R[6] ;
; N/A   ; None              ; 8.628 ns        ; SW[1]    ; VGA_R[9] ;
; N/A   ; None              ; 8.543 ns        ; SW[1]    ; VGA_G[3] ;
; N/A   ; None              ; 8.541 ns        ; SW[1]    ; VGA_G[1] ;
; N/A   ; None              ; 8.536 ns        ; SW[0]    ; VGA_B[4] ;
; N/A   ; None              ; 8.523 ns        ; SW[1]    ; VGA_G[2] ;
; N/A   ; None              ; 8.497 ns        ; SW[0]    ; VGA_R[1] ;
; N/A   ; None              ; 8.426 ns        ; SW[1]    ; VGA_R[4] ;
; N/A   ; None              ; 8.332 ns        ; SW[0]    ; VGA_B[9] ;
; N/A   ; None              ; 8.326 ns        ; SW[0]    ; VGA_G[6] ;
; N/A   ; None              ; 8.321 ns        ; SW[0]    ; VGA_G[5] ;
; N/A   ; None              ; 8.296 ns        ; SW[1]    ; VGA_G[4] ;
; N/A   ; None              ; 8.295 ns        ; SW[1]    ; VGA_G[9] ;
; N/A   ; None              ; 8.254 ns        ; SW[1]    ; VGA_B[1] ;
; N/A   ; None              ; 8.142 ns        ; SW[1]    ; VGA_G[6] ;
; N/A   ; None              ; 8.133 ns        ; SW[1]    ; VGA_R[5] ;
; N/A   ; None              ; 8.129 ns        ; SW[0]    ; VGA_R[2] ;
; N/A   ; None              ; 8.124 ns        ; SW[0]    ; VGA_R[3] ;
; N/A   ; None              ; 8.109 ns        ; SW[0]    ; VGA_B[6] ;
; N/A   ; None              ; 8.079 ns        ; SW[0]    ; VGA_B[5] ;
; N/A   ; None              ; 8.076 ns        ; SW[1]    ; VGA_B[9] ;
; N/A   ; None              ; 8.074 ns        ; SW[1]    ; VGA_B[2] ;
; N/A   ; None              ; 8.047 ns        ; SW[1]    ; VGA_B[3] ;
; N/A   ; None              ; 8.019 ns        ; SW[1]    ; VGA_B[4] ;
; N/A   ; None              ; 8.016 ns        ; UART_RXD ; UART_TXD ;
; N/A   ; None              ; 7.925 ns        ; SW[1]    ; VGA_B[6] ;
; N/A   ; None              ; 7.907 ns        ; SW[0]    ; VGA_G[3] ;
; N/A   ; None              ; 7.890 ns        ; SW[0]    ; VGA_G[2] ;
; N/A   ; None              ; 7.769 ns        ; SW[0]    ; VGA_B[1] ;
; N/A   ; None              ; 7.719 ns        ; SW[0]    ; VGA_G[1] ;
; N/A   ; None              ; 7.701 ns        ; SW[1]    ; VGA_G[5] ;
; N/A   ; None              ; 7.459 ns        ; SW[1]    ; VGA_B[5] ;
; N/A   ; None              ; 7.442 ns        ; SW[0]    ; VGA_B[2] ;
; N/A   ; None              ; 7.383 ns        ; SW[0]    ; VGA_B[3] ;
; N/A   ; None              ; 6.319 ns        ; SW[7]    ; LEDR[7]  ;
; N/A   ; None              ; 6.211 ns        ; SW[9]    ; LEDR[9]  ;
; N/A   ; None              ; 5.868 ns        ; SW[8]    ; LEDR[8]  ;
; N/A   ; None              ; 5.702 ns        ; SW[5]    ; LEDR[5]  ;
; N/A   ; None              ; 5.696 ns        ; SW[12]   ; LEDR[12] ;
; N/A   ; None              ; 5.678 ns        ; SW[1]    ; LEDR[1]  ;
; N/A   ; None              ; 5.671 ns        ; SW[10]   ; LEDR[10] ;
; N/A   ; None              ; 5.638 ns        ; SW[11]   ; LEDR[11] ;
; N/A   ; None              ; 5.615 ns        ; SW[0]    ; LEDR[0]  ;
; N/A   ; None              ; 5.425 ns        ; SW[3]    ; LEDR[3]  ;
; N/A   ; None              ; 5.338 ns        ; SW[6]    ; LEDR[6]  ;
; N/A   ; None              ; 5.280 ns        ; SW[4]    ; LEDR[4]  ;
; N/A   ; None              ; 5.135 ns        ; SW[2]    ; LEDR[2]  ;
+-------+-------------------+-----------------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                        ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                    ; To Clock  ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------+-----------+
; N/A           ; None        ; 0.337 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A           ; None        ; 0.332 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A           ; None        ; 0.332 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A           ; None        ; 0.329 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A           ; None        ; 0.329 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A           ; None        ; 0.207 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A           ; None        ; 0.204 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A           ; None        ; 0.192 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A           ; None        ; 0.191 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A           ; None        ; 0.190 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A           ; None        ; 0.187 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A           ; None        ; 0.186 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A           ; None        ; 0.185 ns  ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A           ; None        ; -0.181 ns ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
; N/A           ; None        ; -0.186 ns ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A           ; None        ; -0.471 ns ; SW[0]       ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A           ; None        ; -0.497 ns ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A           ; None        ; -0.905 ns ; GPIO_1[23]  ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A           ; None        ; -0.994 ns ; DRAM_DQ[8]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; N/A           ; None        ; -0.998 ns ; DRAM_DQ[0]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[0]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[4]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[4]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[3]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[3]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[6]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[5]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[5]       ; CLOCK_50  ;
; N/A           ; None        ; -1.009 ns ; DRAM_DQ[12] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; N/A           ; None        ; -1.009 ns ; DRAM_DQ[11] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; N/A           ; None        ; -1.019 ns ; DRAM_DQ[14] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; N/A           ; None        ; -1.019 ns ; DRAM_DQ[13] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; N/A           ; None        ; -1.024 ns ; DRAM_DQ[10] ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]      ; CLOCK_50  ;
; N/A           ; None        ; -1.024 ns ; DRAM_DQ[9]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; N/A           ; None        ; -1.024 ns ; DRAM_DQ[7]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; N/A           ; None        ; -1.028 ns ; DRAM_DQ[2]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[2]       ; CLOCK_50  ;
; N/A           ; None        ; -1.028 ns ; DRAM_DQ[1]  ; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1]       ; CLOCK_50  ;
; N/A           ; None        ; -1.848 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[4]           ; CLOCK_50  ;
; N/A           ; None        ; -2.001 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[7]           ; CLOCK_50  ;
; N/A           ; None        ; -2.532 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[1]           ; CLOCK_50  ;
; N/A           ; None        ; -2.561 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[8]           ; CLOCK_50  ;
; N/A           ; None        ; -2.582 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[6]           ; CLOCK_50  ;
; N/A           ; None        ; -2.638 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[0]           ; CLOCK_50  ;
; N/A           ; None        ; -2.691 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[5]           ; CLOCK_50  ;
; N/A           ; None        ; -2.764 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[10]          ; CLOCK_50  ;
; N/A           ; None        ; -2.835 ns ; GPIO_1[10]  ; DE2_D5M:inst|rCCD_DATA[3]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.839 ns ; GPIO_1[8]   ; DE2_D5M:inst|rCCD_DATA[5]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.976 ns ; GPIO_1[9]   ; DE2_D5M:inst|rCCD_DATA[4]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.103 ns ; GPIO_1[7]   ; DE2_D5M:inst|rCCD_DATA[6]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.111 ns ; GPIO_1[6]   ; DE2_D5M:inst|rCCD_DATA[7]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.149 ns ; GPIO_1[3]   ; DE2_D5M:inst|rCCD_DATA[10]                            ; GPIO_1[0] ;
; N/A           ; None        ; -3.190 ns ; GPIO_1[1]   ; DE2_D5M:inst|rCCD_DATA[11]                            ; GPIO_1[0] ;
; N/A           ; None        ; -3.195 ns ; GPIO_1[4]   ; DE2_D5M:inst|rCCD_DATA[9]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.286 ns ; GPIO_1[13]  ; DE2_D5M:inst|rCCD_DATA[0]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.290 ns ; GPIO_1[12]  ; DE2_D5M:inst|rCCD_DATA[1]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.372 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[2]           ; CLOCK_50  ;
; N/A           ; None        ; -3.432 ns ; GPIO_1[5]   ; DE2_D5M:inst|rCCD_DATA[8]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.439 ns ; GPIO_1[21]  ; DE2_D5M:inst|rCCD_LVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -3.483 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A           ; None        ; -3.488 ns ; GPIO_1[11]  ; DE2_D5M:inst|rCCD_DATA[2]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.553 ns ; SW[16]      ; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[11]          ; CLOCK_50  ;
; N/A           ; None        ; -3.828 ns ; GPIO_1[22]  ; DE2_D5M:inst|rCCD_FVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -4.173 ns ; KEY[2]      ; DE2_D5M:inst|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A           ; None        ; -4.886 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A           ; None        ; -4.989 ns ; KEY[1]      ; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A           ; None        ; -5.060 ns ; KEY[3]      ; DE2_D5M:inst|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                              ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+
; Option          ; Setting ; From                          ; To                               ; Entity Name ; Help                                                                       ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+
; tsu Requirement ; 4 ns    ; *                             ; rCCD_DATA                        ;             ; No element named rCCD_DATA was found in the netlist                        ;
; tsu Requirement ; 4 ns    ; *                             ; rCCD_FVAL                        ;             ; No element named rCCD_FVAL was found in the netlist                        ;
; tsu Requirement ; 4 ns    ; *                             ; rCCD_LVAL                        ;             ; No element named rCCD_LVAL was found in the netlist                        ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|Pre_FVAL          ;             ; No element named CCD_Capture:u3|Pre_FVAL was found in the netlist          ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|mCCD_DATA         ;             ; No element named CCD_Capture:u3|mCCD_DATA was found in the netlist         ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|mCCD_LVAL         ;             ; No element named CCD_Capture:u3|mCCD_LVAL was found in the netlist         ;
; tco Requirement ; 1 ns    ; *                             ; Sdram_Control_4Port:u11|mDATAOUT ;             ; No element named Sdram_Control_4Port:u11|mDATAOUT was found in the netlist ;
; tco Requirement ; 1 ns    ; *                             ; Sdram_Control_4Port:u6|mDATAOUT  ;             ; No element named Sdram_Control_4Port:u6|mDATAOUT was found in the netlist  ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_B      ; oVGA_B                           ;             ; No element named VGA_Controller:u1|oVGA_B was found in the netlist         ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_BLANK  ; oVGA_BLANK_N                     ;             ; No element named VGA_Controller:u1|oVGA_BLANK was found in the netlist     ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_G      ; oVGA_G                           ;             ; No element named VGA_Controller:u1|oVGA_G was found in the netlist         ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_H_SYNC ; oVGA_HS                          ;             ; No element named VGA_Controller:u1|oVGA_H_SYNC was found in the netlist    ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_R      ; oVGA_R                           ;             ; No element named VGA_Controller:u1|oVGA_R was found in the netlist         ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_V_SYNC ; oVGA_VS                          ;             ; No element named VGA_Controller:u1|oVGA_V_SYNC was found in the netlist    ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 09 18:31:36 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "GPIO_1[0]" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "DE2_D5M:inst|rClk[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -2.101 ns for clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" between source register "DE2_D5M:inst|Reset_Delay:u2|oRST_0" and destination register "DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]"
    Info: + Largest register to register requirement is 1.402 ns
        Info: + Setup relationship between source and destination is 1.642 ns
            Info: + Latch edge is 1.642 ns
                Info: Clock period of Destination clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.026 ns
            Info: + Shortest clock path from clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.662 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X23_Y20_N21; Fanout = 1; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.125 ns ( 79.83 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 2.688 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X24_Y21_N11; Fanout = 11; REG Node = 'DE2_D5M:inst|Reset_Delay:u2|oRST_0'
                Info: Total cell delay = 1.536 ns ( 57.14 % )
                Info: Total interconnect delay = 1.152 ns ( 42.86 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y21_N11; Fanout = 11; REG Node = 'DE2_D5M:inst|Reset_Delay:u2|oRST_0'
        Info: 2: + IC(0.788 ns) + CELL(0.150 ns) = 0.938 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 1; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~1'
        Info: 3: + IC(0.240 ns) + CELL(0.149 ns) = 1.327 ns; Loc. = LCCOMB_X24_Y19_N12; Fanout = 1; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~2'
        Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 1.720 ns; Loc. = LCCOMB_X24_Y19_N0; Fanout = 3; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~3'
        Info: 5: + IC(0.266 ns) + CELL(0.150 ns) = 2.136 ns; Loc. = LCCOMB_X24_Y19_N24; Fanout = 15; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mWR~5'
        Info: 6: + IC(0.707 ns) + CELL(0.660 ns) = 3.503 ns; Loc. = LCFF_X23_Y20_N21; Fanout = 1; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]'
        Info: Total cell delay = 1.258 ns ( 35.91 % )
        Info: Total interconnect delay = 2.245 ns ( 64.09 % )
Warning: Can't achieve timing requirement Clock Setup: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0' along 81 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk1"
Info: Slack time is -5.878 ns for clock "CLOCK_50" between source register "DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]" and destination register "SAVE_IMAGE:inst2|save_gray_out[0]"
    Info: Fmax is 31.49 MHz (period= 31.756 ns)
    Info: + Largest register to register requirement is 9.767 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 4.282 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'DE2_D5M:inst|rClk[0]'
                Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 742; COMB Node = 'DE2_D5M:inst|rClk[0]~clkctrl'
                Info: 4: + IC(0.995 ns) + CELL(0.537 ns) = 4.282 ns; Loc. = LCFF_X35_Y25_N21; Fanout = 3; REG Node = 'SAVE_IMAGE:inst2|save_gray_out[0]'
                Info: Total cell delay = 2.323 ns ( 54.25 % )
                Info: Total interconnect delay = 1.959 ns ( 45.75 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 4.301 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'DE2_D5M:inst|rClk[0]'
                Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 742; COMB Node = 'DE2_D5M:inst|rClk[0]~clkctrl'
                Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 4.301 ns; Loc. = LCFF_X29_Y26_N5; Fanout = 3; REG Node = 'DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]'
                Info: Total cell delay = 2.323 ns ( 54.01 % )
                Info: Total interconnect delay = 1.978 ns ( 45.99 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 15.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y26_N5; Fanout = 3; REG Node = 'DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]'
        Info: 2: + IC(0.509 ns) + CELL(0.414 ns) = 0.923 ns; Loc. = LCCOMB_X29_Y26_N10; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[1]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.994 ns; Loc. = LCCOMB_X29_Y26_N12; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[2]~5'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.153 ns; Loc. = LCCOMB_X29_Y26_N14; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[3]~7'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.563 ns; Loc. = LCCOMB_X29_Y26_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~8'
        Info: 6: + IC(0.431 ns) + CELL(0.485 ns) = 2.479 ns; Loc. = LCCOMB_X30_Y26_N14; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[4]~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.550 ns; Loc. = LCCOMB_X30_Y26_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[5]~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.621 ns; Loc. = LCCOMB_X30_Y26_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.692 ns; Loc. = LCCOMB_X30_Y26_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.102 ns; Loc. = LCCOMB_X30_Y26_N22; Fanout = 6; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~16'
        Info: 11: + IC(0.759 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X30_Y25_N12; Fanout = 4; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_2~0'
        Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 4.703 ns; Loc. = LCCOMB_X30_Y25_N0; Fanout = 5; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_3~1'
        Info: 13: + IC(0.270 ns) + CELL(0.393 ns) = 5.366 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~3'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.437 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~5'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.508 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~7'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.579 ns; Loc. = LCCOMB_X30_Y25_N24; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~9'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.650 ns; Loc. = LCCOMB_X30_Y25_N26; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~11'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.060 ns; Loc. = LCCOMB_X30_Y25_N28; Fanout = 12; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_4~12'
        Info: 19: + IC(0.261 ns) + CELL(0.150 ns) = 6.471 ns; Loc. = LCCOMB_X30_Y25_N30; Fanout = 3; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[50]~9'
        Info: 20: + IC(0.423 ns) + CELL(0.414 ns) = 7.308 ns; Loc. = LCCOMB_X31_Y25_N2; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~3'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.379 ns; Loc. = LCCOMB_X31_Y25_N4; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~5'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.450 ns; Loc. = LCCOMB_X31_Y25_N6; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~7'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.521 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~9'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 7.592 ns; Loc. = LCCOMB_X31_Y25_N10; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~11'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.663 ns; Loc. = LCCOMB_X31_Y25_N12; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~13'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 8.073 ns; Loc. = LCCOMB_X31_Y25_N14; Fanout = 11; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_5~14'
        Info: 27: + IC(0.286 ns) + CELL(0.271 ns) = 8.630 ns; Loc. = LCCOMB_X31_Y25_N24; Fanout = 3; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[60]~14'
        Info: 28: + IC(0.455 ns) + CELL(0.393 ns) = 9.478 ns; Loc. = LCCOMB_X32_Y25_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~3'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 9.549 ns; Loc. = LCCOMB_X32_Y25_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~5'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.620 ns; Loc. = LCCOMB_X32_Y25_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~7'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.691 ns; Loc. = LCCOMB_X32_Y25_N22; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~9'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.762 ns; Loc. = LCCOMB_X32_Y25_N24; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~11'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.833 ns; Loc. = LCCOMB_X32_Y25_N26; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~13'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 9.904 ns; Loc. = LCCOMB_X32_Y25_N28; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~15'
        Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 10.314 ns; Loc. = LCCOMB_X32_Y25_N30; Fanout = 12; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_6~16'
        Info: 36: + IC(0.281 ns) + CELL(0.150 ns) = 10.745 ns; Loc. = LCCOMB_X32_Y25_N4; Fanout = 3; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[70]~22'
        Info: 37: + IC(0.459 ns) + CELL(0.485 ns) = 11.689 ns; Loc. = LCCOMB_X33_Y25_N14; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~3'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 11.760 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~5'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 11.831 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~7'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 11.902 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~9'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 11.973 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~11'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 12.044 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~13'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 12.115 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 2; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~15'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 12.186 ns; Loc. = LCCOMB_X33_Y25_N28; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~17'
        Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 12.596 ns; Loc. = LCCOMB_X33_Y25_N30; Fanout = 13; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_7~18'
        Info: 46: + IC(0.712 ns) + CELL(0.150 ns) = 13.458 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|StageOut[80]~31'
        Info: 47: + IC(0.250 ns) + CELL(0.393 ns) = 14.101 ns; Loc. = LCCOMB_X35_Y25_N0; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~1'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 14.172 ns; Loc. = LCCOMB_X35_Y25_N2; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~3'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 14.243 ns; Loc. = LCCOMB_X35_Y25_N4; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~5'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 14.314 ns; Loc. = LCCOMB_X35_Y25_N6; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~7'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 14.385 ns; Loc. = LCCOMB_X35_Y25_N8; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~9'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 14.456 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~11'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 14.527 ns; Loc. = LCCOMB_X35_Y25_N12; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~13'
        Info: 54: + IC(0.000 ns) + CELL(0.159 ns) = 14.686 ns; Loc. = LCCOMB_X35_Y25_N14; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~15'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 14.757 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 1; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~17'
        Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 15.167 ns; Loc. = LCCOMB_X35_Y25_N18; Fanout = 4; COMB Node = 'RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|op_8~18'
        Info: 57: + IC(0.244 ns) + CELL(0.150 ns) = 15.561 ns; Loc. = LCCOMB_X35_Y25_N20; Fanout = 1; COMB Node = 'SAVE_IMAGE:inst2|save_gray_out~8'
        Info: 58: + IC(0.000 ns) + CELL(0.084 ns) = 15.645 ns; Loc. = LCFF_X35_Y25_N21; Fanout = 3; REG Node = 'SAVE_IMAGE:inst2|save_gray_out[0]'
        Info: Total cell delay = 10.051 ns ( 64.24 % )
        Info: Total interconnect delay = 5.594 ns ( 35.76 % )
Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 79 path(s). See Report window for details.
Info: Clock "GPIO_1[0]" has Internal fmax of 105.11 MHz between source register "DE2_D5M:inst|RAW2RGB:u4|mDVAL" and destination register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]" (period= 9.514 ns)
    Info: + Longest register to register delay is 5.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y22_N9; Fanout = 3; REG Node = 'DE2_D5M:inst|RAW2RGB:u4|mDVAL'
        Info: 2: + IC(1.531 ns) + CELL(0.150 ns) = 1.681 ns; Loc. = LCCOMB_X50_Y21_N12; Fanout = 46; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0'
        Info: 3: + IC(0.455 ns) + CELL(0.275 ns) = 2.411 ns; Loc. = LCCOMB_X49_Y21_N16; Fanout = 4; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~0'
        Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 2.965 ns; Loc. = LCCOMB_X49_Y21_N22; Fanout = 3; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0'
        Info: 5: + IC(0.285 ns) + CELL(0.416 ns) = 3.666 ns; Loc. = LCCOMB_X49_Y21_N24; Fanout = 2; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|_~1'
        Info: 6: + IC(0.277 ns) + CELL(0.275 ns) = 4.218 ns; Loc. = LCCOMB_X49_Y21_N6; Fanout = 1; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3'
        Info: 7: + IC(1.165 ns) + CELL(0.366 ns) = 5.749 ns; Loc. = LCFF_X61_Y21_N7; Fanout = 4; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
        Info: Total cell delay = 1.757 ns ( 30.56 % )
        Info: Total interconnect delay = 3.992 ns ( 69.44 % )
    Info: - Smallest clock skew is 1.206 ns
        Info: + Shortest clock path from clock "GPIO_1[0]" to destination register is 3.555 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 681; COMB Node = 'GPIO_1~35'
            Info: 3: + IC(2.156 ns) + CELL(0.537 ns) = 3.555 ns; Loc. = LCFF_X61_Y21_N7; Fanout = 4; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
            Info: Total cell delay = 1.399 ns ( 39.35 % )
            Info: Total interconnect delay = 2.156 ns ( 60.65 % )
        Info: - Longest clock path from clock "GPIO_1[0]" to source register is 2.349 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 681; COMB Node = 'GPIO_1~35'
            Info: 3: + IC(0.950 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X61_Y22_N9; Fanout = 3; REG Node = 'DE2_D5M:inst|RAW2RGB:u4|mDVAL'
            Info: Total cell delay = 1.399 ns ( 59.56 % )
            Info: Total interconnect delay = 0.950 ns ( 40.44 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 391 ps for clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" between source register "DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw" and destination register "DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 1; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
            Info: - Shortest clock path from clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" to source register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X22_Y16_N31; Fanout = 3; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.159 ns for clock "CLOCK_50" between source register "DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]" and destination register "DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]"
    Info: + Shortest register to register delay is 1.083 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y18_N23; Fanout = 4; REG Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]'
        Info: 2: + IC(0.724 ns) + CELL(0.275 ns) = 0.999 ns; Loc. = LCCOMB_X46_Y18_N26; Fanout = 1; COMB Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|Mux9~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.083 ns; Loc. = LCFF_X46_Y18_N27; Fanout = 1; REG Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]'
        Info: Total cell delay = 0.359 ns ( 33.15 % )
        Info: Total interconnect delay = 0.724 ns ( 66.85 % )
    Info: - Smallest register to register requirement is 3.242 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.226 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 5.910 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.962 ns) + CELL(0.787 ns) = 3.748 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 3; REG Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(0.590 ns) + CELL(0.000 ns) = 4.338 ns; Loc. = CLKCTRL_G7; Fanout = 72; COMB Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 5.910 ns; Loc. = LCFF_X46_Y18_N27; Fanout = 1; REG Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]'
                Info: Total cell delay = 2.323 ns ( 39.31 % )
                Info: Total interconnect delay = 3.587 ns ( 60.69 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.684 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X43_Y18_N23; Fanout = 4; REG Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]'
                Info: Total cell delay = 1.536 ns ( 57.23 % )
                Info: Total interconnect delay = 1.148 ns ( 42.77 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 235 path(s). See Report window for details.
Warning: Can't achieve timing requirement tsu along 15 path(s). See Report window for details.
Info: Slack time is -192 ps for clock "CLOCK_50" between source pin "DRAM_DQ[1]" and destination register "DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1]"
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 1.192 ns
        Info: + Longest pin to register delay is 1.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA2; Fanout = 1; PIN Node = 'DRAM_DQ[1]'
            Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y8_N2; Fanout = 2; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1]'
            Info: Total cell delay = 1.229 ns ( 100.00 % )
        Info: - Offset between input clock "CLOCK_50" and output clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" is -2.358 ns
        Info: + Micro setup delay of destination is 0.076 ns
        Info: - Shortest clock path from clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.112 ns) + CELL(0.268 ns) = 2.471 ns; Loc. = IOC_X0_Y8_N2; Fanout = 2; REG Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1]'
            Info: Total cell delay = 0.268 ns ( 10.85 % )
            Info: Total interconnect delay = 2.203 ns ( 89.15 % )
Warning: Can't achieve timing requirement tco along 64 path(s). See Report window for details.
Info: Slack time is -5.782 ns for clock "CLOCK_50" between source memory "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]" and destination pin "DRAM_DQ[7]"
    Info: + tco requirement for source memory and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 6.782 ns
        Info: + Offset between input clock "CLOCK_50" and output clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" is -2.358 ns
        Info: + Longest clock path from clock "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0" to source memory is 2.699 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 660; COMB Node = 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(0.973 ns) + CELL(0.635 ns) = 2.699 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]'
            Info: Total cell delay = 0.635 ns ( 23.53 % )
            Info: Total interconnect delay = 2.064 ns ( 76.47 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Longest memory to pin delay is 6.232 ns
            Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]'
            Info: 2: + IC(0.974 ns) + CELL(0.150 ns) = 1.212 ns; Loc. = LCCOMB_X27_Y19_N2; Fanout = 1; COMB Node = 'DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAIN[7]~8'
            Info: 3: + IC(2.358 ns) + CELL(2.662 ns) = 6.232 ns; Loc. = PIN_V7; Fanout = 0; PIN Node = 'DRAM_DQ[7]'
            Info: Total cell delay = 2.900 ns ( 46.53 % )
            Info: Total interconnect delay = 3.332 ns ( 53.47 % )
Info: Longest tpd from source pin "SW[0]" to destination pin "VGA_R[7]" is 10.263 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 69; PIN Node = 'SW[0]'
    Info: 2: + IC(2.351 ns) + CELL(0.438 ns) = 3.788 ns; Loc. = LCCOMB_X29_Y28_N28; Fanout = 4; COMB Node = 'change_color:inst12|blue_out[8]~4'
    Info: 3: + IC(0.471 ns) + CELL(0.150 ns) = 4.409 ns; Loc. = LCCOMB_X30_Y28_N0; Fanout = 6; COMB Node = 'change_color:inst12|blue_out[7]~8'
    Info: 4: + IC(0.290 ns) + CELL(0.420 ns) = 5.119 ns; Loc. = LCCOMB_X30_Y28_N24; Fanout = 1; COMB Node = 'change_color:inst12|red_out[7]~5'
    Info: 5: + IC(0.270 ns) + CELL(0.438 ns) = 5.827 ns; Loc. = LCCOMB_X30_Y28_N2; Fanout = 1; COMB Node = 'change_color:inst12|red_out[7]~6'
    Info: 6: + IC(1.648 ns) + CELL(2.788 ns) = 10.263 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R[7]'
    Info: Total cell delay = 5.233 ns ( 50.99 % )
    Info: Total interconnect delay = 5.030 ns ( 49.01 % )
Info: th for register "DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]" (data pin = "SW[0]", clock pin = "CLOCK_50") is 0.337 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X43_Y18_N7; Fanout = 5; REG Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]'
        Info: Total cell delay = 1.536 ns ( 57.23 % )
        Info: Total interconnect delay = 1.148 ns ( 42.77 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 69; PIN Node = 'SW[0]'
        Info: 2: + IC(1.248 ns) + CELL(0.366 ns) = 2.613 ns; Loc. = LCFF_X43_Y18_N7; Fanout = 5; REG Node = 'DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]'
        Info: Total cell delay = 1.365 ns ( 52.24 % )
        Info: Total interconnect delay = 1.248 ns ( 47.76 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Mon Jul 09 18:31:38 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


