#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Wed Jan  9 14:17:19 2019
# Process ID: 31345
# Current directory: /home/casper/sdmay19-41/test_zcu106
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/casper/sdmay19-41/test_zcu106/vivado.log
# Journal file: /home/casper/sdmay19-41/test_zcu106/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xczu7ev-ffvc1156-2-e
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/casper/sdmay19-41/test_zcu106/top.v:]
# read_xdc top.xdc
# synth_design -top top -part xczu7ev-ffvc1156-2-e
Command: synth_design -top top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31351 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.715 ; gain = 88.883 ; free physical = 2803 ; free virtual = 59727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/casper/sdmay19-41/test_zcu106/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/casper/sdmay19-41/test_zcu106/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.340 ; gain = 133.508 ; free physical = 2818 ; free virtual = 59741
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.340 ; gain = 133.508 ; free physical = 2817 ; free virtual = 59741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.340 ; gain = 133.508 ; free physical = 2817 ; free virtual = 59741
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/casper/sdmay19-41/test_zcu106/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -filter {mr_ff == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:13]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
Finished Parsing XDC File [/home/casper/sdmay19-41/test_zcu106/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/casper/sdmay19-41/test_zcu106/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.414 ; gain = 0.000 ; free physical = 2000 ; free virtual = 58923
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2441.414 ; gain = 1211.582 ; free physical = 2060 ; free virtual = 58984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2441.414 ; gain = 1211.582 ; free physical = 2060 ; free virtual = 58984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2441.414 ; gain = 1211.582 ; free physical = 2060 ; free virtual = 58983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2441.414 ; gain = 1211.582 ; free physical = 2061 ; free virtual = 58985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2441.414 ; gain = 1211.582 ; free physical = 2050 ; free virtual = 58976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2673.016 ; gain = 1443.184 ; free physical = 1551 ; free virtual = 58476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2673.016 ; gain = 1443.184 ; free physical = 1551 ; free virtual = 58476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     4|
|3     |LUT1   |     1|
|4     |FDRE   |    27|
|5     |IBUFDS |     1|
|6     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.031 ; gain = 1453.199 ; free physical = 1550 ; free virtual = 58475
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2683.031 ; gain = 375.125 ; free physical = 1590 ; free virtual = 58515
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2683.039 ; gain = 1453.199 ; free physical = 1590 ; free virtual = 58515
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casper/sdmay19-41/test_zcu106/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -filter {mr_ff == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:13]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/casper/sdmay19-41/test_zcu106/top.xdc:17]
Finished Parsing XDC File [/home/casper/sdmay19-41/test_zcu106/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:12 . Memory (MB): peak = 2718.664 ; gain = 1500.402 ; free physical = 1563 ; free virtual = 58488
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3833.238 ; gain = 1114.574 ; free physical = 938 ; free virtual = 57863
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3833.238 ; gain = 0.000 ; free physical = 938 ; free virtual = 57863
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3833.238 ; gain = 0.000 ; free physical = 937 ; free virtual = 57862
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3897.270 ; gain = 64.031 ; free physical = 926 ; free virtual = 57851

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: aa165741

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 926 ; free virtual = 57851

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115f47ab6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 926 ; free virtual = 57851
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 115f47ab6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 926 ; free virtual = 57851
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d53cdafb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 926 ; free virtual = 57851
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d53cdafb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 926 ; free virtual = 57851
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1540428ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 927 ; free virtual = 57852
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1540428ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 927 ; free virtual = 57852
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 927 ; free virtual = 57852
Ending Logic Optimization Task | Checksum: 1540428ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 927 ; free virtual = 57852

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1540428ce

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 927 ; free virtual = 57852

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1540428ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 927 ; free virtual = 57852
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 922 ; free virtual = 57847
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7dbbaaae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 922 ; free virtual = 57847
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.270 ; gain = 0.000 ; free physical = 922 ; free virtual = 57847

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a0f549d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3921.281 ; gain = 24.012 ; free physical = 912 ; free virtual = 57837

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 106fbf11c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3953.297 ; gain = 56.027 ; free physical = 909 ; free virtual = 57834

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 106fbf11c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3953.297 ; gain = 56.027 ; free physical = 909 ; free virtual = 57834
Phase 1 Placer Initialization | Checksum: 106fbf11c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3953.297 ; gain = 56.027 ; free physical = 909 ; free virtual = 57834

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b73dde29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4033.336 ; gain = 136.066 ; free physical = 902 ; free virtual = 57827

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 846 ; free virtual = 57771

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 164b040d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 846 ; free virtual = 57771
Phase 2 Global Placement | Checksum: 1578bc22f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 846 ; free virtual = 57772

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1578bc22f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 846 ; free virtual = 57772

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16fe1d2a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 843 ; free virtual = 57768

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e525e9bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 843 ; free virtual = 57768

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e525e9bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 842 ; free virtual = 57767

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 14213d776

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 835 ; free virtual = 57760

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 14213d776

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 835 ; free virtual = 57761

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 101fd92b4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 836 ; free virtual = 57762

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1376244fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 818 ; free virtual = 57743

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 22a286523

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 835 ; free virtual = 57760

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 22a286523

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 835 ; free virtual = 57760

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 22a286523

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 834 ; free virtual = 57759
Phase 3 Detail Placement | Checksum: 22a286523

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 834 ; free virtual = 57759

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fe0a42bd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fe0a42bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 834 ; free virtual = 57759
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.317. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16f900414

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 834 ; free virtual = 57759
Phase 4.1 Post Commit Optimization | Checksum: 16f900414

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 834 ; free virtual = 57759

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16f900414

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 845 ; free virtual = 57770

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24b27d7d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 821 ; free virtual = 57746

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24b27d7d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 821 ; free virtual = 57746
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b27d7d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 821 ; free virtual = 57746
Ending Placer Task | Checksum: 21b0f82a5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 892 ; free virtual = 57817
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4052.355 ; gain = 155.086 ; free physical = 892 ; free virtual = 57817
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 892 ; free virtual = 57817
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 891 ; free virtual = 57816
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 864 ; free virtual = 57790
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 891 ; free virtual = 57816
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dfdbfdcb ConstDB: 0 ShapeSum: 5f9bb11d RouteDB: db97d3bd

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: df8694b7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 594 ; free virtual = 57519
Post Restoration Checksum: NetGraph: b1582f2a NumContArr: f74a33fa Constraints: 19c9b18d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c26c14b1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 594 ; free virtual = 57519

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c26c14b1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 539 ; free virtual = 57464

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c26c14b1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4052.355 ; gain = 0.000 ; free physical = 539 ; free virtual = 57464

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: eae2d4ec

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 451 ; free virtual = 57376

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1172548ec

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 451 ; free virtual = 57376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.341  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 2 Router Initialization | Checksum: a555ffce

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 457 ; free virtual = 57383

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19e221f95

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 443 ; free virtual = 57369

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.258  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 18b6ac858

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 443 ; free virtual = 57369

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 18b6ac858

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 443 ; free virtual = 57369
Phase 4 Rip-up And Reroute | Checksum: 18b6ac858

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 443 ; free virtual = 57369

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18b6ac858

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 447 ; free virtual = 57372

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18b6ac858

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 447 ; free virtual = 57372
Phase 5 Delay and Skew Optimization | Checksum: 18b6ac858

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 447 ; free virtual = 57372

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fb21466e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 447 ; free virtual = 57372
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.258  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fb21466e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 447 ; free virtual = 57372
Phase 6 Post Hold Fix | Checksum: fb21466e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 447 ; free virtual = 57372

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.30227e-05 %
  Global Horizontal Routing Utilization  = 5.19212e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fb21466e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 444 ; free virtual = 57369

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fb21466e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 443 ; free virtual = 57369

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fb21466e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 444 ; free virtual = 57369

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.258  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fb21466e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 448 ; free virtual = 57373
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 516 ; free virtual = 57441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 4060.566 ; gain = 8.211 ; free physical = 516 ; free virtual = 57442
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.258        0.000                      0                   52        0.055        0.000                      0                   52        3.725        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk125_p  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p            7.258        0.000                      0                   52        0.055        0.000                      0                   52        3.725        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4060.566 ; gain = 0.000 ; free physical = 515 ; free virtual = 57444
INFO: [Common 17-1381] The checkpoint '/home/casper/sdmay19-41/test_zcu106/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/casper/sdmay19-41/test_zcu106/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/casper/sdmay19-41/test_zcu106/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jan  9 14:20:31 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4142.348 ; gain = 33.758 ; free physical = 455 ; free virtual = 57400
# quit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  9 14:20:31 2019...
