{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ansiportlist_2.v",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 17.9,
        "synthesis_time(ms)": 4,
        "Pi": 8,
        "Po": 60,
        "logic element": 94,
        "Adder": 10,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 94,
        "Total Node": 105
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ansiportlist.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 60,
        "logic element": 94,
        "Adder": 10,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 94,
        "Total Node": 105
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binops.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 60,
        "logic element": 94,
        "Adder": 10,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 94,
        "Total Node": 105
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "blob_merge.v",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 397,
        "synthesis_time(ms)": 392.8,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 25080,
        "latch": 735,
        "Adder": 6311,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1933,
        "Average Path": 4,
        "Estimated LUTs": 40048,
        "Total Node": 32127
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_memory.v",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.7,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 20,
        "latch": 12,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign_using_vectors.v",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.7,
        "synthesis_time(ms)": 0.6,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_sfifo_rtl.v",
        "warnings": [
            "bm_sfifo_rtl.v:69:1 [NETLIST] Rounding memory <fifo_mem> of size <15> to closest power of two: 16."
        ],
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 126,
        "latch": 20,
        "Adder": 20,
        "Multiplier": 0,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 126,
        "Total Node": 175
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_cordic_v_18_18_18.v",
        "max_rss(MiB)": 48.4,
        "exec_time(ms)": 247.6,
        "synthesis_time(ms)": 243.5,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 8456,
        "latch": 2052,
        "Adder": 2109,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 650,
        "Average Path": 5,
        "Estimated LUTs": 8715,
        "Total Node": 12618
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_cordic_v_8_8_8.v",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 46.6,
        "synthesis_time(ms)": 42.6,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2026,
        "latch": 432,
        "Adder": 459,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 220,
        "Average Path": 5,
        "Estimated LUTs": 2060,
        "Total Node": 2918
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fft_256_8.v",
        "max_rss(MiB)": 51.8,
        "exec_time(ms)": 271.8,
        "synthesis_time(ms)": 267.7,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 12474,
        "latch": 2685,
        "Adder": 567,
        "Multiplier": 32,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 486,
        "Average Path": 7,
        "Estimated LUTs": 15550,
        "Total Node": 15759
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fir_24_16_16.v",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 218.7,
        "synthesis_time(ms)": 214.7,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4694,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 137,
        "Average Path": 4,
        "Estimated LUTs": 4694,
        "Total Node": 7674
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fir_3_8_8.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 12.8,
        "synthesis_time(ms)": 8.8,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 362,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 46,
        "Average Path": 4,
        "Estimated LUTs": 362,
        "Total Node": 570
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ch_intrinsics.v",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 18.4,
        "synthesis_time(ms)": 14.3,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 787,
        "latch": 233,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 3156,
        "Total Node": 1029
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "CRC33_D264.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 272.9,
        "synthesis_time(ms)": 268.8,
        "Pi": 297,
        "Po": 33,
        "logic element": 552,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 552,
        "Total Node": 552
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq1.v",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 12.2,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 745,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 130,
        "Average Path": 4,
        "Estimated LUTs": 755,
        "Total Node": 1076
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq2.v",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 9.5,
        "synthesis_time(ms)": 5.3,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 355,
        "latch": 96,
        "Adder": 142,
        "Multiplier": 7,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 365,
        "Total Node": 601
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "fir_scu_rtl_restructured_for_cmm_exp.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 23.1,
        "synthesis_time(ms)": 19,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 2259,
        "latch": 355,
        "Adder": 20,
        "Multiplier": 17,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 321,
        "Average Path": 4,
        "Estimated LUTs": 2266,
        "Total Node": 2652
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "iir1.v",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 16.8,
        "synthesis_time(ms)": 12.7,
        "Latch Drivers": 2,
        "Pi": 10,
        "Po": 25,
        "logic element": 414,
        "latch": 17,
        "Adder": 76,
        "Multiplier": 5,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 5,
        "Estimated LUTs": 418,
        "Total Node": 514
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "iir_no_combinational.v",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.7,
        "synthesis_time(ms)": 11.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 10,
        "logic element": 129,
        "latch": 16,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 163,
        "Total Node": 156
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU8PEEng.v",
        "warnings": [
            "LU8PEEng.v:138:1 [PARSE_TO_AST] NWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:139:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:140:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:141:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:677:1 [PARSE_TO_AST] BLOCKWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:678:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:679:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU8PEEng.v:680:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:686:1 [PARSE_TO_AST] TOPWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2448:1 [PARSE_TO_AST] wFIFOINPUTWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2456:1 [PARSE_TO_AST] aFIFOWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2462:1 [PARSE_TO_AST] BURSTLEN is redefined, overwritting its value",
            "LU8PEEng.v:2466:1 [PARSE_TO_AST] MEMCONWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2467:1 [PARSE_TO_AST] MEMCONNUMBYTES is redefined, overwritting its value",
            "LU8PEEng.v:2468:1 [PARSE_TO_AST] DDRSIZEWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2471:1 [PARSE_TO_AST] RAMWIDTH is redefined, overwritting its value",
            "LU8PEEng.v:2472:1 [PARSE_TO_AST] RAMNUMBYTES is redefined, overwritting its value",
            "LU8PEEng.v:2473:1 [PARSE_TO_AST] RAMSIZEWIDTH is redefined, overwritting its value"
        ],
        "max_rss(MiB)": 214.7,
        "exec_time(ms)": 2846.7,
        "synthesis_time(ms)": 2842.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 44646,
        "latch": 6630,
        "Adder": 5124,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 4818,
        "Average Path": 5,
        "Estimated LUTs": 77036,
        "Total Node": 57818
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "matmul.v",
        "warnings": [
            "matmul.v:42:1 [NETLIST] indexing into memory with matrix_multiplication has larger input than memory. Unused pins:",
            "matmul.v:46:8 [NETLIST] indexing into memory with matrix_multiplication has larger input than memory. Unused pins:"
        ],
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 5.8,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 50,
        "latch": 7,
        "Adder": 17,
        "Multiplier": 4,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 50,
        "Total Node": 81
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mcml.v",
        "max_rss(MiB)": 854.3,
        "exec_time(ms)": 10638,
        "synthesis_time(ms)": 10633.9,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 183973,
        "latch": 56235,
        "Adder": 24448,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 25824,
        "Average Path": 4,
        "Estimated LUTs": 193978,
        "Total Node": 265032
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memory_controller.v",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.8,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "latch": 12,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 21
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkPktMerge.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 57.5,
        "synthesis_time(ms)": 53.4,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 665,
        "latch": 36,
        "Adder": 45,
        "Multiplier": 0,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 127,
        "Average Path": 4,
        "Estimated LUTs": 665,
        "Total Node": 1206
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "oc54_cpu.v",
        "max_rss(MiB)": 16,
        "exec_time(ms)": 57.5,
        "synthesis_time(ms)": 53.4,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 3873,
        "latch": 426,
        "Adder": 624,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 828,
        "Average Path": 4,
        "Estimated LUTs": 5300,
        "Total Node": 4925
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "paj_framebuftop_hierarchy_no_mem_no_combinational.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 41.5,
        "synthesis_time(ms)": 37.4,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1943,
        "latch": 607,
        "Adder": 142,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 107,
        "Average Path": 5,
        "Estimated LUTs": 2244,
        "Total Node": 2693
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sha.v",
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 477.8,
        "synthesis_time(ms)": 473.6,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4027,
        "latch": 911,
        "Adder": 309,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1847,
        "Average Path": 4,
        "Estimated LUTs": 50528,
        "Total Node": 5248
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision0.v",
        "max_rss(MiB)": 119.9,
        "exec_time(ms)": 840.1,
        "synthesis_time(ms)": 836.1,
        "Latch Drivers": 1,
        "Pi": 92,
        "Po": 104,
        "logic element": 16037,
        "latch": 13495,
        "Adder": 2920,
        "Multiplier": 0,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 202,
        "Average Path": 4,
        "Estimated LUTs": 22244,
        "Total Node": 33477
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision1.v",
        "max_rss(MiB)": 90.3,
        "exec_time(ms)": 674.3,
        "synthesis_time(ms)": 670.3,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 13667,
        "latch": 11789,
        "Adder": 2388,
        "Multiplier": 152,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 210,
        "Average Path": 4,
        "Estimated LUTs": 20599,
        "Total Node": 27997
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision2.v",
        "max_rss(MiB)": 135.2,
        "exec_time(ms)": 929.4,
        "synthesis_time(ms)": 925.4,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 11918,
        "latch": 18416,
        "Adder": 14347,
        "Multiplier": 540,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 144,
        "Average Path": 4,
        "Estimated LUTs": 14307,
        "Total Node": 45222
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision3.v",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 21.9,
        "synthesis_time(ms)": 17.8,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1226,
        "latch": 102,
        "Adder": 28,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 63,
        "Average Path": 5,
        "Estimated LUTs": 2053,
        "Total Node": 1358
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
