// Seed: 2866523796
module module_0 #(
    parameter id_4 = 32'd36,
    parameter id_5 = 32'd60
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_4.id_5 = 1; module_2(
      id_3, id_3, id_3, id_1
  );
endmodule
module module_1 (
    input wire id_0
);
  uwire id_2;
  module_0(
      id_2, id_2, id_2
  );
  wire id_3;
  always @(negedge id_2) begin
    assert (1) $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    module_2,
    id_3
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_2;
endmodule
