#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d40230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d54b50 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x1d406c0 .functor NOT 1, L_0x1dc6d90, C4<0>, C4<0>, C4<0>;
L_0x1dc6c10 .functor XOR 12, L_0x1dc6ad0, L_0x1dc6b70, C4<000000000000>, C4<000000000000>;
L_0x1dc6d20 .functor XOR 12, L_0x1dc6c10, L_0x1dc6c80, C4<000000000000>, C4<000000000000>;
v0x1dbdc30_0 .net *"_ivl_10", 11 0, L_0x1dc6c80;  1 drivers
v0x1dbdd30_0 .net *"_ivl_12", 11 0, L_0x1dc6d20;  1 drivers
v0x1dbde10_0 .net *"_ivl_2", 11 0, L_0x1dc6a30;  1 drivers
v0x1dbded0_0 .net *"_ivl_4", 11 0, L_0x1dc6ad0;  1 drivers
v0x1dbdfb0_0 .net *"_ivl_6", 11 0, L_0x1dc6b70;  1 drivers
v0x1dbe0e0_0 .net *"_ivl_8", 11 0, L_0x1dc6c10;  1 drivers
v0x1dbe1c0_0 .var "clk", 0 0;
v0x1dbe260_0 .net "in", 0 0, v0x1db8a20_0;  1 drivers
v0x1dbe300_0 .net "next_state_dut", 9 0, L_0x1dc5000;  1 drivers
v0x1dbe3a0_0 .net "next_state_ref", 9 0, L_0x1dc1030;  1 drivers
v0x1dbe4b0_0 .net "out1_dut", 0 0, L_0x1dc67e0;  1 drivers
v0x1dbe550_0 .net "out1_ref", 0 0, L_0x1d43510;  1 drivers
v0x1dbe5f0_0 .net "out2_dut", 0 0, L_0x1dc6940;  1 drivers
v0x1dbe690_0 .net "out2_ref", 0 0, L_0x1d443b0;  1 drivers
v0x1dbe760_0 .net "state", 9 0, v0x1db8d50_0;  1 drivers
v0x1dbe800_0 .var/2u "stats1", 287 0;
v0x1dbe8a0_0 .var/2u "strobe", 0 0;
v0x1dbe940_0 .net "tb_match", 0 0, L_0x1dc6d90;  1 drivers
v0x1dbea10_0 .net "tb_mismatch", 0 0, L_0x1d406c0;  1 drivers
v0x1dbeab0_0 .net "wavedrom_enable", 0 0, v0x1db8f90_0;  1 drivers
v0x1dbeb80_0 .net "wavedrom_title", 511 0, v0x1db9050_0;  1 drivers
L_0x1dc6a30 .concat [ 1 1 10 0], L_0x1d443b0, L_0x1d43510, L_0x1dc1030;
L_0x1dc6ad0 .concat [ 1 1 10 0], L_0x1d443b0, L_0x1d43510, L_0x1dc1030;
L_0x1dc6b70 .concat [ 1 1 10 0], L_0x1dc6940, L_0x1dc67e0, L_0x1dc5000;
L_0x1dc6c80 .concat [ 1 1 10 0], L_0x1d443b0, L_0x1d43510, L_0x1dc1030;
L_0x1dc6d90 .cmp/eeq 12, L_0x1dc6a30, L_0x1dc6d20;
S_0x1d54ce0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1d54b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1d43510 .functor OR 1, L_0x1dbecd0, L_0x1dbed70, C4<0>, C4<0>;
L_0x1d443b0 .functor OR 1, L_0x1dbef00, L_0x1dbefa0, C4<0>, C4<0>;
L_0x1d44b00 .functor OR 1, L_0x1dbf480, L_0x1dbf520, C4<0>, C4<0>;
L_0x1d41510 .functor OR 1, L_0x1d44b00, L_0x1dbf6b0, C4<0>, C4<0>;
L_0x1d62680 .functor OR 1, L_0x1d41510, L_0x1dbf820, C4<0>, C4<0>;
L_0x1d8f250 .functor AND 1, L_0x1dbf160, L_0x1d62680, C4<1>, C4<1>;
L_0x1dbfc00 .functor OR 1, L_0x1dbfa50, L_0x1dbfaf0, C4<0>, C4<0>;
L_0x1dbfdb0 .functor OR 1, L_0x1dbfc00, L_0x1dbfd10, C4<0>, C4<0>;
L_0x1dbff10 .functor AND 1, v0x1db8a20_0, L_0x1dbfdb0, C4<1>, C4<1>;
L_0x1dbfb90 .functor AND 1, v0x1db8a20_0, L_0x1dbffd0, C4<1>, C4<1>;
L_0x1dc0240 .functor AND 1, v0x1db8a20_0, L_0x1dc01a0, C4<1>, C4<1>;
L_0x1dc03e0 .functor AND 1, v0x1db8a20_0, L_0x1dc02b0, C4<1>, C4<1>;
L_0x1dc05b0 .functor AND 1, v0x1db8a20_0, L_0x1dc0510, C4<1>, C4<1>;
L_0x1dc07e0 .functor AND 1, v0x1db8a20_0, L_0x1dc06a0, C4<1>, C4<1>;
L_0x1dc04a0 .functor OR 1, L_0x1dc0950, L_0x1dc09f0, C4<0>, C4<0>;
L_0x1dc0c40 .functor AND 1, v0x1db8a20_0, L_0x1dc04a0, C4<1>, C4<1>;
L_0x1dc0ef0 .functor AND 1, L_0x1dc0740, L_0x1dc0d90, C4<1>, C4<1>;
L_0x1dc15b0 .functor AND 1, L_0x1dc13a0, L_0x1dc1510, C4<1>, C4<1>;
v0x1d436c0_0 .net *"_ivl_1", 0 0, L_0x1dbecd0;  1 drivers
v0x1d444c0_0 .net *"_ivl_100", 0 0, L_0x1dc13a0;  1 drivers
v0x1d44560_0 .net *"_ivl_102", 0 0, L_0x1dc1510;  1 drivers
v0x1d44d70_0 .net *"_ivl_104", 0 0, L_0x1dc15b0;  1 drivers
v0x1d44e10_0 .net *"_ivl_15", 0 0, L_0x1dbf160;  1 drivers
v0x1d41660_0 .net *"_ivl_17", 4 0, L_0x1dbf290;  1 drivers
v0x1d41700_0 .net *"_ivl_19", 0 0, L_0x1dbf480;  1 drivers
v0x1db5520_0 .net *"_ivl_21", 0 0, L_0x1dbf520;  1 drivers
v0x1db5600_0 .net *"_ivl_22", 0 0, L_0x1d44b00;  1 drivers
v0x1db56e0_0 .net *"_ivl_25", 0 0, L_0x1dbf6b0;  1 drivers
v0x1db57c0_0 .net *"_ivl_26", 0 0, L_0x1d41510;  1 drivers
v0x1db58a0_0 .net *"_ivl_29", 0 0, L_0x1dbf820;  1 drivers
v0x1db5980_0 .net *"_ivl_3", 0 0, L_0x1dbed70;  1 drivers
v0x1db5a60_0 .net *"_ivl_30", 0 0, L_0x1d62680;  1 drivers
v0x1db5b40_0 .net *"_ivl_33", 0 0, L_0x1d8f250;  1 drivers
v0x1db5c00_0 .net *"_ivl_37", 0 0, L_0x1dbfa50;  1 drivers
v0x1db5ce0_0 .net *"_ivl_39", 0 0, L_0x1dbfaf0;  1 drivers
v0x1db5dc0_0 .net *"_ivl_40", 0 0, L_0x1dbfc00;  1 drivers
v0x1db5ea0_0 .net *"_ivl_43", 0 0, L_0x1dbfd10;  1 drivers
v0x1db5f80_0 .net *"_ivl_44", 0 0, L_0x1dbfdb0;  1 drivers
v0x1db6060_0 .net *"_ivl_47", 0 0, L_0x1dbff10;  1 drivers
v0x1db6120_0 .net *"_ivl_51", 0 0, L_0x1dbffd0;  1 drivers
v0x1db6200_0 .net *"_ivl_53", 0 0, L_0x1dbfb90;  1 drivers
v0x1db62c0_0 .net *"_ivl_57", 0 0, L_0x1dc01a0;  1 drivers
v0x1db63a0_0 .net *"_ivl_59", 0 0, L_0x1dc0240;  1 drivers
v0x1db6460_0 .net *"_ivl_63", 0 0, L_0x1dc02b0;  1 drivers
v0x1db6540_0 .net *"_ivl_65", 0 0, L_0x1dc03e0;  1 drivers
v0x1db6600_0 .net *"_ivl_69", 0 0, L_0x1dc0510;  1 drivers
v0x1db66e0_0 .net *"_ivl_7", 0 0, L_0x1dbef00;  1 drivers
v0x1db67c0_0 .net *"_ivl_71", 0 0, L_0x1dc05b0;  1 drivers
v0x1db6880_0 .net *"_ivl_75", 0 0, L_0x1dc06a0;  1 drivers
v0x1db6960_0 .net *"_ivl_77", 0 0, L_0x1dc07e0;  1 drivers
v0x1db6a20_0 .net *"_ivl_81", 0 0, L_0x1dc0950;  1 drivers
v0x1db6d10_0 .net *"_ivl_83", 0 0, L_0x1dc09f0;  1 drivers
v0x1db6df0_0 .net *"_ivl_84", 0 0, L_0x1dc04a0;  1 drivers
v0x1db6ed0_0 .net *"_ivl_87", 0 0, L_0x1dc0c40;  1 drivers
v0x1db6f90_0 .net *"_ivl_9", 0 0, L_0x1dbefa0;  1 drivers
v0x1db7070_0 .net *"_ivl_91", 0 0, L_0x1dc0740;  1 drivers
v0x1db7130_0 .net *"_ivl_93", 0 0, L_0x1dc0d90;  1 drivers
v0x1db7210_0 .net *"_ivl_95", 0 0, L_0x1dc0ef0;  1 drivers
v0x1db72d0_0 .net "in", 0 0, v0x1db8a20_0;  alias, 1 drivers
v0x1db7390_0 .net "next_state", 9 0, L_0x1dc1030;  alias, 1 drivers
v0x1db7470_0 .net "out1", 0 0, L_0x1d43510;  alias, 1 drivers
v0x1db7530_0 .net "out2", 0 0, L_0x1d443b0;  alias, 1 drivers
v0x1db75f0_0 .net "state", 9 0, v0x1db8d50_0;  alias, 1 drivers
L_0x1dbecd0 .part v0x1db8d50_0, 8, 1;
L_0x1dbed70 .part v0x1db8d50_0, 9, 1;
L_0x1dbef00 .part v0x1db8d50_0, 7, 1;
L_0x1dbefa0 .part v0x1db8d50_0, 9, 1;
L_0x1dbf160 .reduce/nor v0x1db8a20_0;
L_0x1dbf290 .part v0x1db8d50_0, 0, 5;
L_0x1dbf480 .reduce/or L_0x1dbf290;
L_0x1dbf520 .part v0x1db8d50_0, 7, 1;
L_0x1dbf6b0 .part v0x1db8d50_0, 8, 1;
L_0x1dbf820 .part v0x1db8d50_0, 9, 1;
L_0x1dbfa50 .part v0x1db8d50_0, 0, 1;
L_0x1dbfaf0 .part v0x1db8d50_0, 8, 1;
L_0x1dbfd10 .part v0x1db8d50_0, 9, 1;
L_0x1dbffd0 .part v0x1db8d50_0, 1, 1;
L_0x1dc01a0 .part v0x1db8d50_0, 2, 1;
L_0x1dc02b0 .part v0x1db8d50_0, 3, 1;
L_0x1dc0510 .part v0x1db8d50_0, 4, 1;
L_0x1dc06a0 .part v0x1db8d50_0, 5, 1;
L_0x1dc0950 .part v0x1db8d50_0, 6, 1;
L_0x1dc09f0 .part v0x1db8d50_0, 7, 1;
L_0x1dc0740 .reduce/nor v0x1db8a20_0;
L_0x1dc0d90 .part v0x1db8d50_0, 5, 1;
LS_0x1dc1030_0_0 .concat8 [ 1 1 1 1], L_0x1d8f250, L_0x1dbff10, L_0x1dbfb90, L_0x1dc0240;
LS_0x1dc1030_0_4 .concat8 [ 1 1 1 1], L_0x1dc03e0, L_0x1dc05b0, L_0x1dc07e0, L_0x1dc0c40;
LS_0x1dc1030_0_8 .concat8 [ 1 1 0 0], L_0x1dc0ef0, L_0x1dc15b0;
L_0x1dc1030 .concat8 [ 4 4 2 0], LS_0x1dc1030_0_0, LS_0x1dc1030_0_4, LS_0x1dc1030_0_8;
L_0x1dc13a0 .reduce/nor v0x1db8a20_0;
L_0x1dc1510 .part v0x1db8d50_0, 6, 1;
S_0x1db7770 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1d54b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1db87a0_0 .net "clk", 0 0, v0x1dbe1c0_0;  1 drivers
v0x1db8880_0 .var/2s "errored1", 31 0;
v0x1db8960_0 .var/2s "errored2", 31 0;
v0x1db8a20_0 .var "in", 0 0;
v0x1db8ac0_0 .net "next_state_dut", 9 0, L_0x1dc5000;  alias, 1 drivers
v0x1db8bd0_0 .net "next_state_ref", 9 0, L_0x1dc1030;  alias, 1 drivers
v0x1db8c90_0 .var/2s "onehot_error", 31 0;
v0x1db8d50_0 .var "state", 9 0;
v0x1db8e10_0 .var "state_error", 9 0;
v0x1db8ed0_0 .net "tb_match", 0 0, L_0x1dc6d90;  alias, 1 drivers
v0x1db8f90_0 .var "wavedrom_enable", 0 0;
v0x1db9050_0 .var "wavedrom_title", 511 0;
E_0x1d505d0 .event negedge, v0x1db87a0_0;
E_0x1d50820 .event posedge, v0x1db87a0_0;
S_0x1db79b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x1db7770;
 .timescale -12 -12;
v0x1db7bf0_0 .var/2s "i", 31 0;
E_0x1d4fea0/0 .event negedge, v0x1db87a0_0;
E_0x1d4fea0/1 .event posedge, v0x1db87a0_0;
E_0x1d4fea0 .event/or E_0x1d4fea0/0, E_0x1d4fea0/1;
S_0x1db7cf0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x1db7770;
 .timescale -12 -12;
v0x1db7ef0_0 .var/2s "i", 31 0;
S_0x1db7fd0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x1db7770;
 .timescale -12 -12;
v0x1db81b0_0 .var/2s "i", 31 0;
S_0x1db8290 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1db7770;
 .timescale -12 -12;
v0x1db8470_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1db8570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1db7770;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1db9230 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1d54b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1dc1850 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc18c0 .functor AND 1, L_0x1dc17b0, L_0x1dc1850, C4<1>, C4<1>;
L_0x1dc1a70 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc1ae0 .functor AND 1, L_0x1dc19d0, L_0x1dc1a70, C4<1>, C4<1>;
L_0x1dc1bf0 .functor OR 1, L_0x1dc18c0, L_0x1dc1ae0, C4<0>, C4<0>;
L_0x1dc1da0 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2060 .functor AND 1, L_0x1dc1d00, L_0x1dc1da0, C4<1>, C4<1>;
L_0x1dc2170 .functor OR 1, L_0x1dc1bf0, L_0x1dc2060, C4<0>, C4<0>;
L_0x1dc2370 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc23e0 .functor AND 1, L_0x1dc22d0, L_0x1dc2370, C4<1>, C4<1>;
L_0x1dc2550 .functor OR 1, L_0x1dc2170, L_0x1dc23e0, C4<0>, C4<0>;
L_0x1dc26b0 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2790 .functor AND 1, L_0x1dc2610, L_0x1dc26b0, C4<1>, C4<1>;
L_0x1dc28a0 .functor OR 1, L_0x1dc2550, L_0x1dc2790, C4<0>, C4<0>;
L_0x1dc2720 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2b10 .functor AND 1, L_0x1dc2a30, L_0x1dc2720, C4<1>, C4<1>;
L_0x1dc2cb0 .functor OR 1, L_0x1dc28a0, L_0x1dc2b10, C4<0>, C4<0>;
L_0x1dc2e60 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2f70 .functor AND 1, L_0x1dc2dc0, L_0x1dc2e60, C4<1>, C4<1>;
L_0x1dc3080 .functor OR 1, L_0x1dc2cb0, L_0x1dc2f70, C4<0>, C4<0>;
L_0x1dc3290 .functor AND 1, L_0x1dc2ed0, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc3800 .functor AND 1, L_0x1dc3350, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc3980 .functor OR 1, L_0x1dc3290, L_0x1dc3800, C4<0>, C4<0>;
L_0x1dc3b90 .functor AND 1, L_0x1dc3a90, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc3d70 .functor AND 1, L_0x1dc3cd0, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc3f40 .functor AND 1, L_0x1dc3e30, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc4180 .functor AND 1, L_0x1dc40e0, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc3ed0 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc4450 .functor AND 1, L_0x1dc4240, L_0x1dc3ed0, C4<1>, C4<1>;
L_0x1dc4560 .functor OR 1, L_0x1dc4180, L_0x1dc4450, C4<0>, C4<0>;
L_0x1dc4810 .functor AND 1, L_0x1dc4770, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc4a00 .functor AND 1, L_0x1dc48d0, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc4bd0 .functor OR 1, L_0x1dc4810, L_0x1dc4a00, C4<0>, C4<0>;
L_0x1dc4d80 .functor AND 1, L_0x1dc4ce0, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc50a0 .functor AND 1, L_0x1dc4f60, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc5160 .functor OR 1, L_0x1dc4d80, L_0x1dc50a0, C4<0>, C4<0>;
L_0x1dc5440 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc58c0 .functor AND 1, L_0x1dc53a0, L_0x1dc5440, C4<1>, C4<1>;
L_0x1dc5310 .functor AND 1, L_0x1dc5270, v0x1db8a20_0, C4<1>, C4<1>;
L_0x1dc5c10 .functor OR 1, L_0x1dc58c0, L_0x1dc5310, C4<0>, C4<0>;
L_0x1dc62a0 .functor NOT 1, v0x1db8a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dc6310 .functor AND 1, L_0x1dc6140, L_0x1dc62a0, C4<1>, C4<1>;
L_0x1dc67e0 .functor OR 1, L_0x1dc65d0, L_0x1dc6670, C4<0>, C4<0>;
v0x1db94a0_0 .net *"_ivl_10", 0 0, L_0x1dc1a70;  1 drivers
v0x1db9580_0 .net *"_ivl_103", 0 0, L_0x1dc4770;  1 drivers
v0x1db9660_0 .net *"_ivl_104", 0 0, L_0x1dc4810;  1 drivers
v0x1db9750_0 .net *"_ivl_107", 0 0, L_0x1dc48d0;  1 drivers
v0x1db9830_0 .net *"_ivl_108", 0 0, L_0x1dc4a00;  1 drivers
v0x1db9960_0 .net *"_ivl_110", 0 0, L_0x1dc4bd0;  1 drivers
v0x1db9a40_0 .net *"_ivl_115", 0 0, L_0x1dc4ce0;  1 drivers
v0x1db9b20_0 .net *"_ivl_116", 0 0, L_0x1dc4d80;  1 drivers
v0x1db9c00_0 .net *"_ivl_119", 0 0, L_0x1dc4f60;  1 drivers
v0x1db9d70_0 .net *"_ivl_12", 0 0, L_0x1dc1ae0;  1 drivers
v0x1db9e50_0 .net *"_ivl_120", 0 0, L_0x1dc50a0;  1 drivers
v0x1db9f30_0 .net *"_ivl_122", 0 0, L_0x1dc5160;  1 drivers
v0x1dba010_0 .net *"_ivl_127", 0 0, L_0x1dc53a0;  1 drivers
v0x1dba0f0_0 .net *"_ivl_128", 0 0, L_0x1dc5440;  1 drivers
v0x1dba1d0_0 .net *"_ivl_130", 0 0, L_0x1dc58c0;  1 drivers
v0x1dba2b0_0 .net *"_ivl_133", 0 0, L_0x1dc5270;  1 drivers
v0x1dba390_0 .net *"_ivl_134", 0 0, L_0x1dc5310;  1 drivers
v0x1dba580_0 .net *"_ivl_136", 0 0, L_0x1dc5c10;  1 drivers
v0x1dba660_0 .net *"_ivl_14", 0 0, L_0x1dc1bf0;  1 drivers
v0x1dba740_0 .net *"_ivl_142", 0 0, L_0x1dc6140;  1 drivers
v0x1dba820_0 .net *"_ivl_143", 0 0, L_0x1dc62a0;  1 drivers
v0x1dba900_0 .net *"_ivl_145", 0 0, L_0x1dc6310;  1 drivers
v0x1dba9e0_0 .net *"_ivl_148", 0 0, L_0x1dc65d0;  1 drivers
v0x1dbaac0_0 .net *"_ivl_150", 0 0, L_0x1dc6670;  1 drivers
v0x1dbaba0_0 .net *"_ivl_17", 0 0, L_0x1dc1d00;  1 drivers
v0x1dbac80_0 .net *"_ivl_18", 0 0, L_0x1dc1da0;  1 drivers
v0x1dbad60_0 .net *"_ivl_20", 0 0, L_0x1dc2060;  1 drivers
v0x1dbae40_0 .net *"_ivl_22", 0 0, L_0x1dc2170;  1 drivers
v0x1dbaf20_0 .net *"_ivl_25", 0 0, L_0x1dc22d0;  1 drivers
v0x1dbb000_0 .net *"_ivl_26", 0 0, L_0x1dc2370;  1 drivers
v0x1dbb0e0_0 .net *"_ivl_28", 0 0, L_0x1dc23e0;  1 drivers
v0x1dbb1c0_0 .net *"_ivl_3", 0 0, L_0x1dc17b0;  1 drivers
v0x1dbb2a0_0 .net *"_ivl_30", 0 0, L_0x1dc2550;  1 drivers
v0x1dbb590_0 .net *"_ivl_33", 0 0, L_0x1dc2610;  1 drivers
v0x1dbb670_0 .net *"_ivl_34", 0 0, L_0x1dc26b0;  1 drivers
v0x1dbb750_0 .net *"_ivl_36", 0 0, L_0x1dc2790;  1 drivers
v0x1dbb830_0 .net *"_ivl_38", 0 0, L_0x1dc28a0;  1 drivers
v0x1dbb910_0 .net *"_ivl_4", 0 0, L_0x1dc1850;  1 drivers
v0x1dbb9f0_0 .net *"_ivl_41", 0 0, L_0x1dc2a30;  1 drivers
v0x1dbbad0_0 .net *"_ivl_42", 0 0, L_0x1dc2720;  1 drivers
v0x1dbbbb0_0 .net *"_ivl_44", 0 0, L_0x1dc2b10;  1 drivers
v0x1dbbc90_0 .net *"_ivl_46", 0 0, L_0x1dc2cb0;  1 drivers
v0x1dbbd70_0 .net *"_ivl_49", 0 0, L_0x1dc2dc0;  1 drivers
v0x1dbbe50_0 .net *"_ivl_50", 0 0, L_0x1dc2e60;  1 drivers
v0x1dbbf30_0 .net *"_ivl_52", 0 0, L_0x1dc2f70;  1 drivers
v0x1dbc010_0 .net *"_ivl_54", 0 0, L_0x1dc3080;  1 drivers
v0x1dbc0f0_0 .net *"_ivl_59", 0 0, L_0x1dc2ed0;  1 drivers
v0x1dbc1d0_0 .net *"_ivl_6", 0 0, L_0x1dc18c0;  1 drivers
v0x1dbc2b0_0 .net *"_ivl_60", 0 0, L_0x1dc3290;  1 drivers
v0x1dbc390_0 .net *"_ivl_63", 0 0, L_0x1dc3350;  1 drivers
v0x1dbc470_0 .net *"_ivl_64", 0 0, L_0x1dc3800;  1 drivers
v0x1dbc550_0 .net *"_ivl_66", 0 0, L_0x1dc3980;  1 drivers
v0x1dbc630_0 .net *"_ivl_71", 0 0, L_0x1dc3a90;  1 drivers
v0x1dbc710_0 .net *"_ivl_72", 0 0, L_0x1dc3b90;  1 drivers
v0x1dbc7f0_0 .net *"_ivl_77", 0 0, L_0x1dc3cd0;  1 drivers
v0x1dbc8d0_0 .net *"_ivl_78", 0 0, L_0x1dc3d70;  1 drivers
v0x1dbc9b0_0 .net *"_ivl_83", 0 0, L_0x1dc3e30;  1 drivers
v0x1dbca90_0 .net *"_ivl_84", 0 0, L_0x1dc3f40;  1 drivers
v0x1dbcb70_0 .net *"_ivl_89", 0 0, L_0x1dc40e0;  1 drivers
v0x1dbcc50_0 .net *"_ivl_9", 0 0, L_0x1dc19d0;  1 drivers
v0x1dbcd30_0 .net *"_ivl_90", 0 0, L_0x1dc4180;  1 drivers
v0x1dbce10_0 .net *"_ivl_93", 0 0, L_0x1dc4240;  1 drivers
v0x1dbcef0_0 .net *"_ivl_94", 0 0, L_0x1dc3ed0;  1 drivers
v0x1dbcfd0_0 .net *"_ivl_96", 0 0, L_0x1dc4450;  1 drivers
v0x1dbd0b0_0 .net *"_ivl_98", 0 0, L_0x1dc4560;  1 drivers
v0x1dbd5a0_0 .net "in", 0 0, v0x1db8a20_0;  alias, 1 drivers
v0x1dbd640_0 .net "next_state", 9 0, L_0x1dc5000;  alias, 1 drivers
v0x1dbd700_0 .net "out1", 0 0, L_0x1dc67e0;  alias, 1 drivers
v0x1dbd7a0_0 .net "out2", 0 0, L_0x1dc6940;  alias, 1 drivers
v0x1dbd860_0 .net "state", 9 0, v0x1db8d50_0;  alias, 1 drivers
L_0x1dc17b0 .part v0x1db8d50_0, 0, 1;
L_0x1dc19d0 .part v0x1db8d50_0, 1, 1;
L_0x1dc1d00 .part v0x1db8d50_0, 2, 1;
L_0x1dc22d0 .part v0x1db8d50_0, 3, 1;
L_0x1dc2610 .part v0x1db8d50_0, 4, 1;
L_0x1dc2a30 .part v0x1db8d50_0, 8, 1;
L_0x1dc2dc0 .part v0x1db8d50_0, 9, 1;
L_0x1dc2ed0 .part v0x1db8d50_0, 0, 1;
L_0x1dc3350 .part v0x1db8d50_0, 8, 1;
L_0x1dc3a90 .part v0x1db8d50_0, 1, 1;
L_0x1dc3cd0 .part v0x1db8d50_0, 2, 1;
L_0x1dc3e30 .part v0x1db8d50_0, 3, 1;
L_0x1dc40e0 .part v0x1db8d50_0, 4, 1;
L_0x1dc4240 .part v0x1db8d50_0, 6, 1;
L_0x1dc4770 .part v0x1db8d50_0, 5, 1;
L_0x1dc48d0 .part v0x1db8d50_0, 6, 1;
L_0x1dc4ce0 .part v0x1db8d50_0, 6, 1;
L_0x1dc4f60 .part v0x1db8d50_0, 7, 1;
L_0x1dc53a0 .part v0x1db8d50_0, 5, 1;
L_0x1dc5270 .part v0x1db8d50_0, 8, 1;
LS_0x1dc5000_0_0 .concat8 [ 1 1 1 1], L_0x1dc3080, L_0x1dc3980, L_0x1dc3b90, L_0x1dc3d70;
LS_0x1dc5000_0_4 .concat8 [ 1 1 1 1], L_0x1dc3f40, L_0x1dc4560, L_0x1dc4bd0, L_0x1dc5160;
LS_0x1dc5000_0_8 .concat8 [ 1 1 0 0], L_0x1dc5c10, L_0x1dc6310;
L_0x1dc5000 .concat8 [ 4 4 2 0], LS_0x1dc5000_0_0, LS_0x1dc5000_0_4, LS_0x1dc5000_0_8;
L_0x1dc6140 .part v0x1db8d50_0, 6, 1;
L_0x1dc65d0 .part v0x1db8d50_0, 8, 1;
L_0x1dc6670 .part v0x1db8d50_0, 9, 1;
L_0x1dc6940 .part v0x1db8d50_0, 7, 1;
S_0x1dbda10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1d54b50;
 .timescale -12 -12;
E_0x1d36a20 .event anyedge, v0x1dbe8a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dbe8a0_0;
    %nor/r;
    %assign/vec4 v0x1dbe8a0_0, 0;
    %wait E_0x1d36a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1db7770;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db8880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db8960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db8c90_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1db8e10_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x1db7770;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d50820;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x1d4fea0;
    %load/vec4 v0x1db8e10_0;
    %load/vec4 v0x1db8bd0_0;
    %load/vec4 v0x1db8ac0_0;
    %xor;
    %or;
    %assign/vec4 v0x1db8e10_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x1db7770;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1db8d50_0, 0;
    %wait E_0x1d505d0;
    %fork t_1, S_0x1db79b0;
    %jmp t_0;
    .scope S_0x1db79b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db7bf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1db7bf0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d4fea0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1db7bf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1db8d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1db8a20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db7bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1db7bf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1db7770;
t_0 %join;
    %fork t_3, S_0x1db7cf0;
    %jmp t_2;
    .scope S_0x1db7cf0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db7ef0_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1db7ef0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x1d4fea0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1db7ef0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1db8d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1db8a20_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db7ef0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1db7ef0_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x1db7770;
t_2 %join;
    %wait E_0x1d505d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1db8570;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d4fea0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1db8d50_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1db8a20_0, 0;
    %load/vec4 v0x1db8ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db8c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1db8c90_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db8880_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d4fea0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1db8d50_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1db8a20_0, 0;
    %load/vec4 v0x1db8ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db8880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1db8880_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1db8c90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1db8880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db8960_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d4fea0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1db8d50_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1db8a20_0, 0;
    %load/vec4 v0x1db8ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db8960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1db8960_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x1db8c90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x1db8960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x1db8c90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1db8880_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x1db8960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x1db7fd0;
    %jmp t_4;
    .scope S_0x1db7fd0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db81b0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x1db81b0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1db8e10_0;
    %load/vec4 v0x1db81b0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x1db81b0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db81b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1db81b0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x1db7770;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d54b50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbe8a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d54b50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dbe1c0_0;
    %inv;
    %store/vec4 v0x1dbe1c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d54b50;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1db87a0_0, v0x1dbea10_0, v0x1dbe260_0, v0x1dbe760_0, v0x1dbe3a0_0, v0x1dbe300_0, v0x1dbe550_0, v0x1dbe4b0_0, v0x1dbe690_0, v0x1dbe5f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d54b50;
T_9 ;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d54b50;
T_10 ;
    %wait E_0x1d4fea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dbe800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
    %load/vec4 v0x1dbe940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dbe800_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1dbe3a0_0;
    %load/vec4 v0x1dbe3a0_0;
    %load/vec4 v0x1dbe300_0;
    %xor;
    %load/vec4 v0x1dbe3a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1dbe550_0;
    %load/vec4 v0x1dbe550_0;
    %load/vec4 v0x1dbe4b0_0;
    %xor;
    %load/vec4 v0x1dbe550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x1dbe690_0;
    %load/vec4 v0x1dbe690_0;
    %load/vec4 v0x1dbe5f0_0;
    %xor;
    %load/vec4 v0x1dbe690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1dbe800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbe800_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/fsm_onehot/iter0/response3/top_module.sv";
