
A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000601c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08006128  08006128  00007128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006268  08006268  00008098  2**0
                  CONTENTS
  4 .ARM          00000000  08006268  08006268  00008098  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006268  08006268  00008098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006268  08006268  00007268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800626c  0800626c  0000726c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08006270  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000037c  20000098  08006308  00008098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  08006308  00008414  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010649  00000000  00000000  000080c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029cf  00000000  00000000  0001870a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  0001b0d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d29  00000000  00000000  0001c1c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a6e  00000000  00000000  0001cef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f7d  00000000  00000000  00036960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d50c  00000000  00000000  0004d8dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dade9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a98  00000000  00000000  000dae2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	08006110 	.word	0x08006110

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	08006110 	.word	0x08006110

0800014c <isButtonPressed>:
int KeyReg[10] = {0};
int TimeOutForKeyPress =  500;
int button_long_pressed[10]={0};
int button_flag[10]={0};
int state[10] = {0};
int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	@ (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	@ (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000104 	.word	0x20000104

08000180 <getKeyInput>:
		return 1;
	}
	return 0;
}

void getKeyInput(){
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
//  KeyReg2 = KeyReg1;
//  KeyReg1 = KeyReg0;
 	KeyReg[0] = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin);
 8000186:	2101      	movs	r1, #1
 8000188:	4858      	ldr	r0, [pc, #352]	@ (80002ec <getKeyInput+0x16c>)
 800018a:	f002 ffb7 	bl	80030fc <HAL_GPIO_ReadPin>
 800018e:	4603      	mov	r3, r0
 8000190:	461a      	mov	r2, r3
 8000192:	4b57      	ldr	r3, [pc, #348]	@ (80002f0 <getKeyInput+0x170>)
 8000194:	601a      	str	r2, [r3, #0]
 	KeyReg[1] = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin);
 8000196:	2102      	movs	r1, #2
 8000198:	4854      	ldr	r0, [pc, #336]	@ (80002ec <getKeyInput+0x16c>)
 800019a:	f002 ffaf 	bl	80030fc <HAL_GPIO_ReadPin>
 800019e:	4603      	mov	r3, r0
 80001a0:	461a      	mov	r2, r3
 80001a2:	4b53      	ldr	r3, [pc, #332]	@ (80002f0 <getKeyInput+0x170>)
 80001a4:	605a      	str	r2, [r3, #4]
 	KeyReg[2] = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin);
 80001a6:	2110      	movs	r1, #16
 80001a8:	4850      	ldr	r0, [pc, #320]	@ (80002ec <getKeyInput+0x16c>)
 80001aa:	f002 ffa7 	bl	80030fc <HAL_GPIO_ReadPin>
 80001ae:	4603      	mov	r3, r0
 80001b0:	461a      	mov	r2, r3
 80001b2:	4b4f      	ldr	r3, [pc, #316]	@ (80002f0 <getKeyInput+0x170>)
 80001b4:	609a      	str	r2, [r3, #8]
 	KeyReg[3] = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin);
 80001b6:	2101      	movs	r1, #1
 80001b8:	484e      	ldr	r0, [pc, #312]	@ (80002f4 <getKeyInput+0x174>)
 80001ba:	f002 ff9f 	bl	80030fc <HAL_GPIO_ReadPin>
 80001be:	4603      	mov	r3, r0
 80001c0:	461a      	mov	r2, r3
 80001c2:	4b4b      	ldr	r3, [pc, #300]	@ (80002f0 <getKeyInput+0x170>)
 80001c4:	60da      	str	r2, [r3, #12]
//  KeyReg[5] = HAL_GPIO_ReadPin(BUTTON6_GPIO_Port, BUTTON6_Pin);
//  KeyReg[6] = HAL_GPIO_ReadPin(BUTTON7_GPIO_Port, BUTTON7_Pin);
//  KeyReg[7] = HAL_GPIO_ReadPin(BUTTON8_GPIO_Port, BUTTON8_Pin);
//  KeyReg[8] = HAL_GPIO_ReadPin(BUTTON9_GPIO_Port, BUTTON9_Pin);
//  KeyReg[9] = HAL_GPIO_ReadPin(BUTTON10_GPIO_Port, BUTTON10_Pin);
  for(int i=0;i<4;i++){
 80001c6:	2300      	movs	r3, #0
 80001c8:	607b      	str	r3, [r7, #4]
 80001ca:	e086      	b.n	80002da <getKeyInput+0x15a>
	  switch(state[i]){
 80001cc:	4a4a      	ldr	r2, [pc, #296]	@ (80002f8 <getKeyInput+0x178>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001d4:	2b04      	cmp	r3, #4
 80001d6:	d878      	bhi.n	80002ca <getKeyInput+0x14a>
 80001d8:	a201      	add	r2, pc, #4	@ (adr r2, 80001e0 <getKeyInput+0x60>)
 80001da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001de:	bf00      	nop
 80001e0:	080001f5 	.word	0x080001f5
 80001e4:	08000217 	.word	0x08000217
 80001e8:	0800023b 	.word	0x0800023b
 80001ec:	0800025f 	.word	0x0800025f
 80001f0:	08000295 	.word	0x08000295
	  	case 0:	// KeyReg2 == NORMAL_STATE && KeyReg1 == NORMAL_STATE
		  button_flag[i] = 0;
 80001f4:	4a41      	ldr	r2, [pc, #260]	@ (80002fc <getKeyInput+0x17c>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	2100      	movs	r1, #0
 80001fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  if(KeyReg[i] == PRESSED_STATE) state[i] = 1;
 80001fe:	4a3c      	ldr	r2, [pc, #240]	@ (80002f0 <getKeyInput+0x170>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000206:	2b00      	cmp	r3, #0
 8000208:	d161      	bne.n	80002ce <getKeyInput+0x14e>
 800020a:	4a3b      	ldr	r2, [pc, #236]	@ (80002f8 <getKeyInput+0x178>)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	2101      	movs	r1, #1
 8000210:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000214:	e05b      	b.n	80002ce <getKeyInput+0x14e>
		case 1:	// KeyReg2 == NORMAL_STATE && KeyReg1 == PRESSED_STATE
			if (KeyReg[i] == PRESSED_STATE)
 8000216:	4a36      	ldr	r2, [pc, #216]	@ (80002f0 <getKeyInput+0x170>)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800021e:	2b00      	cmp	r3, #0
 8000220:	d105      	bne.n	800022e <getKeyInput+0xae>
				state[i] = 3;
 8000222:	4a35      	ldr	r2, [pc, #212]	@ (80002f8 <getKeyInput+0x178>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	2103      	movs	r1, #3
 8000228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			else
				state[i] = 2;
			break;
 800022c:	e052      	b.n	80002d4 <getKeyInput+0x154>
				state[i] = 2;
 800022e:	4a32      	ldr	r2, [pc, #200]	@ (80002f8 <getKeyInput+0x178>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	2102      	movs	r1, #2
 8000234:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000238:	e04c      	b.n	80002d4 <getKeyInput+0x154>
		case 2:	// KeyReg2 == PRESSED_STATE && KeyReg1 == NORMAL_STATE
			if (KeyReg[i] == PRESSED_STATE)
 800023a:	4a2d      	ldr	r2, [pc, #180]	@ (80002f0 <getKeyInput+0x170>)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d105      	bne.n	8000252 <getKeyInput+0xd2>
				state[i] = 1;
 8000246:	4a2c      	ldr	r2, [pc, #176]	@ (80002f8 <getKeyInput+0x178>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	2101      	movs	r1, #1
 800024c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			else
				state[i] = 0;
			break;
 8000250:	e040      	b.n	80002d4 <getKeyInput+0x154>
				state[i] = 0;
 8000252:	4a29      	ldr	r2, [pc, #164]	@ (80002f8 <getKeyInput+0x178>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2100      	movs	r1, #0
 8000258:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 800025c:	e03a      	b.n	80002d4 <getKeyInput+0x154>
		case 3:	// KeyReg2 == PRESSED_STATE && KeyReg1 == PRESSED_STATE
			if (KeyReg[i] == PRESSED_STATE) {
 800025e:	4a24      	ldr	r2, [pc, #144]	@ (80002f0 <getKeyInput+0x170>)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000266:	2b00      	cmp	r3, #0
 8000268:	d10e      	bne.n	8000288 <getKeyInput+0x108>
				button_flag[i] = 1;
 800026a:	4a24      	ldr	r2, [pc, #144]	@ (80002fc <getKeyInput+0x17c>)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2101      	movs	r1, #1
 8000270:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				TimeOutForKeyPress = 500;
 8000274:	4b22      	ldr	r3, [pc, #136]	@ (8000300 <getKeyInput+0x180>)
 8000276:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800027a:	601a      	str	r2, [r3, #0]
				state[i] = 4;
 800027c:	4a1e      	ldr	r2, [pc, #120]	@ (80002f8 <getKeyInput+0x178>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2104      	movs	r1, #4
 8000282:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			} else
				state[i] = 1;
			break;
 8000286:	e025      	b.n	80002d4 <getKeyInput+0x154>
				state[i] = 1;
 8000288:	4a1b      	ldr	r2, [pc, #108]	@ (80002f8 <getKeyInput+0x178>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2101      	movs	r1, #1
 800028e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000292:	e01f      	b.n	80002d4 <getKeyInput+0x154>
		case 4: // KeyReg2 == NORMAL_STATE && KeyReg1 == NORMAL_STATE && KeyReg0 = PRESSED_STATE
			if (KeyReg[i] != PRESSED_STATE) {
 8000294:	4a16      	ldr	r2, [pc, #88]	@ (80002f0 <getKeyInput+0x170>)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800029c:	2b00      	cmp	r3, #0
 800029e:	d005      	beq.n	80002ac <getKeyInput+0x12c>
				state[i] = 1;
 80002a0:	4a15      	ldr	r2, [pc, #84]	@ (80002f8 <getKeyInput+0x178>)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	2101      	movs	r1, #1
 80002a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 80002aa:	e013      	b.n	80002d4 <getKeyInput+0x154>
			}
			TimeOutForKeyPress--;
 80002ac:	4b14      	ldr	r3, [pc, #80]	@ (8000300 <getKeyInput+0x180>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	3b01      	subs	r3, #1
 80002b2:	4a13      	ldr	r2, [pc, #76]	@ (8000300 <getKeyInput+0x180>)
 80002b4:	6013      	str	r3, [r2, #0]
			if (TimeOutForKeyPress == 0) button_long_pressed[i] = 1;
 80002b6:	4b12      	ldr	r3, [pc, #72]	@ (8000300 <getKeyInput+0x180>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d109      	bne.n	80002d2 <getKeyInput+0x152>
 80002be:	4a11      	ldr	r2, [pc, #68]	@ (8000304 <getKeyInput+0x184>)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	2101      	movs	r1, #1
 80002c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80002c8:	e003      	b.n	80002d2 <getKeyInput+0x152>
		default:
			break;
 80002ca:	bf00      	nop
 80002cc:	e002      	b.n	80002d4 <getKeyInput+0x154>
			break;
 80002ce:	bf00      	nop
 80002d0:	e000      	b.n	80002d4 <getKeyInput+0x154>
			break;
 80002d2:	bf00      	nop
  for(int i=0;i<4;i++){
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	3301      	adds	r3, #1
 80002d8:	607b      	str	r3, [r7, #4]
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	2b03      	cmp	r3, #3
 80002de:	f77f af75 	ble.w	80001cc <getKeyInput+0x4c>
	  }
  }
}
 80002e2:	bf00      	nop
 80002e4:	bf00      	nop
 80002e6:	3708      	adds	r7, #8
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	40010800 	.word	0x40010800
 80002f0:	200000b4 	.word	0x200000b4
 80002f4:	40010c00 	.word	0x40010c00
 80002f8:	2000012c 	.word	0x2000012c
 80002fc:	20000104 	.word	0x20000104
 8000300:	20000000 	.word	0x20000000
 8000304:	200000dc 	.word	0x200000dc

08000308 <command_parser_init>:

uint8_t request_flag = 0;
uint8_t ok_flag = 0;


void command_parser_init() {
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3, &temp, 1);
 800030c:	2201      	movs	r2, #1
 800030e:	4903      	ldr	r1, [pc, #12]	@ (800031c <command_parser_init+0x14>)
 8000310:	4803      	ldr	r0, [pc, #12]	@ (8000320 <command_parser_init+0x18>)
 8000312:	f004 fcbe 	bl	8004c92 <HAL_UART_Receive_IT>
}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	20000154 	.word	0x20000154
 8000320:	2000022c 	.word	0x2000022c

08000324 <getRunFlag>:
;
uint8_t getRunFlag() {
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
	return run_flag;
 8000328:	4b02      	ldr	r3, [pc, #8]	@ (8000334 <getRunFlag+0x10>)
 800032a:	781b      	ldrb	r3, [r3, #0]
}
 800032c:	4618      	mov	r0, r3
 800032e:	46bd      	mov	sp, r7
 8000330:	bc80      	pop	{r7}
 8000332:	4770      	bx	lr
 8000334:	20000158 	.word	0x20000158

08000338 <setRunFlag>:
;
void setRunFlag(uint8_t value) {
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	4603      	mov	r3, r0
 8000340:	71fb      	strb	r3, [r7, #7]
	run_flag = value;
 8000342:	4a04      	ldr	r2, [pc, #16]	@ (8000354 <setRunFlag+0x1c>)
 8000344:	79fb      	ldrb	r3, [r7, #7]
 8000346:	7013      	strb	r3, [r2, #0]
}
 8000348:	bf00      	nop
 800034a:	370c      	adds	r7, #12
 800034c:	46bd      	mov	sp, r7
 800034e:	bc80      	pop	{r7}
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	20000158 	.word	0x20000158

08000358 <getRYFlag>:
;
uint8_t getRYFlag() {
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
	return ry_flag;
 800035c:	4b02      	ldr	r3, [pc, #8]	@ (8000368 <getRYFlag+0x10>)
 800035e:	781b      	ldrb	r3, [r3, #0]
}
 8000360:	4618      	mov	r0, r3
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	20000159 	.word	0x20000159

0800036c <setRYFlag>:
;
void setRYFlag(uint8_t value) {
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
	ry_flag = value;
 8000376:	4a04      	ldr	r2, [pc, #16]	@ (8000388 <setRYFlag+0x1c>)
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	7013      	strb	r3, [r2, #0]
}
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	bc80      	pop	{r7}
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	20000159 	.word	0x20000159

0800038c <getRGFlag>:
;
uint8_t getRGFlag() {
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
	return rg_flag;
 8000390:	4b02      	ldr	r3, [pc, #8]	@ (800039c <getRGFlag+0x10>)
 8000392:	781b      	ldrb	r3, [r3, #0]
}
 8000394:	4618      	mov	r0, r3
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr
 800039c:	2000015a 	.word	0x2000015a

080003a0 <setRGFlag>:
;
void setRGFlag(uint8_t value) {
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	71fb      	strb	r3, [r7, #7]
	rg_flag = value;
 80003aa:	4a04      	ldr	r2, [pc, #16]	@ (80003bc <setRGFlag+0x1c>)
 80003ac:	79fb      	ldrb	r3, [r7, #7]
 80003ae:	7013      	strb	r3, [r2, #0]
}
 80003b0:	bf00      	nop
 80003b2:	370c      	adds	r7, #12
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bc80      	pop	{r7}
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	2000015a 	.word	0x2000015a

080003c0 <getYRFlag>:
;
uint8_t getYRFlag() {
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
	return yr_flag;
 80003c4:	4b02      	ldr	r3, [pc, #8]	@ (80003d0 <getYRFlag+0x10>)
 80003c6:	781b      	ldrb	r3, [r3, #0]
}
 80003c8:	4618      	mov	r0, r3
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bc80      	pop	{r7}
 80003ce:	4770      	bx	lr
 80003d0:	2000015b 	.word	0x2000015b

080003d4 <setYRFlag>:
;
void setYRFlag(uint8_t value) {
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	4603      	mov	r3, r0
 80003dc:	71fb      	strb	r3, [r7, #7]
	yr_flag = value;
 80003de:	4a04      	ldr	r2, [pc, #16]	@ (80003f0 <setYRFlag+0x1c>)
 80003e0:	79fb      	ldrb	r3, [r7, #7]
 80003e2:	7013      	strb	r3, [r2, #0]
}
 80003e4:	bf00      	nop
 80003e6:	370c      	adds	r7, #12
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bc80      	pop	{r7}
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	2000015b 	.word	0x2000015b

080003f4 <getGRFlag>:
;
uint8_t getGRFlag() {
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
	return gr_flag;
 80003f8:	4b02      	ldr	r3, [pc, #8]	@ (8000404 <getGRFlag+0x10>)
 80003fa:	781b      	ldrb	r3, [r3, #0]
}
 80003fc:	4618      	mov	r0, r3
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr
 8000404:	2000015c 	.word	0x2000015c

08000408 <setGRFlag>:
;
void setGRFlag(uint8_t value) {
 8000408:	b480      	push	{r7}
 800040a:	b083      	sub	sp, #12
 800040c:	af00      	add	r7, sp, #0
 800040e:	4603      	mov	r3, r0
 8000410:	71fb      	strb	r3, [r7, #7]
	gr_flag = value;
 8000412:	4a04      	ldr	r2, [pc, #16]	@ (8000424 <setGRFlag+0x1c>)
 8000414:	79fb      	ldrb	r3, [r7, #7]
 8000416:	7013      	strb	r3, [r2, #0]
}
 8000418:	bf00      	nop
 800041a:	370c      	adds	r7, #12
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	2000015c 	.word	0x2000015c

08000428 <getSetFlag>:
;
uint8_t getSetFlag() {
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
	return set_flag;
 800042c:	4b02      	ldr	r3, [pc, #8]	@ (8000438 <getSetFlag+0x10>)
 800042e:	781b      	ldrb	r3, [r3, #0]
}
 8000430:	4618      	mov	r0, r3
 8000432:	46bd      	mov	sp, r7
 8000434:	bc80      	pop	{r7}
 8000436:	4770      	bx	lr
 8000438:	2000015d 	.word	0x2000015d

0800043c <setSetFlag>:
;
void setSetFlag(uint8_t value) {
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
 8000442:	4603      	mov	r3, r0
 8000444:	71fb      	strb	r3, [r7, #7]
	set_flag = value;
 8000446:	4a04      	ldr	r2, [pc, #16]	@ (8000458 <setSetFlag+0x1c>)
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	7013      	strb	r3, [r2, #0]
}
 800044c:	bf00      	nop
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	bc80      	pop	{r7}
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop
 8000458:	2000015d 	.word	0x2000015d

0800045c <getManFlag>:
;
uint8_t getManFlag() {
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
	return man_flag;
 8000460:	4b02      	ldr	r3, [pc, #8]	@ (800046c <getManFlag+0x10>)
 8000462:	781b      	ldrb	r3, [r3, #0]
}
 8000464:	4618      	mov	r0, r3
 8000466:	46bd      	mov	sp, r7
 8000468:	bc80      	pop	{r7}
 800046a:	4770      	bx	lr
 800046c:	2000015e 	.word	0x2000015e

08000470 <setManFlag>:
;
void setManFlag(uint8_t value) {
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	4603      	mov	r3, r0
 8000478:	71fb      	strb	r3, [r7, #7]
	man_flag = value;
 800047a:	4a04      	ldr	r2, [pc, #16]	@ (800048c <setManFlag+0x1c>)
 800047c:	79fb      	ldrb	r3, [r7, #7]
 800047e:	7013      	strb	r3, [r2, #0]
}
 8000480:	bf00      	nop
 8000482:	370c      	adds	r7, #12
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	2000015e 	.word	0x2000015e

08000490 <getDataFlag>:
;
uint8_t getDataFlag() {
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
	return data_flag;
 8000494:	4b02      	ldr	r3, [pc, #8]	@ (80004a0 <getDataFlag+0x10>)
 8000496:	781b      	ldrb	r3, [r3, #0]
}
 8000498:	4618      	mov	r0, r3
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr
 80004a0:	2000015f 	.word	0x2000015f

080004a4 <setDataFlag>:
;
void setDataFlag(uint8_t value) {
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	71fb      	strb	r3, [r7, #7]
	data_flag = value;
 80004ae:	4a04      	ldr	r2, [pc, #16]	@ (80004c0 <setDataFlag+0x1c>)
 80004b0:	79fb      	ldrb	r3, [r7, #7]
 80004b2:	7013      	strb	r3, [r2, #0]
}
 80004b4:	bf00      	nop
 80004b6:	370c      	adds	r7, #12
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bc80      	pop	{r7}
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	2000015f 	.word	0x2000015f

080004c4 <command_parser_fsm>:
}
;

int process_idx = 0;
int old_process_idx = 0;
void command_parser_fsm() {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
	switch (status) {
 80004c8:	4ba6      	ldr	r3, [pc, #664]	@ (8000764 <command_parser_fsm+0x2a0>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	2b14      	cmp	r3, #20
 80004ce:	f200 8478 	bhi.w	8000dc2 <command_parser_fsm+0x8fe>
 80004d2:	a201      	add	r2, pc, #4	@ (adr r2, 80004d8 <command_parser_fsm+0x14>)
 80004d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004d8:	08000537 	.word	0x08000537
 80004dc:	08000577 	.word	0x08000577
 80004e0:	080006d1 	.word	0x080006d1
 80004e4:	08000793 	.word	0x08000793
 80004e8:	080008d7 	.word	0x080008d7
 80004ec:	080007fb 	.word	0x080007fb
 80004f0:	08000869 	.word	0x08000869
 80004f4:	08000945 	.word	0x08000945
 80004f8:	080009ad 	.word	0x080009ad
 80004fc:	08000a43 	.word	0x08000a43
 8000500:	08000aab 	.word	0x08000aab
 8000504:	08000b19 	.word	0x08000b19
 8000508:	08000bf7 	.word	0x08000bf7
 800050c:	08000ce7 	.word	0x08000ce7
 8000510:	08000b8f 	.word	0x08000b8f
 8000514:	08000c5f 	.word	0x08000c5f
 8000518:	08000d55 	.word	0x08000d55
 800051c:	08000dc3 	.word	0x08000dc3
 8000520:	0800066d 	.word	0x0800066d
 8000524:	08000dc3 	.word	0x08000dc3
 8000528:	0800052d 	.word	0x0800052d
	case CMD_PARSER_INIT:
		status = CMD_PARSER_IDLE;
 800052c:	4b8d      	ldr	r3, [pc, #564]	@ (8000764 <command_parser_fsm+0x2a0>)
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
		break;
 8000532:	f000 bc47 	b.w	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_IDLE:
		idx = process_idx % 30;
 8000536:	4b8c      	ldr	r3, [pc, #560]	@ (8000768 <command_parser_fsm+0x2a4>)
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	4b8c      	ldr	r3, [pc, #560]	@ (800076c <command_parser_fsm+0x2a8>)
 800053c:	fb83 1302 	smull	r1, r3, r3, r2
 8000540:	4413      	add	r3, r2
 8000542:	1119      	asrs	r1, r3, #4
 8000544:	17d3      	asrs	r3, r2, #31
 8000546:	1ac9      	subs	r1, r1, r3
 8000548:	460b      	mov	r3, r1
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	1ad1      	subs	r1, r2, r3
 8000552:	b2ca      	uxtb	r2, r1
 8000554:	4b86      	ldr	r3, [pc, #536]	@ (8000770 <command_parser_fsm+0x2ac>)
 8000556:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000558:	4b85      	ldr	r3, [pc, #532]	@ (8000770 <command_parser_fsm+0x2ac>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	461a      	mov	r2, r3
 800055e:	4b85      	ldr	r3, [pc, #532]	@ (8000774 <command_parser_fsm+0x2b0>)
 8000560:	5c9b      	ldrb	r3, [r3, r2]
 8000562:	2b21      	cmp	r3, #33	@ 0x21
 8000564:	d107      	bne.n	8000576 <command_parser_fsm+0xb2>
			status = CMD_PARSER_MARK;
 8000566:	4b7f      	ldr	r3, [pc, #508]	@ (8000764 <command_parser_fsm+0x2a0>)
 8000568:	2201      	movs	r2, #1
 800056a:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800056c:	4b82      	ldr	r3, [pc, #520]	@ (8000778 <command_parser_fsm+0x2b4>)
 800056e:	2200      	movs	r2, #0
 8000570:	701a      	strb	r2, [r3, #0]
			break;
 8000572:	f000 bc27 	b.w	8000dc4 <command_parser_fsm+0x900>
		}
		;
	case CMD_PARSER_MARK: // this is !
		idx = process_idx % 30;
 8000576:	4b7c      	ldr	r3, [pc, #496]	@ (8000768 <command_parser_fsm+0x2a4>)
 8000578:	681a      	ldr	r2, [r3, #0]
 800057a:	4b7c      	ldr	r3, [pc, #496]	@ (800076c <command_parser_fsm+0x2a8>)
 800057c:	fb83 1302 	smull	r1, r3, r3, r2
 8000580:	4413      	add	r3, r2
 8000582:	1119      	asrs	r1, r3, #4
 8000584:	17d3      	asrs	r3, r2, #31
 8000586:	1ac9      	subs	r1, r1, r3
 8000588:	460b      	mov	r3, r1
 800058a:	011b      	lsls	r3, r3, #4
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	1ad1      	subs	r1, r2, r3
 8000592:	b2ca      	uxtb	r2, r1
 8000594:	4b76      	ldr	r3, [pc, #472]	@ (8000770 <command_parser_fsm+0x2ac>)
 8000596:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000598:	4b75      	ldr	r3, [pc, #468]	@ (8000770 <command_parser_fsm+0x2ac>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	461a      	mov	r2, r3
 800059e:	4b75      	ldr	r3, [pc, #468]	@ (8000774 <command_parser_fsm+0x2b0>)
 80005a0:	5c9b      	ldrb	r3, [r3, r2]
 80005a2:	2b21      	cmp	r3, #33	@ 0x21
 80005a4:	d107      	bne.n	80005b6 <command_parser_fsm+0xf2>
			status = CMD_PARSER_MARK;
 80005a6:	4b6f      	ldr	r3, [pc, #444]	@ (8000764 <command_parser_fsm+0x2a0>)
 80005a8:	2201      	movs	r2, #1
 80005aa:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 80005ac:	4b72      	ldr	r3, [pc, #456]	@ (8000778 <command_parser_fsm+0x2b4>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	701a      	strb	r2, [r3, #0]
			break;
 80005b2:	f000 bc07 	b.w	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'r') {
 80005b6:	4b6e      	ldr	r3, [pc, #440]	@ (8000770 <command_parser_fsm+0x2ac>)
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4b6d      	ldr	r3, [pc, #436]	@ (8000774 <command_parser_fsm+0x2b0>)
 80005be:	5c9b      	ldrb	r3, [r3, r2]
 80005c0:	2b72      	cmp	r3, #114	@ 0x72
 80005c2:	d106      	bne.n	80005d2 <command_parser_fsm+0x10e>
			status = CMD_PARSER_R;
 80005c4:	4b67      	ldr	r3, [pc, #412]	@ (8000764 <command_parser_fsm+0x2a0>)
 80005c6:	2202      	movs	r2, #2
 80005c8:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 80005ca:	4b6b      	ldr	r3, [pc, #428]	@ (8000778 <command_parser_fsm+0x2b4>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	701a      	strb	r2, [r3, #0]
			break;
 80005d0:	e3f8      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'y') {
 80005d2:	4b67      	ldr	r3, [pc, #412]	@ (8000770 <command_parser_fsm+0x2ac>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	461a      	mov	r2, r3
 80005d8:	4b66      	ldr	r3, [pc, #408]	@ (8000774 <command_parser_fsm+0x2b0>)
 80005da:	5c9b      	ldrb	r3, [r3, r2]
 80005dc:	2b79      	cmp	r3, #121	@ 0x79
 80005de:	d106      	bne.n	80005ee <command_parser_fsm+0x12a>
			status = CMD_PARSER_Y;
 80005e0:	4b60      	ldr	r3, [pc, #384]	@ (8000764 <command_parser_fsm+0x2a0>)
 80005e2:	2207      	movs	r2, #7
 80005e4:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 80005e6:	4b64      	ldr	r3, [pc, #400]	@ (8000778 <command_parser_fsm+0x2b4>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	701a      	strb	r2, [r3, #0]
			break;
 80005ec:	e3ea      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'g') {
 80005ee:	4b60      	ldr	r3, [pc, #384]	@ (8000770 <command_parser_fsm+0x2ac>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	461a      	mov	r2, r3
 80005f4:	4b5f      	ldr	r3, [pc, #380]	@ (8000774 <command_parser_fsm+0x2b0>)
 80005f6:	5c9b      	ldrb	r3, [r3, r2]
 80005f8:	2b67      	cmp	r3, #103	@ 0x67
 80005fa:	d106      	bne.n	800060a <command_parser_fsm+0x146>
			status = CMD_PARSER_G;
 80005fc:	4b59      	ldr	r3, [pc, #356]	@ (8000764 <command_parser_fsm+0x2a0>)
 80005fe:	2209      	movs	r2, #9
 8000600:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000602:	4b5d      	ldr	r3, [pc, #372]	@ (8000778 <command_parser_fsm+0x2b4>)
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
			break;
 8000608:	e3dc      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 's') {
 800060a:	4b59      	ldr	r3, [pc, #356]	@ (8000770 <command_parser_fsm+0x2ac>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	461a      	mov	r2, r3
 8000610:	4b58      	ldr	r3, [pc, #352]	@ (8000774 <command_parser_fsm+0x2b0>)
 8000612:	5c9b      	ldrb	r3, [r3, r2]
 8000614:	2b73      	cmp	r3, #115	@ 0x73
 8000616:	d106      	bne.n	8000626 <command_parser_fsm+0x162>
			status = CMD_PARSER_S;
 8000618:	4b52      	ldr	r3, [pc, #328]	@ (8000764 <command_parser_fsm+0x2a0>)
 800061a:	220e      	movs	r2, #14
 800061c:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800061e:	4b56      	ldr	r3, [pc, #344]	@ (8000778 <command_parser_fsm+0x2b4>)
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
			break;
 8000624:	e3ce      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'm') {
 8000626:	4b52      	ldr	r3, [pc, #328]	@ (8000770 <command_parser_fsm+0x2ac>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	461a      	mov	r2, r3
 800062c:	4b51      	ldr	r3, [pc, #324]	@ (8000774 <command_parser_fsm+0x2b0>)
 800062e:	5c9b      	ldrb	r3, [r3, r2]
 8000630:	2b6d      	cmp	r3, #109	@ 0x6d
 8000632:	d106      	bne.n	8000642 <command_parser_fsm+0x17e>
			status = CMD_PARSER_M;
 8000634:	4b4b      	ldr	r3, [pc, #300]	@ (8000764 <command_parser_fsm+0x2a0>)
 8000636:	220b      	movs	r2, #11
 8000638:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800063a:	4b4f      	ldr	r3, [pc, #316]	@ (8000778 <command_parser_fsm+0x2b4>)
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]
			break;
 8000640:	e3c0      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if(buffer[idx] == '*'){
 8000642:	4b4b      	ldr	r3, [pc, #300]	@ (8000770 <command_parser_fsm+0x2ac>)
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	461a      	mov	r2, r3
 8000648:	4b4a      	ldr	r3, [pc, #296]	@ (8000774 <command_parser_fsm+0x2b0>)
 800064a:	5c9b      	ldrb	r3, [r3, r2]
 800064c:	2b2a      	cmp	r3, #42	@ 0x2a
 800064e:	d106      	bne.n	800065e <command_parser_fsm+0x19a>
			status = CMD_PARSER_STAR;
 8000650:	4b44      	ldr	r3, [pc, #272]	@ (8000764 <command_parser_fsm+0x2a0>)
 8000652:	2212      	movs	r2, #18
 8000654:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000656:	4b48      	ldr	r3, [pc, #288]	@ (8000778 <command_parser_fsm+0x2b4>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
			break;
 800065c:	e3b2      	b.n	8000dc4 <command_parser_fsm+0x900>

		};
		status = CMD_PARSER_IDLE;
 800065e:	4b41      	ldr	r3, [pc, #260]	@ (8000764 <command_parser_fsm+0x2a0>)
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000664:	4b44      	ldr	r3, [pc, #272]	@ (8000778 <command_parser_fsm+0x2b4>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
		break;
 800066a:	e3ab      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_STAR:
			idx = process_idx % 30;
 800066c:	4b3e      	ldr	r3, [pc, #248]	@ (8000768 <command_parser_fsm+0x2a4>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	4b3e      	ldr	r3, [pc, #248]	@ (800076c <command_parser_fsm+0x2a8>)
 8000672:	fb83 1302 	smull	r1, r3, r3, r2
 8000676:	4413      	add	r3, r2
 8000678:	1119      	asrs	r1, r3, #4
 800067a:	17d3      	asrs	r3, r2, #31
 800067c:	1ac9      	subs	r1, r1, r3
 800067e:	460b      	mov	r3, r1
 8000680:	011b      	lsls	r3, r3, #4
 8000682:	1a5b      	subs	r3, r3, r1
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	1ad1      	subs	r1, r2, r3
 8000688:	b2ca      	uxtb	r2, r1
 800068a:	4b39      	ldr	r3, [pc, #228]	@ (8000770 <command_parser_fsm+0x2ac>)
 800068c:	701a      	strb	r2, [r3, #0]
			if (buffer[idx] == '!') {
 800068e:	4b38      	ldr	r3, [pc, #224]	@ (8000770 <command_parser_fsm+0x2ac>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	4b37      	ldr	r3, [pc, #220]	@ (8000774 <command_parser_fsm+0x2b0>)
 8000696:	5c9b      	ldrb	r3, [r3, r2]
 8000698:	2b21      	cmp	r3, #33	@ 0x21
 800069a:	d106      	bne.n	80006aa <command_parser_fsm+0x1e6>
				status = CMD_PARSER_MARK;
 800069c:	4b31      	ldr	r3, [pc, #196]	@ (8000764 <command_parser_fsm+0x2a0>)
 800069e:	2201      	movs	r2, #1
 80006a0:	601a      	str	r2, [r3, #0]
				buffer_flag = 0;
 80006a2:	4b35      	ldr	r3, [pc, #212]	@ (8000778 <command_parser_fsm+0x2b4>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	701a      	strb	r2, [r3, #0]
				break;
 80006a8:	e38c      	b.n	8000dc4 <command_parser_fsm+0x900>
			}
			;
			if (buffer[idx] == '#') { // !*r00&y00&g00#
 80006aa:	4b31      	ldr	r3, [pc, #196]	@ (8000770 <command_parser_fsm+0x2ac>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b30      	ldr	r3, [pc, #192]	@ (8000774 <command_parser_fsm+0x2b0>)
 80006b2:	5c9b      	ldrb	r3, [r3, r2]
 80006b4:	2b23      	cmp	r3, #35	@ 0x23
 80006b6:	d107      	bne.n	80006c8 <command_parser_fsm+0x204>
				old_process_idx = process_idx;
 80006b8:	4b2b      	ldr	r3, [pc, #172]	@ (8000768 <command_parser_fsm+0x2a4>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a2f      	ldr	r2, [pc, #188]	@ (800077c <command_parser_fsm+0x2b8>)
 80006be:	6013      	str	r3, [r2, #0]
				data_flag = 1;
 80006c0:	4b2f      	ldr	r3, [pc, #188]	@ (8000780 <command_parser_fsm+0x2bc>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	701a      	strb	r2, [r3, #0]
				break;
 80006c6:	e37d      	b.n	8000dc4 <command_parser_fsm+0x900>
			}
			;
			buffer_flag = 0;
 80006c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000778 <command_parser_fsm+0x2b4>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	701a      	strb	r2, [r3, #0]
			break;
 80006ce:	e379      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_R:
		idx = process_idx % 30;
 80006d0:	4b25      	ldr	r3, [pc, #148]	@ (8000768 <command_parser_fsm+0x2a4>)
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	4b25      	ldr	r3, [pc, #148]	@ (800076c <command_parser_fsm+0x2a8>)
 80006d6:	fb83 1302 	smull	r1, r3, r3, r2
 80006da:	4413      	add	r3, r2
 80006dc:	1119      	asrs	r1, r3, #4
 80006de:	17d3      	asrs	r3, r2, #31
 80006e0:	1ac9      	subs	r1, r1, r3
 80006e2:	460b      	mov	r3, r1
 80006e4:	011b      	lsls	r3, r3, #4
 80006e6:	1a5b      	subs	r3, r3, r1
 80006e8:	005b      	lsls	r3, r3, #1
 80006ea:	1ad1      	subs	r1, r2, r3
 80006ec:	b2ca      	uxtb	r2, r1
 80006ee:	4b20      	ldr	r3, [pc, #128]	@ (8000770 <command_parser_fsm+0x2ac>)
 80006f0:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 80006f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000770 <command_parser_fsm+0x2ac>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	461a      	mov	r2, r3
 80006f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <command_parser_fsm+0x2b0>)
 80006fa:	5c9b      	ldrb	r3, [r3, r2]
 80006fc:	2b21      	cmp	r3, #33	@ 0x21
 80006fe:	d106      	bne.n	800070e <command_parser_fsm+0x24a>
			status = CMD_PARSER_MARK;
 8000700:	4b18      	ldr	r3, [pc, #96]	@ (8000764 <command_parser_fsm+0x2a0>)
 8000702:	2201      	movs	r2, #1
 8000704:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000706:	4b1c      	ldr	r3, [pc, #112]	@ (8000778 <command_parser_fsm+0x2b4>)
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
			break;
 800070c:	e35a      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'g') {
 800070e:	4b18      	ldr	r3, [pc, #96]	@ (8000770 <command_parser_fsm+0x2ac>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	461a      	mov	r2, r3
 8000714:	4b17      	ldr	r3, [pc, #92]	@ (8000774 <command_parser_fsm+0x2b0>)
 8000716:	5c9b      	ldrb	r3, [r3, r2]
 8000718:	2b67      	cmp	r3, #103	@ 0x67
 800071a:	d106      	bne.n	800072a <command_parser_fsm+0x266>
			status = CMD_PARSER_RG;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <command_parser_fsm+0x2a0>)
 800071e:	2206      	movs	r2, #6
 8000720:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000722:	4b15      	ldr	r3, [pc, #84]	@ (8000778 <command_parser_fsm+0x2b4>)
 8000724:	2200      	movs	r2, #0
 8000726:	701a      	strb	r2, [r3, #0]
			break;
 8000728:	e34c      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'u') {
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <command_parser_fsm+0x2ac>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	461a      	mov	r2, r3
 8000730:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <command_parser_fsm+0x2b0>)
 8000732:	5c9b      	ldrb	r3, [r3, r2]
 8000734:	2b75      	cmp	r3, #117	@ 0x75
 8000736:	d106      	bne.n	8000746 <command_parser_fsm+0x282>
			status = CMD_PARSER_RU;
 8000738:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <command_parser_fsm+0x2a0>)
 800073a:	2203      	movs	r2, #3
 800073c:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <command_parser_fsm+0x2b4>)
 8000740:	2200      	movs	r2, #0
 8000742:	701a      	strb	r2, [r3, #0]
			break;
 8000744:	e33e      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'y') {
 8000746:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <command_parser_fsm+0x2ac>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	461a      	mov	r2, r3
 800074c:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <command_parser_fsm+0x2b0>)
 800074e:	5c9b      	ldrb	r3, [r3, r2]
 8000750:	2b79      	cmp	r3, #121	@ 0x79
 8000752:	d117      	bne.n	8000784 <command_parser_fsm+0x2c0>
			status = CMD_PARSER_RY;
 8000754:	4b03      	ldr	r3, [pc, #12]	@ (8000764 <command_parser_fsm+0x2a0>)
 8000756:	2205      	movs	r2, #5
 8000758:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800075a:	4b07      	ldr	r3, [pc, #28]	@ (8000778 <command_parser_fsm+0x2b4>)
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
			break;
 8000760:	e330      	b.n	8000dc4 <command_parser_fsm+0x900>
 8000762:	bf00      	nop
 8000764:	20000004 	.word	0x20000004
 8000768:	20000160 	.word	0x20000160
 800076c:	88888889 	.word	0x88888889
 8000770:	20000156 	.word	0x20000156
 8000774:	20000008 	.word	0x20000008
 8000778:	20000157 	.word	0x20000157
 800077c:	20000164 	.word	0x20000164
 8000780:	2000015f 	.word	0x2000015f
		}
		;
		status = CMD_PARSER_IDLE;
 8000784:	4ba1      	ldr	r3, [pc, #644]	@ (8000a0c <command_parser_fsm+0x548>)
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 800078a:	4ba1      	ldr	r3, [pc, #644]	@ (8000a10 <command_parser_fsm+0x54c>)
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
		break;
 8000790:	e318      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_RU:
		idx = process_idx % 30;
 8000792:	4ba0      	ldr	r3, [pc, #640]	@ (8000a14 <command_parser_fsm+0x550>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4ba0      	ldr	r3, [pc, #640]	@ (8000a18 <command_parser_fsm+0x554>)
 8000798:	fb83 1302 	smull	r1, r3, r3, r2
 800079c:	4413      	add	r3, r2
 800079e:	1119      	asrs	r1, r3, #4
 80007a0:	17d3      	asrs	r3, r2, #31
 80007a2:	1ac9      	subs	r1, r1, r3
 80007a4:	460b      	mov	r3, r1
 80007a6:	011b      	lsls	r3, r3, #4
 80007a8:	1a5b      	subs	r3, r3, r1
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	1ad1      	subs	r1, r2, r3
 80007ae:	b2ca      	uxtb	r2, r1
 80007b0:	4b9a      	ldr	r3, [pc, #616]	@ (8000a1c <command_parser_fsm+0x558>)
 80007b2:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 80007b4:	4b99      	ldr	r3, [pc, #612]	@ (8000a1c <command_parser_fsm+0x558>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	461a      	mov	r2, r3
 80007ba:	4b99      	ldr	r3, [pc, #612]	@ (8000a20 <command_parser_fsm+0x55c>)
 80007bc:	5c9b      	ldrb	r3, [r3, r2]
 80007be:	2b21      	cmp	r3, #33	@ 0x21
 80007c0:	d106      	bne.n	80007d0 <command_parser_fsm+0x30c>
			status = CMD_PARSER_MARK;
 80007c2:	4b92      	ldr	r3, [pc, #584]	@ (8000a0c <command_parser_fsm+0x548>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 80007c8:	4b91      	ldr	r3, [pc, #580]	@ (8000a10 <command_parser_fsm+0x54c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
			break;
 80007ce:	e2f9      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'n') {
 80007d0:	4b92      	ldr	r3, [pc, #584]	@ (8000a1c <command_parser_fsm+0x558>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	4b92      	ldr	r3, [pc, #584]	@ (8000a20 <command_parser_fsm+0x55c>)
 80007d8:	5c9b      	ldrb	r3, [r3, r2]
 80007da:	2b6e      	cmp	r3, #110	@ 0x6e
 80007dc:	d106      	bne.n	80007ec <command_parser_fsm+0x328>
			status = CMD_PARSER_RUN;
 80007de:	4b8b      	ldr	r3, [pc, #556]	@ (8000a0c <command_parser_fsm+0x548>)
 80007e0:	2204      	movs	r2, #4
 80007e2:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 80007e4:	4b8a      	ldr	r3, [pc, #552]	@ (8000a10 <command_parser_fsm+0x54c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
			break;
 80007ea:	e2eb      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		status = CMD_PARSER_IDLE;
 80007ec:	4b87      	ldr	r3, [pc, #540]	@ (8000a0c <command_parser_fsm+0x548>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 80007f2:	4b87      	ldr	r3, [pc, #540]	@ (8000a10 <command_parser_fsm+0x54c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	701a      	strb	r2, [r3, #0]
		break;
 80007f8:	e2e4      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_RY:
		idx = process_idx % 30;
 80007fa:	4b86      	ldr	r3, [pc, #536]	@ (8000a14 <command_parser_fsm+0x550>)
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	4b86      	ldr	r3, [pc, #536]	@ (8000a18 <command_parser_fsm+0x554>)
 8000800:	fb83 1302 	smull	r1, r3, r3, r2
 8000804:	4413      	add	r3, r2
 8000806:	1119      	asrs	r1, r3, #4
 8000808:	17d3      	asrs	r3, r2, #31
 800080a:	1ac9      	subs	r1, r1, r3
 800080c:	460b      	mov	r3, r1
 800080e:	011b      	lsls	r3, r3, #4
 8000810:	1a5b      	subs	r3, r3, r1
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	1ad1      	subs	r1, r2, r3
 8000816:	b2ca      	uxtb	r2, r1
 8000818:	4b80      	ldr	r3, [pc, #512]	@ (8000a1c <command_parser_fsm+0x558>)
 800081a:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 800081c:	4b7f      	ldr	r3, [pc, #508]	@ (8000a1c <command_parser_fsm+0x558>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	461a      	mov	r2, r3
 8000822:	4b7f      	ldr	r3, [pc, #508]	@ (8000a20 <command_parser_fsm+0x55c>)
 8000824:	5c9b      	ldrb	r3, [r3, r2]
 8000826:	2b21      	cmp	r3, #33	@ 0x21
 8000828:	d106      	bne.n	8000838 <command_parser_fsm+0x374>
			status = CMD_PARSER_MARK;
 800082a:	4b78      	ldr	r3, [pc, #480]	@ (8000a0c <command_parser_fsm+0x548>)
 800082c:	2201      	movs	r2, #1
 800082e:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000830:	4b77      	ldr	r3, [pc, #476]	@ (8000a10 <command_parser_fsm+0x54c>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
			break;
 8000836:	e2c5      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == '#') {
 8000838:	4b78      	ldr	r3, [pc, #480]	@ (8000a1c <command_parser_fsm+0x558>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	461a      	mov	r2, r3
 800083e:	4b78      	ldr	r3, [pc, #480]	@ (8000a20 <command_parser_fsm+0x55c>)
 8000840:	5c9b      	ldrb	r3, [r3, r2]
 8000842:	2b23      	cmp	r3, #35	@ 0x23
 8000844:	d109      	bne.n	800085a <command_parser_fsm+0x396>
			status = CMD_PARSER_IDLE;
 8000846:	4b71      	ldr	r3, [pc, #452]	@ (8000a0c <command_parser_fsm+0x548>)
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
			// do something like set flag, timer 3s ...
			ry_flag = 1;
 800084c:	4b75      	ldr	r3, [pc, #468]	@ (8000a24 <command_parser_fsm+0x560>)
 800084e:	2201      	movs	r2, #1
 8000850:	701a      	strb	r2, [r3, #0]
			buffer_flag = 0;
 8000852:	4b6f      	ldr	r3, [pc, #444]	@ (8000a10 <command_parser_fsm+0x54c>)
 8000854:	2200      	movs	r2, #0
 8000856:	701a      	strb	r2, [r3, #0]
			break;
 8000858:	e2b4      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		status = CMD_PARSER_IDLE;
 800085a:	4b6c      	ldr	r3, [pc, #432]	@ (8000a0c <command_parser_fsm+0x548>)
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000860:	4b6b      	ldr	r3, [pc, #428]	@ (8000a10 <command_parser_fsm+0x54c>)
 8000862:	2200      	movs	r2, #0
 8000864:	701a      	strb	r2, [r3, #0]
		break;
 8000866:	e2ad      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_RG:
		idx = process_idx % 30;
 8000868:	4b6a      	ldr	r3, [pc, #424]	@ (8000a14 <command_parser_fsm+0x550>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b6a      	ldr	r3, [pc, #424]	@ (8000a18 <command_parser_fsm+0x554>)
 800086e:	fb83 1302 	smull	r1, r3, r3, r2
 8000872:	4413      	add	r3, r2
 8000874:	1119      	asrs	r1, r3, #4
 8000876:	17d3      	asrs	r3, r2, #31
 8000878:	1ac9      	subs	r1, r1, r3
 800087a:	460b      	mov	r3, r1
 800087c:	011b      	lsls	r3, r3, #4
 800087e:	1a5b      	subs	r3, r3, r1
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	1ad1      	subs	r1, r2, r3
 8000884:	b2ca      	uxtb	r2, r1
 8000886:	4b65      	ldr	r3, [pc, #404]	@ (8000a1c <command_parser_fsm+0x558>)
 8000888:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 800088a:	4b64      	ldr	r3, [pc, #400]	@ (8000a1c <command_parser_fsm+0x558>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	461a      	mov	r2, r3
 8000890:	4b63      	ldr	r3, [pc, #396]	@ (8000a20 <command_parser_fsm+0x55c>)
 8000892:	5c9b      	ldrb	r3, [r3, r2]
 8000894:	2b21      	cmp	r3, #33	@ 0x21
 8000896:	d106      	bne.n	80008a6 <command_parser_fsm+0x3e2>
			status = CMD_PARSER_MARK;
 8000898:	4b5c      	ldr	r3, [pc, #368]	@ (8000a0c <command_parser_fsm+0x548>)
 800089a:	2201      	movs	r2, #1
 800089c:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800089e:	4b5c      	ldr	r3, [pc, #368]	@ (8000a10 <command_parser_fsm+0x54c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	701a      	strb	r2, [r3, #0]
			break;
 80008a4:	e28e      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == '#') {
 80008a6:	4b5d      	ldr	r3, [pc, #372]	@ (8000a1c <command_parser_fsm+0x558>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	461a      	mov	r2, r3
 80008ac:	4b5c      	ldr	r3, [pc, #368]	@ (8000a20 <command_parser_fsm+0x55c>)
 80008ae:	5c9b      	ldrb	r3, [r3, r2]
 80008b0:	2b23      	cmp	r3, #35	@ 0x23
 80008b2:	d109      	bne.n	80008c8 <command_parser_fsm+0x404>
			status = CMD_PARSER_IDLE;
 80008b4:	4b55      	ldr	r3, [pc, #340]	@ (8000a0c <command_parser_fsm+0x548>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
			// do something like set flag, timer 3s ...
			rg_flag = 1;
 80008ba:	4b5b      	ldr	r3, [pc, #364]	@ (8000a28 <command_parser_fsm+0x564>)
 80008bc:	2201      	movs	r2, #1
 80008be:	701a      	strb	r2, [r3, #0]
			buffer_flag = 0;
 80008c0:	4b53      	ldr	r3, [pc, #332]	@ (8000a10 <command_parser_fsm+0x54c>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
			break;
 80008c6:	e27d      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		status = CMD_PARSER_IDLE;
 80008c8:	4b50      	ldr	r3, [pc, #320]	@ (8000a0c <command_parser_fsm+0x548>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 80008ce:	4b50      	ldr	r3, [pc, #320]	@ (8000a10 <command_parser_fsm+0x54c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
		break;
 80008d4:	e276      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_RUN:
		idx = process_idx % 30;
 80008d6:	4b4f      	ldr	r3, [pc, #316]	@ (8000a14 <command_parser_fsm+0x550>)
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	4b4f      	ldr	r3, [pc, #316]	@ (8000a18 <command_parser_fsm+0x554>)
 80008dc:	fb83 1302 	smull	r1, r3, r3, r2
 80008e0:	4413      	add	r3, r2
 80008e2:	1119      	asrs	r1, r3, #4
 80008e4:	17d3      	asrs	r3, r2, #31
 80008e6:	1ac9      	subs	r1, r1, r3
 80008e8:	460b      	mov	r3, r1
 80008ea:	011b      	lsls	r3, r3, #4
 80008ec:	1a5b      	subs	r3, r3, r1
 80008ee:	005b      	lsls	r3, r3, #1
 80008f0:	1ad1      	subs	r1, r2, r3
 80008f2:	b2ca      	uxtb	r2, r1
 80008f4:	4b49      	ldr	r3, [pc, #292]	@ (8000a1c <command_parser_fsm+0x558>)
 80008f6:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 80008f8:	4b48      	ldr	r3, [pc, #288]	@ (8000a1c <command_parser_fsm+0x558>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b48      	ldr	r3, [pc, #288]	@ (8000a20 <command_parser_fsm+0x55c>)
 8000900:	5c9b      	ldrb	r3, [r3, r2]
 8000902:	2b21      	cmp	r3, #33	@ 0x21
 8000904:	d106      	bne.n	8000914 <command_parser_fsm+0x450>
			status = CMD_PARSER_MARK;
 8000906:	4b41      	ldr	r3, [pc, #260]	@ (8000a0c <command_parser_fsm+0x548>)
 8000908:	2201      	movs	r2, #1
 800090a:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800090c:	4b40      	ldr	r3, [pc, #256]	@ (8000a10 <command_parser_fsm+0x54c>)
 800090e:	2200      	movs	r2, #0
 8000910:	701a      	strb	r2, [r3, #0]
			break;
 8000912:	e257      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == '#') {
 8000914:	4b41      	ldr	r3, [pc, #260]	@ (8000a1c <command_parser_fsm+0x558>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	461a      	mov	r2, r3
 800091a:	4b41      	ldr	r3, [pc, #260]	@ (8000a20 <command_parser_fsm+0x55c>)
 800091c:	5c9b      	ldrb	r3, [r3, r2]
 800091e:	2b23      	cmp	r3, #35	@ 0x23
 8000920:	d109      	bne.n	8000936 <command_parser_fsm+0x472>
			status = CMD_PARSER_IDLE;
 8000922:	4b3a      	ldr	r3, [pc, #232]	@ (8000a0c <command_parser_fsm+0x548>)
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
			// do something like set flag, timer 3s ...
			run_flag = 1;
 8000928:	4b40      	ldr	r3, [pc, #256]	@ (8000a2c <command_parser_fsm+0x568>)
 800092a:	2201      	movs	r2, #1
 800092c:	701a      	strb	r2, [r3, #0]
			buffer_flag = 0;
 800092e:	4b38      	ldr	r3, [pc, #224]	@ (8000a10 <command_parser_fsm+0x54c>)
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]
			break;
 8000934:	e246      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		status = CMD_PARSER_IDLE;
 8000936:	4b35      	ldr	r3, [pc, #212]	@ (8000a0c <command_parser_fsm+0x548>)
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 800093c:	4b34      	ldr	r3, [pc, #208]	@ (8000a10 <command_parser_fsm+0x54c>)
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]
		break;
 8000942:	e23f      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_Y:
		idx = process_idx % 30;
 8000944:	4b33      	ldr	r3, [pc, #204]	@ (8000a14 <command_parser_fsm+0x550>)
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	4b33      	ldr	r3, [pc, #204]	@ (8000a18 <command_parser_fsm+0x554>)
 800094a:	fb83 1302 	smull	r1, r3, r3, r2
 800094e:	4413      	add	r3, r2
 8000950:	1119      	asrs	r1, r3, #4
 8000952:	17d3      	asrs	r3, r2, #31
 8000954:	1ac9      	subs	r1, r1, r3
 8000956:	460b      	mov	r3, r1
 8000958:	011b      	lsls	r3, r3, #4
 800095a:	1a5b      	subs	r3, r3, r1
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	1ad1      	subs	r1, r2, r3
 8000960:	b2ca      	uxtb	r2, r1
 8000962:	4b2e      	ldr	r3, [pc, #184]	@ (8000a1c <command_parser_fsm+0x558>)
 8000964:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000966:	4b2d      	ldr	r3, [pc, #180]	@ (8000a1c <command_parser_fsm+0x558>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	461a      	mov	r2, r3
 800096c:	4b2c      	ldr	r3, [pc, #176]	@ (8000a20 <command_parser_fsm+0x55c>)
 800096e:	5c9b      	ldrb	r3, [r3, r2]
 8000970:	2b21      	cmp	r3, #33	@ 0x21
 8000972:	d106      	bne.n	8000982 <command_parser_fsm+0x4be>
			status = CMD_PARSER_MARK;
 8000974:	4b25      	ldr	r3, [pc, #148]	@ (8000a0c <command_parser_fsm+0x548>)
 8000976:	2201      	movs	r2, #1
 8000978:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 800097a:	4b25      	ldr	r3, [pc, #148]	@ (8000a10 <command_parser_fsm+0x54c>)
 800097c:	2200      	movs	r2, #0
 800097e:	701a      	strb	r2, [r3, #0]
			break;
 8000980:	e220      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'r') {
 8000982:	4b26      	ldr	r3, [pc, #152]	@ (8000a1c <command_parser_fsm+0x558>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	461a      	mov	r2, r3
 8000988:	4b25      	ldr	r3, [pc, #148]	@ (8000a20 <command_parser_fsm+0x55c>)
 800098a:	5c9b      	ldrb	r3, [r3, r2]
 800098c:	2b72      	cmp	r3, #114	@ 0x72
 800098e:	d106      	bne.n	800099e <command_parser_fsm+0x4da>
			status = CMD_PARSER_YR;
 8000990:	4b1e      	ldr	r3, [pc, #120]	@ (8000a0c <command_parser_fsm+0x548>)
 8000992:	2208      	movs	r2, #8
 8000994:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000996:	4b1e      	ldr	r3, [pc, #120]	@ (8000a10 <command_parser_fsm+0x54c>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]
			break;
 800099c:	e212      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;

		status = CMD_PARSER_IDLE;
 800099e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <command_parser_fsm+0x548>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <command_parser_fsm+0x54c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
		break;
 80009aa:	e20b      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_YR:
		idx = process_idx % 30;
 80009ac:	4b19      	ldr	r3, [pc, #100]	@ (8000a14 <command_parser_fsm+0x550>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b19      	ldr	r3, [pc, #100]	@ (8000a18 <command_parser_fsm+0x554>)
 80009b2:	fb83 1302 	smull	r1, r3, r3, r2
 80009b6:	4413      	add	r3, r2
 80009b8:	1119      	asrs	r1, r3, #4
 80009ba:	17d3      	asrs	r3, r2, #31
 80009bc:	1ac9      	subs	r1, r1, r3
 80009be:	460b      	mov	r3, r1
 80009c0:	011b      	lsls	r3, r3, #4
 80009c2:	1a5b      	subs	r3, r3, r1
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	1ad1      	subs	r1, r2, r3
 80009c8:	b2ca      	uxtb	r2, r1
 80009ca:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <command_parser_fsm+0x558>)
 80009cc:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 80009ce:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <command_parser_fsm+0x558>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	461a      	mov	r2, r3
 80009d4:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <command_parser_fsm+0x55c>)
 80009d6:	5c9b      	ldrb	r3, [r3, r2]
 80009d8:	2b21      	cmp	r3, #33	@ 0x21
 80009da:	d106      	bne.n	80009ea <command_parser_fsm+0x526>
			status = CMD_PARSER_MARK;
 80009dc:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <command_parser_fsm+0x548>)
 80009de:	2201      	movs	r2, #1
 80009e0:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <command_parser_fsm+0x54c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	701a      	strb	r2, [r3, #0]
			break;
 80009e8:	e1ec      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == '#') {
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <command_parser_fsm+0x558>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <command_parser_fsm+0x55c>)
 80009f2:	5c9b      	ldrb	r3, [r3, r2]
 80009f4:	2b23      	cmp	r3, #35	@ 0x23
 80009f6:	d11d      	bne.n	8000a34 <command_parser_fsm+0x570>
			status = CMD_PARSER_IDLE;
 80009f8:	4b04      	ldr	r3, [pc, #16]	@ (8000a0c <command_parser_fsm+0x548>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
			// do something like set flag, timer 3s ...
			yr_flag = 1;
 80009fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000a30 <command_parser_fsm+0x56c>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
			buffer_flag = 0;
 8000a04:	4b02      	ldr	r3, [pc, #8]	@ (8000a10 <command_parser_fsm+0x54c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
			break;
 8000a0a:	e1db      	b.n	8000dc4 <command_parser_fsm+0x900>
 8000a0c:	20000004 	.word	0x20000004
 8000a10:	20000157 	.word	0x20000157
 8000a14:	20000160 	.word	0x20000160
 8000a18:	88888889 	.word	0x88888889
 8000a1c:	20000156 	.word	0x20000156
 8000a20:	20000008 	.word	0x20000008
 8000a24:	20000159 	.word	0x20000159
 8000a28:	2000015a 	.word	0x2000015a
 8000a2c:	20000158 	.word	0x20000158
 8000a30:	2000015b 	.word	0x2000015b
		}
		;
		status = CMD_PARSER_IDLE;
 8000a34:	4ba0      	ldr	r3, [pc, #640]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000a3a:	4ba0      	ldr	r3, [pc, #640]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	701a      	strb	r2, [r3, #0]
		break;
 8000a40:	e1c0      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_G:
		idx = process_idx % 30;
 8000a42:	4b9f      	ldr	r3, [pc, #636]	@ (8000cc0 <command_parser_fsm+0x7fc>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	4b9f      	ldr	r3, [pc, #636]	@ (8000cc4 <command_parser_fsm+0x800>)
 8000a48:	fb83 1302 	smull	r1, r3, r3, r2
 8000a4c:	4413      	add	r3, r2
 8000a4e:	1119      	asrs	r1, r3, #4
 8000a50:	17d3      	asrs	r3, r2, #31
 8000a52:	1ac9      	subs	r1, r1, r3
 8000a54:	460b      	mov	r3, r1
 8000a56:	011b      	lsls	r3, r3, #4
 8000a58:	1a5b      	subs	r3, r3, r1
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	1ad1      	subs	r1, r2, r3
 8000a5e:	b2ca      	uxtb	r2, r1
 8000a60:	4b99      	ldr	r3, [pc, #612]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000a62:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000a64:	4b98      	ldr	r3, [pc, #608]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4b98      	ldr	r3, [pc, #608]	@ (8000ccc <command_parser_fsm+0x808>)
 8000a6c:	5c9b      	ldrb	r3, [r3, r2]
 8000a6e:	2b21      	cmp	r3, #33	@ 0x21
 8000a70:	d106      	bne.n	8000a80 <command_parser_fsm+0x5bc>
			status = CMD_PARSER_MARK;
 8000a72:	4b91      	ldr	r3, [pc, #580]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000a78:	4b90      	ldr	r3, [pc, #576]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	701a      	strb	r2, [r3, #0]
			break;
 8000a7e:	e1a1      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'r') {
 8000a80:	4b91      	ldr	r3, [pc, #580]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	461a      	mov	r2, r3
 8000a86:	4b91      	ldr	r3, [pc, #580]	@ (8000ccc <command_parser_fsm+0x808>)
 8000a88:	5c9b      	ldrb	r3, [r3, r2]
 8000a8a:	2b72      	cmp	r3, #114	@ 0x72
 8000a8c:	d106      	bne.n	8000a9c <command_parser_fsm+0x5d8>
			status = CMD_PARSER_GR;
 8000a8e:	4b8a      	ldr	r3, [pc, #552]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000a90:	220a      	movs	r2, #10
 8000a92:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000a94:	4b89      	ldr	r3, [pc, #548]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	701a      	strb	r2, [r3, #0]
			break;
 8000a9a:	e193      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;

		status = CMD_PARSER_IDLE;
 8000a9c:	4b86      	ldr	r3, [pc, #536]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000aa2:	4b86      	ldr	r3, [pc, #536]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	701a      	strb	r2, [r3, #0]
		break;
 8000aa8:	e18c      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_GR:
		idx = process_idx % 30;
 8000aaa:	4b85      	ldr	r3, [pc, #532]	@ (8000cc0 <command_parser_fsm+0x7fc>)
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	4b85      	ldr	r3, [pc, #532]	@ (8000cc4 <command_parser_fsm+0x800>)
 8000ab0:	fb83 1302 	smull	r1, r3, r3, r2
 8000ab4:	4413      	add	r3, r2
 8000ab6:	1119      	asrs	r1, r3, #4
 8000ab8:	17d3      	asrs	r3, r2, #31
 8000aba:	1ac9      	subs	r1, r1, r3
 8000abc:	460b      	mov	r3, r1
 8000abe:	011b      	lsls	r3, r3, #4
 8000ac0:	1a5b      	subs	r3, r3, r1
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	1ad1      	subs	r1, r2, r3
 8000ac6:	b2ca      	uxtb	r2, r1
 8000ac8:	4b7f      	ldr	r3, [pc, #508]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000aca:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000acc:	4b7e      	ldr	r3, [pc, #504]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	4b7e      	ldr	r3, [pc, #504]	@ (8000ccc <command_parser_fsm+0x808>)
 8000ad4:	5c9b      	ldrb	r3, [r3, r2]
 8000ad6:	2b21      	cmp	r3, #33	@ 0x21
 8000ad8:	d106      	bne.n	8000ae8 <command_parser_fsm+0x624>
			status = CMD_PARSER_MARK;
 8000ada:	4b77      	ldr	r3, [pc, #476]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000ae0:	4b76      	ldr	r3, [pc, #472]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
			break;
 8000ae6:	e16d      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == '#') {
 8000ae8:	4b77      	ldr	r3, [pc, #476]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	461a      	mov	r2, r3
 8000aee:	4b77      	ldr	r3, [pc, #476]	@ (8000ccc <command_parser_fsm+0x808>)
 8000af0:	5c9b      	ldrb	r3, [r3, r2]
 8000af2:	2b23      	cmp	r3, #35	@ 0x23
 8000af4:	d109      	bne.n	8000b0a <command_parser_fsm+0x646>
			status = CMD_PARSER_IDLE;
 8000af6:	4b70      	ldr	r3, [pc, #448]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
			// do something like set flag, timer 3s ...
			gr_flag = 1;
 8000afc:	4b74      	ldr	r3, [pc, #464]	@ (8000cd0 <command_parser_fsm+0x80c>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
			buffer_flag = 0;
 8000b02:	4b6e      	ldr	r3, [pc, #440]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
			break;
 8000b08:	e15c      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		status = CMD_PARSER_IDLE;
 8000b0a:	4b6b      	ldr	r3, [pc, #428]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000b10:	4b6a      	ldr	r3, [pc, #424]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
		break;
 8000b16:	e155      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_M:
		idx = process_idx % 30;
 8000b18:	4b69      	ldr	r3, [pc, #420]	@ (8000cc0 <command_parser_fsm+0x7fc>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4b69      	ldr	r3, [pc, #420]	@ (8000cc4 <command_parser_fsm+0x800>)
 8000b1e:	fb83 1302 	smull	r1, r3, r3, r2
 8000b22:	4413      	add	r3, r2
 8000b24:	1119      	asrs	r1, r3, #4
 8000b26:	17d3      	asrs	r3, r2, #31
 8000b28:	1ac9      	subs	r1, r1, r3
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	011b      	lsls	r3, r3, #4
 8000b2e:	1a5b      	subs	r3, r3, r1
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	1ad1      	subs	r1, r2, r3
 8000b34:	b2ca      	uxtb	r2, r1
 8000b36:	4b64      	ldr	r3, [pc, #400]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000b38:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000b3a:	4b63      	ldr	r3, [pc, #396]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	4b62      	ldr	r3, [pc, #392]	@ (8000ccc <command_parser_fsm+0x808>)
 8000b42:	5c9b      	ldrb	r3, [r3, r2]
 8000b44:	2b21      	cmp	r3, #33	@ 0x21
 8000b46:	d106      	bne.n	8000b56 <command_parser_fsm+0x692>
			status = CMD_PARSER_MARK;
 8000b48:	4b5b      	ldr	r3, [pc, #364]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]
			break;
 8000b54:	e136      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'a') {
 8000b56:	4b5c      	ldr	r3, [pc, #368]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	4b5b      	ldr	r3, [pc, #364]	@ (8000ccc <command_parser_fsm+0x808>)
 8000b5e:	5c9b      	ldrb	r3, [r3, r2]
 8000b60:	2b61      	cmp	r3, #97	@ 0x61
 8000b62:	d10d      	bne.n	8000b80 <command_parser_fsm+0x6bc>
			status = CMD_PARSER_MA;
 8000b64:	4b54      	ldr	r3, [pc, #336]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000b66:	220c      	movs	r2, #12
 8000b68:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, (unsigned char*)'N', 1, 1000);
 8000b6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b6e:	2201      	movs	r2, #1
 8000b70:	214e      	movs	r1, #78	@ 0x4e
 8000b72:	4858      	ldr	r0, [pc, #352]	@ (8000cd4 <command_parser_fsm+0x810>)
 8000b74:	f004 f802 	bl	8004b7c <HAL_UART_Transmit>
			buffer_flag = 0;
 8000b78:	4b50      	ldr	r3, [pc, #320]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
			break;
 8000b7e:	e121      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;

		status = CMD_PARSER_IDLE;
 8000b80:	4b4d      	ldr	r3, [pc, #308]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000b86:	4b4d      	ldr	r3, [pc, #308]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	701a      	strb	r2, [r3, #0]
		break;
 8000b8c:	e11a      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_S:
		idx = process_idx % 30;
 8000b8e:	4b4c      	ldr	r3, [pc, #304]	@ (8000cc0 <command_parser_fsm+0x7fc>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	4b4c      	ldr	r3, [pc, #304]	@ (8000cc4 <command_parser_fsm+0x800>)
 8000b94:	fb83 1302 	smull	r1, r3, r3, r2
 8000b98:	4413      	add	r3, r2
 8000b9a:	1119      	asrs	r1, r3, #4
 8000b9c:	17d3      	asrs	r3, r2, #31
 8000b9e:	1ac9      	subs	r1, r1, r3
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	011b      	lsls	r3, r3, #4
 8000ba4:	1a5b      	subs	r3, r3, r1
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	1ad1      	subs	r1, r2, r3
 8000baa:	b2ca      	uxtb	r2, r1
 8000bac:	4b46      	ldr	r3, [pc, #280]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000bae:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000bb0:	4b45      	ldr	r3, [pc, #276]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b45      	ldr	r3, [pc, #276]	@ (8000ccc <command_parser_fsm+0x808>)
 8000bb8:	5c9b      	ldrb	r3, [r3, r2]
 8000bba:	2b21      	cmp	r3, #33	@ 0x21
 8000bbc:	d106      	bne.n	8000bcc <command_parser_fsm+0x708>
			status = CMD_PARSER_MARK;
 8000bbe:	4b3e      	ldr	r3, [pc, #248]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
			break;
 8000bca:	e0fb      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'e') {
 8000bcc:	4b3e      	ldr	r3, [pc, #248]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8000ccc <command_parser_fsm+0x808>)
 8000bd4:	5c9b      	ldrb	r3, [r3, r2]
 8000bd6:	2b65      	cmp	r3, #101	@ 0x65
 8000bd8:	d106      	bne.n	8000be8 <command_parser_fsm+0x724>
			status = CMD_PARSER_SE;
 8000bda:	4b37      	ldr	r3, [pc, #220]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000bdc:	220f      	movs	r2, #15
 8000bde:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000be0:	4b36      	ldr	r3, [pc, #216]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	701a      	strb	r2, [r3, #0]
			break;
 8000be6:	e0ed      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;

		status = CMD_PARSER_IDLE;
 8000be8:	4b33      	ldr	r3, [pc, #204]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000bee:	4b33      	ldr	r3, [pc, #204]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
		break;
 8000bf4:	e0e6      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_MA:
		idx = process_idx % 30;
 8000bf6:	4b32      	ldr	r3, [pc, #200]	@ (8000cc0 <command_parser_fsm+0x7fc>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	4b32      	ldr	r3, [pc, #200]	@ (8000cc4 <command_parser_fsm+0x800>)
 8000bfc:	fb83 1302 	smull	r1, r3, r3, r2
 8000c00:	4413      	add	r3, r2
 8000c02:	1119      	asrs	r1, r3, #4
 8000c04:	17d3      	asrs	r3, r2, #31
 8000c06:	1ac9      	subs	r1, r1, r3
 8000c08:	460b      	mov	r3, r1
 8000c0a:	011b      	lsls	r3, r3, #4
 8000c0c:	1a5b      	subs	r3, r3, r1
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	1ad1      	subs	r1, r2, r3
 8000c12:	b2ca      	uxtb	r2, r1
 8000c14:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000c16:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000c18:	4b2b      	ldr	r3, [pc, #172]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000ccc <command_parser_fsm+0x808>)
 8000c20:	5c9b      	ldrb	r3, [r3, r2]
 8000c22:	2b21      	cmp	r3, #33	@ 0x21
 8000c24:	d106      	bne.n	8000c34 <command_parser_fsm+0x770>
			status = CMD_PARSER_MARK;
 8000c26:	4b24      	ldr	r3, [pc, #144]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000c2c:	4b23      	ldr	r3, [pc, #140]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	701a      	strb	r2, [r3, #0]
			break;
 8000c32:	e0c7      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 'n') {
 8000c34:	4b24      	ldr	r3, [pc, #144]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4b24      	ldr	r3, [pc, #144]	@ (8000ccc <command_parser_fsm+0x808>)
 8000c3c:	5c9b      	ldrb	r3, [r3, r2]
 8000c3e:	2b6e      	cmp	r3, #110	@ 0x6e
 8000c40:	d106      	bne.n	8000c50 <command_parser_fsm+0x78c>
			status = CMD_PARSER_MAN;
 8000c42:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000c44:	220d      	movs	r2, #13
 8000c46:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000c48:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
			break;
 8000c4e:	e0b9      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;

		status = CMD_PARSER_IDLE;
 8000c50:	4b19      	ldr	r3, [pc, #100]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000c56:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	701a      	strb	r2, [r3, #0]
		break;
 8000c5c:	e0b2      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_SE:
		idx = process_idx % 30;
 8000c5e:	4b18      	ldr	r3, [pc, #96]	@ (8000cc0 <command_parser_fsm+0x7fc>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <command_parser_fsm+0x800>)
 8000c64:	fb83 1302 	smull	r1, r3, r3, r2
 8000c68:	4413      	add	r3, r2
 8000c6a:	1119      	asrs	r1, r3, #4
 8000c6c:	17d3      	asrs	r3, r2, #31
 8000c6e:	1ac9      	subs	r1, r1, r3
 8000c70:	460b      	mov	r3, r1
 8000c72:	011b      	lsls	r3, r3, #4
 8000c74:	1a5b      	subs	r3, r3, r1
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	1ad1      	subs	r1, r2, r3
 8000c7a:	b2ca      	uxtb	r2, r1
 8000c7c:	4b12      	ldr	r3, [pc, #72]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000c7e:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000c80:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b11      	ldr	r3, [pc, #68]	@ (8000ccc <command_parser_fsm+0x808>)
 8000c88:	5c9b      	ldrb	r3, [r3, r2]
 8000c8a:	2b21      	cmp	r3, #33	@ 0x21
 8000c8c:	d106      	bne.n	8000c9c <command_parser_fsm+0x7d8>
			status = CMD_PARSER_MARK;
 8000c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000c94:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
			break;
 8000c9a:	e093      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == 't') {
 8000c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc8 <command_parser_fsm+0x804>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ccc <command_parser_fsm+0x808>)
 8000ca4:	5c9b      	ldrb	r3, [r3, r2]
 8000ca6:	2b74      	cmp	r3, #116	@ 0x74
 8000ca8:	d116      	bne.n	8000cd8 <command_parser_fsm+0x814>
			status = CMD_PARSER_SET;
 8000caa:	4b03      	ldr	r3, [pc, #12]	@ (8000cb8 <command_parser_fsm+0x7f4>)
 8000cac:	2210      	movs	r2, #16
 8000cae:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000cb0:	4b02      	ldr	r3, [pc, #8]	@ (8000cbc <command_parser_fsm+0x7f8>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
			break;
 8000cb6:	e085      	b.n	8000dc4 <command_parser_fsm+0x900>
 8000cb8:	20000004 	.word	0x20000004
 8000cbc:	20000157 	.word	0x20000157
 8000cc0:	20000160 	.word	0x20000160
 8000cc4:	88888889 	.word	0x88888889
 8000cc8:	20000156 	.word	0x20000156
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	2000015c 	.word	0x2000015c
 8000cd4:	2000022c 	.word	0x2000022c
		}
		;

		status = CMD_PARSER_IDLE;
 8000cd8:	4b41      	ldr	r3, [pc, #260]	@ (8000de0 <command_parser_fsm+0x91c>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000cde:	4b41      	ldr	r3, [pc, #260]	@ (8000de4 <command_parser_fsm+0x920>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]
		break;
 8000ce4:	e06e      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_MAN:
		idx = process_idx % 30;
 8000ce6:	4b40      	ldr	r3, [pc, #256]	@ (8000de8 <command_parser_fsm+0x924>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	4b40      	ldr	r3, [pc, #256]	@ (8000dec <command_parser_fsm+0x928>)
 8000cec:	fb83 1302 	smull	r1, r3, r3, r2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	1119      	asrs	r1, r3, #4
 8000cf4:	17d3      	asrs	r3, r2, #31
 8000cf6:	1ac9      	subs	r1, r1, r3
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	011b      	lsls	r3, r3, #4
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	1ad1      	subs	r1, r2, r3
 8000d02:	b2ca      	uxtb	r2, r1
 8000d04:	4b3a      	ldr	r3, [pc, #232]	@ (8000df0 <command_parser_fsm+0x92c>)
 8000d06:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000d08:	4b39      	ldr	r3, [pc, #228]	@ (8000df0 <command_parser_fsm+0x92c>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b39      	ldr	r3, [pc, #228]	@ (8000df4 <command_parser_fsm+0x930>)
 8000d10:	5c9b      	ldrb	r3, [r3, r2]
 8000d12:	2b21      	cmp	r3, #33	@ 0x21
 8000d14:	d106      	bne.n	8000d24 <command_parser_fsm+0x860>
			status = CMD_PARSER_MARK;
 8000d16:	4b32      	ldr	r3, [pc, #200]	@ (8000de0 <command_parser_fsm+0x91c>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000d1c:	4b31      	ldr	r3, [pc, #196]	@ (8000de4 <command_parser_fsm+0x920>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
			break;
 8000d22:	e04f      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == '#') {
 8000d24:	4b32      	ldr	r3, [pc, #200]	@ (8000df0 <command_parser_fsm+0x92c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b32      	ldr	r3, [pc, #200]	@ (8000df4 <command_parser_fsm+0x930>)
 8000d2c:	5c9b      	ldrb	r3, [r3, r2]
 8000d2e:	2b23      	cmp	r3, #35	@ 0x23
 8000d30:	d109      	bne.n	8000d46 <command_parser_fsm+0x882>
			status = CMD_PARSER_IDLE;
 8000d32:	4b2b      	ldr	r3, [pc, #172]	@ (8000de0 <command_parser_fsm+0x91c>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
			// do something like set flag, timer 3s ...
			man_flag = 1;
 8000d38:	4b2f      	ldr	r3, [pc, #188]	@ (8000df8 <command_parser_fsm+0x934>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	701a      	strb	r2, [r3, #0]
			buffer_flag = 0;
 8000d3e:	4b29      	ldr	r3, [pc, #164]	@ (8000de4 <command_parser_fsm+0x920>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	701a      	strb	r2, [r3, #0]
			break;
 8000d44:	e03e      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		status = CMD_PARSER_IDLE;
 8000d46:	4b26      	ldr	r3, [pc, #152]	@ (8000de0 <command_parser_fsm+0x91c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000d4c:	4b25      	ldr	r3, [pc, #148]	@ (8000de4 <command_parser_fsm+0x920>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
		break;
 8000d52:	e037      	b.n	8000dc4 <command_parser_fsm+0x900>
	case CMD_PARSER_SET:
		idx = process_idx % 30;
 8000d54:	4b24      	ldr	r3, [pc, #144]	@ (8000de8 <command_parser_fsm+0x924>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <command_parser_fsm+0x928>)
 8000d5a:	fb83 1302 	smull	r1, r3, r3, r2
 8000d5e:	4413      	add	r3, r2
 8000d60:	1119      	asrs	r1, r3, #4
 8000d62:	17d3      	asrs	r3, r2, #31
 8000d64:	1ac9      	subs	r1, r1, r3
 8000d66:	460b      	mov	r3, r1
 8000d68:	011b      	lsls	r3, r3, #4
 8000d6a:	1a5b      	subs	r3, r3, r1
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	1ad1      	subs	r1, r2, r3
 8000d70:	b2ca      	uxtb	r2, r1
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <command_parser_fsm+0x92c>)
 8000d74:	701a      	strb	r2, [r3, #0]
		if (buffer[idx] == '!') {
 8000d76:	4b1e      	ldr	r3, [pc, #120]	@ (8000df0 <command_parser_fsm+0x92c>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <command_parser_fsm+0x930>)
 8000d7e:	5c9b      	ldrb	r3, [r3, r2]
 8000d80:	2b21      	cmp	r3, #33	@ 0x21
 8000d82:	d106      	bne.n	8000d92 <command_parser_fsm+0x8ce>
			status = CMD_PARSER_MARK;
 8000d84:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <command_parser_fsm+0x91c>)
 8000d86:	2201      	movs	r2, #1
 8000d88:	601a      	str	r2, [r3, #0]
			buffer_flag = 0;
 8000d8a:	4b16      	ldr	r3, [pc, #88]	@ (8000de4 <command_parser_fsm+0x920>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
			break;
 8000d90:	e018      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		if (buffer[idx] == '#') {
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <command_parser_fsm+0x92c>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	461a      	mov	r2, r3
 8000d98:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <command_parser_fsm+0x930>)
 8000d9a:	5c9b      	ldrb	r3, [r3, r2]
 8000d9c:	2b23      	cmp	r3, #35	@ 0x23
 8000d9e:	d109      	bne.n	8000db4 <command_parser_fsm+0x8f0>
			status = CMD_PARSER_IDLE;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	@ (8000de0 <command_parser_fsm+0x91c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
			// do something like set flag, timer 3s ...
			set_flag = 1;
 8000da6:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <command_parser_fsm+0x938>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	701a      	strb	r2, [r3, #0]
			buffer_flag = 0;
 8000dac:	4b0d      	ldr	r3, [pc, #52]	@ (8000de4 <command_parser_fsm+0x920>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	701a      	strb	r2, [r3, #0]
			break;
 8000db2:	e007      	b.n	8000dc4 <command_parser_fsm+0x900>
		}
		;
		status = CMD_PARSER_IDLE;
 8000db4:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <command_parser_fsm+0x91c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
		buffer_flag = 0;
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <command_parser_fsm+0x920>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	701a      	strb	r2, [r3, #0]
		break;
 8000dc0:	e000      	b.n	8000dc4 <command_parser_fsm+0x900>
//	case STATE_SHARP:
//		status = IDLE;
//		break;
	default:
		break;
 8000dc2:	bf00      	nop
	};
	if(process_idx >= index_buffer){
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <command_parser_fsm+0x93c>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4b07      	ldr	r3, [pc, #28]	@ (8000de8 <command_parser_fsm+0x924>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	dd04      	ble.n	8000ddc <command_parser_fsm+0x918>

		}else{
			process_idx += 1;
 8000dd2:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <command_parser_fsm+0x924>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	4a03      	ldr	r2, [pc, #12]	@ (8000de8 <command_parser_fsm+0x924>)
 8000dda:	6013      	str	r3, [r2, #0]
		};
}
 8000ddc:	bf00      	nop
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000004 	.word	0x20000004
 8000de4:	20000157 	.word	0x20000157
 8000de8:	20000160 	.word	0x20000160
 8000dec:	88888889 	.word	0x88888889
 8000df0:	20000156 	.word	0x20000156
 8000df4:	20000008 	.word	0x20000008
 8000df8:	2000015e 	.word	0x2000015e
 8000dfc:	2000015d 	.word	0x2000015d
 8000e00:	20000155 	.word	0x20000155

08000e04 <HAL_UART_RxCpltCallback>:





void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a11      	ldr	r2, [pc, #68]	@ (8000e58 <HAL_UART_RxCpltCallback+0x54>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d11c      	bne.n	8000e50 <HAL_UART_RxCpltCallback+0x4c>
		buffer[index_buffer++%30] = temp;
 8000e16:	4b11      	ldr	r3, [pc, #68]	@ (8000e5c <HAL_UART_RxCpltCallback+0x58>)
 8000e18:	781a      	ldrb	r2, [r3, #0]
 8000e1a:	1c53      	adds	r3, r2, #1
 8000e1c:	b2d9      	uxtb	r1, r3
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <HAL_UART_RxCpltCallback+0x58>)
 8000e20:	7019      	strb	r1, [r3, #0]
 8000e22:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <HAL_UART_RxCpltCallback+0x5c>)
 8000e24:	fba3 1302 	umull	r1, r3, r3, r2
 8000e28:	0919      	lsrs	r1, r3, #4
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	011b      	lsls	r3, r3, #4
 8000e2e:	1a5b      	subs	r3, r3, r1
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b0a      	ldr	r3, [pc, #40]	@ (8000e64 <HAL_UART_RxCpltCallback+0x60>)
 8000e3a:	7819      	ldrb	r1, [r3, #0]
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e68 <HAL_UART_RxCpltCallback+0x64>)
 8000e3e:	5499      	strb	r1, [r3, r2]
		buffer_flag = 1;
 8000e40:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <HAL_UART_RxCpltCallback+0x68>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, &temp, 1);
 8000e46:	2201      	movs	r2, #1
 8000e48:	4906      	ldr	r1, [pc, #24]	@ (8000e64 <HAL_UART_RxCpltCallback+0x60>)
 8000e4a:	4809      	ldr	r0, [pc, #36]	@ (8000e70 <HAL_UART_RxCpltCallback+0x6c>)
 8000e4c:	f003 ff21 	bl	8004c92 <HAL_UART_Receive_IT>
	};
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40004800 	.word	0x40004800
 8000e5c:	20000155 	.word	0x20000155
 8000e60:	88888889 	.word	0x88888889
 8000e64:	20000154 	.word	0x20000154
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	20000157 	.word	0x20000157
 8000e70:	2000022c 	.word	0x2000022c

08000e74 <fsm_autorun>:
 *      Author: ADMIN
 */
#include "global.h"
#include "fsm_autorun.h"
int status_fsm = INIT;
void fsm_autorun(){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	if(button_flag[0] && status_fsm < INIT){
 8000e78:	4b6e      	ldr	r3, [pc, #440]	@ (8001034 <fsm_autorun+0x1c0>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d00d      	beq.n	8000e9c <fsm_autorun+0x28>
 8000e80:	4b6d      	ldr	r3, [pc, #436]	@ (8001038 <fsm_autorun+0x1c4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b03      	cmp	r3, #3
 8000e86:	dc09      	bgt.n	8000e9c <fsm_autorun+0x28>
			status_fsm += 5;
 8000e88:	4b6b      	ldr	r3, [pc, #428]	@ (8001038 <fsm_autorun+0x1c4>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	3305      	adds	r3, #5
 8000e8e:	4a6a      	ldr	r2, [pc, #424]	@ (8001038 <fsm_autorun+0x1c4>)
 8000e90:	6013      	str	r3, [r2, #0]
			button_flag[0] = 0;
 8000e92:	4b68      	ldr	r3, [pc, #416]	@ (8001034 <fsm_autorun+0x1c0>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
			lcd_clear_display();
 8000e98:	f000 fb53 	bl	8001542 <lcd_clear_display>
	}
	switch(status_fsm){
 8000e9c:	4b66      	ldr	r3, [pc, #408]	@ (8001038 <fsm_autorun+0x1c4>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b04      	cmp	r3, #4
 8000ea2:	f200 80bb 	bhi.w	800101c <fsm_autorun+0x1a8>
 8000ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8000eac <fsm_autorun+0x38>)
 8000ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eac:	08000efb 	.word	0x08000efb
 8000eb0:	08000f37 	.word	0x08000f37
 8000eb4:	08000fe3 	.word	0x08000fe3
 8000eb8:	08000f8d 	.word	0x08000f8d
 8000ebc:	08000ec1 	.word	0x08000ec1
	case INIT:
		status_fsm = RED_GREEN;
 8000ec0:	4b5d      	ldr	r3, [pc, #372]	@ (8001038 <fsm_autorun+0x1c4>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
		setTimer(1, 1000*red_time);
 8000ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800103c <fsm_autorun+0x1c8>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ece:	fb02 f303 	mul.w	r3, r2, r3
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f001 fcd1 	bl	800287c <setTimer>
		setTimer(2, 1000*green_time);
 8000eda:	4b59      	ldr	r3, [pc, #356]	@ (8001040 <fsm_autorun+0x1cc>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ee2:	fb02 f303 	mul.w	r3, r2, r3
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	2002      	movs	r0, #2
 8000eea:	f001 fcc7 	bl	800287c <setTimer>
		setTimer(3, 1000);
 8000eee:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ef2:	2003      	movs	r0, #3
 8000ef4:	f001 fcc2 	bl	800287c <setTimer>
		break;
 8000ef8:	e099      	b.n	800102e <fsm_autorun+0x1ba>
	case RED_GREEN:
		led_red_and_green();
 8000efa:	f000 fedd 	bl	8001cb8 <led_red_and_green>
		if(flag_timer[2] == 1){
 8000efe:	4b51      	ldr	r3, [pc, #324]	@ (8001044 <fsm_autorun+0x1d0>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	f040 808c 	bne.w	8001020 <fsm_autorun+0x1ac>
			status_fsm = RED_YELLOW;
 8000f08:	4b4b      	ldr	r3, [pc, #300]	@ (8001038 <fsm_autorun+0x1c4>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000*yellow_time);
 8000f0e:	4b4e      	ldr	r3, [pc, #312]	@ (8001048 <fsm_autorun+0x1d4>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f16:	fb02 f303 	mul.w	r3, r2, r3
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	2002      	movs	r0, #2
 8000f1e:	f001 fcad 	bl	800287c <setTimer>

			lcd_yellow_time = yellow_time;
 8000f22:	4b49      	ldr	r3, [pc, #292]	@ (8001048 <fsm_autorun+0x1d4>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a49      	ldr	r2, [pc, #292]	@ (800104c <fsm_autorun+0x1d8>)
 8000f28:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 8000f2a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f2e:	2003      	movs	r0, #3
 8000f30:	f001 fca4 	bl	800287c <setTimer>
		}
		break;
 8000f34:	e074      	b.n	8001020 <fsm_autorun+0x1ac>
	case RED_YELLOW:
		led_red_and_yellow();
 8000f36:	f000 fe89 	bl	8001c4c <led_red_and_yellow>
		if(flag_timer[2] == 1){
 8000f3a:	4b42      	ldr	r3, [pc, #264]	@ (8001044 <fsm_autorun+0x1d0>)
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d170      	bne.n	8001024 <fsm_autorun+0x1b0>
			status_fsm = GREEN_RED;
 8000f42:	4b3d      	ldr	r3, [pc, #244]	@ (8001038 <fsm_autorun+0x1c4>)
 8000f44:	2202      	movs	r2, #2
 8000f46:	601a      	str	r2, [r3, #0]
			setTimer(1,1000*green_time);
 8000f48:	4b3d      	ldr	r3, [pc, #244]	@ (8001040 <fsm_autorun+0x1cc>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f50:	fb02 f303 	mul.w	r3, r2, r3
 8000f54:	4619      	mov	r1, r3
 8000f56:	2001      	movs	r0, #1
 8000f58:	f001 fc90 	bl	800287c <setTimer>
			setTimer(2, 1000*red_time);
 8000f5c:	4b37      	ldr	r3, [pc, #220]	@ (800103c <fsm_autorun+0x1c8>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f64:	fb02 f303 	mul.w	r3, r2, r3
 8000f68:	4619      	mov	r1, r3
 8000f6a:	2002      	movs	r0, #2
 8000f6c:	f001 fc86 	bl	800287c <setTimer>

			lcd_green_time = green_time;
 8000f70:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <fsm_autorun+0x1cc>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a36      	ldr	r2, [pc, #216]	@ (8001050 <fsm_autorun+0x1dc>)
 8000f76:	6013      	str	r3, [r2, #0]
			lcd_red_time = red_time;
 8000f78:	4b30      	ldr	r3, [pc, #192]	@ (800103c <fsm_autorun+0x1c8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a35      	ldr	r2, [pc, #212]	@ (8001054 <fsm_autorun+0x1e0>)
 8000f7e:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 8000f80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f84:	2003      	movs	r0, #3
 8000f86:	f001 fc79 	bl	800287c <setTimer>
		}
		break;
 8000f8a:	e04b      	b.n	8001024 <fsm_autorun+0x1b0>
	case YELLOW_RED:
		led_yellow_and_red();
 8000f8c:	f000 feca 	bl	8001d24 <led_yellow_and_red>
		if(flag_timer[1] ==1){
 8000f90:	4b2c      	ldr	r3, [pc, #176]	@ (8001044 <fsm_autorun+0x1d0>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d147      	bne.n	8001028 <fsm_autorun+0x1b4>
			status_fsm = RED_GREEN;
 8000f98:	4b27      	ldr	r3, [pc, #156]	@ (8001038 <fsm_autorun+0x1c4>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
			setTimer(1,1000*red_time);
 8000f9e:	4b27      	ldr	r3, [pc, #156]	@ (800103c <fsm_autorun+0x1c8>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fa6:	fb02 f303 	mul.w	r3, r2, r3
 8000faa:	4619      	mov	r1, r3
 8000fac:	2001      	movs	r0, #1
 8000fae:	f001 fc65 	bl	800287c <setTimer>
			setTimer(2,1000*green_time);
 8000fb2:	4b23      	ldr	r3, [pc, #140]	@ (8001040 <fsm_autorun+0x1cc>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fba:	fb02 f303 	mul.w	r3, r2, r3
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	2002      	movs	r0, #2
 8000fc2:	f001 fc5b 	bl	800287c <setTimer>

			lcd_red_time = red_time;
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <fsm_autorun+0x1c8>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a22      	ldr	r2, [pc, #136]	@ (8001054 <fsm_autorun+0x1e0>)
 8000fcc:	6013      	str	r3, [r2, #0]
			lcd_green_time = green_time;
 8000fce:	4b1c      	ldr	r3, [pc, #112]	@ (8001040 <fsm_autorun+0x1cc>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8001050 <fsm_autorun+0x1dc>)
 8000fd4:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 8000fd6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000fda:	2003      	movs	r0, #3
 8000fdc:	f001 fc4e 	bl	800287c <setTimer>
		}
		break;
 8000fe0:	e022      	b.n	8001028 <fsm_autorun+0x1b4>
	case GREEN_RED:
		led_green_and_red();
 8000fe2:	f000 fed5 	bl	8001d90 <led_green_and_red>
		if(flag_timer[1] == 1){
 8000fe6:	4b17      	ldr	r3, [pc, #92]	@ (8001044 <fsm_autorun+0x1d0>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d11e      	bne.n	800102c <fsm_autorun+0x1b8>
			status_fsm = YELLOW_RED;
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <fsm_autorun+0x1c4>)
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	601a      	str	r2, [r3, #0]
			setTimer(1,1000*yellow_time);
 8000ff4:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <fsm_autorun+0x1d4>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ffc:	fb02 f303 	mul.w	r3, r2, r3
 8001000:	4619      	mov	r1, r3
 8001002:	2001      	movs	r0, #1
 8001004:	f001 fc3a 	bl	800287c <setTimer>

			lcd_yellow_time = yellow_time;
 8001008:	4b0f      	ldr	r3, [pc, #60]	@ (8001048 <fsm_autorun+0x1d4>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a0f      	ldr	r2, [pc, #60]	@ (800104c <fsm_autorun+0x1d8>)
 800100e:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 8001010:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001014:	2003      	movs	r0, #3
 8001016:	f001 fc31 	bl	800287c <setTimer>
		}
		break;
 800101a:	e007      	b.n	800102c <fsm_autorun+0x1b8>
	default:
		break;
 800101c:	bf00      	nop
 800101e:	e006      	b.n	800102e <fsm_autorun+0x1ba>
		break;
 8001020:	bf00      	nop
 8001022:	e004      	b.n	800102e <fsm_autorun+0x1ba>
		break;
 8001024:	bf00      	nop
 8001026:	e002      	b.n	800102e <fsm_autorun+0x1ba>
		break;
 8001028:	bf00      	nop
 800102a:	e000      	b.n	800102e <fsm_autorun+0x1ba>
		break;
 800102c:	bf00      	nop
	}
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000104 	.word	0x20000104
 8001038:	20000028 	.word	0x20000028
 800103c:	20000030 	.word	0x20000030
 8001040:	20000038 	.word	0x20000038
 8001044:	200002a0 	.word	0x200002a0
 8001048:	20000034 	.word	0x20000034
 800104c:	2000017c 	.word	0x2000017c
 8001050:	20000178 	.word	0x20000178
 8001054:	20000174 	.word	0x20000174

08001058 <fsm_manual>:
 *  Created on: Nov 1, 2024
 *      Author: ADMIN
 */
#include "global.h"
#include "fsm_manual.h"
void fsm_manual(){
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	if((button_flag[0]==1) && (status_fsm >= RED_GREEN_MANUAL) && (status_fsm <= YELLOW_RED_MANUAL)){
 800105c:	4b2f      	ldr	r3, [pc, #188]	@ (800111c <fsm_manual+0xc4>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d10f      	bne.n	8001084 <fsm_manual+0x2c>
 8001064:	4b2e      	ldr	r3, [pc, #184]	@ (8001120 <fsm_manual+0xc8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b04      	cmp	r3, #4
 800106a:	dd0b      	ble.n	8001084 <fsm_manual+0x2c>
 800106c:	4b2c      	ldr	r3, [pc, #176]	@ (8001120 <fsm_manual+0xc8>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b08      	cmp	r3, #8
 8001072:	dc07      	bgt.n	8001084 <fsm_manual+0x2c>
		status_fsm = INIT_SETTING;
 8001074:	4b2a      	ldr	r3, [pc, #168]	@ (8001120 <fsm_manual+0xc8>)
 8001076:	220c      	movs	r2, #12
 8001078:	601a      	str	r2, [r3, #0]
		button_flag[0] = 0;
 800107a:	4b28      	ldr	r3, [pc, #160]	@ (800111c <fsm_manual+0xc4>)
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
		lcd_clear_display();
 8001080:	f000 fa5f 	bl	8001542 <lcd_clear_display>
	}
	switch(status_fsm){
 8001084:	4b26      	ldr	r3, [pc, #152]	@ (8001120 <fsm_manual+0xc8>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	3b05      	subs	r3, #5
 800108a:	2b03      	cmp	r3, #3
 800108c:	d83a      	bhi.n	8001104 <fsm_manual+0xac>
 800108e:	a201      	add	r2, pc, #4	@ (adr r2, 8001094 <fsm_manual+0x3c>)
 8001090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001094:	080010a5 	.word	0x080010a5
 8001098:	080010bd 	.word	0x080010bd
 800109c:	080010d5 	.word	0x080010d5
 80010a0:	080010ed 	.word	0x080010ed
	case RED_GREEN_MANUAL:
		led_red_and_green();
 80010a4:	f000 fe08 	bl	8001cb8 <led_red_and_green>
		if(isButtonPressed(1)){
 80010a8:	2001      	movs	r0, #1
 80010aa:	f7ff f84f 	bl	800014c <isButtonPressed>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d029      	beq.n	8001108 <fsm_manual+0xb0>
			status_fsm = RED_YELLOW_MANUAL;
 80010b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001120 <fsm_manual+0xc8>)
 80010b6:	2206      	movs	r2, #6
 80010b8:	601a      	str	r2, [r3, #0]
		}
		break;
 80010ba:	e025      	b.n	8001108 <fsm_manual+0xb0>
	case RED_YELLOW_MANUAL:
		led_red_and_yellow();
 80010bc:	f000 fdc6 	bl	8001c4c <led_red_and_yellow>
		if(isButtonPressed(1)){
 80010c0:	2001      	movs	r0, #1
 80010c2:	f7ff f843 	bl	800014c <isButtonPressed>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d01f      	beq.n	800110c <fsm_manual+0xb4>
			status_fsm = GREEN_RED_MANUAL;
 80010cc:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <fsm_manual+0xc8>)
 80010ce:	2207      	movs	r2, #7
 80010d0:	601a      	str	r2, [r3, #0]
		}
		break;
 80010d2:	e01b      	b.n	800110c <fsm_manual+0xb4>
	case GREEN_RED_MANUAL:
		led_green_and_red();
 80010d4:	f000 fe5c 	bl	8001d90 <led_green_and_red>
		if(isButtonPressed(1)){
 80010d8:	2001      	movs	r0, #1
 80010da:	f7ff f837 	bl	800014c <isButtonPressed>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d015      	beq.n	8001110 <fsm_manual+0xb8>
			status_fsm = YELLOW_RED_MANUAL;
 80010e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <fsm_manual+0xc8>)
 80010e6:	2208      	movs	r2, #8
 80010e8:	601a      	str	r2, [r3, #0]
		}
		break;
 80010ea:	e011      	b.n	8001110 <fsm_manual+0xb8>
	case YELLOW_RED_MANUAL:
		led_yellow_and_red();
 80010ec:	f000 fe1a 	bl	8001d24 <led_yellow_and_red>
		if(isButtonPressed(1)){
 80010f0:	2001      	movs	r0, #1
 80010f2:	f7ff f82b 	bl	800014c <isButtonPressed>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d00b      	beq.n	8001114 <fsm_manual+0xbc>
			status_fsm = RED_GREEN_MANUAL;
 80010fc:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <fsm_manual+0xc8>)
 80010fe:	2205      	movs	r2, #5
 8001100:	601a      	str	r2, [r3, #0]
		}
		break;
 8001102:	e007      	b.n	8001114 <fsm_manual+0xbc>
	default:
		break;
 8001104:	bf00      	nop
 8001106:	e006      	b.n	8001116 <fsm_manual+0xbe>
		break;
 8001108:	bf00      	nop
 800110a:	e004      	b.n	8001116 <fsm_manual+0xbe>
		break;
 800110c:	bf00      	nop
 800110e:	e002      	b.n	8001116 <fsm_manual+0xbe>
		break;
 8001110:	bf00      	nop
 8001112:	e000      	b.n	8001116 <fsm_manual+0xbe>
		break;
 8001114:	bf00      	nop
	}
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000104 	.word	0x20000104
 8001120:	20000028 	.word	0x20000028

08001124 <fsm_setting>:
#include "global.h"
int status_ld = 1;
int red_time_increase = 0;
int green_time_increase = 0;
int yellow_time_increase = 0;
void fsm_setting(){
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	switch(status_fsm){
 8001128:	4ba7      	ldr	r3, [pc, #668]	@ (80013c8 <fsm_setting+0x2a4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2bc9      	cmp	r3, #201	@ 0xc9
 800112e:	f000 8140 	beq.w	80013b2 <fsm_setting+0x28e>
 8001132:	2bc9      	cmp	r3, #201	@ 0xc9
 8001134:	f300 813f 	bgt.w	80013b6 <fsm_setting+0x292>
 8001138:	2b0c      	cmp	r3, #12
 800113a:	dc11      	bgt.n	8001160 <fsm_setting+0x3c>
 800113c:	2b09      	cmp	r3, #9
 800113e:	f2c0 813a 	blt.w	80013b6 <fsm_setting+0x292>
 8001142:	3b09      	subs	r3, #9
 8001144:	2b03      	cmp	r3, #3
 8001146:	f200 8136 	bhi.w	80013b6 <fsm_setting+0x292>
 800114a:	a201      	add	r2, pc, #4	@ (adr r2, 8001150 <fsm_setting+0x2c>)
 800114c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001150:	080011a3 	.word	0x080011a3
 8001154:	080012e1 	.word	0x080012e1
 8001158:	08001245 	.word	0x08001245
 800115c:	08001169 	.word	0x08001169
 8001160:	2bc8      	cmp	r3, #200	@ 0xc8
 8001162:	f000 8108 	beq.w	8001376 <fsm_setting+0x252>
		break;
	case REMOTE_SETTING:

		break;
	default:
		break;
 8001166:	e126      	b.n	80013b6 <fsm_setting+0x292>
		red_time_increase = 0;
 8001168:	4b98      	ldr	r3, [pc, #608]	@ (80013cc <fsm_setting+0x2a8>)
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
		green_time_increase = 0;
 800116e:	4b98      	ldr	r3, [pc, #608]	@ (80013d0 <fsm_setting+0x2ac>)
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
		yellow_time_increase = 0;
 8001174:	4b97      	ldr	r3, [pc, #604]	@ (80013d4 <fsm_setting+0x2b0>)
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
		status_fsm = RED_SETTING;
 800117a:	4b93      	ldr	r3, [pc, #588]	@ (80013c8 <fsm_setting+0x2a4>)
 800117c:	2209      	movs	r2, #9
 800117e:	601a      	str	r2, [r3, #0]
		setTimer(4,500);
 8001180:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001184:	2004      	movs	r0, #4
 8001186:	f001 fb79 	bl	800287c <setTimer>
		all_led_red_off();
 800118a:	f000 fe6d 	bl	8001e68 <all_led_red_off>
		all_led_red_on();
 800118e:	f000 fe35 	bl	8001dfc <all_led_red_on>
		lcd_goto_XY(1, 0);
 8001192:	2100      	movs	r1, #0
 8001194:	2001      	movs	r0, #1
 8001196:	f000 f9db 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("    SETTING    ");
 800119a:	488f      	ldr	r0, [pc, #572]	@ (80013d8 <fsm_setting+0x2b4>)
 800119c:	f000 f9bc 	bl	8001518 <lcd_send_string>
		break;
 80011a0:	e110      	b.n	80013c4 <fsm_setting+0x2a0>
		if(isButtonPressed(0)){
 80011a2:	2000      	movs	r0, #0
 80011a4:	f7fe ffd2 	bl	800014c <isButtonPressed>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d009      	beq.n	80011c2 <fsm_setting+0x9e>
			status_fsm = GREEN_SETTING;
 80011ae:	4b86      	ldr	r3, [pc, #536]	@ (80013c8 <fsm_setting+0x2a4>)
 80011b0:	220b      	movs	r2, #11
 80011b2:	601a      	str	r2, [r3, #0]
			all_led_red_off();
 80011b4:	f000 fe58 	bl	8001e68 <all_led_red_off>
			all_led_green_on();
 80011b8:	f000 fe8c 	bl	8001ed4 <all_led_green_on>
			status_ld = 1;
 80011bc:	4b87      	ldr	r3, [pc, #540]	@ (80013dc <fsm_setting+0x2b8>)
 80011be:	2201      	movs	r2, #1
 80011c0:	601a      	str	r2, [r3, #0]
		if(isButtonPressed(1)){
 80011c2:	2001      	movs	r0, #1
 80011c4:	f7fe ffc2 	bl	800014c <isButtonPressed>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d010      	beq.n	80011f0 <fsm_setting+0xcc>
			red_time_increase++;
 80011ce:	4b7f      	ldr	r3, [pc, #508]	@ (80013cc <fsm_setting+0x2a8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3301      	adds	r3, #1
 80011d4:	4a7d      	ldr	r2, [pc, #500]	@ (80013cc <fsm_setting+0x2a8>)
 80011d6:	6013      	str	r3, [r2, #0]
			if(red_time_increase + red_time > 99) {
 80011d8:	4b7c      	ldr	r3, [pc, #496]	@ (80013cc <fsm_setting+0x2a8>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b80      	ldr	r3, [pc, #512]	@ (80013e0 <fsm_setting+0x2bc>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4413      	add	r3, r2
 80011e2:	2b63      	cmp	r3, #99	@ 0x63
 80011e4:	dd04      	ble.n	80011f0 <fsm_setting+0xcc>
				red_time_increase = 0 - red_time;
 80011e6:	4b7e      	ldr	r3, [pc, #504]	@ (80013e0 <fsm_setting+0x2bc>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	425b      	negs	r3, r3
 80011ec:	4a77      	ldr	r2, [pc, #476]	@ (80013cc <fsm_setting+0x2a8>)
 80011ee:	6013      	str	r3, [r2, #0]
		if(isButtonPressed(2)){
 80011f0:	2002      	movs	r0, #2
 80011f2:	f7fe ffab 	bl	800014c <isButtonPressed>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d009      	beq.n	8001210 <fsm_setting+0xec>
			red_time += red_time_increase;
 80011fc:	4b78      	ldr	r3, [pc, #480]	@ (80013e0 <fsm_setting+0x2bc>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b72      	ldr	r3, [pc, #456]	@ (80013cc <fsm_setting+0x2a8>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4413      	add	r3, r2
 8001206:	4a76      	ldr	r2, [pc, #472]	@ (80013e0 <fsm_setting+0x2bc>)
 8001208:	6013      	str	r3, [r2, #0]
			red_time_increase = 0;
 800120a:	4b70      	ldr	r3, [pc, #448]	@ (80013cc <fsm_setting+0x2a8>)
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
		if(flag_timer[4] == 1){
 8001210:	4b74      	ldr	r3, [pc, #464]	@ (80013e4 <fsm_setting+0x2c0>)
 8001212:	691b      	ldr	r3, [r3, #16]
 8001214:	2b01      	cmp	r3, #1
 8001216:	f040 80d0 	bne.w	80013ba <fsm_setting+0x296>
			if(status_ld == 1){
 800121a:	4b70      	ldr	r3, [pc, #448]	@ (80013dc <fsm_setting+0x2b8>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d105      	bne.n	800122e <fsm_setting+0x10a>
				all_led_red_off();
 8001222:	f000 fe21 	bl	8001e68 <all_led_red_off>
				status_ld = 0;
 8001226:	4b6d      	ldr	r3, [pc, #436]	@ (80013dc <fsm_setting+0x2b8>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	e004      	b.n	8001238 <fsm_setting+0x114>
				all_led_red_on();
 800122e:	f000 fde5 	bl	8001dfc <all_led_red_on>
				status_ld = 1;
 8001232:	4b6a      	ldr	r3, [pc, #424]	@ (80013dc <fsm_setting+0x2b8>)
 8001234:	2201      	movs	r2, #1
 8001236:	601a      	str	r2, [r3, #0]
			setTimer(4,500);
 8001238:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800123c:	2004      	movs	r0, #4
 800123e:	f001 fb1d 	bl	800287c <setTimer>
		break;
 8001242:	e0ba      	b.n	80013ba <fsm_setting+0x296>
		if(isButtonPressed(0)){
 8001244:	2000      	movs	r0, #0
 8001246:	f7fe ff81 	bl	800014c <isButtonPressed>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d006      	beq.n	800125e <fsm_setting+0x13a>
			status_fsm = YELLOW_SETTING;
 8001250:	4b5d      	ldr	r3, [pc, #372]	@ (80013c8 <fsm_setting+0x2a4>)
 8001252:	220a      	movs	r2, #10
 8001254:	601a      	str	r2, [r3, #0]
			all_led_red_off();
 8001256:	f000 fe07 	bl	8001e68 <all_led_red_off>
			all_led_yellow_on();
 800125a:	f000 fe71 	bl	8001f40 <all_led_yellow_on>
		if(isButtonPressed(1)){
 800125e:	2001      	movs	r0, #1
 8001260:	f7fe ff74 	bl	800014c <isButtonPressed>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d010      	beq.n	800128c <fsm_setting+0x168>
			green_time_increase++;
 800126a:	4b59      	ldr	r3, [pc, #356]	@ (80013d0 <fsm_setting+0x2ac>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	3301      	adds	r3, #1
 8001270:	4a57      	ldr	r2, [pc, #348]	@ (80013d0 <fsm_setting+0x2ac>)
 8001272:	6013      	str	r3, [r2, #0]
			if(green_time_increase + green_time > 99) {
 8001274:	4b56      	ldr	r3, [pc, #344]	@ (80013d0 <fsm_setting+0x2ac>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b5b      	ldr	r3, [pc, #364]	@ (80013e8 <fsm_setting+0x2c4>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4413      	add	r3, r2
 800127e:	2b63      	cmp	r3, #99	@ 0x63
 8001280:	dd04      	ble.n	800128c <fsm_setting+0x168>
				green_time_increase = 0 - green_time;
 8001282:	4b59      	ldr	r3, [pc, #356]	@ (80013e8 <fsm_setting+0x2c4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	425b      	negs	r3, r3
 8001288:	4a51      	ldr	r2, [pc, #324]	@ (80013d0 <fsm_setting+0x2ac>)
 800128a:	6013      	str	r3, [r2, #0]
		if(isButtonPressed(2)){
 800128c:	2002      	movs	r0, #2
 800128e:	f7fe ff5d 	bl	800014c <isButtonPressed>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d009      	beq.n	80012ac <fsm_setting+0x188>
			green_time += green_time_increase;
 8001298:	4b53      	ldr	r3, [pc, #332]	@ (80013e8 <fsm_setting+0x2c4>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b4c      	ldr	r3, [pc, #304]	@ (80013d0 <fsm_setting+0x2ac>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4413      	add	r3, r2
 80012a2:	4a51      	ldr	r2, [pc, #324]	@ (80013e8 <fsm_setting+0x2c4>)
 80012a4:	6013      	str	r3, [r2, #0]
			green_time_increase = 0;
 80012a6:	4b4a      	ldr	r3, [pc, #296]	@ (80013d0 <fsm_setting+0x2ac>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
		if(flag_timer[4] == 1){
 80012ac:	4b4d      	ldr	r3, [pc, #308]	@ (80013e4 <fsm_setting+0x2c0>)
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	f040 8084 	bne.w	80013be <fsm_setting+0x29a>
			if(status_ld == 1){
 80012b6:	4b49      	ldr	r3, [pc, #292]	@ (80013dc <fsm_setting+0x2b8>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d105      	bne.n	80012ca <fsm_setting+0x1a6>
				all_led_red_off();
 80012be:	f000 fdd3 	bl	8001e68 <all_led_red_off>
				status_ld = 0;
 80012c2:	4b46      	ldr	r3, [pc, #280]	@ (80013dc <fsm_setting+0x2b8>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	e004      	b.n	80012d4 <fsm_setting+0x1b0>
				all_led_green_on();
 80012ca:	f000 fe03 	bl	8001ed4 <all_led_green_on>
				status_ld = 1;
 80012ce:	4b43      	ldr	r3, [pc, #268]	@ (80013dc <fsm_setting+0x2b8>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	601a      	str	r2, [r3, #0]
			setTimer(4,500);
 80012d4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80012d8:	2004      	movs	r0, #4
 80012da:	f001 facf 	bl	800287c <setTimer>
		break;
 80012de:	e06e      	b.n	80013be <fsm_setting+0x29a>
		if(isButtonPressed(0)){
 80012e0:	2000      	movs	r0, #0
 80012e2:	f7fe ff33 	bl	800014c <isButtonPressed>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d004      	beq.n	80012f6 <fsm_setting+0x1d2>
			all_led_red_off();
 80012ec:	f000 fdbc 	bl	8001e68 <all_led_red_off>
			status_fsm = INIT;
 80012f0:	4b35      	ldr	r3, [pc, #212]	@ (80013c8 <fsm_setting+0x2a4>)
 80012f2:	2204      	movs	r2, #4
 80012f4:	601a      	str	r2, [r3, #0]
		if(isButtonPressed(1)){
 80012f6:	2001      	movs	r0, #1
 80012f8:	f7fe ff28 	bl	800014c <isButtonPressed>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d010      	beq.n	8001324 <fsm_setting+0x200>
			yellow_time_increase++;
 8001302:	4b34      	ldr	r3, [pc, #208]	@ (80013d4 <fsm_setting+0x2b0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	3301      	adds	r3, #1
 8001308:	4a32      	ldr	r2, [pc, #200]	@ (80013d4 <fsm_setting+0x2b0>)
 800130a:	6013      	str	r3, [r2, #0]
			if(yellow_time_increase + yellow_time > 99) {
 800130c:	4b31      	ldr	r3, [pc, #196]	@ (80013d4 <fsm_setting+0x2b0>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	4b36      	ldr	r3, [pc, #216]	@ (80013ec <fsm_setting+0x2c8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4413      	add	r3, r2
 8001316:	2b63      	cmp	r3, #99	@ 0x63
 8001318:	dd04      	ble.n	8001324 <fsm_setting+0x200>
				yellow_time_increase = 0 - yellow_time;
 800131a:	4b34      	ldr	r3, [pc, #208]	@ (80013ec <fsm_setting+0x2c8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	425b      	negs	r3, r3
 8001320:	4a2c      	ldr	r2, [pc, #176]	@ (80013d4 <fsm_setting+0x2b0>)
 8001322:	6013      	str	r3, [r2, #0]
		if(isButtonPressed(2)){
 8001324:	2002      	movs	r0, #2
 8001326:	f7fe ff11 	bl	800014c <isButtonPressed>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d009      	beq.n	8001344 <fsm_setting+0x220>
			yellow_time += yellow_time_increase;
 8001330:	4b2e      	ldr	r3, [pc, #184]	@ (80013ec <fsm_setting+0x2c8>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b27      	ldr	r3, [pc, #156]	@ (80013d4 <fsm_setting+0x2b0>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4413      	add	r3, r2
 800133a:	4a2c      	ldr	r2, [pc, #176]	@ (80013ec <fsm_setting+0x2c8>)
 800133c:	6013      	str	r3, [r2, #0]
			yellow_time_increase = 0;
 800133e:	4b25      	ldr	r3, [pc, #148]	@ (80013d4 <fsm_setting+0x2b0>)
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
		if(flag_timer[4] == 1){
 8001344:	4b27      	ldr	r3, [pc, #156]	@ (80013e4 <fsm_setting+0x2c0>)
 8001346:	691b      	ldr	r3, [r3, #16]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d13a      	bne.n	80013c2 <fsm_setting+0x29e>
			if(status_ld == 1){
 800134c:	4b23      	ldr	r3, [pc, #140]	@ (80013dc <fsm_setting+0x2b8>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d105      	bne.n	8001360 <fsm_setting+0x23c>
				all_led_red_off();
 8001354:	f000 fd88 	bl	8001e68 <all_led_red_off>
				status_ld = 0;
 8001358:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <fsm_setting+0x2b8>)
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	e004      	b.n	800136a <fsm_setting+0x246>
				all_led_yellow_on();
 8001360:	f000 fdee 	bl	8001f40 <all_led_yellow_on>
				status_ld = 1;
 8001364:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <fsm_setting+0x2b8>)
 8001366:	2201      	movs	r2, #1
 8001368:	601a      	str	r2, [r3, #0]
			setTimer(4,500);
 800136a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800136e:	2004      	movs	r0, #4
 8001370:	f001 fa84 	bl	800287c <setTimer>
		break;
 8001374:	e025      	b.n	80013c2 <fsm_setting+0x29e>
		lcd_clear_display();
 8001376:	f000 f8e4 	bl	8001542 <lcd_clear_display>
		HAL_Delay(5);
 800137a:	2005      	movs	r0, #5
 800137c:	f001 fb56 	bl	8002a2c <HAL_Delay>
		lcd_goto_XY(1,0);
 8001380:	2100      	movs	r1, #0
 8001382:	2001      	movs	r0, #1
 8001384:	f000 f8e4 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("RED=");
 8001388:	4819      	ldr	r0, [pc, #100]	@ (80013f0 <fsm_setting+0x2cc>)
 800138a:	f000 f8c5 	bl	8001518 <lcd_send_string>
		lcd_goto_XY(1,8);
 800138e:	2108      	movs	r1, #8
 8001390:	2001      	movs	r0, #1
 8001392:	f000 f8dd 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("GREEN=");
 8001396:	4817      	ldr	r0, [pc, #92]	@ (80013f4 <fsm_setting+0x2d0>)
 8001398:	f000 f8be 	bl	8001518 <lcd_send_string>
		lcd_goto_XY(2,3);
 800139c:	2103      	movs	r1, #3
 800139e:	2002      	movs	r0, #2
 80013a0:	f000 f8d6 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("YELLOW=");
 80013a4:	4814      	ldr	r0, [pc, #80]	@ (80013f8 <fsm_setting+0x2d4>)
 80013a6:	f000 f8b7 	bl	8001518 <lcd_send_string>
		status_fsm = REMOTE_SETTING;
 80013aa:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <fsm_setting+0x2a4>)
 80013ac:	22c9      	movs	r2, #201	@ 0xc9
 80013ae:	601a      	str	r2, [r3, #0]
		break;
 80013b0:	e008      	b.n	80013c4 <fsm_setting+0x2a0>
		break;
 80013b2:	bf00      	nop
 80013b4:	e006      	b.n	80013c4 <fsm_setting+0x2a0>
		break;
 80013b6:	bf00      	nop
 80013b8:	e004      	b.n	80013c4 <fsm_setting+0x2a0>
		break;
 80013ba:	bf00      	nop
 80013bc:	e002      	b.n	80013c4 <fsm_setting+0x2a0>
		break;
 80013be:	bf00      	nop
 80013c0:	e000      	b.n	80013c4 <fsm_setting+0x2a0>
		break;
 80013c2:	bf00      	nop
	}
}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000028 	.word	0x20000028
 80013cc:	20000168 	.word	0x20000168
 80013d0:	2000016c 	.word	0x2000016c
 80013d4:	20000170 	.word	0x20000170
 80013d8:	08006128 	.word	0x08006128
 80013dc:	2000002c 	.word	0x2000002c
 80013e0:	20000030 	.word	0x20000030
 80013e4:	200002a0 	.word	0x200002a0
 80013e8:	20000038 	.word	0x20000038
 80013ec:	20000034 	.word	0x20000034
 80013f0:	08006138 	.word	0x08006138
 80013f4:	08006140 	.word	0x08006140
 80013f8:	08006148 	.word	0x08006148

080013fc <lcd_send_cmd>:
//int lcd_red_time = 0;
//int lcd_green_time = 0;
//int lcd_yellow_time = 0;
char lcd_buf[16];
void lcd_send_cmd (char cmd)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af02      	add	r7, sp, #8
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
    uint8_t data_t[4];
    data_u = (cmd&0xf0);
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	f023 030f 	bic.w	r3, r3, #15
 800140c:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd<<4)&0xf0);
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	011b      	lsls	r3, r3, #4
 8001412:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	f043 030c 	orr.w	r3, r3, #12
 800141a:	b2db      	uxtb	r3, r3
 800141c:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u|0x08;  //en=0, rs=0
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	f043 0308 	orr.w	r3, r3, #8
 8001424:	b2db      	uxtb	r3, r3
 8001426:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001428:	7bbb      	ldrb	r3, [r7, #14]
 800142a:	f043 030c 	orr.w	r3, r3, #12
 800142e:	b2db      	uxtb	r3, r3
 8001430:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l|0x08;  //en=0, rs=0
 8001432:	7bbb      	ldrb	r3, [r7, #14]
 8001434:	f043 0308 	orr.w	r3, r3, #8
 8001438:	b2db      	uxtb	r3, r3
 800143a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800143c:	f107 0208 	add.w	r2, r7, #8
 8001440:	2364      	movs	r3, #100	@ 0x64
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	2304      	movs	r3, #4
 8001446:	2142      	movs	r1, #66	@ 0x42
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <lcd_send_cmd+0x5c>)
 800144a:	f001 ffed 	bl	8003428 <HAL_I2C_Master_Transmit>
}
 800144e:	bf00      	nop
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000190 	.word	0x20000190

0800145c <lcd_send_data>:

void lcd_send_data (char data)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af02      	add	r7, sp, #8
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (data&0xf0);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	f023 030f 	bic.w	r3, r3, #15
 800146c:	73fb      	strb	r3, [r7, #15]
    data_l = ((data<<4)&0xf0);
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	011b      	lsls	r3, r3, #4
 8001472:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	f043 030d 	orr.w	r3, r3, #13
 800147a:	b2db      	uxtb	r3, r3
 800147c:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u|0x09;  //en=0, rs=0
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	f043 0309 	orr.w	r3, r3, #9
 8001484:	b2db      	uxtb	r3, r3
 8001486:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001488:	7bbb      	ldrb	r3, [r7, #14]
 800148a:	f043 030d 	orr.w	r3, r3, #13
 800148e:	b2db      	uxtb	r3, r3
 8001490:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l|0x09;  //en=0, rs=0
 8001492:	7bbb      	ldrb	r3, [r7, #14]
 8001494:	f043 0309 	orr.w	r3, r3, #9
 8001498:	b2db      	uxtb	r3, r3
 800149a:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800149c:	f107 0208 	add.w	r2, r7, #8
 80014a0:	2364      	movs	r3, #100	@ 0x64
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	2304      	movs	r3, #4
 80014a6:	2142      	movs	r1, #66	@ 0x42
 80014a8:	4803      	ldr	r0, [pc, #12]	@ (80014b8 <lcd_send_data+0x5c>)
 80014aa:	f001 ffbd 	bl	8003428 <HAL_I2C_Master_Transmit>
}
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000190 	.word	0x20000190

080014bc <lcd_init>:

void lcd_init (void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
    lcd_send_cmd (0x33); /* set 4-bits interface */
 80014c0:	2033      	movs	r0, #51	@ 0x33
 80014c2:	f7ff ff9b 	bl	80013fc <lcd_send_cmd>
    lcd_send_cmd (0x32);
 80014c6:	2032      	movs	r0, #50	@ 0x32
 80014c8:	f7ff ff98 	bl	80013fc <lcd_send_cmd>
    HAL_Delay(50);
 80014cc:	2032      	movs	r0, #50	@ 0x32
 80014ce:	f001 faad 	bl	8002a2c <HAL_Delay>
    lcd_send_cmd (0x28); /* start to set LCD function */
 80014d2:	2028      	movs	r0, #40	@ 0x28
 80014d4:	f7ff ff92 	bl	80013fc <lcd_send_cmd>
    HAL_Delay(50);
 80014d8:	2032      	movs	r0, #50	@ 0x32
 80014da:	f001 faa7 	bl	8002a2c <HAL_Delay>
    lcd_send_cmd (0x01); /* clear display */
 80014de:	2001      	movs	r0, #1
 80014e0:	f7ff ff8c 	bl	80013fc <lcd_send_cmd>
    HAL_Delay(50);
 80014e4:	2032      	movs	r0, #50	@ 0x32
 80014e6:	f001 faa1 	bl	8002a2c <HAL_Delay>
    lcd_send_cmd (0x06); /* set entry mode */
 80014ea:	2006      	movs	r0, #6
 80014ec:	f7ff ff86 	bl	80013fc <lcd_send_cmd>
    HAL_Delay(50);
 80014f0:	2032      	movs	r0, #50	@ 0x32
 80014f2:	f001 fa9b 	bl	8002a2c <HAL_Delay>
    lcd_send_cmd (0x0c); /* set display to on */
 80014f6:	200c      	movs	r0, #12
 80014f8:	f7ff ff80 	bl	80013fc <lcd_send_cmd>
    HAL_Delay(50);
 80014fc:	2032      	movs	r0, #50	@ 0x32
 80014fe:	f001 fa95 	bl	8002a2c <HAL_Delay>
    lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8001502:	2002      	movs	r0, #2
 8001504:	f7ff ff7a 	bl	80013fc <lcd_send_cmd>
    HAL_Delay(50);
 8001508:	2032      	movs	r0, #50	@ 0x32
 800150a:	f001 fa8f 	bl	8002a2c <HAL_Delay>
    lcd_send_cmd (0x80);
 800150e:	2080      	movs	r0, #128	@ 0x80
 8001510:	f7ff ff74 	bl	80013fc <lcd_send_cmd>
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data (*str++);
 8001520:	e006      	b.n	8001530 <lcd_send_string+0x18>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	607a      	str	r2, [r7, #4]
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff ff96 	bl	800145c <lcd_send_data>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1f4      	bne.n	8001522 <lcd_send_string+0xa>
}
 8001538:	bf00      	nop
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <lcd_clear_display>:

void lcd_clear_display (void)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	af00      	add	r7, sp, #0
    lcd_send_cmd (0x01); //clear display
 8001546:	2001      	movs	r0, #1
 8001548:	f7ff ff58 	bl	80013fc <lcd_send_cmd>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}

08001550 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
    uint8_t pos_Addr;
    if(row == 1)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d108      	bne.n	8001572 <lcd_goto_XY+0x22>
    {
        pos_Addr = 0x80 + row - 1 + col;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	b2da      	uxtb	r2, r3
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	4413      	add	r3, r2
 800156a:	b2db      	uxtb	r3, r3
 800156c:	337f      	adds	r3, #127	@ 0x7f
 800156e:	73fb      	strb	r3, [r7, #15]
 8001570:	e008      	b.n	8001584 <lcd_goto_XY+0x34>
    }
    else
    {
        pos_Addr = 0x80 | (0x40 + col);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	3340      	adds	r3, #64	@ 0x40
 8001578:	b2db      	uxtb	r3, r3
 800157a:	b25b      	sxtb	r3, r3
 800157c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001580:	b25b      	sxtb	r3, r3
 8001582:	73fb      	strb	r3, [r7, #15]
    }
    lcd_send_cmd(pos_Addr);
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff ff38 	bl	80013fc <lcd_send_cmd>
}
 800158c:	bf00      	nop
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <lcd_run>:
void lcd_run(){
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	if(button_flag[0] && status_fsm < INIT){
 8001598:	4b9c      	ldr	r3, [pc, #624]	@ (800180c <lcd_run+0x278>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d006      	beq.n	80015ae <lcd_run+0x1a>
 80015a0:	4b9b      	ldr	r3, [pc, #620]	@ (8001810 <lcd_run+0x27c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b03      	cmp	r3, #3
 80015a6:	dc02      	bgt.n	80015ae <lcd_run+0x1a>
				lcd_clear_display();
 80015a8:	f7ff ffcb 	bl	8001542 <lcd_clear_display>
				return;
 80015ac:	e345      	b.n	8001c3a <lcd_run+0x6a6>
	}
	switch(status_fsm){
 80015ae:	4b98      	ldr	r3, [pc, #608]	@ (8001810 <lcd_run+0x27c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2bc9      	cmp	r3, #201	@ 0xc9
 80015b4:	f000 82ba 	beq.w	8001b2c <lcd_run+0x598>
 80015b8:	2bc9      	cmp	r3, #201	@ 0xc9
 80015ba:	f300 8333 	bgt.w	8001c24 <lcd_run+0x690>
 80015be:	2b0c      	cmp	r3, #12
 80015c0:	dc22      	bgt.n	8001608 <lcd_run+0x74>
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	f2c0 832e 	blt.w	8001c24 <lcd_run+0x690>
 80015c8:	2b0c      	cmp	r3, #12
 80015ca:	f200 832b 	bhi.w	8001c24 <lcd_run+0x690>
 80015ce:	a201      	add	r2, pc, #4	@ (adr r2, 80015d4 <lcd_run+0x40>)
 80015d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d4:	08001651 	.word	0x08001651
 80015d8:	0800172f 	.word	0x0800172f
 80015dc:	0800183d 	.word	0x0800183d
 80015e0:	0800191b 	.word	0x0800191b
 80015e4:	08001611 	.word	0x08001611
 80015e8:	080019f9 	.word	0x080019f9
 80015ec:	08001a17 	.word	0x08001a17
 80015f0:	08001a35 	.word	0x08001a35
 80015f4:	08001a53 	.word	0x08001a53
 80015f8:	08001a71 	.word	0x08001a71
 80015fc:	08001a95 	.word	0x08001a95
 8001600:	08001ab9 	.word	0x08001ab9
 8001604:	08001c25 	.word	0x08001c25
 8001608:	2bc8      	cmp	r3, #200	@ 0xc8
 800160a:	f000 830d 	beq.w	8001c28 <lcd_run+0x694>
		lcd_send_data(yellow_time/10+48);
		lcd_goto_XY(2,11);
		lcd_send_data(yellow_time%10+48);
		break;
	default:
		break;
 800160e:	e309      	b.n	8001c24 <lcd_run+0x690>
		lcd_red_time = red_time;
 8001610:	4b80      	ldr	r3, [pc, #512]	@ (8001814 <lcd_run+0x280>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a80      	ldr	r2, [pc, #512]	@ (8001818 <lcd_run+0x284>)
 8001616:	6013      	str	r3, [r2, #0]
		lcd_yellow_time = yellow_time;
 8001618:	4b80      	ldr	r3, [pc, #512]	@ (800181c <lcd_run+0x288>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a80      	ldr	r2, [pc, #512]	@ (8001820 <lcd_run+0x28c>)
 800161e:	6013      	str	r3, [r2, #0]
		lcd_green_time = green_time;
 8001620:	4b80      	ldr	r3, [pc, #512]	@ (8001824 <lcd_run+0x290>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a80      	ldr	r2, [pc, #512]	@ (8001828 <lcd_run+0x294>)
 8001626:	6013      	str	r3, [r2, #0]
		lcd_clear_display();
 8001628:	f7ff ff8b 	bl	8001542 <lcd_clear_display>
		HAL_Delay(5);
 800162c:	2005      	movs	r0, #5
 800162e:	f001 f9fd 	bl	8002a2c <HAL_Delay>
		lcd_goto_XY(1,0);
 8001632:	2100      	movs	r1, #0
 8001634:	2001      	movs	r0, #1
 8001636:	f7ff ff8b 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("TIME 01:");
 800163a:	487c      	ldr	r0, [pc, #496]	@ (800182c <lcd_run+0x298>)
 800163c:	f7ff ff6c 	bl	8001518 <lcd_send_string>
		lcd_goto_XY(2,0);
 8001640:	2100      	movs	r1, #0
 8001642:	2002      	movs	r0, #2
 8001644:	f7ff ff84 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("TIME 02:");
 8001648:	4879      	ldr	r0, [pc, #484]	@ (8001830 <lcd_run+0x29c>)
 800164a:	f7ff ff65 	bl	8001518 <lcd_send_string>
		break;
 800164e:	e2f4      	b.n	8001c3a <lcd_run+0x6a6>
		lcd_goto_XY(1,8);
 8001650:	2108      	movs	r1, #8
 8001652:	2001      	movs	r0, #1
 8001654:	f7ff ff7c 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time/10 + 48);
 8001658:	4b6f      	ldr	r3, [pc, #444]	@ (8001818 <lcd_run+0x284>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a75      	ldr	r2, [pc, #468]	@ (8001834 <lcd_run+0x2a0>)
 800165e:	fb82 1203 	smull	r1, r2, r2, r3
 8001662:	1092      	asrs	r2, r2, #2
 8001664:	17db      	asrs	r3, r3, #31
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	b2db      	uxtb	r3, r3
 800166a:	3330      	adds	r3, #48	@ 0x30
 800166c:	b2db      	uxtb	r3, r3
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fef4 	bl	800145c <lcd_send_data>
		lcd_goto_XY(1,9);
 8001674:	2109      	movs	r1, #9
 8001676:	2001      	movs	r0, #1
 8001678:	f7ff ff6a 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time%10 + 48);
 800167c:	4b66      	ldr	r3, [pc, #408]	@ (8001818 <lcd_run+0x284>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b6c      	ldr	r3, [pc, #432]	@ (8001834 <lcd_run+0x2a0>)
 8001682:	fb83 1302 	smull	r1, r3, r3, r2
 8001686:	1099      	asrs	r1, r3, #2
 8001688:	17d3      	asrs	r3, r2, #31
 800168a:	1ac9      	subs	r1, r1, r3
 800168c:	460b      	mov	r3, r1
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	440b      	add	r3, r1
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	1ad1      	subs	r1, r2, r3
 8001696:	b2cb      	uxtb	r3, r1
 8001698:	3330      	adds	r3, #48	@ 0x30
 800169a:	b2db      	uxtb	r3, r3
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fedd 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,8);
 80016a2:	2108      	movs	r1, #8
 80016a4:	2002      	movs	r0, #2
 80016a6:	f7ff ff53 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_green_time/10 + 48);
 80016aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001828 <lcd_run+0x294>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a61      	ldr	r2, [pc, #388]	@ (8001834 <lcd_run+0x2a0>)
 80016b0:	fb82 1203 	smull	r1, r2, r2, r3
 80016b4:	1092      	asrs	r2, r2, #2
 80016b6:	17db      	asrs	r3, r3, #31
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	3330      	adds	r3, #48	@ 0x30
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff fecb 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,9);
 80016c6:	2109      	movs	r1, #9
 80016c8:	2002      	movs	r0, #2
 80016ca:	f7ff ff41 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_green_time%10 + 48);
 80016ce:	4b56      	ldr	r3, [pc, #344]	@ (8001828 <lcd_run+0x294>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	4b58      	ldr	r3, [pc, #352]	@ (8001834 <lcd_run+0x2a0>)
 80016d4:	fb83 1302 	smull	r1, r3, r3, r2
 80016d8:	1099      	asrs	r1, r3, #2
 80016da:	17d3      	asrs	r3, r2, #31
 80016dc:	1ac9      	subs	r1, r1, r3
 80016de:	460b      	mov	r3, r1
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	1ad1      	subs	r1, r2, r3
 80016e8:	b2cb      	uxtb	r3, r1
 80016ea:	3330      	adds	r3, #48	@ 0x30
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff feb4 	bl	800145c <lcd_send_data>
		if(flag_timer[3] == 1){
 80016f4:	4b50      	ldr	r3, [pc, #320]	@ (8001838 <lcd_run+0x2a4>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	f040 8297 	bne.w	8001c2c <lcd_run+0x698>
			if(lcd_red_time > 0) lcd_red_time--;
 80016fe:	4b46      	ldr	r3, [pc, #280]	@ (8001818 <lcd_run+0x284>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	dd04      	ble.n	8001710 <lcd_run+0x17c>
 8001706:	4b44      	ldr	r3, [pc, #272]	@ (8001818 <lcd_run+0x284>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	3b01      	subs	r3, #1
 800170c:	4a42      	ldr	r2, [pc, #264]	@ (8001818 <lcd_run+0x284>)
 800170e:	6013      	str	r3, [r2, #0]
			if(lcd_green_time >0) lcd_green_time--;
 8001710:	4b45      	ldr	r3, [pc, #276]	@ (8001828 <lcd_run+0x294>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	dd04      	ble.n	8001722 <lcd_run+0x18e>
 8001718:	4b43      	ldr	r3, [pc, #268]	@ (8001828 <lcd_run+0x294>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	3b01      	subs	r3, #1
 800171e:	4a42      	ldr	r2, [pc, #264]	@ (8001828 <lcd_run+0x294>)
 8001720:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 8001722:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001726:	2003      	movs	r0, #3
 8001728:	f001 f8a8 	bl	800287c <setTimer>
		break;
 800172c:	e27e      	b.n	8001c2c <lcd_run+0x698>
		lcd_goto_XY(1,8);
 800172e:	2108      	movs	r1, #8
 8001730:	2001      	movs	r0, #1
 8001732:	f7ff ff0d 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time/10 + 48);
 8001736:	4b38      	ldr	r3, [pc, #224]	@ (8001818 <lcd_run+0x284>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a3e      	ldr	r2, [pc, #248]	@ (8001834 <lcd_run+0x2a0>)
 800173c:	fb82 1203 	smull	r1, r2, r2, r3
 8001740:	1092      	asrs	r2, r2, #2
 8001742:	17db      	asrs	r3, r3, #31
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	b2db      	uxtb	r3, r3
 8001748:	3330      	adds	r3, #48	@ 0x30
 800174a:	b2db      	uxtb	r3, r3
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fe85 	bl	800145c <lcd_send_data>
		lcd_goto_XY(1,9);
 8001752:	2109      	movs	r1, #9
 8001754:	2001      	movs	r0, #1
 8001756:	f7ff fefb 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time%10 + 48);
 800175a:	4b2f      	ldr	r3, [pc, #188]	@ (8001818 <lcd_run+0x284>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	4b35      	ldr	r3, [pc, #212]	@ (8001834 <lcd_run+0x2a0>)
 8001760:	fb83 1302 	smull	r1, r3, r3, r2
 8001764:	1099      	asrs	r1, r3, #2
 8001766:	17d3      	asrs	r3, r2, #31
 8001768:	1ac9      	subs	r1, r1, r3
 800176a:	460b      	mov	r3, r1
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	440b      	add	r3, r1
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	1ad1      	subs	r1, r2, r3
 8001774:	b2cb      	uxtb	r3, r1
 8001776:	3330      	adds	r3, #48	@ 0x30
 8001778:	b2db      	uxtb	r3, r3
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fe6e 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,8);
 8001780:	2108      	movs	r1, #8
 8001782:	2002      	movs	r0, #2
 8001784:	f7ff fee4 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_yellow_time/10 + 48);
 8001788:	4b25      	ldr	r3, [pc, #148]	@ (8001820 <lcd_run+0x28c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a29      	ldr	r2, [pc, #164]	@ (8001834 <lcd_run+0x2a0>)
 800178e:	fb82 1203 	smull	r1, r2, r2, r3
 8001792:	1092      	asrs	r2, r2, #2
 8001794:	17db      	asrs	r3, r3, #31
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	b2db      	uxtb	r3, r3
 800179a:	3330      	adds	r3, #48	@ 0x30
 800179c:	b2db      	uxtb	r3, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fe5c 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,9);
 80017a4:	2109      	movs	r1, #9
 80017a6:	2002      	movs	r0, #2
 80017a8:	f7ff fed2 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_yellow_time%10 + 48);
 80017ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001820 <lcd_run+0x28c>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	4b20      	ldr	r3, [pc, #128]	@ (8001834 <lcd_run+0x2a0>)
 80017b2:	fb83 1302 	smull	r1, r3, r3, r2
 80017b6:	1099      	asrs	r1, r3, #2
 80017b8:	17d3      	asrs	r3, r2, #31
 80017ba:	1ac9      	subs	r1, r1, r3
 80017bc:	460b      	mov	r3, r1
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	440b      	add	r3, r1
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	1ad1      	subs	r1, r2, r3
 80017c6:	b2cb      	uxtb	r3, r1
 80017c8:	3330      	adds	r3, #48	@ 0x30
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fe45 	bl	800145c <lcd_send_data>
		if(flag_timer[3] == 1){
 80017d2:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <lcd_run+0x2a4>)
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	f040 822a 	bne.w	8001c30 <lcd_run+0x69c>
			if(lcd_red_time > 0) lcd_red_time--;
 80017dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <lcd_run+0x284>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	dd04      	ble.n	80017ee <lcd_run+0x25a>
 80017e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001818 <lcd_run+0x284>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	3b01      	subs	r3, #1
 80017ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001818 <lcd_run+0x284>)
 80017ec:	6013      	str	r3, [r2, #0]
			if(lcd_yellow_time >0) lcd_yellow_time--;
 80017ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <lcd_run+0x28c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	dd04      	ble.n	8001800 <lcd_run+0x26c>
 80017f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <lcd_run+0x28c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	4a08      	ldr	r2, [pc, #32]	@ (8001820 <lcd_run+0x28c>)
 80017fe:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 8001800:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001804:	2003      	movs	r0, #3
 8001806:	f001 f839 	bl	800287c <setTimer>
		break;
 800180a:	e211      	b.n	8001c30 <lcd_run+0x69c>
 800180c:	20000104 	.word	0x20000104
 8001810:	20000028 	.word	0x20000028
 8001814:	20000030 	.word	0x20000030
 8001818:	20000174 	.word	0x20000174
 800181c:	20000034 	.word	0x20000034
 8001820:	2000017c 	.word	0x2000017c
 8001824:	20000038 	.word	0x20000038
 8001828:	20000178 	.word	0x20000178
 800182c:	08006150 	.word	0x08006150
 8001830:	0800615c 	.word	0x0800615c
 8001834:	66666667 	.word	0x66666667
 8001838:	200002a0 	.word	0x200002a0
		lcd_goto_XY(1,8);
 800183c:	2108      	movs	r1, #8
 800183e:	2001      	movs	r0, #1
 8001840:	f7ff fe86 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_green_time/10 + 48);
 8001844:	4ba5      	ldr	r3, [pc, #660]	@ (8001adc <lcd_run+0x548>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4aa5      	ldr	r2, [pc, #660]	@ (8001ae0 <lcd_run+0x54c>)
 800184a:	fb82 1203 	smull	r1, r2, r2, r3
 800184e:	1092      	asrs	r2, r2, #2
 8001850:	17db      	asrs	r3, r3, #31
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	3330      	adds	r3, #48	@ 0x30
 8001858:	b2db      	uxtb	r3, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fdfe 	bl	800145c <lcd_send_data>
		lcd_goto_XY(1,9);
 8001860:	2109      	movs	r1, #9
 8001862:	2001      	movs	r0, #1
 8001864:	f7ff fe74 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_green_time%10 + 48);
 8001868:	4b9c      	ldr	r3, [pc, #624]	@ (8001adc <lcd_run+0x548>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	4b9c      	ldr	r3, [pc, #624]	@ (8001ae0 <lcd_run+0x54c>)
 800186e:	fb83 1302 	smull	r1, r3, r3, r2
 8001872:	1099      	asrs	r1, r3, #2
 8001874:	17d3      	asrs	r3, r2, #31
 8001876:	1ac9      	subs	r1, r1, r3
 8001878:	460b      	mov	r3, r1
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	440b      	add	r3, r1
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	1ad1      	subs	r1, r2, r3
 8001882:	b2cb      	uxtb	r3, r1
 8001884:	3330      	adds	r3, #48	@ 0x30
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fde7 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,8);
 800188e:	2108      	movs	r1, #8
 8001890:	2002      	movs	r0, #2
 8001892:	f7ff fe5d 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time/10 + 48);
 8001896:	4b93      	ldr	r3, [pc, #588]	@ (8001ae4 <lcd_run+0x550>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a91      	ldr	r2, [pc, #580]	@ (8001ae0 <lcd_run+0x54c>)
 800189c:	fb82 1203 	smull	r1, r2, r2, r3
 80018a0:	1092      	asrs	r2, r2, #2
 80018a2:	17db      	asrs	r3, r3, #31
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	3330      	adds	r3, #48	@ 0x30
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff fdd5 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,9);
 80018b2:	2109      	movs	r1, #9
 80018b4:	2002      	movs	r0, #2
 80018b6:	f7ff fe4b 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time%10 + 48);
 80018ba:	4b8a      	ldr	r3, [pc, #552]	@ (8001ae4 <lcd_run+0x550>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	4b88      	ldr	r3, [pc, #544]	@ (8001ae0 <lcd_run+0x54c>)
 80018c0:	fb83 1302 	smull	r1, r3, r3, r2
 80018c4:	1099      	asrs	r1, r3, #2
 80018c6:	17d3      	asrs	r3, r2, #31
 80018c8:	1ac9      	subs	r1, r1, r3
 80018ca:	460b      	mov	r3, r1
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	440b      	add	r3, r1
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	1ad1      	subs	r1, r2, r3
 80018d4:	b2cb      	uxtb	r3, r1
 80018d6:	3330      	adds	r3, #48	@ 0x30
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff fdbe 	bl	800145c <lcd_send_data>
		if(flag_timer[3] == 1){
 80018e0:	4b81      	ldr	r3, [pc, #516]	@ (8001ae8 <lcd_run+0x554>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	f040 81a5 	bne.w	8001c34 <lcd_run+0x6a0>
			if(lcd_red_time > 0) lcd_red_time--;
 80018ea:	4b7e      	ldr	r3, [pc, #504]	@ (8001ae4 <lcd_run+0x550>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	dd04      	ble.n	80018fc <lcd_run+0x368>
 80018f2:	4b7c      	ldr	r3, [pc, #496]	@ (8001ae4 <lcd_run+0x550>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	4a7a      	ldr	r2, [pc, #488]	@ (8001ae4 <lcd_run+0x550>)
 80018fa:	6013      	str	r3, [r2, #0]
			if(lcd_green_time >0) lcd_green_time--;
 80018fc:	4b77      	ldr	r3, [pc, #476]	@ (8001adc <lcd_run+0x548>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	dd04      	ble.n	800190e <lcd_run+0x37a>
 8001904:	4b75      	ldr	r3, [pc, #468]	@ (8001adc <lcd_run+0x548>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	3b01      	subs	r3, #1
 800190a:	4a74      	ldr	r2, [pc, #464]	@ (8001adc <lcd_run+0x548>)
 800190c:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 800190e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001912:	2003      	movs	r0, #3
 8001914:	f000 ffb2 	bl	800287c <setTimer>
		break;
 8001918:	e18c      	b.n	8001c34 <lcd_run+0x6a0>
		lcd_goto_XY(1,8);
 800191a:	2108      	movs	r1, #8
 800191c:	2001      	movs	r0, #1
 800191e:	f7ff fe17 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_yellow_time/10 + 48);
 8001922:	4b72      	ldr	r3, [pc, #456]	@ (8001aec <lcd_run+0x558>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a6e      	ldr	r2, [pc, #440]	@ (8001ae0 <lcd_run+0x54c>)
 8001928:	fb82 1203 	smull	r1, r2, r2, r3
 800192c:	1092      	asrs	r2, r2, #2
 800192e:	17db      	asrs	r3, r3, #31
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	b2db      	uxtb	r3, r3
 8001934:	3330      	adds	r3, #48	@ 0x30
 8001936:	b2db      	uxtb	r3, r3
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fd8f 	bl	800145c <lcd_send_data>
		lcd_goto_XY(1,9);
 800193e:	2109      	movs	r1, #9
 8001940:	2001      	movs	r0, #1
 8001942:	f7ff fe05 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_yellow_time%10 + 48);
 8001946:	4b69      	ldr	r3, [pc, #420]	@ (8001aec <lcd_run+0x558>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	4b65      	ldr	r3, [pc, #404]	@ (8001ae0 <lcd_run+0x54c>)
 800194c:	fb83 1302 	smull	r1, r3, r3, r2
 8001950:	1099      	asrs	r1, r3, #2
 8001952:	17d3      	asrs	r3, r2, #31
 8001954:	1ac9      	subs	r1, r1, r3
 8001956:	460b      	mov	r3, r1
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	440b      	add	r3, r1
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	1ad1      	subs	r1, r2, r3
 8001960:	b2cb      	uxtb	r3, r1
 8001962:	3330      	adds	r3, #48	@ 0x30
 8001964:	b2db      	uxtb	r3, r3
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fd78 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,8);
 800196c:	2108      	movs	r1, #8
 800196e:	2002      	movs	r0, #2
 8001970:	f7ff fdee 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time/10 + 48);
 8001974:	4b5b      	ldr	r3, [pc, #364]	@ (8001ae4 <lcd_run+0x550>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a59      	ldr	r2, [pc, #356]	@ (8001ae0 <lcd_run+0x54c>)
 800197a:	fb82 1203 	smull	r1, r2, r2, r3
 800197e:	1092      	asrs	r2, r2, #2
 8001980:	17db      	asrs	r3, r3, #31
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	b2db      	uxtb	r3, r3
 8001986:	3330      	adds	r3, #48	@ 0x30
 8001988:	b2db      	uxtb	r3, r3
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fd66 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,9);
 8001990:	2109      	movs	r1, #9
 8001992:	2002      	movs	r0, #2
 8001994:	f7ff fddc 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(lcd_red_time%10 + 48);
 8001998:	4b52      	ldr	r3, [pc, #328]	@ (8001ae4 <lcd_run+0x550>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b50      	ldr	r3, [pc, #320]	@ (8001ae0 <lcd_run+0x54c>)
 800199e:	fb83 1302 	smull	r1, r3, r3, r2
 80019a2:	1099      	asrs	r1, r3, #2
 80019a4:	17d3      	asrs	r3, r2, #31
 80019a6:	1ac9      	subs	r1, r1, r3
 80019a8:	460b      	mov	r3, r1
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	440b      	add	r3, r1
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	1ad1      	subs	r1, r2, r3
 80019b2:	b2cb      	uxtb	r3, r1
 80019b4:	3330      	adds	r3, #48	@ 0x30
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fd4f 	bl	800145c <lcd_send_data>
		if(flag_timer[3] == 1){
 80019be:	4b4a      	ldr	r3, [pc, #296]	@ (8001ae8 <lcd_run+0x554>)
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	f040 8138 	bne.w	8001c38 <lcd_run+0x6a4>
			if(lcd_red_time > 0) lcd_red_time--;
 80019c8:	4b46      	ldr	r3, [pc, #280]	@ (8001ae4 <lcd_run+0x550>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	dd04      	ble.n	80019da <lcd_run+0x446>
 80019d0:	4b44      	ldr	r3, [pc, #272]	@ (8001ae4 <lcd_run+0x550>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	3b01      	subs	r3, #1
 80019d6:	4a43      	ldr	r2, [pc, #268]	@ (8001ae4 <lcd_run+0x550>)
 80019d8:	6013      	str	r3, [r2, #0]
			if(lcd_yellow_time >0) lcd_yellow_time--;
 80019da:	4b44      	ldr	r3, [pc, #272]	@ (8001aec <lcd_run+0x558>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	dd04      	ble.n	80019ec <lcd_run+0x458>
 80019e2:	4b42      	ldr	r3, [pc, #264]	@ (8001aec <lcd_run+0x558>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	4a40      	ldr	r2, [pc, #256]	@ (8001aec <lcd_run+0x558>)
 80019ea:	6013      	str	r3, [r2, #0]
			setTimer(3,1000);
 80019ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80019f0:	2003      	movs	r0, #3
 80019f2:	f000 ff43 	bl	800287c <setTimer>
		break;
 80019f6:	e11f      	b.n	8001c38 <lcd_run+0x6a4>
		lcd_goto_XY(1,0);
 80019f8:	2100      	movs	r1, #0
 80019fa:	2001      	movs	r0, #1
 80019fc:	f7ff fda8 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("    RED GREEN   ");
 8001a00:	483b      	ldr	r0, [pc, #236]	@ (8001af0 <lcd_run+0x55c>)
 8001a02:	f7ff fd89 	bl	8001518 <lcd_send_string>
		lcd_goto_XY(2,0);
 8001a06:	2100      	movs	r1, #0
 8001a08:	2002      	movs	r0, #2
 8001a0a:	f7ff fda1 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("                ");
 8001a0e:	4839      	ldr	r0, [pc, #228]	@ (8001af4 <lcd_run+0x560>)
 8001a10:	f7ff fd82 	bl	8001518 <lcd_send_string>
		break;
 8001a14:	e111      	b.n	8001c3a <lcd_run+0x6a6>
		lcd_goto_XY(1,0);
 8001a16:	2100      	movs	r1, #0
 8001a18:	2001      	movs	r0, #1
 8001a1a:	f7ff fd99 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("    RED YELLOW  ");
 8001a1e:	4836      	ldr	r0, [pc, #216]	@ (8001af8 <lcd_run+0x564>)
 8001a20:	f7ff fd7a 	bl	8001518 <lcd_send_string>
		lcd_goto_XY(2,0);
 8001a24:	2100      	movs	r1, #0
 8001a26:	2002      	movs	r0, #2
 8001a28:	f7ff fd92 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("                ");
 8001a2c:	4831      	ldr	r0, [pc, #196]	@ (8001af4 <lcd_run+0x560>)
 8001a2e:	f7ff fd73 	bl	8001518 <lcd_send_string>
		break;
 8001a32:	e102      	b.n	8001c3a <lcd_run+0x6a6>
		lcd_goto_XY(1,0);
 8001a34:	2100      	movs	r1, #0
 8001a36:	2001      	movs	r0, #1
 8001a38:	f7ff fd8a 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("    GREEN RED   ");
 8001a3c:	482f      	ldr	r0, [pc, #188]	@ (8001afc <lcd_run+0x568>)
 8001a3e:	f7ff fd6b 	bl	8001518 <lcd_send_string>
		lcd_goto_XY(2,0);
 8001a42:	2100      	movs	r1, #0
 8001a44:	2002      	movs	r0, #2
 8001a46:	f7ff fd83 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("                ");
 8001a4a:	482a      	ldr	r0, [pc, #168]	@ (8001af4 <lcd_run+0x560>)
 8001a4c:	f7ff fd64 	bl	8001518 <lcd_send_string>
		break;
 8001a50:	e0f3      	b.n	8001c3a <lcd_run+0x6a6>
		lcd_goto_XY(1,0);
 8001a52:	2100      	movs	r1, #0
 8001a54:	2001      	movs	r0, #1
 8001a56:	f7ff fd7b 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("    YELLOW RED  ");
 8001a5a:	4829      	ldr	r0, [pc, #164]	@ (8001b00 <lcd_run+0x56c>)
 8001a5c:	f7ff fd5c 	bl	8001518 <lcd_send_string>
		lcd_goto_XY(2,0);
 8001a60:	2100      	movs	r1, #0
 8001a62:	2002      	movs	r0, #2
 8001a64:	f7ff fd74 	bl	8001550 <lcd_goto_XY>
		lcd_send_string("                ");
 8001a68:	4822      	ldr	r0, [pc, #136]	@ (8001af4 <lcd_run+0x560>)
 8001a6a:	f7ff fd55 	bl	8001518 <lcd_send_string>
		break;
 8001a6e:	e0e4      	b.n	8001c3a <lcd_run+0x6a6>
		lcd_goto_XY(2,0);
 8001a70:	2100      	movs	r1, #0
 8001a72:	2002      	movs	r0, #2
 8001a74:	f7ff fd6c 	bl	8001550 <lcd_goto_XY>
		sprintf(lcd_buf,"   TIME RED: %d ",red_time+red_time_increase);
 8001a78:	4b22      	ldr	r3, [pc, #136]	@ (8001b04 <lcd_run+0x570>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b22      	ldr	r3, [pc, #136]	@ (8001b08 <lcd_run+0x574>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4413      	add	r3, r2
 8001a82:	461a      	mov	r2, r3
 8001a84:	4921      	ldr	r1, [pc, #132]	@ (8001b0c <lcd_run+0x578>)
 8001a86:	4822      	ldr	r0, [pc, #136]	@ (8001b10 <lcd_run+0x57c>)
 8001a88:	f003 fe92 	bl	80057b0 <siprintf>
		lcd_send_string(lcd_buf);
 8001a8c:	4820      	ldr	r0, [pc, #128]	@ (8001b10 <lcd_run+0x57c>)
 8001a8e:	f7ff fd43 	bl	8001518 <lcd_send_string>
		break;
 8001a92:	e0d2      	b.n	8001c3a <lcd_run+0x6a6>
		lcd_goto_XY(2,0);
 8001a94:	2100      	movs	r1, #0
 8001a96:	2002      	movs	r0, #2
 8001a98:	f7ff fd5a 	bl	8001550 <lcd_goto_XY>
		sprintf(lcd_buf,"TIME YELLOW: %d ",yellow_time+yellow_time_increase);
 8001a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b14 <lcd_run+0x580>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b18 <lcd_run+0x584>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	491c      	ldr	r1, [pc, #112]	@ (8001b1c <lcd_run+0x588>)
 8001aaa:	4819      	ldr	r0, [pc, #100]	@ (8001b10 <lcd_run+0x57c>)
 8001aac:	f003 fe80 	bl	80057b0 <siprintf>
		lcd_send_string(lcd_buf);
 8001ab0:	4817      	ldr	r0, [pc, #92]	@ (8001b10 <lcd_run+0x57c>)
 8001ab2:	f7ff fd31 	bl	8001518 <lcd_send_string>
		break;
 8001ab6:	e0c0      	b.n	8001c3a <lcd_run+0x6a6>
		lcd_goto_XY(2,0);
 8001ab8:	2100      	movs	r1, #0
 8001aba:	2002      	movs	r0, #2
 8001abc:	f7ff fd48 	bl	8001550 <lcd_goto_XY>
		sprintf(lcd_buf," TIME GREEN: %d ",green_time+green_time_increase);
 8001ac0:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <lcd_run+0x58c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b17      	ldr	r3, [pc, #92]	@ (8001b24 <lcd_run+0x590>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4413      	add	r3, r2
 8001aca:	461a      	mov	r2, r3
 8001acc:	4916      	ldr	r1, [pc, #88]	@ (8001b28 <lcd_run+0x594>)
 8001ace:	4810      	ldr	r0, [pc, #64]	@ (8001b10 <lcd_run+0x57c>)
 8001ad0:	f003 fe6e 	bl	80057b0 <siprintf>
		lcd_send_string(lcd_buf);
 8001ad4:	480e      	ldr	r0, [pc, #56]	@ (8001b10 <lcd_run+0x57c>)
 8001ad6:	f7ff fd1f 	bl	8001518 <lcd_send_string>
		break;
 8001ada:	e0ae      	b.n	8001c3a <lcd_run+0x6a6>
 8001adc:	20000178 	.word	0x20000178
 8001ae0:	66666667 	.word	0x66666667
 8001ae4:	20000174 	.word	0x20000174
 8001ae8:	200002a0 	.word	0x200002a0
 8001aec:	2000017c 	.word	0x2000017c
 8001af0:	08006168 	.word	0x08006168
 8001af4:	0800617c 	.word	0x0800617c
 8001af8:	08006190 	.word	0x08006190
 8001afc:	080061a4 	.word	0x080061a4
 8001b00:	080061b8 	.word	0x080061b8
 8001b04:	20000030 	.word	0x20000030
 8001b08:	20000168 	.word	0x20000168
 8001b0c:	080061cc 	.word	0x080061cc
 8001b10:	20000180 	.word	0x20000180
 8001b14:	20000034 	.word	0x20000034
 8001b18:	20000170 	.word	0x20000170
 8001b1c:	080061e0 	.word	0x080061e0
 8001b20:	20000038 	.word	0x20000038
 8001b24:	2000016c 	.word	0x2000016c
 8001b28:	080061f4 	.word	0x080061f4
		lcd_goto_XY(1,4);
 8001b2c:	2104      	movs	r1, #4
 8001b2e:	2001      	movs	r0, #1
 8001b30:	f7ff fd0e 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(red_time/10+48);
 8001b34:	4b41      	ldr	r3, [pc, #260]	@ (8001c3c <lcd_run+0x6a8>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a41      	ldr	r2, [pc, #260]	@ (8001c40 <lcd_run+0x6ac>)
 8001b3a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b3e:	1092      	asrs	r2, r2, #2
 8001b40:	17db      	asrs	r3, r3, #31
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	3330      	adds	r3, #48	@ 0x30
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff fc86 	bl	800145c <lcd_send_data>
		lcd_goto_XY(1,5);
 8001b50:	2105      	movs	r1, #5
 8001b52:	2001      	movs	r0, #1
 8001b54:	f7ff fcfc 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(red_time%10+48);
 8001b58:	4b38      	ldr	r3, [pc, #224]	@ (8001c3c <lcd_run+0x6a8>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b38      	ldr	r3, [pc, #224]	@ (8001c40 <lcd_run+0x6ac>)
 8001b5e:	fb83 1302 	smull	r1, r3, r3, r2
 8001b62:	1099      	asrs	r1, r3, #2
 8001b64:	17d3      	asrs	r3, r2, #31
 8001b66:	1ac9      	subs	r1, r1, r3
 8001b68:	460b      	mov	r3, r1
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	1ad1      	subs	r1, r2, r3
 8001b72:	b2cb      	uxtb	r3, r1
 8001b74:	3330      	adds	r3, #48	@ 0x30
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fc6f 	bl	800145c <lcd_send_data>
		lcd_goto_XY(1,14);
 8001b7e:	210e      	movs	r1, #14
 8001b80:	2001      	movs	r0, #1
 8001b82:	f7ff fce5 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(green_time/10+48);
 8001b86:	4b2f      	ldr	r3, [pc, #188]	@ (8001c44 <lcd_run+0x6b0>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c40 <lcd_run+0x6ac>)
 8001b8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001b90:	1092      	asrs	r2, r2, #2
 8001b92:	17db      	asrs	r3, r3, #31
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	3330      	adds	r3, #48	@ 0x30
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff fc5d 	bl	800145c <lcd_send_data>
		lcd_goto_XY(1,15);
 8001ba2:	210f      	movs	r1, #15
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	f7ff fcd3 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(green_time%10+48);
 8001baa:	4b26      	ldr	r3, [pc, #152]	@ (8001c44 <lcd_run+0x6b0>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <lcd_run+0x6ac>)
 8001bb0:	fb83 1302 	smull	r1, r3, r3, r2
 8001bb4:	1099      	asrs	r1, r3, #2
 8001bb6:	17d3      	asrs	r3, r2, #31
 8001bb8:	1ac9      	subs	r1, r1, r3
 8001bba:	460b      	mov	r3, r1
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	440b      	add	r3, r1
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	1ad1      	subs	r1, r2, r3
 8001bc4:	b2cb      	uxtb	r3, r1
 8001bc6:	3330      	adds	r3, #48	@ 0x30
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fc46 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,10);
 8001bd0:	210a      	movs	r1, #10
 8001bd2:	2002      	movs	r0, #2
 8001bd4:	f7ff fcbc 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(yellow_time/10+48);
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <lcd_run+0x6b4>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a18      	ldr	r2, [pc, #96]	@ (8001c40 <lcd_run+0x6ac>)
 8001bde:	fb82 1203 	smull	r1, r2, r2, r3
 8001be2:	1092      	asrs	r2, r2, #2
 8001be4:	17db      	asrs	r3, r3, #31
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	3330      	adds	r3, #48	@ 0x30
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff fc34 	bl	800145c <lcd_send_data>
		lcd_goto_XY(2,11);
 8001bf4:	210b      	movs	r1, #11
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f7ff fcaa 	bl	8001550 <lcd_goto_XY>
		lcd_send_data(yellow_time%10+48);
 8001bfc:	4b12      	ldr	r3, [pc, #72]	@ (8001c48 <lcd_run+0x6b4>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b0f      	ldr	r3, [pc, #60]	@ (8001c40 <lcd_run+0x6ac>)
 8001c02:	fb83 1302 	smull	r1, r3, r3, r2
 8001c06:	1099      	asrs	r1, r3, #2
 8001c08:	17d3      	asrs	r3, r2, #31
 8001c0a:	1ac9      	subs	r1, r1, r3
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	1ad1      	subs	r1, r2, r3
 8001c16:	b2cb      	uxtb	r3, r1
 8001c18:	3330      	adds	r3, #48	@ 0x30
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fc1d 	bl	800145c <lcd_send_data>
		break;
 8001c22:	e00a      	b.n	8001c3a <lcd_run+0x6a6>
		break;
 8001c24:	bf00      	nop
 8001c26:	e008      	b.n	8001c3a <lcd_run+0x6a6>
		break;
 8001c28:	bf00      	nop
 8001c2a:	e006      	b.n	8001c3a <lcd_run+0x6a6>
		break;
 8001c2c:	bf00      	nop
 8001c2e:	e004      	b.n	8001c3a <lcd_run+0x6a6>
		break;
 8001c30:	bf00      	nop
 8001c32:	e002      	b.n	8001c3a <lcd_run+0x6a6>
		break;
 8001c34:	bf00      	nop
 8001c36:	e000      	b.n	8001c3a <lcd_run+0x6a6>
		break;
 8001c38:	bf00      	nop
	}
}
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000030 	.word	0x20000030
 8001c40:	66666667 	.word	0x66666667
 8001c44:	20000038 	.word	0x20000038
 8001c48:	20000034 	.word	0x20000034

08001c4c <led_red_and_yellow>:
 *      Author: ADMIN
 */
#include "main.h"
#include "light_traffic.h"

void led_red_and_yellow(){
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,SET);
 8001c50:	2201      	movs	r2, #1
 8001c52:	2108      	movs	r1, #8
 8001c54:	4815      	ldr	r0, [pc, #84]	@ (8001cac <led_red_and_yellow+0x60>)
 8001c56:	f001 fa68 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,SET);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	2120      	movs	r1, #32
 8001c5e:	4813      	ldr	r0, [pc, #76]	@ (8001cac <led_red_and_yellow+0x60>)
 8001c60:	f001 fa63 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2110      	movs	r1, #16
 8001c68:	4810      	ldr	r0, [pc, #64]	@ (8001cac <led_red_and_yellow+0x60>)
 8001c6a:	f001 fa5e 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,SET);
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c74:	480d      	ldr	r0, [pc, #52]	@ (8001cac <led_red_and_yellow+0x60>)
 8001c76:	f001 fa58 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c80:	480b      	ldr	r0, [pc, #44]	@ (8001cb0 <led_red_and_yellow+0x64>)
 8001c82:	f001 fa52 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, SET);
 8001c86:	2201      	movs	r2, #1
 8001c88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c8c:	4808      	ldr	r0, [pc, #32]	@ (8001cb0 <led_red_and_yellow+0x64>)
 8001c8e:	f001 fa4c 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,RESET);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2180      	movs	r1, #128	@ 0x80
 8001c96:	4807      	ldr	r0, [pc, #28]	@ (8001cb4 <led_red_and_yellow+0x68>)
 8001c98:	f001 fa47 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,SET);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	2140      	movs	r1, #64	@ 0x40
 8001ca0:	4802      	ldr	r0, [pc, #8]	@ (8001cac <led_red_and_yellow+0x60>)
 8001ca2:	f001 fa42 	bl	800312a <HAL_GPIO_WritePin>
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40010c00 	.word	0x40010c00
 8001cb0:	40010800 	.word	0x40010800
 8001cb4:	40011000 	.word	0x40011000

08001cb8 <led_red_and_green>:
void led_red_and_green(){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,SET);
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	2108      	movs	r1, #8
 8001cc0:	4815      	ldr	r0, [pc, #84]	@ (8001d18 <led_red_and_green+0x60>)
 8001cc2:	f001 fa32 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,SET);
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	2120      	movs	r1, #32
 8001cca:	4813      	ldr	r0, [pc, #76]	@ (8001d18 <led_red_and_green+0x60>)
 8001ccc:	f001 fa2d 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	2110      	movs	r1, #16
 8001cd4:	4810      	ldr	r0, [pc, #64]	@ (8001d18 <led_red_and_green+0x60>)
 8001cd6:	f001 fa28 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ce0:	480d      	ldr	r0, [pc, #52]	@ (8001d18 <led_red_and_green+0x60>)
 8001ce2:	f001 fa22 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cec:	480b      	ldr	r0, [pc, #44]	@ (8001d1c <led_red_and_green+0x64>)
 8001cee:	f001 fa1c 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, SET);
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cf8:	4808      	ldr	r0, [pc, #32]	@ (8001d1c <led_red_and_green+0x64>)
 8001cfa:	f001 fa16 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,SET);
 8001cfe:	2201      	movs	r2, #1
 8001d00:	2180      	movs	r1, #128	@ 0x80
 8001d02:	4807      	ldr	r0, [pc, #28]	@ (8001d20 <led_red_and_green+0x68>)
 8001d04:	f001 fa11 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,RESET);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2140      	movs	r1, #64	@ 0x40
 8001d0c:	4802      	ldr	r0, [pc, #8]	@ (8001d18 <led_red_and_green+0x60>)
 8001d0e:	f001 fa0c 	bl	800312a <HAL_GPIO_WritePin>
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40010c00 	.word	0x40010c00
 8001d1c:	40010800 	.word	0x40010800
 8001d20:	40011000 	.word	0x40011000

08001d24 <led_yellow_and_red>:
void led_yellow_and_red(){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,RESET);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2108      	movs	r1, #8
 8001d2c:	4815      	ldr	r0, [pc, #84]	@ (8001d84 <led_yellow_and_red+0x60>)
 8001d2e:	f001 f9fc 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,SET);
 8001d32:	2201      	movs	r2, #1
 8001d34:	2120      	movs	r1, #32
 8001d36:	4813      	ldr	r0, [pc, #76]	@ (8001d84 <led_yellow_and_red+0x60>)
 8001d38:	f001 f9f7 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	2110      	movs	r1, #16
 8001d40:	4810      	ldr	r0, [pc, #64]	@ (8001d84 <led_yellow_and_red+0x60>)
 8001d42:	f001 f9f2 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,SET);
 8001d46:	2201      	movs	r2, #1
 8001d48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d4c:	480d      	ldr	r0, [pc, #52]	@ (8001d84 <led_yellow_and_red+0x60>)
 8001d4e:	f001 f9ec 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8001d52:	2200      	movs	r2, #0
 8001d54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d58:	480b      	ldr	r0, [pc, #44]	@ (8001d88 <led_yellow_and_red+0x64>)
 8001d5a:	f001 f9e6 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, SET);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d64:	4808      	ldr	r0, [pc, #32]	@ (8001d88 <led_yellow_and_red+0x64>)
 8001d66:	f001 f9e0 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,SET);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	2180      	movs	r1, #128	@ 0x80
 8001d6e:	4807      	ldr	r0, [pc, #28]	@ (8001d8c <led_yellow_and_red+0x68>)
 8001d70:	f001 f9db 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,SET);
 8001d74:	2201      	movs	r2, #1
 8001d76:	2140      	movs	r1, #64	@ 0x40
 8001d78:	4802      	ldr	r0, [pc, #8]	@ (8001d84 <led_yellow_and_red+0x60>)
 8001d7a:	f001 f9d6 	bl	800312a <HAL_GPIO_WritePin>
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40010c00 	.word	0x40010c00
 8001d88:	40010800 	.word	0x40010800
 8001d8c:	40011000 	.word	0x40011000

08001d90 <led_green_and_red>:
void led_green_and_red(){
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,SET);
 8001d94:	2201      	movs	r2, #1
 8001d96:	2108      	movs	r1, #8
 8001d98:	4815      	ldr	r0, [pc, #84]	@ (8001df0 <led_green_and_red+0x60>)
 8001d9a:	f001 f9c6 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2120      	movs	r1, #32
 8001da2:	4813      	ldr	r0, [pc, #76]	@ (8001df0 <led_green_and_red+0x60>)
 8001da4:	f001 f9c1 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001da8:	2201      	movs	r2, #1
 8001daa:	2110      	movs	r1, #16
 8001dac:	4810      	ldr	r0, [pc, #64]	@ (8001df0 <led_green_and_red+0x60>)
 8001dae:	f001 f9bc 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,SET);
 8001db2:	2201      	movs	r2, #1
 8001db4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001db8:	480d      	ldr	r0, [pc, #52]	@ (8001df0 <led_green_and_red+0x60>)
 8001dba:	f001 f9b6 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dc4:	480b      	ldr	r0, [pc, #44]	@ (8001df4 <led_green_and_red+0x64>)
 8001dc6:	f001 f9b0 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, RESET);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dd0:	4808      	ldr	r0, [pc, #32]	@ (8001df4 <led_green_and_red+0x64>)
 8001dd2:	f001 f9aa 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,SET);
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	2180      	movs	r1, #128	@ 0x80
 8001dda:	4807      	ldr	r0, [pc, #28]	@ (8001df8 <led_green_and_red+0x68>)
 8001ddc:	f001 f9a5 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,SET);
 8001de0:	2201      	movs	r2, #1
 8001de2:	2140      	movs	r1, #64	@ 0x40
 8001de4:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <led_green_and_red+0x60>)
 8001de6:	f001 f9a0 	bl	800312a <HAL_GPIO_WritePin>
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40010c00 	.word	0x40010c00
 8001df4:	40010800 	.word	0x40010800
 8001df8:	40011000 	.word	0x40011000

08001dfc <all_led_red_on>:
void all_led_red_on(){
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,SET);
 8001e00:	2201      	movs	r2, #1
 8001e02:	2108      	movs	r1, #8
 8001e04:	4815      	ldr	r0, [pc, #84]	@ (8001e5c <all_led_red_on+0x60>)
 8001e06:	f001 f990 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,SET);
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	2120      	movs	r1, #32
 8001e0e:	4813      	ldr	r0, [pc, #76]	@ (8001e5c <all_led_red_on+0x60>)
 8001e10:	f001 f98b 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001e14:	2201      	movs	r2, #1
 8001e16:	2110      	movs	r1, #16
 8001e18:	4810      	ldr	r0, [pc, #64]	@ (8001e5c <all_led_red_on+0x60>)
 8001e1a:	f001 f986 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,SET);
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e24:	480d      	ldr	r0, [pc, #52]	@ (8001e5c <all_led_red_on+0x60>)
 8001e26:	f001 f980 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e30:	480b      	ldr	r0, [pc, #44]	@ (8001e60 <all_led_red_on+0x64>)
 8001e32:	f001 f97a 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, SET);
 8001e36:	2201      	movs	r2, #1
 8001e38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e3c:	4808      	ldr	r0, [pc, #32]	@ (8001e60 <all_led_red_on+0x64>)
 8001e3e:	f001 f974 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,SET);
 8001e42:	2201      	movs	r2, #1
 8001e44:	2180      	movs	r1, #128	@ 0x80
 8001e46:	4807      	ldr	r0, [pc, #28]	@ (8001e64 <all_led_red_on+0x68>)
 8001e48:	f001 f96f 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,SET);
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	2140      	movs	r1, #64	@ 0x40
 8001e50:	4802      	ldr	r0, [pc, #8]	@ (8001e5c <all_led_red_on+0x60>)
 8001e52:	f001 f96a 	bl	800312a <HAL_GPIO_WritePin>
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40010c00 	.word	0x40010c00
 8001e60:	40010800 	.word	0x40010800
 8001e64:	40011000 	.word	0x40011000

08001e68 <all_led_red_off>:
void all_led_red_off(){
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,RESET);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2108      	movs	r1, #8
 8001e70:	4815      	ldr	r0, [pc, #84]	@ (8001ec8 <all_led_red_off+0x60>)
 8001e72:	f001 f95a 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,RESET);
 8001e76:	2200      	movs	r2, #0
 8001e78:	2120      	movs	r1, #32
 8001e7a:	4813      	ldr	r0, [pc, #76]	@ (8001ec8 <all_led_red_off+0x60>)
 8001e7c:	f001 f955 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8001e80:	2200      	movs	r2, #0
 8001e82:	2110      	movs	r1, #16
 8001e84:	4810      	ldr	r0, [pc, #64]	@ (8001ec8 <all_led_red_off+0x60>)
 8001e86:	f001 f950 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,RESET);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e90:	480d      	ldr	r0, [pc, #52]	@ (8001ec8 <all_led_red_off+0x60>)
 8001e92:	f001 f94a 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8001e96:	2200      	movs	r2, #0
 8001e98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e9c:	480b      	ldr	r0, [pc, #44]	@ (8001ecc <all_led_red_off+0x64>)
 8001e9e:	f001 f944 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, RESET);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ea8:	4808      	ldr	r0, [pc, #32]	@ (8001ecc <all_led_red_off+0x64>)
 8001eaa:	f001 f93e 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,RESET);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2180      	movs	r1, #128	@ 0x80
 8001eb2:	4807      	ldr	r0, [pc, #28]	@ (8001ed0 <all_led_red_off+0x68>)
 8001eb4:	f001 f939 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,RESET);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2140      	movs	r1, #64	@ 0x40
 8001ebc:	4802      	ldr	r0, [pc, #8]	@ (8001ec8 <all_led_red_off+0x60>)
 8001ebe:	f001 f934 	bl	800312a <HAL_GPIO_WritePin>
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40010c00 	.word	0x40010c00
 8001ecc:	40010800 	.word	0x40010800
 8001ed0:	40011000 	.word	0x40011000

08001ed4 <all_led_green_on>:
void all_led_green_on(){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,SET);
 8001ed8:	2201      	movs	r2, #1
 8001eda:	2108      	movs	r1, #8
 8001edc:	4815      	ldr	r0, [pc, #84]	@ (8001f34 <all_led_green_on+0x60>)
 8001ede:	f001 f924 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,RESET);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2120      	movs	r1, #32
 8001ee6:	4813      	ldr	r0, [pc, #76]	@ (8001f34 <all_led_green_on+0x60>)
 8001ee8:	f001 f91f 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001eec:	2201      	movs	r2, #1
 8001eee:	2110      	movs	r1, #16
 8001ef0:	4810      	ldr	r0, [pc, #64]	@ (8001f34 <all_led_green_on+0x60>)
 8001ef2:	f001 f91a 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,RESET);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001efc:	480d      	ldr	r0, [pc, #52]	@ (8001f34 <all_led_green_on+0x60>)
 8001efe:	f001 f914 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8001f02:	2201      	movs	r2, #1
 8001f04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f08:	480b      	ldr	r0, [pc, #44]	@ (8001f38 <all_led_green_on+0x64>)
 8001f0a:	f001 f90e 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, RESET);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f14:	4808      	ldr	r0, [pc, #32]	@ (8001f38 <all_led_green_on+0x64>)
 8001f16:	f001 f908 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2180      	movs	r1, #128	@ 0x80
 8001f1e:	4807      	ldr	r0, [pc, #28]	@ (8001f3c <all_led_green_on+0x68>)
 8001f20:	f001 f903 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,RESET);
 8001f24:	2200      	movs	r2, #0
 8001f26:	2140      	movs	r1, #64	@ 0x40
 8001f28:	4802      	ldr	r0, [pc, #8]	@ (8001f34 <all_led_green_on+0x60>)
 8001f2a:	f001 f8fe 	bl	800312a <HAL_GPIO_WritePin>
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40010c00 	.word	0x40010c00
 8001f38:	40010800 	.word	0x40010800
 8001f3c:	40011000 	.word	0x40011000

08001f40 <all_led_yellow_on>:
void all_led_yellow_on(){
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2108      	movs	r1, #8
 8001f48:	4815      	ldr	r0, [pc, #84]	@ (8001fa0 <all_led_yellow_on+0x60>)
 8001f4a:	f001 f8ee 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,SET);
 8001f4e:	2201      	movs	r2, #1
 8001f50:	2120      	movs	r1, #32
 8001f52:	4813      	ldr	r0, [pc, #76]	@ (8001fa0 <all_led_yellow_on+0x60>)
 8001f54:	f001 f8e9 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2110      	movs	r1, #16
 8001f5c:	4810      	ldr	r0, [pc, #64]	@ (8001fa0 <all_led_yellow_on+0x60>)
 8001f5e:	f001 f8e4 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port,D6_Pin,SET);
 8001f62:	2201      	movs	r2, #1
 8001f64:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f68:	480d      	ldr	r0, [pc, #52]	@ (8001fa0 <all_led_yellow_on+0x60>)
 8001f6a:	f001 f8de 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f74:	480b      	ldr	r0, [pc, #44]	@ (8001fa4 <all_led_yellow_on+0x64>)
 8001f76:	f001 f8d8 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, SET);
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f80:	4808      	ldr	r0, [pc, #32]	@ (8001fa4 <all_led_yellow_on+0x64>)
 8001f82:	f001 f8d2 	bl	800312a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D9_GPIO_Port,D9_Pin,RESET);
 8001f86:	2200      	movs	r2, #0
 8001f88:	2180      	movs	r1, #128	@ 0x80
 8001f8a:	4807      	ldr	r0, [pc, #28]	@ (8001fa8 <all_led_yellow_on+0x68>)
 8001f8c:	f001 f8cd 	bl	800312a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D10_GPIO_Port,D10_Pin,SET);
 8001f90:	2201      	movs	r2, #1
 8001f92:	2140      	movs	r1, #64	@ 0x40
 8001f94:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <all_led_yellow_on+0x60>)
 8001f96:	f001 f8c8 	bl	800312a <HAL_GPIO_WritePin>
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40010c00 	.word	0x40010c00
 8001fa4:	40010800 	.word	0x40010800
 8001fa8:	40011000 	.word	0x40011000

08001fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fb0:	f000 fcda 	bl	8002968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fb4:	f000 f820 	bl	8001ff8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fb8:	f000 f904 	bl	80021c4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001fbc:	f000 f88c 	bl	80020d8 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001fc0:	f000 f85c 	bl	800207c <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001fc4:	f000 f8d4 	bl	8002170 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001fc8:	f7ff fa78 	bl	80014bc <lcd_init>
  command_parser_init();
 8001fcc:	f7fe f99c 	bl	8000308 <command_parser_init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001fd0:	4808      	ldr	r0, [pc, #32]	@ (8001ff4 <main+0x48>)
 8001fd2:	f002 f9e1 	bl	8004398 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  command_parser_fsm();
 8001fd6:	f7fe fa75 	bl	80004c4 <command_parser_fsm>
	  server_flag_processing_run();
 8001fda:	f000 f9bd 	bl	8002358 <server_flag_processing_run>
	  lcd_run();
 8001fde:	f7ff fad9 	bl	8001594 <lcd_run>
	  fsm_autorun();
 8001fe2:	f7fe ff47 	bl	8000e74 <fsm_autorun>
	  fsm_manual();
 8001fe6:	f7ff f837 	bl	8001058 <fsm_manual>
	  fsm_setting();
 8001fea:	f7ff f89b 	bl	8001124 <fsm_setting>
	  command_parser_fsm();
 8001fee:	bf00      	nop
 8001ff0:	e7f1      	b.n	8001fd6 <main+0x2a>
 8001ff2:	bf00      	nop
 8001ff4:	200001e4 	.word	0x200001e4

08001ff8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b090      	sub	sp, #64	@ 0x40
 8001ffc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ffe:	f107 0318 	add.w	r3, r7, #24
 8002002:	2228      	movs	r2, #40	@ 0x28
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f003 fbf2 	bl	80057f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
 8002018:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800201a:	2302      	movs	r3, #2
 800201c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800201e:	2301      	movs	r3, #1
 8002020:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002022:	2310      	movs	r3, #16
 8002024:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002026:	2302      	movs	r3, #2
 8002028:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800202a:	2300      	movs	r3, #0
 800202c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800202e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8002032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002034:	f107 0318 	add.w	r3, r7, #24
 8002038:	4618      	mov	r0, r3
 800203a:	f001 fd4d 	bl	8003ad8 <HAL_RCC_OscConfig>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8002044:	f000 f982 	bl	800234c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002048:	230f      	movs	r3, #15
 800204a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800204c:	2302      	movs	r3, #2
 800204e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002054:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002058:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800205e:	1d3b      	adds	r3, r7, #4
 8002060:	2102      	movs	r1, #2
 8002062:	4618      	mov	r0, r3
 8002064:	f001 ffba 	bl	8003fdc <HAL_RCC_ClockConfig>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800206e:	f000 f96d 	bl	800234c <Error_Handler>
  }
}
 8002072:	bf00      	nop
 8002074:	3740      	adds	r7, #64	@ 0x40
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002080:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <MX_I2C1_Init+0x50>)
 8002082:	4a13      	ldr	r2, [pc, #76]	@ (80020d0 <MX_I2C1_Init+0x54>)
 8002084:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002086:	4b11      	ldr	r3, [pc, #68]	@ (80020cc <MX_I2C1_Init+0x50>)
 8002088:	4a12      	ldr	r2, [pc, #72]	@ (80020d4 <MX_I2C1_Init+0x58>)
 800208a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800208c:	4b0f      	ldr	r3, [pc, #60]	@ (80020cc <MX_I2C1_Init+0x50>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002092:	4b0e      	ldr	r3, [pc, #56]	@ (80020cc <MX_I2C1_Init+0x50>)
 8002094:	2200      	movs	r2, #0
 8002096:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002098:	4b0c      	ldr	r3, [pc, #48]	@ (80020cc <MX_I2C1_Init+0x50>)
 800209a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800209e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020a0:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <MX_I2C1_Init+0x50>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020a6:	4b09      	ldr	r3, [pc, #36]	@ (80020cc <MX_I2C1_Init+0x50>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020ac:	4b07      	ldr	r3, [pc, #28]	@ (80020cc <MX_I2C1_Init+0x50>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <MX_I2C1_Init+0x50>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020b8:	4804      	ldr	r0, [pc, #16]	@ (80020cc <MX_I2C1_Init+0x50>)
 80020ba:	f001 f871 	bl	80031a0 <HAL_I2C_Init>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020c4:	f000 f942 	bl	800234c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20000190 	.word	0x20000190
 80020d0:	40005400 	.word	0x40005400
 80020d4:	000186a0 	.word	0x000186a0

080020d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020de:	f107 0308 	add.w	r3, r7, #8
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ec:	463b      	mov	r3, r7
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020f4:	4b1d      	ldr	r3, [pc, #116]	@ (800216c <MX_TIM2_Init+0x94>)
 80020f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 80020fc:	4b1b      	ldr	r3, [pc, #108]	@ (800216c <MX_TIM2_Init+0x94>)
 80020fe:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8002102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002104:	4b19      	ldr	r3, [pc, #100]	@ (800216c <MX_TIM2_Init+0x94>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800210a:	4b18      	ldr	r3, [pc, #96]	@ (800216c <MX_TIM2_Init+0x94>)
 800210c:	2209      	movs	r2, #9
 800210e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002110:	4b16      	ldr	r3, [pc, #88]	@ (800216c <MX_TIM2_Init+0x94>)
 8002112:	2200      	movs	r2, #0
 8002114:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002116:	4b15      	ldr	r3, [pc, #84]	@ (800216c <MX_TIM2_Init+0x94>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800211c:	4813      	ldr	r0, [pc, #76]	@ (800216c <MX_TIM2_Init+0x94>)
 800211e:	f002 f8eb 	bl	80042f8 <HAL_TIM_Base_Init>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002128:	f000 f910 	bl	800234c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002130:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002132:	f107 0308 	add.w	r3, r7, #8
 8002136:	4619      	mov	r1, r3
 8002138:	480c      	ldr	r0, [pc, #48]	@ (800216c <MX_TIM2_Init+0x94>)
 800213a:	f002 fa6f 	bl	800461c <HAL_TIM_ConfigClockSource>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002144:	f000 f902 	bl	800234c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002148:	2300      	movs	r3, #0
 800214a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214c:	2300      	movs	r3, #0
 800214e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002150:	463b      	mov	r3, r7
 8002152:	4619      	mov	r1, r3
 8002154:	4805      	ldr	r0, [pc, #20]	@ (800216c <MX_TIM2_Init+0x94>)
 8002156:	f002 fc51 	bl	80049fc <HAL_TIMEx_MasterConfigSynchronization>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002160:	f000 f8f4 	bl	800234c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002164:	bf00      	nop
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	200001e4 	.word	0x200001e4

08002170 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002174:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 8002176:	4a12      	ldr	r2, [pc, #72]	@ (80021c0 <MX_USART3_UART_Init+0x50>)
 8002178:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800217a:	4b10      	ldr	r3, [pc, #64]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 800217c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002180:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002182:	4b0e      	ldr	r3, [pc, #56]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 8002184:	2200      	movs	r2, #0
 8002186:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002188:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 800218a:	2200      	movs	r2, #0
 800218c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800218e:	4b0b      	ldr	r3, [pc, #44]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 8002190:	2200      	movs	r2, #0
 8002192:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002194:	4b09      	ldr	r3, [pc, #36]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 8002196:	220c      	movs	r2, #12
 8002198:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800219a:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a0:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021a6:	4805      	ldr	r0, [pc, #20]	@ (80021bc <MX_USART3_UART_Init+0x4c>)
 80021a8:	f002 fc98 	bl	8004adc <HAL_UART_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80021b2:	f000 f8cb 	bl	800234c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	2000022c 	.word	0x2000022c
 80021c0:	40004800 	.word	0x40004800

080021c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b088      	sub	sp, #32
 80021c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ca:	f107 0310 	add.w	r3, r7, #16
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d8:	4b51      	ldr	r3, [pc, #324]	@ (8002320 <MX_GPIO_Init+0x15c>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	4a50      	ldr	r2, [pc, #320]	@ (8002320 <MX_GPIO_Init+0x15c>)
 80021de:	f043 0310 	orr.w	r3, r3, #16
 80021e2:	6193      	str	r3, [r2, #24]
 80021e4:	4b4e      	ldr	r3, [pc, #312]	@ (8002320 <MX_GPIO_Init+0x15c>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	f003 0310 	and.w	r3, r3, #16
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021f0:	4b4b      	ldr	r3, [pc, #300]	@ (8002320 <MX_GPIO_Init+0x15c>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002320 <MX_GPIO_Init+0x15c>)
 80021f6:	f043 0320 	orr.w	r3, r3, #32
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	4b48      	ldr	r3, [pc, #288]	@ (8002320 <MX_GPIO_Init+0x15c>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f003 0320 	and.w	r3, r3, #32
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002208:	4b45      	ldr	r3, [pc, #276]	@ (8002320 <MX_GPIO_Init+0x15c>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	4a44      	ldr	r2, [pc, #272]	@ (8002320 <MX_GPIO_Init+0x15c>)
 800220e:	f043 0304 	orr.w	r3, r3, #4
 8002212:	6193      	str	r3, [r2, #24]
 8002214:	4b42      	ldr	r3, [pc, #264]	@ (8002320 <MX_GPIO_Init+0x15c>)
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002220:	4b3f      	ldr	r3, [pc, #252]	@ (8002320 <MX_GPIO_Init+0x15c>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4a3e      	ldr	r2, [pc, #248]	@ (8002320 <MX_GPIO_Init+0x15c>)
 8002226:	f043 0308 	orr.w	r3, r3, #8
 800222a:	6193      	str	r3, [r2, #24]
 800222c:	4b3c      	ldr	r3, [pc, #240]	@ (8002320 <MX_GPIO_Init+0x15c>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0308 	and.w	r3, r3, #8
 8002234:	603b      	str	r3, [r7, #0]
 8002236:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A1_Pin|A2_Pin|LD2_Pin|D7_Pin
 8002238:	2200      	movs	r2, #0
 800223a:	f240 3132 	movw	r1, #818	@ 0x332
 800223e:	4839      	ldr	r0, [pc, #228]	@ (8002324 <MX_GPIO_Init+0x160>)
 8002240:	f000 ff73 	bl	800312a <HAL_GPIO_WritePin>
                          |D8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A3_Pin|D6_Pin|D3_Pin|D5_Pin
 8002244:	2200      	movs	r2, #0
 8002246:	f240 4179 	movw	r1, #1145	@ 0x479
 800224a:	4837      	ldr	r0, [pc, #220]	@ (8002328 <MX_GPIO_Init+0x164>)
 800224c:	f000 ff6d 	bl	800312a <HAL_GPIO_WritePin>
                          |D4_Pin|D10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002250:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002256:	4b35      	ldr	r3, [pc, #212]	@ (800232c <MX_GPIO_Init+0x168>)
 8002258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	4619      	mov	r1, r3
 8002264:	4832      	ldr	r0, [pc, #200]	@ (8002330 <MX_GPIO_Init+0x16c>)
 8002266:	f000 fdc5 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : A0_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A3_Pin|A1_Pin|A2_Pin;
 800226a:	2313      	movs	r3, #19
 800226c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002272:	2301      	movs	r3, #1
 8002274:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(A0_GPIO_Port, &GPIO_InitStruct);
 8002276:	f107 0310 	add.w	r3, r7, #16
 800227a:	4619      	mov	r1, r3
 800227c:	4829      	ldr	r0, [pc, #164]	@ (8002324 <MX_GPIO_Init+0x160>)
 800227e:	f000 fdb9 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin A2_Pin LD2_Pin D7_Pin
                           D8_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D7_Pin
 8002282:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8002286:	613b      	str	r3, [r7, #16]
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002288:	2301      	movs	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2302      	movs	r3, #2
 8002292:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002294:	f107 0310 	add.w	r3, r7, #16
 8002298:	4619      	mov	r1, r3
 800229a:	4822      	ldr	r0, [pc, #136]	@ (8002324 <MX_GPIO_Init+0x160>)
 800229c:	f000 fdaa 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022a0:	2304      	movs	r3, #4
 80022a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a4:	2302      	movs	r3, #2
 80022a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a8:	2303      	movs	r3, #3
 80022aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ac:	f107 0310 	add.w	r3, r7, #16
 80022b0:	4619      	mov	r1, r3
 80022b2:	481c      	ldr	r0, [pc, #112]	@ (8002324 <MX_GPIO_Init+0x160>)
 80022b4:	f000 fd9e 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_RX_Pin;
 80022b8:	2308      	movs	r3, #8
 80022ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 80022c4:	f107 0310 	add.w	r3, r7, #16
 80022c8:	4619      	mov	r1, r3
 80022ca:	4816      	ldr	r0, [pc, #88]	@ (8002324 <MX_GPIO_Init+0x160>)
 80022cc:	f000 fd92 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A3_Pin D6_Pin D3_Pin D5_Pin
                           D4_Pin D10_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin
 80022d0:	f44f 638f 	mov.w	r3, #1144	@ 0x478
 80022d4:	613b      	str	r3, [r7, #16]
                          |D4_Pin|D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d6:	2301      	movs	r3, #1
 80022d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022de:	2302      	movs	r3, #2
 80022e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e2:	f107 0310 	add.w	r3, r7, #16
 80022e6:	4619      	mov	r1, r3
 80022e8:	480f      	ldr	r0, [pc, #60]	@ (8002328 <MX_GPIO_Init+0x164>)
 80022ea:	f000 fd83 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : D9_Pin */
  GPIO_InitStruct.Pin = D9_Pin;
 80022ee:	2380      	movs	r3, #128	@ 0x80
 80022f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(D9_GPIO_Port, &GPIO_InitStruct);
 80022fa:	f107 0310 	add.w	r3, r7, #16
 80022fe:	4619      	mov	r1, r3
 8002300:	480b      	ldr	r0, [pc, #44]	@ (8002330 <MX_GPIO_Init+0x16c>)
 8002302:	f000 fd77 	bl	8002df4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	2028      	movs	r0, #40	@ 0x28
 800230c:	f000 fc89 	bl	8002c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002310:	2028      	movs	r0, #40	@ 0x28
 8002312:	f000 fca2 	bl	8002c5a <HAL_NVIC_EnableIRQ>

}
 8002316:	bf00      	nop
 8002318:	3720      	adds	r7, #32
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000
 8002324:	40010800 	.word	0x40010800
 8002328:	40010c00 	.word	0x40010c00
 800232c:	10110000 	.word	0x10110000
 8002330:	40011000 	.word	0x40011000

08002334 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	timerRun();
 800233c:	f000 fabe 	bl	80028bc <timerRun>
	getKeyInput();
 8002340:	f7fd ff1e 	bl	8000180 <getKeyInput>
}
 8002344:	bf00      	nop
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002350:	b672      	cpsid	i
}
 8002352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <Error_Handler+0x8>

08002358 <server_flag_processing_run>:
#include <server_flag_processing.h>

void server_flag_processing_run() {
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
	if (getRunFlag() == 1) {
 800235c:	f7fd ffe2 	bl	8000324 <getRunFlag>
 8002360:	4603      	mov	r3, r0
 8002362:	2b01      	cmp	r3, #1
 8002364:	d106      	bne.n	8002374 <server_flag_processing_run+0x1c>
		setRunFlag(0);
 8002366:	2000      	movs	r0, #0
 8002368:	f7fd ffe6 	bl	8000338 <setRunFlag>
		status_fsm = INIT;
 800236c:	4b73      	ldr	r3, [pc, #460]	@ (800253c <server_flag_processing_run+0x1e4>)
 800236e:	2204      	movs	r2, #4
 8002370:	601a      	str	r2, [r3, #0]
		return;
 8002372:	e0e2      	b.n	800253a <server_flag_processing_run+0x1e2>
	}
	;
	if (getRYFlag() == 1) {
 8002374:	f7fd fff0 	bl	8000358 <getRYFlag>
 8002378:	4603      	mov	r3, r0
 800237a:	2b01      	cmp	r3, #1
 800237c:	d106      	bne.n	800238c <server_flag_processing_run+0x34>
		setRYFlag(0);
 800237e:	2000      	movs	r0, #0
 8002380:	f7fd fff4 	bl	800036c <setRYFlag>
		status_fsm = RED_YELLOW_MANUAL;
 8002384:	4b6d      	ldr	r3, [pc, #436]	@ (800253c <server_flag_processing_run+0x1e4>)
 8002386:	2206      	movs	r2, #6
 8002388:	601a      	str	r2, [r3, #0]
		return;
 800238a:	e0d6      	b.n	800253a <server_flag_processing_run+0x1e2>
	}
	;
	if (getYRFlag() == 1) {
 800238c:	f7fe f818 	bl	80003c0 <getYRFlag>
 8002390:	4603      	mov	r3, r0
 8002392:	2b01      	cmp	r3, #1
 8002394:	d106      	bne.n	80023a4 <server_flag_processing_run+0x4c>
		setYRFlag(0);
 8002396:	2000      	movs	r0, #0
 8002398:	f7fe f81c 	bl	80003d4 <setYRFlag>
		status_fsm = YELLOW_RED_MANUAL;
 800239c:	4b67      	ldr	r3, [pc, #412]	@ (800253c <server_flag_processing_run+0x1e4>)
 800239e:	2208      	movs	r2, #8
 80023a0:	601a      	str	r2, [r3, #0]
		return;
 80023a2:	e0ca      	b.n	800253a <server_flag_processing_run+0x1e2>
	}
	;
	if (getGRFlag() == 1) {
 80023a4:	f7fe f826 	bl	80003f4 <getGRFlag>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d106      	bne.n	80023bc <server_flag_processing_run+0x64>
		setGRFlag(0);
 80023ae:	2000      	movs	r0, #0
 80023b0:	f7fe f82a 	bl	8000408 <setGRFlag>
		status_fsm = GREEN_RED_MANUAL;
 80023b4:	4b61      	ldr	r3, [pc, #388]	@ (800253c <server_flag_processing_run+0x1e4>)
 80023b6:	2207      	movs	r2, #7
 80023b8:	601a      	str	r2, [r3, #0]
		return;
 80023ba:	e0be      	b.n	800253a <server_flag_processing_run+0x1e2>
	}
	;
	if (getRGFlag() == 1) {
 80023bc:	f7fd ffe6 	bl	800038c <getRGFlag>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d106      	bne.n	80023d4 <server_flag_processing_run+0x7c>
			setRGFlag(0);
 80023c6:	2000      	movs	r0, #0
 80023c8:	f7fd ffea 	bl	80003a0 <setRGFlag>
			status_fsm = RED_GREEN_MANUAL;
 80023cc:	4b5b      	ldr	r3, [pc, #364]	@ (800253c <server_flag_processing_run+0x1e4>)
 80023ce:	2205      	movs	r2, #5
 80023d0:	601a      	str	r2, [r3, #0]
			return;
 80023d2:	e0b2      	b.n	800253a <server_flag_processing_run+0x1e2>
		}
		;
	if (getSetFlag() == 1) {
 80023d4:	f7fe f828 	bl	8000428 <getSetFlag>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d106      	bne.n	80023ec <server_flag_processing_run+0x94>
		setSetFlag(0);
 80023de:	2000      	movs	r0, #0
 80023e0:	f7fe f82c 	bl	800043c <setSetFlag>
		status_fsm = INIT_REMOTE_SETTING;
 80023e4:	4b55      	ldr	r3, [pc, #340]	@ (800253c <server_flag_processing_run+0x1e4>)
 80023e6:	22c8      	movs	r2, #200	@ 0xc8
 80023e8:	601a      	str	r2, [r3, #0]
		return;
 80023ea:	e0a6      	b.n	800253a <server_flag_processing_run+0x1e2>
	}
	;
	if (getManFlag() == 1) {
 80023ec:	f7fe f836 	bl	800045c <getManFlag>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d10d      	bne.n	8002412 <server_flag_processing_run+0xba>
		setManFlag(0);
 80023f6:	2000      	movs	r0, #0
 80023f8:	f7fe f83a 	bl	8000470 <setManFlag>
		if(status_fsm < INIT) status_fsm += 5;
 80023fc:	4b4f      	ldr	r3, [pc, #316]	@ (800253c <server_flag_processing_run+0x1e4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b03      	cmp	r3, #3
 8002402:	f300 8099 	bgt.w	8002538 <server_flag_processing_run+0x1e0>
 8002406:	4b4d      	ldr	r3, [pc, #308]	@ (800253c <server_flag_processing_run+0x1e4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	3305      	adds	r3, #5
 800240c:	4a4b      	ldr	r2, [pc, #300]	@ (800253c <server_flag_processing_run+0x1e4>)
 800240e:	6013      	str	r3, [r2, #0]
		return;
 8002410:	e092      	b.n	8002538 <server_flag_processing_run+0x1e0>
	};
	if(getDataFlag() == 1){
 8002412:	f7fe f83d 	bl	8000490 <getDataFlag>
 8002416:	4603      	mov	r3, r0
 8002418:	2b01      	cmp	r3, #1
 800241a:	f040 808e 	bne.w	800253a <server_flag_processing_run+0x1e2>
		setDataFlag(0);
 800241e:	2000      	movs	r0, #0
 8002420:	f7fe f840 	bl	80004a4 <setDataFlag>
		green_time = (buffer[(old_process_idx - 1)%30] - 48) + (buffer[(old_process_idx - 2)%30] - 48)*10;
 8002424:	4b46      	ldr	r3, [pc, #280]	@ (8002540 <server_flag_processing_run+0x1e8>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	1e5a      	subs	r2, r3, #1
 800242a:	4b46      	ldr	r3, [pc, #280]	@ (8002544 <server_flag_processing_run+0x1ec>)
 800242c:	fb83 1302 	smull	r1, r3, r3, r2
 8002430:	4413      	add	r3, r2
 8002432:	1119      	asrs	r1, r3, #4
 8002434:	17d3      	asrs	r3, r2, #31
 8002436:	1ac9      	subs	r1, r1, r3
 8002438:	460b      	mov	r3, r1
 800243a:	011b      	lsls	r3, r3, #4
 800243c:	1a5b      	subs	r3, r3, r1
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	1ad1      	subs	r1, r2, r3
 8002442:	4b41      	ldr	r3, [pc, #260]	@ (8002548 <server_flag_processing_run+0x1f0>)
 8002444:	5c5b      	ldrb	r3, [r3, r1]
 8002446:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800244a:	4b3d      	ldr	r3, [pc, #244]	@ (8002540 <server_flag_processing_run+0x1e8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	1e9a      	subs	r2, r3, #2
 8002450:	4b3c      	ldr	r3, [pc, #240]	@ (8002544 <server_flag_processing_run+0x1ec>)
 8002452:	fb83 1302 	smull	r1, r3, r3, r2
 8002456:	4413      	add	r3, r2
 8002458:	1119      	asrs	r1, r3, #4
 800245a:	17d3      	asrs	r3, r2, #31
 800245c:	1ac9      	subs	r1, r1, r3
 800245e:	460b      	mov	r3, r1
 8002460:	011b      	lsls	r3, r3, #4
 8002462:	1a5b      	subs	r3, r3, r1
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	1ad1      	subs	r1, r2, r3
 8002468:	4b37      	ldr	r3, [pc, #220]	@ (8002548 <server_flag_processing_run+0x1f0>)
 800246a:	5c5b      	ldrb	r3, [r3, r1]
 800246c:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8002470:	4613      	mov	r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4413      	add	r3, r2
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	4403      	add	r3, r0
 800247a:	4a34      	ldr	r2, [pc, #208]	@ (800254c <server_flag_processing_run+0x1f4>)
 800247c:	6013      	str	r3, [r2, #0]
		yellow_time = (buffer[(old_process_idx - 5)%30] - 48) + (buffer[(old_process_idx - 6)%30] - 48)*10;
 800247e:	4b30      	ldr	r3, [pc, #192]	@ (8002540 <server_flag_processing_run+0x1e8>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	1f5a      	subs	r2, r3, #5
 8002484:	4b2f      	ldr	r3, [pc, #188]	@ (8002544 <server_flag_processing_run+0x1ec>)
 8002486:	fb83 1302 	smull	r1, r3, r3, r2
 800248a:	4413      	add	r3, r2
 800248c:	1119      	asrs	r1, r3, #4
 800248e:	17d3      	asrs	r3, r2, #31
 8002490:	1ac9      	subs	r1, r1, r3
 8002492:	460b      	mov	r3, r1
 8002494:	011b      	lsls	r3, r3, #4
 8002496:	1a5b      	subs	r3, r3, r1
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	1ad1      	subs	r1, r2, r3
 800249c:	4b2a      	ldr	r3, [pc, #168]	@ (8002548 <server_flag_processing_run+0x1f0>)
 800249e:	5c5b      	ldrb	r3, [r3, r1]
 80024a0:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 80024a4:	4b26      	ldr	r3, [pc, #152]	@ (8002540 <server_flag_processing_run+0x1e8>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	1f9a      	subs	r2, r3, #6
 80024aa:	4b26      	ldr	r3, [pc, #152]	@ (8002544 <server_flag_processing_run+0x1ec>)
 80024ac:	fb83 1302 	smull	r1, r3, r3, r2
 80024b0:	4413      	add	r3, r2
 80024b2:	1119      	asrs	r1, r3, #4
 80024b4:	17d3      	asrs	r3, r2, #31
 80024b6:	1ac9      	subs	r1, r1, r3
 80024b8:	460b      	mov	r3, r1
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	1a5b      	subs	r3, r3, r1
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	1ad1      	subs	r1, r2, r3
 80024c2:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <server_flag_processing_run+0x1f0>)
 80024c4:	5c5b      	ldrb	r3, [r3, r1]
 80024c6:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80024ca:	4613      	mov	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	4413      	add	r3, r2
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4403      	add	r3, r0
 80024d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002550 <server_flag_processing_run+0x1f8>)
 80024d6:	6013      	str	r3, [r2, #0]
		red_time = (buffer[(old_process_idx - 9)%30] - 48) + (buffer[(old_process_idx - 10)%30] - 48)*10;
 80024d8:	4b19      	ldr	r3, [pc, #100]	@ (8002540 <server_flag_processing_run+0x1e8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f1a3 0209 	sub.w	r2, r3, #9
 80024e0:	4b18      	ldr	r3, [pc, #96]	@ (8002544 <server_flag_processing_run+0x1ec>)
 80024e2:	fb83 1302 	smull	r1, r3, r3, r2
 80024e6:	4413      	add	r3, r2
 80024e8:	1119      	asrs	r1, r3, #4
 80024ea:	17d3      	asrs	r3, r2, #31
 80024ec:	1ac9      	subs	r1, r1, r3
 80024ee:	460b      	mov	r3, r1
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	1a5b      	subs	r3, r3, r1
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	1ad1      	subs	r1, r2, r3
 80024f8:	4b13      	ldr	r3, [pc, #76]	@ (8002548 <server_flag_processing_run+0x1f0>)
 80024fa:	5c5b      	ldrb	r3, [r3, r1]
 80024fc:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 8002500:	4b0f      	ldr	r3, [pc, #60]	@ (8002540 <server_flag_processing_run+0x1e8>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f1a3 020a 	sub.w	r2, r3, #10
 8002508:	4b0e      	ldr	r3, [pc, #56]	@ (8002544 <server_flag_processing_run+0x1ec>)
 800250a:	fb83 1302 	smull	r1, r3, r3, r2
 800250e:	4413      	add	r3, r2
 8002510:	1119      	asrs	r1, r3, #4
 8002512:	17d3      	asrs	r3, r2, #31
 8002514:	1ac9      	subs	r1, r1, r3
 8002516:	460b      	mov	r3, r1
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	1a5b      	subs	r3, r3, r1
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	1ad1      	subs	r1, r2, r3
 8002520:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <server_flag_processing_run+0x1f0>)
 8002522:	5c5b      	ldrb	r3, [r3, r1]
 8002524:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4403      	add	r3, r0
 8002532:	4a08      	ldr	r2, [pc, #32]	@ (8002554 <server_flag_processing_run+0x1fc>)
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	e000      	b.n	800253a <server_flag_processing_run+0x1e2>
		return;
 8002538:	bf00      	nop
		//HAL_UART_Transmit(&huart3, &green_time, 1, 1000);
		//status_fsm = INIT;
	};
}
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000028 	.word	0x20000028
 8002540:	20000164 	.word	0x20000164
 8002544:	88888889 	.word	0x88888889
 8002548:	20000008 	.word	0x20000008
 800254c:	20000038 	.word	0x20000038
 8002550:	20000034 	.word	0x20000034
 8002554:	20000030 	.word	0x20000030

08002558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800255e:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <HAL_MspInit+0x5c>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	4a14      	ldr	r2, [pc, #80]	@ (80025b4 <HAL_MspInit+0x5c>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	6193      	str	r3, [r2, #24]
 800256a:	4b12      	ldr	r3, [pc, #72]	@ (80025b4 <HAL_MspInit+0x5c>)
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002576:	4b0f      	ldr	r3, [pc, #60]	@ (80025b4 <HAL_MspInit+0x5c>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	4a0e      	ldr	r2, [pc, #56]	@ (80025b4 <HAL_MspInit+0x5c>)
 800257c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002580:	61d3      	str	r3, [r2, #28]
 8002582:	4b0c      	ldr	r3, [pc, #48]	@ (80025b4 <HAL_MspInit+0x5c>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800258a:	607b      	str	r3, [r7, #4]
 800258c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800258e:	4b0a      	ldr	r3, [pc, #40]	@ (80025b8 <HAL_MspInit+0x60>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	4a04      	ldr	r2, [pc, #16]	@ (80025b8 <HAL_MspInit+0x60>)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025aa:	bf00      	nop
 80025ac:	3714      	adds	r7, #20
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40010000 	.word	0x40010000

080025bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	@ 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a1d      	ldr	r2, [pc, #116]	@ (800264c <HAL_I2C_MspInit+0x90>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d132      	bne.n	8002642 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002650 <HAL_I2C_MspInit+0x94>)
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002650 <HAL_I2C_MspInit+0x94>)
 80025e2:	f043 0308 	orr.w	r3, r3, #8
 80025e6:	6193      	str	r3, [r2, #24]
 80025e8:	4b19      	ldr	r3, [pc, #100]	@ (8002650 <HAL_I2C_MspInit+0x94>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f003 0308 	and.w	r3, r3, #8
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80025f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025fa:	2312      	movs	r3, #18
 80025fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025fe:	2303      	movs	r3, #3
 8002600:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f107 0314 	add.w	r3, r7, #20
 8002606:	4619      	mov	r1, r3
 8002608:	4812      	ldr	r0, [pc, #72]	@ (8002654 <HAL_I2C_MspInit+0x98>)
 800260a:	f000 fbf3 	bl	8002df4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800260e:	4b12      	ldr	r3, [pc, #72]	@ (8002658 <HAL_I2C_MspInit+0x9c>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	627b      	str	r3, [r7, #36]	@ 0x24
 8002614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002616:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800261a:	627b      	str	r3, [r7, #36]	@ 0x24
 800261c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261e:	f043 0302 	orr.w	r3, r3, #2
 8002622:	627b      	str	r3, [r7, #36]	@ 0x24
 8002624:	4a0c      	ldr	r2, [pc, #48]	@ (8002658 <HAL_I2C_MspInit+0x9c>)
 8002626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002628:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800262a:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <HAL_I2C_MspInit+0x94>)
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	4a08      	ldr	r2, [pc, #32]	@ (8002650 <HAL_I2C_MspInit+0x94>)
 8002630:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002634:	61d3      	str	r3, [r2, #28]
 8002636:	4b06      	ldr	r3, [pc, #24]	@ (8002650 <HAL_I2C_MspInit+0x94>)
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002642:	bf00      	nop
 8002644:	3728      	adds	r7, #40	@ 0x28
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40005400 	.word	0x40005400
 8002650:	40021000 	.word	0x40021000
 8002654:	40010c00 	.word	0x40010c00
 8002658:	40010000 	.word	0x40010000

0800265c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800266c:	d113      	bne.n	8002696 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800266e:	4b0c      	ldr	r3, [pc, #48]	@ (80026a0 <HAL_TIM_Base_MspInit+0x44>)
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	4a0b      	ldr	r2, [pc, #44]	@ (80026a0 <HAL_TIM_Base_MspInit+0x44>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	61d3      	str	r3, [r2, #28]
 800267a:	4b09      	ldr	r3, [pc, #36]	@ (80026a0 <HAL_TIM_Base_MspInit+0x44>)
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002686:	2200      	movs	r2, #0
 8002688:	2100      	movs	r1, #0
 800268a:	201c      	movs	r0, #28
 800268c:	f000 fac9 	bl	8002c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002690:	201c      	movs	r0, #28
 8002692:	f000 fae2 	bl	8002c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002696:	bf00      	nop
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	40021000 	.word	0x40021000

080026a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08a      	sub	sp, #40	@ 0x28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	605a      	str	r2, [r3, #4]
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a29      	ldr	r2, [pc, #164]	@ (8002764 <HAL_UART_MspInit+0xc0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d14b      	bne.n	800275c <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80026c4:	4b28      	ldr	r3, [pc, #160]	@ (8002768 <HAL_UART_MspInit+0xc4>)
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	4a27      	ldr	r2, [pc, #156]	@ (8002768 <HAL_UART_MspInit+0xc4>)
 80026ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026ce:	61d3      	str	r3, [r2, #28]
 80026d0:	4b25      	ldr	r3, [pc, #148]	@ (8002768 <HAL_UART_MspInit+0xc4>)
 80026d2:	69db      	ldr	r3, [r3, #28]
 80026d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026dc:	4b22      	ldr	r3, [pc, #136]	@ (8002768 <HAL_UART_MspInit+0xc4>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	4a21      	ldr	r2, [pc, #132]	@ (8002768 <HAL_UART_MspInit+0xc4>)
 80026e2:	f043 0310 	orr.w	r3, r3, #16
 80026e6:	6193      	str	r3, [r2, #24]
 80026e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002768 <HAL_UART_MspInit+0xc4>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	f003 0310 	and.w	r3, r3, #16
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fa:	2302      	movs	r3, #2
 80026fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026fe:	2303      	movs	r3, #3
 8002700:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002702:	f107 0314 	add.w	r3, r7, #20
 8002706:	4619      	mov	r1, r3
 8002708:	4818      	ldr	r0, [pc, #96]	@ (800276c <HAL_UART_MspInit+0xc8>)
 800270a:	f000 fb73 	bl	8002df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800270e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002714:	2300      	movs	r3, #0
 8002716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002718:	2300      	movs	r3, #0
 800271a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	4619      	mov	r1, r3
 8002722:	4812      	ldr	r0, [pc, #72]	@ (800276c <HAL_UART_MspInit+0xc8>)
 8002724:	f000 fb66 	bl	8002df4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8002728:	4b11      	ldr	r3, [pc, #68]	@ (8002770 <HAL_UART_MspInit+0xcc>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	627b      	str	r3, [r7, #36]	@ 0x24
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
 8002736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002738:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800273c:	627b      	str	r3, [r7, #36]	@ 0x24
 800273e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002740:	f043 0310 	orr.w	r3, r3, #16
 8002744:	627b      	str	r3, [r7, #36]	@ 0x24
 8002746:	4a0a      	ldr	r2, [pc, #40]	@ (8002770 <HAL_UART_MspInit+0xcc>)
 8002748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274a:	6053      	str	r3, [r2, #4]

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2100      	movs	r1, #0
 8002750:	2027      	movs	r0, #39	@ 0x27
 8002752:	f000 fa66 	bl	8002c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002756:	2027      	movs	r0, #39	@ 0x27
 8002758:	f000 fa7f 	bl	8002c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800275c:	bf00      	nop
 800275e:	3728      	adds	r7, #40	@ 0x28
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40004800 	.word	0x40004800
 8002768:	40021000 	.word	0x40021000
 800276c:	40011000 	.word	0x40011000
 8002770:	40010000 	.word	0x40010000

08002774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002778:	bf00      	nop
 800277a:	e7fd      	b.n	8002778 <NMI_Handler+0x4>

0800277c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002780:	bf00      	nop
 8002782:	e7fd      	b.n	8002780 <HardFault_Handler+0x4>

08002784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002788:	bf00      	nop
 800278a:	e7fd      	b.n	8002788 <MemManage_Handler+0x4>

0800278c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002790:	bf00      	nop
 8002792:	e7fd      	b.n	8002790 <BusFault_Handler+0x4>

08002794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002798:	bf00      	nop
 800279a:	e7fd      	b.n	8002798 <UsageFault_Handler+0x4>

0800279c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027ac:	bf00      	nop
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr

080027c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027c4:	f000 f916 	bl	80029f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}

080027cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027d0:	4802      	ldr	r0, [pc, #8]	@ (80027dc <TIM2_IRQHandler+0x10>)
 80027d2:	f001 fe33 	bl	800443c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	200001e4 	.word	0x200001e4

080027e0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80027e4:	4802      	ldr	r0, [pc, #8]	@ (80027f0 <USART3_IRQHandler+0x10>)
 80027e6:	f002 fa79 	bl	8004cdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	2000022c 	.word	0x2000022c

080027f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80027f8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80027fc:	f000 fcae 	bl	800315c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}

08002804 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800280c:	4a14      	ldr	r2, [pc, #80]	@ (8002860 <_sbrk+0x5c>)
 800280e:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <_sbrk+0x60>)
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002818:	4b13      	ldr	r3, [pc, #76]	@ (8002868 <_sbrk+0x64>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d102      	bne.n	8002826 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002820:	4b11      	ldr	r3, [pc, #68]	@ (8002868 <_sbrk+0x64>)
 8002822:	4a12      	ldr	r2, [pc, #72]	@ (800286c <_sbrk+0x68>)
 8002824:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002826:	4b10      	ldr	r3, [pc, #64]	@ (8002868 <_sbrk+0x64>)
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4413      	add	r3, r2
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	429a      	cmp	r2, r3
 8002832:	d207      	bcs.n	8002844 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002834:	f002 ffe4 	bl	8005800 <__errno>
 8002838:	4603      	mov	r3, r0
 800283a:	220c      	movs	r2, #12
 800283c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800283e:	f04f 33ff 	mov.w	r3, #4294967295
 8002842:	e009      	b.n	8002858 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002844:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <_sbrk+0x64>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800284a:	4b07      	ldr	r3, [pc, #28]	@ (8002868 <_sbrk+0x64>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4413      	add	r3, r2
 8002852:	4a05      	ldr	r2, [pc, #20]	@ (8002868 <_sbrk+0x64>)
 8002854:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002856:	68fb      	ldr	r3, [r7, #12]
}
 8002858:	4618      	mov	r0, r3
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20005000 	.word	0x20005000
 8002864:	00000400 	.word	0x00000400
 8002868:	20000274 	.word	0x20000274
 800286c:	20000418 	.word	0x20000418

08002870 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <setTimer>:


#include "timer.h"
int software_timer[10] = {0};
int flag_timer[10] = {0};
void setTimer(int index,int duration){
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
	software_timer[index] = duration/TICK;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	4a09      	ldr	r2, [pc, #36]	@ (80028b0 <setTimer+0x34>)
 800288a:	fb82 1203 	smull	r1, r2, r2, r3
 800288e:	1092      	asrs	r2, r2, #2
 8002890:	17db      	asrs	r3, r3, #31
 8002892:	1ad2      	subs	r2, r2, r3
 8002894:	4907      	ldr	r1, [pc, #28]	@ (80028b4 <setTimer+0x38>)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	flag_timer[index] = 0;
 800289c:	4a06      	ldr	r2, [pc, #24]	@ (80028b8 <setTimer+0x3c>)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2100      	movs	r1, #0
 80028a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr
 80028b0:	66666667 	.word	0x66666667
 80028b4:	20000278 	.word	0x20000278
 80028b8:	200002a0 	.word	0x200002a0

080028bc <timerRun>:
void timerRun(){
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
	for(int i=0;i<10;i++){
 80028c2:	2300      	movs	r3, #0
 80028c4:	607b      	str	r3, [r7, #4]
 80028c6:	e01b      	b.n	8002900 <timerRun+0x44>
		software_timer[i]--;
 80028c8:	4a12      	ldr	r2, [pc, #72]	@ (8002914 <timerRun+0x58>)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d0:	1e5a      	subs	r2, r3, #1
 80028d2:	4910      	ldr	r1, [pc, #64]	@ (8002914 <timerRun+0x58>)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(software_timer[i] <= 0){
 80028da:	4a0e      	ldr	r2, [pc, #56]	@ (8002914 <timerRun+0x58>)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	dc09      	bgt.n	80028fa <timerRun+0x3e>
			software_timer[i] = 0;
 80028e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002914 <timerRun+0x58>)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2100      	movs	r1, #0
 80028ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			flag_timer[i] = 1;
 80028f0:	4a09      	ldr	r2, [pc, #36]	@ (8002918 <timerRun+0x5c>)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2101      	movs	r1, #1
 80028f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<10;i++){
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3301      	adds	r3, #1
 80028fe:	607b      	str	r3, [r7, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b09      	cmp	r3, #9
 8002904:	dde0      	ble.n	80028c8 <timerRun+0xc>
		}
	}
}
 8002906:	bf00      	nop
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	20000278 	.word	0x20000278
 8002918:	200002a0 	.word	0x200002a0

0800291c <Reset_Handler>:
 800291c:	f7ff ffa8 	bl	8002870 <SystemInit>
 8002920:	480b      	ldr	r0, [pc, #44]	@ (8002950 <LoopFillZerobss+0xe>)
 8002922:	490c      	ldr	r1, [pc, #48]	@ (8002954 <LoopFillZerobss+0x12>)
 8002924:	4a0c      	ldr	r2, [pc, #48]	@ (8002958 <LoopFillZerobss+0x16>)
 8002926:	2300      	movs	r3, #0
 8002928:	e002      	b.n	8002930 <LoopCopyDataInit>

0800292a <CopyDataInit>:
 800292a:	58d4      	ldr	r4, [r2, r3]
 800292c:	50c4      	str	r4, [r0, r3]
 800292e:	3304      	adds	r3, #4

08002930 <LoopCopyDataInit>:
 8002930:	18c4      	adds	r4, r0, r3
 8002932:	428c      	cmp	r4, r1
 8002934:	d3f9      	bcc.n	800292a <CopyDataInit>
 8002936:	4a09      	ldr	r2, [pc, #36]	@ (800295c <LoopFillZerobss+0x1a>)
 8002938:	4c09      	ldr	r4, [pc, #36]	@ (8002960 <LoopFillZerobss+0x1e>)
 800293a:	2300      	movs	r3, #0
 800293c:	e001      	b.n	8002942 <LoopFillZerobss>

0800293e <FillZerobss>:
 800293e:	6013      	str	r3, [r2, #0]
 8002940:	3204      	adds	r2, #4

08002942 <LoopFillZerobss>:
 8002942:	42a2      	cmp	r2, r4
 8002944:	d3fb      	bcc.n	800293e <FillZerobss>
 8002946:	f002 ff61 	bl	800580c <__libc_init_array>
 800294a:	f7ff fb2f 	bl	8001fac <main>
 800294e:	4770      	bx	lr
 8002950:	20000000 	.word	0x20000000
 8002954:	20000098 	.word	0x20000098
 8002958:	08006270 	.word	0x08006270
 800295c:	20000098 	.word	0x20000098
 8002960:	20000414 	.word	0x20000414

08002964 <ADC1_2_IRQHandler>:
 8002964:	e7fe      	b.n	8002964 <ADC1_2_IRQHandler>
	...

08002968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800296c:	4b08      	ldr	r3, [pc, #32]	@ (8002990 <HAL_Init+0x28>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a07      	ldr	r2, [pc, #28]	@ (8002990 <HAL_Init+0x28>)
 8002972:	f043 0310 	orr.w	r3, r3, #16
 8002976:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002978:	2003      	movs	r0, #3
 800297a:	f000 f947 	bl	8002c0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800297e:	2000      	movs	r0, #0
 8002980:	f000 f808 	bl	8002994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002984:	f7ff fde8 	bl	8002558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40022000 	.word	0x40022000

08002994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800299c:	4b12      	ldr	r3, [pc, #72]	@ (80029e8 <HAL_InitTick+0x54>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <HAL_InitTick+0x58>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	4619      	mov	r1, r3
 80029a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80029ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 f95f 	bl	8002c76 <HAL_SYSTICK_Config>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e00e      	b.n	80029e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b0f      	cmp	r3, #15
 80029c6:	d80a      	bhi.n	80029de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029c8:	2200      	movs	r2, #0
 80029ca:	6879      	ldr	r1, [r7, #4]
 80029cc:	f04f 30ff 	mov.w	r0, #4294967295
 80029d0:	f000 f927 	bl	8002c22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029d4:	4a06      	ldr	r2, [pc, #24]	@ (80029f0 <HAL_InitTick+0x5c>)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
 80029dc:	e000      	b.n	80029e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	2000003c 	.word	0x2000003c
 80029ec:	20000044 	.word	0x20000044
 80029f0:	20000040 	.word	0x20000040

080029f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029f8:	4b05      	ldr	r3, [pc, #20]	@ (8002a10 <HAL_IncTick+0x1c>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	4b05      	ldr	r3, [pc, #20]	@ (8002a14 <HAL_IncTick+0x20>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4413      	add	r3, r2
 8002a04:	4a03      	ldr	r2, [pc, #12]	@ (8002a14 <HAL_IncTick+0x20>)
 8002a06:	6013      	str	r3, [r2, #0]
}
 8002a08:	bf00      	nop
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	20000044 	.word	0x20000044
 8002a14:	200002c8 	.word	0x200002c8

08002a18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a1c:	4b02      	ldr	r3, [pc, #8]	@ (8002a28 <HAL_GetTick+0x10>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr
 8002a28:	200002c8 	.word	0x200002c8

08002a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a34:	f7ff fff0 	bl	8002a18 <HAL_GetTick>
 8002a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a44:	d005      	beq.n	8002a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a46:	4b0a      	ldr	r3, [pc, #40]	@ (8002a70 <HAL_Delay+0x44>)
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4413      	add	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a52:	bf00      	nop
 8002a54:	f7ff ffe0 	bl	8002a18 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d8f7      	bhi.n	8002a54 <HAL_Delay+0x28>
  {
  }
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000044 	.word	0x20000044

08002a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a84:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aa6:	4a04      	ldr	r2, [pc, #16]	@ (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	60d3      	str	r3, [r2, #12]
}
 8002aac:	bf00      	nop
 8002aae:	3714      	adds	r7, #20
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	e000ed00 	.word	0xe000ed00

08002abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac0:	4b04      	ldr	r3, [pc, #16]	@ (8002ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	f003 0307 	and.w	r3, r3, #7
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	db0b      	blt.n	8002b02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	f003 021f 	and.w	r2, r3, #31
 8002af0:	4906      	ldr	r1, [pc, #24]	@ (8002b0c <__NVIC_EnableIRQ+0x34>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	2001      	movs	r0, #1
 8002afa:	fa00 f202 	lsl.w	r2, r0, r2
 8002afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr
 8002b0c:	e000e100 	.word	0xe000e100

08002b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	6039      	str	r1, [r7, #0]
 8002b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	db0a      	blt.n	8002b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	490c      	ldr	r1, [pc, #48]	@ (8002b5c <__NVIC_SetPriority+0x4c>)
 8002b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2e:	0112      	lsls	r2, r2, #4
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	440b      	add	r3, r1
 8002b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b38:	e00a      	b.n	8002b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	b2da      	uxtb	r2, r3
 8002b3e:	4908      	ldr	r1, [pc, #32]	@ (8002b60 <__NVIC_SetPriority+0x50>)
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	3b04      	subs	r3, #4
 8002b48:	0112      	lsls	r2, r2, #4
 8002b4a:	b2d2      	uxtb	r2, r2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	761a      	strb	r2, [r3, #24]
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	e000e100 	.word	0xe000e100
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b089      	sub	sp, #36	@ 0x24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	f1c3 0307 	rsb	r3, r3, #7
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	bf28      	it	cs
 8002b82:	2304      	movcs	r3, #4
 8002b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	3304      	adds	r3, #4
 8002b8a:	2b06      	cmp	r3, #6
 8002b8c:	d902      	bls.n	8002b94 <NVIC_EncodePriority+0x30>
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	3b03      	subs	r3, #3
 8002b92:	e000      	b.n	8002b96 <NVIC_EncodePriority+0x32>
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	43da      	mvns	r2, r3
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bac:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb6:	43d9      	mvns	r1, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bbc:	4313      	orrs	r3, r2
         );
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3724      	adds	r7, #36	@ 0x24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bd8:	d301      	bcc.n	8002bde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e00f      	b.n	8002bfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bde:	4a0a      	ldr	r2, [pc, #40]	@ (8002c08 <SysTick_Config+0x40>)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002be6:	210f      	movs	r1, #15
 8002be8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bec:	f7ff ff90 	bl	8002b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bf0:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <SysTick_Config+0x40>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bf6:	4b04      	ldr	r3, [pc, #16]	@ (8002c08 <SysTick_Config+0x40>)
 8002bf8:	2207      	movs	r2, #7
 8002bfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	e000e010 	.word	0xe000e010

08002c0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7ff ff2d 	bl	8002a74 <__NVIC_SetPriorityGrouping>
}
 8002c1a:	bf00      	nop
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b086      	sub	sp, #24
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	4603      	mov	r3, r0
 8002c2a:	60b9      	str	r1, [r7, #8]
 8002c2c:	607a      	str	r2, [r7, #4]
 8002c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c34:	f7ff ff42 	bl	8002abc <__NVIC_GetPriorityGrouping>
 8002c38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	68b9      	ldr	r1, [r7, #8]
 8002c3e:	6978      	ldr	r0, [r7, #20]
 8002c40:	f7ff ff90 	bl	8002b64 <NVIC_EncodePriority>
 8002c44:	4602      	mov	r2, r0
 8002c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ff5f 	bl	8002b10 <__NVIC_SetPriority>
}
 8002c52:	bf00      	nop
 8002c54:	3718      	adds	r7, #24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b082      	sub	sp, #8
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	4603      	mov	r3, r0
 8002c62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff ff35 	bl	8002ad8 <__NVIC_EnableIRQ>
}
 8002c6e:	bf00      	nop
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7ff ffa2 	bl	8002bc8 <SysTick_Config>
 8002c84:	4603      	mov	r3, r0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b085      	sub	sp, #20
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c96:	2300      	movs	r3, #0
 8002c98:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d008      	beq.n	8002cb8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2204      	movs	r2, #4
 8002caa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e020      	b.n	8002cfa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 020e 	bic.w	r2, r2, #14
 8002cc6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0201 	bic.w	r2, r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr

08002d04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d005      	beq.n	8002d28 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2204      	movs	r2, #4
 8002d20:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	73fb      	strb	r3, [r7, #15]
 8002d26:	e051      	b.n	8002dcc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 020e 	bic.w	r2, r2, #14
 8002d36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0201 	bic.w	r2, r2, #1
 8002d46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a22      	ldr	r2, [pc, #136]	@ (8002dd8 <HAL_DMA_Abort_IT+0xd4>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d029      	beq.n	8002da6 <HAL_DMA_Abort_IT+0xa2>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a21      	ldr	r2, [pc, #132]	@ (8002ddc <HAL_DMA_Abort_IT+0xd8>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d022      	beq.n	8002da2 <HAL_DMA_Abort_IT+0x9e>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a1f      	ldr	r2, [pc, #124]	@ (8002de0 <HAL_DMA_Abort_IT+0xdc>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d01a      	beq.n	8002d9c <HAL_DMA_Abort_IT+0x98>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1e      	ldr	r2, [pc, #120]	@ (8002de4 <HAL_DMA_Abort_IT+0xe0>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d012      	beq.n	8002d96 <HAL_DMA_Abort_IT+0x92>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a1c      	ldr	r2, [pc, #112]	@ (8002de8 <HAL_DMA_Abort_IT+0xe4>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d00a      	beq.n	8002d90 <HAL_DMA_Abort_IT+0x8c>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a1b      	ldr	r2, [pc, #108]	@ (8002dec <HAL_DMA_Abort_IT+0xe8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d102      	bne.n	8002d8a <HAL_DMA_Abort_IT+0x86>
 8002d84:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002d88:	e00e      	b.n	8002da8 <HAL_DMA_Abort_IT+0xa4>
 8002d8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d8e:	e00b      	b.n	8002da8 <HAL_DMA_Abort_IT+0xa4>
 8002d90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d94:	e008      	b.n	8002da8 <HAL_DMA_Abort_IT+0xa4>
 8002d96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d9a:	e005      	b.n	8002da8 <HAL_DMA_Abort_IT+0xa4>
 8002d9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002da0:	e002      	b.n	8002da8 <HAL_DMA_Abort_IT+0xa4>
 8002da2:	2310      	movs	r3, #16
 8002da4:	e000      	b.n	8002da8 <HAL_DMA_Abort_IT+0xa4>
 8002da6:	2301      	movs	r3, #1
 8002da8:	4a11      	ldr	r2, [pc, #68]	@ (8002df0 <HAL_DMA_Abort_IT+0xec>)
 8002daa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	4798      	blx	r3
    } 
  }
  return status;
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40020008 	.word	0x40020008
 8002ddc:	4002001c 	.word	0x4002001c
 8002de0:	40020030 	.word	0x40020030
 8002de4:	40020044 	.word	0x40020044
 8002de8:	40020058 	.word	0x40020058
 8002dec:	4002006c 	.word	0x4002006c
 8002df0:	40020000 	.word	0x40020000

08002df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b08b      	sub	sp, #44	@ 0x2c
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e02:	2300      	movs	r3, #0
 8002e04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e06:	e169      	b.n	80030dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e08:	2201      	movs	r2, #1
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	69fa      	ldr	r2, [r7, #28]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	f040 8158 	bne.w	80030d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	4a9a      	ldr	r2, [pc, #616]	@ (8003094 <HAL_GPIO_Init+0x2a0>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d05e      	beq.n	8002eee <HAL_GPIO_Init+0xfa>
 8002e30:	4a98      	ldr	r2, [pc, #608]	@ (8003094 <HAL_GPIO_Init+0x2a0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d875      	bhi.n	8002f22 <HAL_GPIO_Init+0x12e>
 8002e36:	4a98      	ldr	r2, [pc, #608]	@ (8003098 <HAL_GPIO_Init+0x2a4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d058      	beq.n	8002eee <HAL_GPIO_Init+0xfa>
 8002e3c:	4a96      	ldr	r2, [pc, #600]	@ (8003098 <HAL_GPIO_Init+0x2a4>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d86f      	bhi.n	8002f22 <HAL_GPIO_Init+0x12e>
 8002e42:	4a96      	ldr	r2, [pc, #600]	@ (800309c <HAL_GPIO_Init+0x2a8>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d052      	beq.n	8002eee <HAL_GPIO_Init+0xfa>
 8002e48:	4a94      	ldr	r2, [pc, #592]	@ (800309c <HAL_GPIO_Init+0x2a8>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d869      	bhi.n	8002f22 <HAL_GPIO_Init+0x12e>
 8002e4e:	4a94      	ldr	r2, [pc, #592]	@ (80030a0 <HAL_GPIO_Init+0x2ac>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d04c      	beq.n	8002eee <HAL_GPIO_Init+0xfa>
 8002e54:	4a92      	ldr	r2, [pc, #584]	@ (80030a0 <HAL_GPIO_Init+0x2ac>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d863      	bhi.n	8002f22 <HAL_GPIO_Init+0x12e>
 8002e5a:	4a92      	ldr	r2, [pc, #584]	@ (80030a4 <HAL_GPIO_Init+0x2b0>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d046      	beq.n	8002eee <HAL_GPIO_Init+0xfa>
 8002e60:	4a90      	ldr	r2, [pc, #576]	@ (80030a4 <HAL_GPIO_Init+0x2b0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d85d      	bhi.n	8002f22 <HAL_GPIO_Init+0x12e>
 8002e66:	2b12      	cmp	r3, #18
 8002e68:	d82a      	bhi.n	8002ec0 <HAL_GPIO_Init+0xcc>
 8002e6a:	2b12      	cmp	r3, #18
 8002e6c:	d859      	bhi.n	8002f22 <HAL_GPIO_Init+0x12e>
 8002e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e74 <HAL_GPIO_Init+0x80>)
 8002e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e74:	08002eef 	.word	0x08002eef
 8002e78:	08002ec9 	.word	0x08002ec9
 8002e7c:	08002edb 	.word	0x08002edb
 8002e80:	08002f1d 	.word	0x08002f1d
 8002e84:	08002f23 	.word	0x08002f23
 8002e88:	08002f23 	.word	0x08002f23
 8002e8c:	08002f23 	.word	0x08002f23
 8002e90:	08002f23 	.word	0x08002f23
 8002e94:	08002f23 	.word	0x08002f23
 8002e98:	08002f23 	.word	0x08002f23
 8002e9c:	08002f23 	.word	0x08002f23
 8002ea0:	08002f23 	.word	0x08002f23
 8002ea4:	08002f23 	.word	0x08002f23
 8002ea8:	08002f23 	.word	0x08002f23
 8002eac:	08002f23 	.word	0x08002f23
 8002eb0:	08002f23 	.word	0x08002f23
 8002eb4:	08002f23 	.word	0x08002f23
 8002eb8:	08002ed1 	.word	0x08002ed1
 8002ebc:	08002ee5 	.word	0x08002ee5
 8002ec0:	4a79      	ldr	r2, [pc, #484]	@ (80030a8 <HAL_GPIO_Init+0x2b4>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d013      	beq.n	8002eee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ec6:	e02c      	b.n	8002f22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	623b      	str	r3, [r7, #32]
          break;
 8002ece:	e029      	b.n	8002f24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	623b      	str	r3, [r7, #32]
          break;
 8002ed8:	e024      	b.n	8002f24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	3308      	adds	r3, #8
 8002ee0:	623b      	str	r3, [r7, #32]
          break;
 8002ee2:	e01f      	b.n	8002f24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	330c      	adds	r3, #12
 8002eea:	623b      	str	r3, [r7, #32]
          break;
 8002eec:	e01a      	b.n	8002f24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d102      	bne.n	8002efc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ef6:	2304      	movs	r3, #4
 8002ef8:	623b      	str	r3, [r7, #32]
          break;
 8002efa:	e013      	b.n	8002f24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d105      	bne.n	8002f10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f04:	2308      	movs	r3, #8
 8002f06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	69fa      	ldr	r2, [r7, #28]
 8002f0c:	611a      	str	r2, [r3, #16]
          break;
 8002f0e:	e009      	b.n	8002f24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f10:	2308      	movs	r3, #8
 8002f12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69fa      	ldr	r2, [r7, #28]
 8002f18:	615a      	str	r2, [r3, #20]
          break;
 8002f1a:	e003      	b.n	8002f24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	623b      	str	r3, [r7, #32]
          break;
 8002f20:	e000      	b.n	8002f24 <HAL_GPIO_Init+0x130>
          break;
 8002f22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	2bff      	cmp	r3, #255	@ 0xff
 8002f28:	d801      	bhi.n	8002f2e <HAL_GPIO_Init+0x13a>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	e001      	b.n	8002f32 <HAL_GPIO_Init+0x13e>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	3304      	adds	r3, #4
 8002f32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	2bff      	cmp	r3, #255	@ 0xff
 8002f38:	d802      	bhi.n	8002f40 <HAL_GPIO_Init+0x14c>
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	e002      	b.n	8002f46 <HAL_GPIO_Init+0x152>
 8002f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f42:	3b08      	subs	r3, #8
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	210f      	movs	r1, #15
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	fa01 f303 	lsl.w	r3, r1, r3
 8002f54:	43db      	mvns	r3, r3
 8002f56:	401a      	ands	r2, r3
 8002f58:	6a39      	ldr	r1, [r7, #32]
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f60:	431a      	orrs	r2, r3
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	f000 80b1 	beq.w	80030d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f74:	4b4d      	ldr	r3, [pc, #308]	@ (80030ac <HAL_GPIO_Init+0x2b8>)
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	4a4c      	ldr	r2, [pc, #304]	@ (80030ac <HAL_GPIO_Init+0x2b8>)
 8002f7a:	f043 0301 	orr.w	r3, r3, #1
 8002f7e:	6193      	str	r3, [r2, #24]
 8002f80:	4b4a      	ldr	r3, [pc, #296]	@ (80030ac <HAL_GPIO_Init+0x2b8>)
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	60bb      	str	r3, [r7, #8]
 8002f8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f8c:	4a48      	ldr	r2, [pc, #288]	@ (80030b0 <HAL_GPIO_Init+0x2bc>)
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f90:	089b      	lsrs	r3, r3, #2
 8002f92:	3302      	adds	r3, #2
 8002f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	220f      	movs	r2, #15
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	4013      	ands	r3, r2
 8002fae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a40      	ldr	r2, [pc, #256]	@ (80030b4 <HAL_GPIO_Init+0x2c0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d013      	beq.n	8002fe0 <HAL_GPIO_Init+0x1ec>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a3f      	ldr	r2, [pc, #252]	@ (80030b8 <HAL_GPIO_Init+0x2c4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d00d      	beq.n	8002fdc <HAL_GPIO_Init+0x1e8>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a3e      	ldr	r2, [pc, #248]	@ (80030bc <HAL_GPIO_Init+0x2c8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d007      	beq.n	8002fd8 <HAL_GPIO_Init+0x1e4>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a3d      	ldr	r2, [pc, #244]	@ (80030c0 <HAL_GPIO_Init+0x2cc>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d101      	bne.n	8002fd4 <HAL_GPIO_Init+0x1e0>
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e006      	b.n	8002fe2 <HAL_GPIO_Init+0x1ee>
 8002fd4:	2304      	movs	r3, #4
 8002fd6:	e004      	b.n	8002fe2 <HAL_GPIO_Init+0x1ee>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	e002      	b.n	8002fe2 <HAL_GPIO_Init+0x1ee>
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <HAL_GPIO_Init+0x1ee>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fe4:	f002 0203 	and.w	r2, r2, #3
 8002fe8:	0092      	lsls	r2, r2, #2
 8002fea:	4093      	lsls	r3, r2
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ff2:	492f      	ldr	r1, [pc, #188]	@ (80030b0 <HAL_GPIO_Init+0x2bc>)
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff6:	089b      	lsrs	r3, r3, #2
 8002ff8:	3302      	adds	r3, #2
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d006      	beq.n	800301a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800300c:	4b2d      	ldr	r3, [pc, #180]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	492c      	ldr	r1, [pc, #176]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	4313      	orrs	r3, r2
 8003016:	608b      	str	r3, [r1, #8]
 8003018:	e006      	b.n	8003028 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800301a:	4b2a      	ldr	r3, [pc, #168]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	43db      	mvns	r3, r3
 8003022:	4928      	ldr	r1, [pc, #160]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 8003024:	4013      	ands	r3, r2
 8003026:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d006      	beq.n	8003042 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003034:	4b23      	ldr	r3, [pc, #140]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 8003036:	68da      	ldr	r2, [r3, #12]
 8003038:	4922      	ldr	r1, [pc, #136]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	4313      	orrs	r3, r2
 800303e:	60cb      	str	r3, [r1, #12]
 8003040:	e006      	b.n	8003050 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003042:	4b20      	ldr	r3, [pc, #128]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	43db      	mvns	r3, r3
 800304a:	491e      	ldr	r1, [pc, #120]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 800304c:	4013      	ands	r3, r2
 800304e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d006      	beq.n	800306a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800305c:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	4918      	ldr	r1, [pc, #96]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	4313      	orrs	r3, r2
 8003066:	604b      	str	r3, [r1, #4]
 8003068:	e006      	b.n	8003078 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800306a:	4b16      	ldr	r3, [pc, #88]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	43db      	mvns	r3, r3
 8003072:	4914      	ldr	r1, [pc, #80]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 8003074:	4013      	ands	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d021      	beq.n	80030c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003084:	4b0f      	ldr	r3, [pc, #60]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	490e      	ldr	r1, [pc, #56]	@ (80030c4 <HAL_GPIO_Init+0x2d0>)
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	4313      	orrs	r3, r2
 800308e:	600b      	str	r3, [r1, #0]
 8003090:	e021      	b.n	80030d6 <HAL_GPIO_Init+0x2e2>
 8003092:	bf00      	nop
 8003094:	10320000 	.word	0x10320000
 8003098:	10310000 	.word	0x10310000
 800309c:	10220000 	.word	0x10220000
 80030a0:	10210000 	.word	0x10210000
 80030a4:	10120000 	.word	0x10120000
 80030a8:	10110000 	.word	0x10110000
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40010000 	.word	0x40010000
 80030b4:	40010800 	.word	0x40010800
 80030b8:	40010c00 	.word	0x40010c00
 80030bc:	40011000 	.word	0x40011000
 80030c0:	40011400 	.word	0x40011400
 80030c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <HAL_GPIO_Init+0x304>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	43db      	mvns	r3, r3
 80030d0:	4909      	ldr	r1, [pc, #36]	@ (80030f8 <HAL_GPIO_Init+0x304>)
 80030d2:	4013      	ands	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d8:	3301      	adds	r3, #1
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e2:	fa22 f303 	lsr.w	r3, r2, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f47f ae8e 	bne.w	8002e08 <HAL_GPIO_Init+0x14>
  }
}
 80030ec:	bf00      	nop
 80030ee:	bf00      	nop
 80030f0:	372c      	adds	r7, #44	@ 0x2c
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr
 80030f8:	40010400 	.word	0x40010400

080030fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	460b      	mov	r3, r1
 8003106:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	887b      	ldrh	r3, [r7, #2]
 800310e:	4013      	ands	r3, r2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d002      	beq.n	800311a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003114:	2301      	movs	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
 8003118:	e001      	b.n	800311e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800311a:	2300      	movs	r3, #0
 800311c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800311e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	bc80      	pop	{r7}
 8003128:	4770      	bx	lr

0800312a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	460b      	mov	r3, r1
 8003134:	807b      	strh	r3, [r7, #2]
 8003136:	4613      	mov	r3, r2
 8003138:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800313a:	787b      	ldrb	r3, [r7, #1]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003140:	887a      	ldrh	r2, [r7, #2]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003146:	e003      	b.n	8003150 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003148:	887b      	ldrh	r3, [r7, #2]
 800314a:	041a      	lsls	r2, r3, #16
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	611a      	str	r2, [r3, #16]
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	bc80      	pop	{r7}
 8003158:	4770      	bx	lr
	...

0800315c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003166:	4b08      	ldr	r3, [pc, #32]	@ (8003188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003168:	695a      	ldr	r2, [r3, #20]
 800316a:	88fb      	ldrh	r3, [r7, #6]
 800316c:	4013      	ands	r3, r2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d006      	beq.n	8003180 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003172:	4a05      	ldr	r2, [pc, #20]	@ (8003188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003174:	88fb      	ldrh	r3, [r7, #6]
 8003176:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003178:	88fb      	ldrh	r3, [r7, #6]
 800317a:	4618      	mov	r0, r3
 800317c:	f000 f806 	bl	800318c <HAL_GPIO_EXTI_Callback>
  }
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40010400 	.word	0x40010400

0800318c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	bc80      	pop	{r7}
 800319e:	4770      	bx	lr

080031a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e12b      	b.n	800340a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d106      	bne.n	80031cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff f9f8 	bl	80025bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2224      	movs	r2, #36	@ 0x24
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0201 	bic.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003202:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003204:	f001 f832 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 8003208:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	4a81      	ldr	r2, [pc, #516]	@ (8003414 <HAL_I2C_Init+0x274>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d807      	bhi.n	8003224 <HAL_I2C_Init+0x84>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	4a80      	ldr	r2, [pc, #512]	@ (8003418 <HAL_I2C_Init+0x278>)
 8003218:	4293      	cmp	r3, r2
 800321a:	bf94      	ite	ls
 800321c:	2301      	movls	r3, #1
 800321e:	2300      	movhi	r3, #0
 8003220:	b2db      	uxtb	r3, r3
 8003222:	e006      	b.n	8003232 <HAL_I2C_Init+0x92>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4a7d      	ldr	r2, [pc, #500]	@ (800341c <HAL_I2C_Init+0x27c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	bf94      	ite	ls
 800322c:	2301      	movls	r3, #1
 800322e:	2300      	movhi	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e0e7      	b.n	800340a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	4a78      	ldr	r2, [pc, #480]	@ (8003420 <HAL_I2C_Init+0x280>)
 800323e:	fba2 2303 	umull	r2, r3, r2, r3
 8003242:	0c9b      	lsrs	r3, r3, #18
 8003244:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	430a      	orrs	r2, r1
 8003258:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	4a6a      	ldr	r2, [pc, #424]	@ (8003414 <HAL_I2C_Init+0x274>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d802      	bhi.n	8003274 <HAL_I2C_Init+0xd4>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	3301      	adds	r3, #1
 8003272:	e009      	b.n	8003288 <HAL_I2C_Init+0xe8>
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800327a:	fb02 f303 	mul.w	r3, r2, r3
 800327e:	4a69      	ldr	r2, [pc, #420]	@ (8003424 <HAL_I2C_Init+0x284>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	099b      	lsrs	r3, r3, #6
 8003286:	3301      	adds	r3, #1
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	430b      	orrs	r3, r1
 800328e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800329a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	495c      	ldr	r1, [pc, #368]	@ (8003414 <HAL_I2C_Init+0x274>)
 80032a4:	428b      	cmp	r3, r1
 80032a6:	d819      	bhi.n	80032dc <HAL_I2C_Init+0x13c>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	1e59      	subs	r1, r3, #1
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80032b6:	1c59      	adds	r1, r3, #1
 80032b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032bc:	400b      	ands	r3, r1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <HAL_I2C_Init+0x138>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	1e59      	subs	r1, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80032d0:	3301      	adds	r3, #1
 80032d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d6:	e051      	b.n	800337c <HAL_I2C_Init+0x1dc>
 80032d8:	2304      	movs	r3, #4
 80032da:	e04f      	b.n	800337c <HAL_I2C_Init+0x1dc>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d111      	bne.n	8003308 <HAL_I2C_Init+0x168>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	1e58      	subs	r0, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6859      	ldr	r1, [r3, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	440b      	add	r3, r1
 80032f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f6:	3301      	adds	r3, #1
 80032f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	e012      	b.n	800332e <HAL_I2C_Init+0x18e>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	1e58      	subs	r0, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6859      	ldr	r1, [r3, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	0099      	lsls	r1, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	fbb0 f3f3 	udiv	r3, r0, r3
 800331e:	3301      	adds	r3, #1
 8003320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <HAL_I2C_Init+0x196>
 8003332:	2301      	movs	r3, #1
 8003334:	e022      	b.n	800337c <HAL_I2C_Init+0x1dc>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10e      	bne.n	800335c <HAL_I2C_Init+0x1bc>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1e58      	subs	r0, r3, #1
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6859      	ldr	r1, [r3, #4]
 8003346:	460b      	mov	r3, r1
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	440b      	add	r3, r1
 800334c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003350:	3301      	adds	r3, #1
 8003352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003356:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800335a:	e00f      	b.n	800337c <HAL_I2C_Init+0x1dc>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1e58      	subs	r0, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6859      	ldr	r1, [r3, #4]
 8003364:	460b      	mov	r3, r1
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	0099      	lsls	r1, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003372:	3301      	adds	r3, #1
 8003374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003378:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	6809      	ldr	r1, [r1, #0]
 8003380:	4313      	orrs	r3, r2
 8003382:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69da      	ldr	r2, [r3, #28]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	6911      	ldr	r1, [r2, #16]
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	68d2      	ldr	r2, [r2, #12]
 80033b6:	4311      	orrs	r1, r2
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	430b      	orrs	r3, r1
 80033be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2220      	movs	r2, #32
 80033f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	000186a0 	.word	0x000186a0
 8003418:	001e847f 	.word	0x001e847f
 800341c:	003d08ff 	.word	0x003d08ff
 8003420:	431bde83 	.word	0x431bde83
 8003424:	10624dd3 	.word	0x10624dd3

08003428 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b088      	sub	sp, #32
 800342c:	af02      	add	r7, sp, #8
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	607a      	str	r2, [r7, #4]
 8003432:	461a      	mov	r2, r3
 8003434:	460b      	mov	r3, r1
 8003436:	817b      	strh	r3, [r7, #10]
 8003438:	4613      	mov	r3, r2
 800343a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800343c:	f7ff faec 	bl	8002a18 <HAL_GetTick>
 8003440:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b20      	cmp	r3, #32
 800344c:	f040 80e0 	bne.w	8003610 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	2319      	movs	r3, #25
 8003456:	2201      	movs	r2, #1
 8003458:	4970      	ldr	r1, [pc, #448]	@ (800361c <HAL_I2C_Master_Transmit+0x1f4>)
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 f964 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003466:	2302      	movs	r3, #2
 8003468:	e0d3      	b.n	8003612 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003470:	2b01      	cmp	r3, #1
 8003472:	d101      	bne.n	8003478 <HAL_I2C_Master_Transmit+0x50>
 8003474:	2302      	movs	r3, #2
 8003476:	e0cc      	b.n	8003612 <HAL_I2C_Master_Transmit+0x1ea>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b01      	cmp	r3, #1
 800348c:	d007      	beq.n	800349e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f042 0201 	orr.w	r2, r2, #1
 800349c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2221      	movs	r2, #33	@ 0x21
 80034b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2210      	movs	r2, #16
 80034ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	893a      	ldrh	r2, [r7, #8]
 80034ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	4a50      	ldr	r2, [pc, #320]	@ (8003620 <HAL_I2C_Master_Transmit+0x1f8>)
 80034de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034e0:	8979      	ldrh	r1, [r7, #10]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	6a3a      	ldr	r2, [r7, #32]
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f000 f89c 	bl	8003624 <I2C_MasterRequestWrite>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e08d      	b.n	8003612 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f6:	2300      	movs	r3, #0
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800350c:	e066      	b.n	80035dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	6a39      	ldr	r1, [r7, #32]
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 fa22 	bl	800395c <I2C_WaitOnTXEFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00d      	beq.n	800353a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003522:	2b04      	cmp	r3, #4
 8003524:	d107      	bne.n	8003536 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003534:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e06b      	b.n	8003612 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	781a      	ldrb	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003562:	3b01      	subs	r3, #1
 8003564:	b29a      	uxth	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b04      	cmp	r3, #4
 8003576:	d11b      	bne.n	80035b0 <HAL_I2C_Master_Transmit+0x188>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800357c:	2b00      	cmp	r3, #0
 800357e:	d017      	beq.n	80035b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003584:	781a      	ldrb	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a8:	3b01      	subs	r3, #1
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	6a39      	ldr	r1, [r7, #32]
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 fa19 	bl	80039ec <I2C_WaitOnBTFFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00d      	beq.n	80035dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	d107      	bne.n	80035d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e01a      	b.n	8003612 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d194      	bne.n	800350e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2220      	movs	r2, #32
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800360c:	2300      	movs	r3, #0
 800360e:	e000      	b.n	8003612 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003610:	2302      	movs	r3, #2
  }
}
 8003612:	4618      	mov	r0, r3
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	00100002 	.word	0x00100002
 8003620:	ffff0000 	.word	0xffff0000

08003624 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af02      	add	r7, sp, #8
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	607a      	str	r2, [r7, #4]
 800362e:	603b      	str	r3, [r7, #0]
 8003630:	460b      	mov	r3, r1
 8003632:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003638:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2b08      	cmp	r3, #8
 800363e:	d006      	beq.n	800364e <I2C_MasterRequestWrite+0x2a>
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d003      	beq.n	800364e <I2C_MasterRequestWrite+0x2a>
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800364c:	d108      	bne.n	8003660 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	e00b      	b.n	8003678 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003664:	2b12      	cmp	r3, #18
 8003666:	d107      	bne.n	8003678 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003676:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	9300      	str	r3, [sp, #0]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 f84f 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00d      	beq.n	80036ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800369e:	d103      	bne.n	80036a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e035      	b.n	8003718 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036b4:	d108      	bne.n	80036c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036b6:	897b      	ldrh	r3, [r7, #10]
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	461a      	mov	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036c4:	611a      	str	r2, [r3, #16]
 80036c6:	e01b      	b.n	8003700 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036c8:	897b      	ldrh	r3, [r7, #10]
 80036ca:	11db      	asrs	r3, r3, #7
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	f003 0306 	and.w	r3, r3, #6
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	f063 030f 	orn	r3, r3, #15
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	490e      	ldr	r1, [pc, #56]	@ (8003720 <I2C_MasterRequestWrite+0xfc>)
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f898 	bl	800381c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e010      	b.n	8003718 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036f6:	897b      	ldrh	r3, [r7, #10]
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	4907      	ldr	r1, [pc, #28]	@ (8003724 <I2C_MasterRequestWrite+0x100>)
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 f888 	bl	800381c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3718      	adds	r7, #24
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	00010008 	.word	0x00010008
 8003724:	00010002 	.word	0x00010002

08003728 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	603b      	str	r3, [r7, #0]
 8003734:	4613      	mov	r3, r2
 8003736:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003738:	e048      	b.n	80037cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003740:	d044      	beq.n	80037cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003742:	f7ff f969 	bl	8002a18 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d302      	bcc.n	8003758 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d139      	bne.n	80037cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	0c1b      	lsrs	r3, r3, #16
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b01      	cmp	r3, #1
 8003760:	d10d      	bne.n	800377e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	43da      	mvns	r2, r3
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	4013      	ands	r3, r2
 800376e:	b29b      	uxth	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	bf0c      	ite	eq
 8003774:	2301      	moveq	r3, #1
 8003776:	2300      	movne	r3, #0
 8003778:	b2db      	uxtb	r3, r3
 800377a:	461a      	mov	r2, r3
 800377c:	e00c      	b.n	8003798 <I2C_WaitOnFlagUntilTimeout+0x70>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	43da      	mvns	r2, r3
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	4013      	ands	r3, r2
 800378a:	b29b      	uxth	r3, r3
 800378c:	2b00      	cmp	r3, #0
 800378e:	bf0c      	ite	eq
 8003790:	2301      	moveq	r3, #1
 8003792:	2300      	movne	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	461a      	mov	r2, r3
 8003798:	79fb      	ldrb	r3, [r7, #7]
 800379a:	429a      	cmp	r2, r3
 800379c:	d116      	bne.n	80037cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2220      	movs	r2, #32
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b8:	f043 0220 	orr.w	r2, r3, #32
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e023      	b.n	8003814 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	0c1b      	lsrs	r3, r3, #16
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d10d      	bne.n	80037f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695b      	ldr	r3, [r3, #20]
 80037dc:	43da      	mvns	r2, r3
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	4013      	ands	r3, r2
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	bf0c      	ite	eq
 80037e8:	2301      	moveq	r3, #1
 80037ea:	2300      	movne	r3, #0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	461a      	mov	r2, r3
 80037f0:	e00c      	b.n	800380c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	43da      	mvns	r2, r3
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	4013      	ands	r3, r2
 80037fe:	b29b      	uxth	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	bf0c      	ite	eq
 8003804:	2301      	moveq	r3, #1
 8003806:	2300      	movne	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	461a      	mov	r2, r3
 800380c:	79fb      	ldrb	r3, [r7, #7]
 800380e:	429a      	cmp	r2, r3
 8003810:	d093      	beq.n	800373a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
 8003828:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800382a:	e071      	b.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800383a:	d123      	bne.n	8003884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800384a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003854:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2220      	movs	r2, #32
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	f043 0204 	orr.w	r2, r3, #4
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e067      	b.n	8003954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388a:	d041      	beq.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388c:	f7ff f8c4 	bl	8002a18 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	429a      	cmp	r2, r3
 800389a:	d302      	bcc.n	80038a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d136      	bne.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	0c1b      	lsrs	r3, r3, #16
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d10c      	bne.n	80038c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	43da      	mvns	r2, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	4013      	ands	r3, r2
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	bf14      	ite	ne
 80038be:	2301      	movne	r3, #1
 80038c0:	2300      	moveq	r3, #0
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	e00b      	b.n	80038de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	43da      	mvns	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	4013      	ands	r3, r2
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	bf14      	ite	ne
 80038d8:	2301      	movne	r3, #1
 80038da:	2300      	moveq	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d016      	beq.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fc:	f043 0220 	orr.w	r2, r3, #32
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e021      	b.n	8003954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	0c1b      	lsrs	r3, r3, #16
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b01      	cmp	r3, #1
 8003918:	d10c      	bne.n	8003934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	43da      	mvns	r2, r3
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	4013      	ands	r3, r2
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	bf14      	ite	ne
 800392c:	2301      	movne	r3, #1
 800392e:	2300      	moveq	r3, #0
 8003930:	b2db      	uxtb	r3, r3
 8003932:	e00b      	b.n	800394c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	43da      	mvns	r2, r3
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	4013      	ands	r3, r2
 8003940:	b29b      	uxth	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	bf14      	ite	ne
 8003946:	2301      	movne	r3, #1
 8003948:	2300      	moveq	r3, #0
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	f47f af6d 	bne.w	800382c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003968:	e034      	b.n	80039d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 f886 	bl	8003a7c <I2C_IsAcknowledgeFailed>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e034      	b.n	80039e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003980:	d028      	beq.n	80039d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003982:	f7ff f849 	bl	8002a18 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	429a      	cmp	r2, r3
 8003990:	d302      	bcc.n	8003998 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d11d      	bne.n	80039d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039a2:	2b80      	cmp	r3, #128	@ 0x80
 80039a4:	d016      	beq.n	80039d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2220      	movs	r2, #32
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c0:	f043 0220 	orr.w	r2, r3, #32
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e007      	b.n	80039e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039de:	2b80      	cmp	r3, #128	@ 0x80
 80039e0:	d1c3      	bne.n	800396a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039f8:	e034      	b.n	8003a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 f83e 	bl	8003a7c <I2C_IsAcknowledgeFailed>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d001      	beq.n	8003a0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e034      	b.n	8003a74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a10:	d028      	beq.n	8003a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a12:	f7ff f801 	bl	8002a18 <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d302      	bcc.n	8003a28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d11d      	bne.n	8003a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	f003 0304 	and.w	r3, r3, #4
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d016      	beq.n	8003a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2220      	movs	r2, #32
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a50:	f043 0220 	orr.w	r2, r3, #32
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e007      	b.n	8003a74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	f003 0304 	and.w	r3, r3, #4
 8003a6e:	2b04      	cmp	r3, #4
 8003a70:	d1c3      	bne.n	80039fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a92:	d11b      	bne.n	8003acc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a9c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab8:	f043 0204 	orr.w	r2, r3, #4
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e000      	b.n	8003ace <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e272      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 8087 	beq.w	8003c06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003af8:	4b92      	ldr	r3, [pc, #584]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f003 030c 	and.w	r3, r3, #12
 8003b00:	2b04      	cmp	r3, #4
 8003b02:	d00c      	beq.n	8003b1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b04:	4b8f      	ldr	r3, [pc, #572]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 030c 	and.w	r3, r3, #12
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d112      	bne.n	8003b36 <HAL_RCC_OscConfig+0x5e>
 8003b10:	4b8c      	ldr	r3, [pc, #560]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1e:	4b89      	ldr	r3, [pc, #548]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d06c      	beq.n	8003c04 <HAL_RCC_OscConfig+0x12c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d168      	bne.n	8003c04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e24c      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b3e:	d106      	bne.n	8003b4e <HAL_RCC_OscConfig+0x76>
 8003b40:	4b80      	ldr	r3, [pc, #512]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a7f      	ldr	r2, [pc, #508]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b4a:	6013      	str	r3, [r2, #0]
 8003b4c:	e02e      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x98>
 8003b56:	4b7b      	ldr	r3, [pc, #492]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a7a      	ldr	r2, [pc, #488]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	4b78      	ldr	r3, [pc, #480]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a77      	ldr	r2, [pc, #476]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	e01d      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b78:	d10c      	bne.n	8003b94 <HAL_RCC_OscConfig+0xbc>
 8003b7a:	4b72      	ldr	r3, [pc, #456]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a71      	ldr	r2, [pc, #452]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	4b6f      	ldr	r3, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a6e      	ldr	r2, [pc, #440]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b90:	6013      	str	r3, [r2, #0]
 8003b92:	e00b      	b.n	8003bac <HAL_RCC_OscConfig+0xd4>
 8003b94:	4b6b      	ldr	r3, [pc, #428]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a6a      	ldr	r2, [pc, #424]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b9e:	6013      	str	r3, [r2, #0]
 8003ba0:	4b68      	ldr	r3, [pc, #416]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a67      	ldr	r2, [pc, #412]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ba6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003baa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d013      	beq.n	8003bdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7fe ff30 	bl	8002a18 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bbc:	f7fe ff2c 	bl	8002a18 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b64      	cmp	r3, #100	@ 0x64
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e200      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bce:	4b5d      	ldr	r3, [pc, #372]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0xe4>
 8003bda:	e014      	b.n	8003c06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7fe ff1c 	bl	8002a18 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be4:	f7fe ff18 	bl	8002a18 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b64      	cmp	r3, #100	@ 0x64
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e1ec      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bf6:	4b53      	ldr	r3, [pc, #332]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x10c>
 8003c02:	e000      	b.n	8003c06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d063      	beq.n	8003cda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c12:	4b4c      	ldr	r3, [pc, #304]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00b      	beq.n	8003c36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c1e:	4b49      	ldr	r3, [pc, #292]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b08      	cmp	r3, #8
 8003c28:	d11c      	bne.n	8003c64 <HAL_RCC_OscConfig+0x18c>
 8003c2a:	4b46      	ldr	r3, [pc, #280]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d116      	bne.n	8003c64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c36:	4b43      	ldr	r3, [pc, #268]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d005      	beq.n	8003c4e <HAL_RCC_OscConfig+0x176>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d001      	beq.n	8003c4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e1c0      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c4e:	4b3d      	ldr	r3, [pc, #244]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4939      	ldr	r1, [pc, #228]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c62:	e03a      	b.n	8003cda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d020      	beq.n	8003cae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c6c:	4b36      	ldr	r3, [pc, #216]	@ (8003d48 <HAL_RCC_OscConfig+0x270>)
 8003c6e:	2201      	movs	r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7fe fed1 	bl	8002a18 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c7a:	f7fe fecd 	bl	8002a18 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e1a1      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c8c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0f0      	beq.n	8003c7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c98:	4b2a      	ldr	r3, [pc, #168]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4927      	ldr	r1, [pc, #156]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	600b      	str	r3, [r1, #0]
 8003cac:	e015      	b.n	8003cda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cae:	4b26      	ldr	r3, [pc, #152]	@ (8003d48 <HAL_RCC_OscConfig+0x270>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7fe feb0 	bl	8002a18 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cbc:	f7fe feac 	bl	8002a18 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e180      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cce:	4b1d      	ldr	r3, [pc, #116]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1f0      	bne.n	8003cbc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d03a      	beq.n	8003d5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d019      	beq.n	8003d22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cee:	4b17      	ldr	r3, [pc, #92]	@ (8003d4c <HAL_RCC_OscConfig+0x274>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf4:	f7fe fe90 	bl	8002a18 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cfc:	f7fe fe8c 	bl	8002a18 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e160      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d44 <HAL_RCC_OscConfig+0x26c>)
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0f0      	beq.n	8003cfc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d1a:	2001      	movs	r0, #1
 8003d1c:	f000 face 	bl	80042bc <RCC_Delay>
 8003d20:	e01c      	b.n	8003d5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d22:	4b0a      	ldr	r3, [pc, #40]	@ (8003d4c <HAL_RCC_OscConfig+0x274>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d28:	f7fe fe76 	bl	8002a18 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d2e:	e00f      	b.n	8003d50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d30:	f7fe fe72 	bl	8002a18 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d908      	bls.n	8003d50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e146      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
 8003d42:	bf00      	nop
 8003d44:	40021000 	.word	0x40021000
 8003d48:	42420000 	.word	0x42420000
 8003d4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	4b92      	ldr	r3, [pc, #584]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1e9      	bne.n	8003d30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 80a6 	beq.w	8003eb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6e:	4b8b      	ldr	r3, [pc, #556]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10d      	bne.n	8003d96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7a:	4b88      	ldr	r3, [pc, #544]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	4a87      	ldr	r2, [pc, #540]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d84:	61d3      	str	r3, [r2, #28]
 8003d86:	4b85      	ldr	r3, [pc, #532]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d8e:	60bb      	str	r3, [r7, #8]
 8003d90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d92:	2301      	movs	r3, #1
 8003d94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d96:	4b82      	ldr	r3, [pc, #520]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d118      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da2:	4b7f      	ldr	r3, [pc, #508]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a7e      	ldr	r2, [pc, #504]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dae:	f7fe fe33 	bl	8002a18 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db6:	f7fe fe2f 	bl	8002a18 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b64      	cmp	r3, #100	@ 0x64
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e103      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc8:	4b75      	ldr	r3, [pc, #468]	@ (8003fa0 <HAL_RCC_OscConfig+0x4c8>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d106      	bne.n	8003dea <HAL_RCC_OscConfig+0x312>
 8003ddc:	4b6f      	ldr	r3, [pc, #444]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	4a6e      	ldr	r2, [pc, #440]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003de2:	f043 0301 	orr.w	r3, r3, #1
 8003de6:	6213      	str	r3, [r2, #32]
 8003de8:	e02d      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10c      	bne.n	8003e0c <HAL_RCC_OscConfig+0x334>
 8003df2:	4b6a      	ldr	r3, [pc, #424]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4a69      	ldr	r2, [pc, #420]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	f023 0301 	bic.w	r3, r3, #1
 8003dfc:	6213      	str	r3, [r2, #32]
 8003dfe:	4b67      	ldr	r3, [pc, #412]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	4a66      	ldr	r2, [pc, #408]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	f023 0304 	bic.w	r3, r3, #4
 8003e08:	6213      	str	r3, [r2, #32]
 8003e0a:	e01c      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	2b05      	cmp	r3, #5
 8003e12:	d10c      	bne.n	8003e2e <HAL_RCC_OscConfig+0x356>
 8003e14:	4b61      	ldr	r3, [pc, #388]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	4a60      	ldr	r2, [pc, #384]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	f043 0304 	orr.w	r3, r3, #4
 8003e1e:	6213      	str	r3, [r2, #32]
 8003e20:	4b5e      	ldr	r3, [pc, #376]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	4a5d      	ldr	r2, [pc, #372]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e26:	f043 0301 	orr.w	r3, r3, #1
 8003e2a:	6213      	str	r3, [r2, #32]
 8003e2c:	e00b      	b.n	8003e46 <HAL_RCC_OscConfig+0x36e>
 8003e2e:	4b5b      	ldr	r3, [pc, #364]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	4a5a      	ldr	r2, [pc, #360]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	f023 0301 	bic.w	r3, r3, #1
 8003e38:	6213      	str	r3, [r2, #32]
 8003e3a:	4b58      	ldr	r3, [pc, #352]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	4a57      	ldr	r2, [pc, #348]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	f023 0304 	bic.w	r3, r3, #4
 8003e44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d015      	beq.n	8003e7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e4e:	f7fe fde3 	bl	8002a18 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e54:	e00a      	b.n	8003e6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7fe fddf 	bl	8002a18 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e0b1      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e6c:	4b4b      	ldr	r3, [pc, #300]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0ee      	beq.n	8003e56 <HAL_RCC_OscConfig+0x37e>
 8003e78:	e014      	b.n	8003ea4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7a:	f7fe fdcd 	bl	8002a18 <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e80:	e00a      	b.n	8003e98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e82:	f7fe fdc9 	bl	8002a18 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e09b      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e98:	4b40      	ldr	r3, [pc, #256]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1ee      	bne.n	8003e82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ea4:	7dfb      	ldrb	r3, [r7, #23]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d105      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eaa:	4b3c      	ldr	r3, [pc, #240]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	4a3b      	ldr	r2, [pc, #236]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 8087 	beq.w	8003fce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ec0:	4b36      	ldr	r3, [pc, #216]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 030c 	and.w	r3, r3, #12
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d061      	beq.n	8003f90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	69db      	ldr	r3, [r3, #28]
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d146      	bne.n	8003f62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ed4:	4b33      	ldr	r3, [pc, #204]	@ (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eda:	f7fe fd9d 	bl	8002a18 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee2:	f7fe fd99 	bl	8002a18 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e06d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef4:	4b29      	ldr	r3, [pc, #164]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1f0      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f08:	d108      	bne.n	8003f1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f0a:	4b24      	ldr	r3, [pc, #144]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	4921      	ldr	r1, [pc, #132]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a19      	ldr	r1, [r3, #32]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	491b      	ldr	r1, [pc, #108]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f34:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003f36:	2201      	movs	r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7fe fd6d 	bl	8002a18 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f42:	f7fe fd69 	bl	8002a18 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e03d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f54:	4b11      	ldr	r3, [pc, #68]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x46a>
 8003f60:	e035      	b.n	8003fce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f62:	4b10      	ldr	r3, [pc, #64]	@ (8003fa4 <HAL_RCC_OscConfig+0x4cc>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f68:	f7fe fd56 	bl	8002a18 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f70:	f7fe fd52 	bl	8002a18 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e026      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f82:	4b06      	ldr	r3, [pc, #24]	@ (8003f9c <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f0      	bne.n	8003f70 <HAL_RCC_OscConfig+0x498>
 8003f8e:	e01e      	b.n	8003fce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	69db      	ldr	r3, [r3, #28]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d107      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e019      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	40007000 	.word	0x40007000
 8003fa4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd8 <HAL_RCC_OscConfig+0x500>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d001      	beq.n	8003fce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e000      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3718      	adds	r7, #24
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40021000 	.word	0x40021000

08003fdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0d0      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b6a      	ldr	r3, [pc, #424]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d910      	bls.n	8004020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b67      	ldr	r3, [pc, #412]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f023 0207 	bic.w	r2, r3, #7
 8004006:	4965      	ldr	r1, [pc, #404]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	4313      	orrs	r3, r2
 800400c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800400e:	4b63      	ldr	r3, [pc, #396]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d001      	beq.n	8004020 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e0b8      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d020      	beq.n	800406e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	d005      	beq.n	8004044 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004038:	4b59      	ldr	r3, [pc, #356]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	4a58      	ldr	r2, [pc, #352]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800403e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004042:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d005      	beq.n	800405c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004050:	4b53      	ldr	r3, [pc, #332]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	4a52      	ldr	r2, [pc, #328]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004056:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800405a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405c:	4b50      	ldr	r3, [pc, #320]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	494d      	ldr	r1, [pc, #308]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800406a:	4313      	orrs	r3, r2
 800406c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d040      	beq.n	80040fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d107      	bne.n	8004092 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004082:	4b47      	ldr	r3, [pc, #284]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d115      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e07f      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	4b41      	ldr	r3, [pc, #260]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e073      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040aa:	4b3d      	ldr	r3, [pc, #244]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e06b      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ba:	4b39      	ldr	r3, [pc, #228]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f023 0203 	bic.w	r2, r3, #3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4936      	ldr	r1, [pc, #216]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040cc:	f7fe fca4 	bl	8002a18 <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d2:	e00a      	b.n	80040ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f7fe fca0 	bl	8002a18 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e053      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b2d      	ldr	r3, [pc, #180]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f003 020c 	and.w	r2, r3, #12
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1eb      	bne.n	80040d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	4b27      	ldr	r3, [pc, #156]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d210      	bcs.n	800412c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b24      	ldr	r3, [pc, #144]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f023 0207 	bic.w	r2, r3, #7
 8004112:	4922      	ldr	r1, [pc, #136]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800411a:	4b20      	ldr	r3, [pc, #128]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d001      	beq.n	800412c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e032      	b.n	8004192 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d008      	beq.n	800414a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004138:	4b19      	ldr	r3, [pc, #100]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4916      	ldr	r1, [pc, #88]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004146:	4313      	orrs	r3, r2
 8004148:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d009      	beq.n	800416a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004156:	4b12      	ldr	r3, [pc, #72]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	490e      	ldr	r1, [pc, #56]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004166:	4313      	orrs	r3, r2
 8004168:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800416a:	f000 f821 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 800416e:	4602      	mov	r2, r0
 8004170:	4b0b      	ldr	r3, [pc, #44]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	091b      	lsrs	r3, r3, #4
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	490a      	ldr	r1, [pc, #40]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c8>)
 800417c:	5ccb      	ldrb	r3, [r1, r3]
 800417e:	fa22 f303 	lsr.w	r3, r2, r3
 8004182:	4a09      	ldr	r2, [pc, #36]	@ (80041a8 <HAL_RCC_ClockConfig+0x1cc>)
 8004184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004186:	4b09      	ldr	r3, [pc, #36]	@ (80041ac <HAL_RCC_ClockConfig+0x1d0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7fe fc02 	bl	8002994 <HAL_InitTick>

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40022000 	.word	0x40022000
 80041a0:	40021000 	.word	0x40021000
 80041a4:	08006208 	.word	0x08006208
 80041a8:	2000003c 	.word	0x2000003c
 80041ac:	20000040 	.word	0x20000040

080041b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	2300      	movs	r3, #0
 80041bc:	60bb      	str	r3, [r7, #8]
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	2300      	movs	r3, #0
 80041c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80041ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x94>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f003 030c 	and.w	r3, r3, #12
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d002      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x30>
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d003      	beq.n	80041e6 <HAL_RCC_GetSysClockFreq+0x36>
 80041de:	e027      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041e0:	4b19      	ldr	r3, [pc, #100]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 80041e2:	613b      	str	r3, [r7, #16]
      break;
 80041e4:	e027      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	0c9b      	lsrs	r3, r3, #18
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	4a17      	ldr	r2, [pc, #92]	@ (800424c <HAL_RCC_GetSysClockFreq+0x9c>)
 80041f0:	5cd3      	ldrb	r3, [r2, r3]
 80041f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d010      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041fe:	4b11      	ldr	r3, [pc, #68]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x94>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	0c5b      	lsrs	r3, r3, #17
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	4a11      	ldr	r2, [pc, #68]	@ (8004250 <HAL_RCC_GetSysClockFreq+0xa0>)
 800420a:	5cd3      	ldrb	r3, [r2, r3]
 800420c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a0d      	ldr	r2, [pc, #52]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 8004212:	fb03 f202 	mul.w	r2, r3, r2
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	fbb2 f3f3 	udiv	r3, r2, r3
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	e004      	b.n	800422a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a0c      	ldr	r2, [pc, #48]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004224:	fb02 f303 	mul.w	r3, r2, r3
 8004228:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	613b      	str	r3, [r7, #16]
      break;
 800422e:	e002      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004230:	4b05      	ldr	r3, [pc, #20]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x98>)
 8004232:	613b      	str	r3, [r7, #16]
      break;
 8004234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004236:	693b      	ldr	r3, [r7, #16]
}
 8004238:	4618      	mov	r0, r3
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40021000 	.word	0x40021000
 8004248:	007a1200 	.word	0x007a1200
 800424c:	08006220 	.word	0x08006220
 8004250:	08006230 	.word	0x08006230
 8004254:	003d0900 	.word	0x003d0900

08004258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800425c:	4b02      	ldr	r3, [pc, #8]	@ (8004268 <HAL_RCC_GetHCLKFreq+0x10>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr
 8004268:	2000003c 	.word	0x2000003c

0800426c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004270:	f7ff fff2 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 8004274:	4602      	mov	r2, r0
 8004276:	4b05      	ldr	r3, [pc, #20]	@ (800428c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	4903      	ldr	r1, [pc, #12]	@ (8004290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004282:	5ccb      	ldrb	r3, [r1, r3]
 8004284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004288:	4618      	mov	r0, r3
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40021000 	.word	0x40021000
 8004290:	08006218 	.word	0x08006218

08004294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004298:	f7ff ffde 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 800429c:	4602      	mov	r2, r0
 800429e:	4b05      	ldr	r3, [pc, #20]	@ (80042b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	0adb      	lsrs	r3, r3, #11
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	4903      	ldr	r1, [pc, #12]	@ (80042b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042aa:	5ccb      	ldrb	r3, [r1, r3]
 80042ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021000 	.word	0x40021000
 80042b8:	08006218 	.word	0x08006218

080042bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80042c4:	4b0a      	ldr	r3, [pc, #40]	@ (80042f0 <RCC_Delay+0x34>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a0a      	ldr	r2, [pc, #40]	@ (80042f4 <RCC_Delay+0x38>)
 80042ca:	fba2 2303 	umull	r2, r3, r2, r3
 80042ce:	0a5b      	lsrs	r3, r3, #9
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	fb02 f303 	mul.w	r3, r2, r3
 80042d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80042d8:	bf00      	nop
  }
  while (Delay --);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	1e5a      	subs	r2, r3, #1
 80042de:	60fa      	str	r2, [r7, #12]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1f9      	bne.n	80042d8 <RCC_Delay+0x1c>
}
 80042e4:	bf00      	nop
 80042e6:	bf00      	nop
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bc80      	pop	{r7}
 80042ee:	4770      	bx	lr
 80042f0:	2000003c 	.word	0x2000003c
 80042f4:	10624dd3 	.word	0x10624dd3

080042f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e041      	b.n	800438e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d106      	bne.n	8004324 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7fe f99c 	bl	800265c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2202      	movs	r2, #2
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3304      	adds	r3, #4
 8004334:	4619      	mov	r1, r3
 8004336:	4610      	mov	r0, r2
 8004338:	f000 fa5c 	bl	80047f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3708      	adds	r7, #8
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004398:	b480      	push	{r7}
 800439a:	b085      	sub	sp, #20
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d001      	beq.n	80043b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e03a      	b.n	8004426 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f042 0201 	orr.w	r2, r2, #1
 80043c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a18      	ldr	r2, [pc, #96]	@ (8004430 <HAL_TIM_Base_Start_IT+0x98>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00e      	beq.n	80043f0 <HAL_TIM_Base_Start_IT+0x58>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043da:	d009      	beq.n	80043f0 <HAL_TIM_Base_Start_IT+0x58>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a14      	ldr	r2, [pc, #80]	@ (8004434 <HAL_TIM_Base_Start_IT+0x9c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d004      	beq.n	80043f0 <HAL_TIM_Base_Start_IT+0x58>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a13      	ldr	r2, [pc, #76]	@ (8004438 <HAL_TIM_Base_Start_IT+0xa0>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d111      	bne.n	8004414 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2b06      	cmp	r3, #6
 8004400:	d010      	beq.n	8004424 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f042 0201 	orr.w	r2, r2, #1
 8004410:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004412:	e007      	b.n	8004424 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f042 0201 	orr.w	r2, r2, #1
 8004422:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr
 8004430:	40012c00 	.word	0x40012c00
 8004434:	40000400 	.word	0x40000400
 8004438:	40000800 	.word	0x40000800

0800443c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d020      	beq.n	80044a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d01b      	beq.n	80044a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0202 	mvn.w	r2, #2
 8004470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	f003 0303 	and.w	r3, r3, #3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f998 	bl	80047bc <HAL_TIM_IC_CaptureCallback>
 800448c:	e005      	b.n	800449a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 f98b 	bl	80047aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 f99a 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d020      	beq.n	80044ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d01b      	beq.n	80044ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0204 	mvn.w	r2, #4
 80044bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2202      	movs	r2, #2
 80044c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f972 	bl	80047bc <HAL_TIM_IC_CaptureCallback>
 80044d8:	e005      	b.n	80044e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f965 	bl	80047aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f974 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f003 0308 	and.w	r3, r3, #8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d020      	beq.n	8004538 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d01b      	beq.n	8004538 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f06f 0208 	mvn.w	r2, #8
 8004508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2204      	movs	r2, #4
 800450e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f94c 	bl	80047bc <HAL_TIM_IC_CaptureCallback>
 8004524:	e005      	b.n	8004532 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f93f 	bl	80047aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f000 f94e 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	f003 0310 	and.w	r3, r3, #16
 800453e:	2b00      	cmp	r3, #0
 8004540:	d020      	beq.n	8004584 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f003 0310 	and.w	r3, r3, #16
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01b      	beq.n	8004584 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f06f 0210 	mvn.w	r2, #16
 8004554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2208      	movs	r2, #8
 800455a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f926 	bl	80047bc <HAL_TIM_IC_CaptureCallback>
 8004570:	e005      	b.n	800457e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f919 	bl	80047aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f928 	bl	80047ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00c      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	d007      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f06f 0201 	mvn.w	r2, #1
 80045a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fec6 	bl	8002334 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00c      	beq.n	80045cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d007      	beq.n	80045cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa7f 	bl	8004aca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00c      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d007      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f8f8 	bl	80047e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f003 0320 	and.w	r3, r3, #32
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00c      	beq.n	8004614 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f003 0320 	and.w	r3, r3, #32
 8004600:	2b00      	cmp	r3, #0
 8004602:	d007      	beq.n	8004614 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f06f 0220 	mvn.w	r2, #32
 800460c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 fa52 	bl	8004ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004614:	bf00      	nop
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004626:	2300      	movs	r3, #0
 8004628:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004630:	2b01      	cmp	r3, #1
 8004632:	d101      	bne.n	8004638 <HAL_TIM_ConfigClockSource+0x1c>
 8004634:	2302      	movs	r3, #2
 8004636:	e0b4      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x186>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2202      	movs	r2, #2
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800465e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004670:	d03e      	beq.n	80046f0 <HAL_TIM_ConfigClockSource+0xd4>
 8004672:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004676:	f200 8087 	bhi.w	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 800467a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800467e:	f000 8086 	beq.w	800478e <HAL_TIM_ConfigClockSource+0x172>
 8004682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004686:	d87f      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 8004688:	2b70      	cmp	r3, #112	@ 0x70
 800468a:	d01a      	beq.n	80046c2 <HAL_TIM_ConfigClockSource+0xa6>
 800468c:	2b70      	cmp	r3, #112	@ 0x70
 800468e:	d87b      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 8004690:	2b60      	cmp	r3, #96	@ 0x60
 8004692:	d050      	beq.n	8004736 <HAL_TIM_ConfigClockSource+0x11a>
 8004694:	2b60      	cmp	r3, #96	@ 0x60
 8004696:	d877      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 8004698:	2b50      	cmp	r3, #80	@ 0x50
 800469a:	d03c      	beq.n	8004716 <HAL_TIM_ConfigClockSource+0xfa>
 800469c:	2b50      	cmp	r3, #80	@ 0x50
 800469e:	d873      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046a0:	2b40      	cmp	r3, #64	@ 0x40
 80046a2:	d058      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x13a>
 80046a4:	2b40      	cmp	r3, #64	@ 0x40
 80046a6:	d86f      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046a8:	2b30      	cmp	r3, #48	@ 0x30
 80046aa:	d064      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046ac:	2b30      	cmp	r3, #48	@ 0x30
 80046ae:	d86b      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046b0:	2b20      	cmp	r3, #32
 80046b2:	d060      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d867      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d05c      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046bc:	2b10      	cmp	r3, #16
 80046be:	d05a      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046c0:	e062      	b.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046d2:	f000 f974 	bl	80049be <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	609a      	str	r2, [r3, #8]
      break;
 80046ee:	e04f      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004700:	f000 f95d 	bl	80049be <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689a      	ldr	r2, [r3, #8]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004712:	609a      	str	r2, [r3, #8]
      break;
 8004714:	e03c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004722:	461a      	mov	r2, r3
 8004724:	f000 f8d4 	bl	80048d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2150      	movs	r1, #80	@ 0x50
 800472e:	4618      	mov	r0, r3
 8004730:	f000 f92b 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004734:	e02c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004742:	461a      	mov	r2, r3
 8004744:	f000 f8f2 	bl	800492c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2160      	movs	r1, #96	@ 0x60
 800474e:	4618      	mov	r0, r3
 8004750:	f000 f91b 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004754:	e01c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004762:	461a      	mov	r2, r3
 8004764:	f000 f8b4 	bl	80048d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2140      	movs	r1, #64	@ 0x40
 800476e:	4618      	mov	r0, r3
 8004770:	f000 f90b 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004774:	e00c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4619      	mov	r1, r3
 8004780:	4610      	mov	r0, r2
 8004782:	f000 f902 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004786:	e003      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	73fb      	strb	r3, [r7, #15]
      break;
 800478c:	e000      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800478e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b083      	sub	sp, #12
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047b2:	bf00      	nop
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bc80      	pop	{r7}
 80047ba:	4770      	bx	lr

080047bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bc80      	pop	{r7}
 80047cc:	4770      	bx	lr

080047ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b083      	sub	sp, #12
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	bc80      	pop	{r7}
 80047de:	4770      	bx	lr

080047e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr
	...

080047f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a2f      	ldr	r2, [pc, #188]	@ (80048c4 <TIM_Base_SetConfig+0xd0>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d00b      	beq.n	8004824 <TIM_Base_SetConfig+0x30>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004812:	d007      	beq.n	8004824 <TIM_Base_SetConfig+0x30>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a2c      	ldr	r2, [pc, #176]	@ (80048c8 <TIM_Base_SetConfig+0xd4>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d003      	beq.n	8004824 <TIM_Base_SetConfig+0x30>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a2b      	ldr	r2, [pc, #172]	@ (80048cc <TIM_Base_SetConfig+0xd8>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d108      	bne.n	8004836 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800482a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a22      	ldr	r2, [pc, #136]	@ (80048c4 <TIM_Base_SetConfig+0xd0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00b      	beq.n	8004856 <TIM_Base_SetConfig+0x62>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004844:	d007      	beq.n	8004856 <TIM_Base_SetConfig+0x62>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a1f      	ldr	r2, [pc, #124]	@ (80048c8 <TIM_Base_SetConfig+0xd4>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d003      	beq.n	8004856 <TIM_Base_SetConfig+0x62>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a1e      	ldr	r2, [pc, #120]	@ (80048cc <TIM_Base_SetConfig+0xd8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d108      	bne.n	8004868 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800485c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	4313      	orrs	r3, r2
 8004866:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	4313      	orrs	r3, r2
 8004874:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68fa      	ldr	r2, [r7, #12]
 800487a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a0d      	ldr	r2, [pc, #52]	@ (80048c4 <TIM_Base_SetConfig+0xd0>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d103      	bne.n	800489c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	691a      	ldr	r2, [r3, #16]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d005      	beq.n	80048ba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	f023 0201 	bic.w	r2, r3, #1
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	611a      	str	r2, [r3, #16]
  }
}
 80048ba:	bf00      	nop
 80048bc:	3714      	adds	r7, #20
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr
 80048c4:	40012c00 	.word	0x40012c00
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800

080048d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b087      	sub	sp, #28
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	f023 0201 	bic.w	r2, r3, #1
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	4313      	orrs	r3, r2
 8004904:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	f023 030a 	bic.w	r3, r3, #10
 800490c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	4313      	orrs	r3, r2
 8004914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	621a      	str	r2, [r3, #32]
}
 8004922:	bf00      	nop
 8004924:	371c      	adds	r7, #28
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr

0800492c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	f023 0210 	bic.w	r2, r3, #16
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	031b      	lsls	r3, r3, #12
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004968:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	4313      	orrs	r3, r2
 8004972:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	621a      	str	r2, [r3, #32]
}
 8004980:	bf00      	nop
 8004982:	371c      	adds	r7, #28
 8004984:	46bd      	mov	sp, r7
 8004986:	bc80      	pop	{r7}
 8004988:	4770      	bx	lr

0800498a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800498a:	b480      	push	{r7}
 800498c:	b085      	sub	sp, #20
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f043 0307 	orr.w	r3, r3, #7
 80049ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	609a      	str	r2, [r3, #8]
}
 80049b4:	bf00      	nop
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr

080049be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049be:	b480      	push	{r7}
 80049c0:	b087      	sub	sp, #28
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	60f8      	str	r0, [r7, #12]
 80049c6:	60b9      	str	r1, [r7, #8]
 80049c8:	607a      	str	r2, [r7, #4]
 80049ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	021a      	lsls	r2, r3, #8
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	431a      	orrs	r2, r3
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	609a      	str	r2, [r3, #8]
}
 80049f2:	bf00      	nop
 80049f4:	371c      	adds	r7, #28
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bc80      	pop	{r7}
 80049fa:	4770      	bx	lr

080049fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d101      	bne.n	8004a14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a10:	2302      	movs	r3, #2
 8004a12:	e046      	b.n	8004aa2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a16      	ldr	r2, [pc, #88]	@ (8004aac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d00e      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a60:	d009      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a12      	ldr	r2, [pc, #72]	@ (8004ab0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d004      	beq.n	8004a76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a10      	ldr	r2, [pc, #64]	@ (8004ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d10c      	bne.n	8004a90 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3714      	adds	r7, #20
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr
 8004aac:	40012c00 	.word	0x40012c00
 8004ab0:	40000400 	.word	0x40000400
 8004ab4:	40000800 	.word	0x40000800

08004ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr

08004aca <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b083      	sub	sp, #12
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr

08004adc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e042      	b.n	8004b74 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d106      	bne.n	8004b08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7fd fdce 	bl	80026a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2224      	movs	r2, #36	@ 0x24
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 fdb7 	bl	8005694 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	691a      	ldr	r2, [r3, #16]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	695a      	ldr	r2, [r3, #20]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3708      	adds	r7, #8
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b08a      	sub	sp, #40	@ 0x28
 8004b80:	af02      	add	r7, sp, #8
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	603b      	str	r3, [r7, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b20      	cmp	r3, #32
 8004b9a:	d175      	bne.n	8004c88 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d002      	beq.n	8004ba8 <HAL_UART_Transmit+0x2c>
 8004ba2:	88fb      	ldrh	r3, [r7, #6]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e06e      	b.n	8004c8a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2221      	movs	r2, #33	@ 0x21
 8004bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bba:	f7fd ff2d 	bl	8002a18 <HAL_GetTick>
 8004bbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	88fa      	ldrh	r2, [r7, #6]
 8004bc4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	88fa      	ldrh	r2, [r7, #6]
 8004bca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bd4:	d108      	bne.n	8004be8 <HAL_UART_Transmit+0x6c>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d104      	bne.n	8004be8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004bde:	2300      	movs	r3, #0
 8004be0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	61bb      	str	r3, [r7, #24]
 8004be6:	e003      	b.n	8004bf0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bec:	2300      	movs	r3, #0
 8004bee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004bf0:	e02e      	b.n	8004c50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2180      	movs	r1, #128	@ 0x80
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 fb1c 	bl	800523a <UART_WaitOnFlagUntilTimeout>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d005      	beq.n	8004c14 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e03a      	b.n	8004c8a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10b      	bne.n	8004c32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	881b      	ldrh	r3, [r3, #0]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	3302      	adds	r3, #2
 8004c2e:	61bb      	str	r3, [r7, #24]
 8004c30:	e007      	b.n	8004c42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	781a      	ldrb	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1cb      	bne.n	8004bf2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	2200      	movs	r2, #0
 8004c62:	2140      	movs	r1, #64	@ 0x40
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f000 fae8 	bl	800523a <UART_WaitOnFlagUntilTimeout>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d005      	beq.n	8004c7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2220      	movs	r2, #32
 8004c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e006      	b.n	8004c8a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004c84:	2300      	movs	r3, #0
 8004c86:	e000      	b.n	8004c8a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004c88:	2302      	movs	r3, #2
  }
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3720      	adds	r7, #32
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b084      	sub	sp, #16
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	d112      	bne.n	8004cd2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <HAL_UART_Receive_IT+0x26>
 8004cb2:	88fb      	ldrh	r3, [r7, #6]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e00b      	b.n	8004cd4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004cc2:	88fb      	ldrh	r3, [r7, #6]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	68b9      	ldr	r1, [r7, #8]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 fb0f 	bl	80052ec <UART_Start_Receive_IT>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	e000      	b.n	8004cd4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004cd2:	2302      	movs	r3, #2
  }
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b0ba      	sub	sp, #232	@ 0xe8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d12:	f003 030f 	and.w	r3, r3, #15
 8004d16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004d1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10f      	bne.n	8004d42 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d26:	f003 0320 	and.w	r3, r3, #32
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d009      	beq.n	8004d42 <HAL_UART_IRQHandler+0x66>
 8004d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d32:	f003 0320 	and.w	r3, r3, #32
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d003      	beq.n	8004d42 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 fbec 	bl	8005518 <UART_Receive_IT>
      return;
 8004d40:	e25b      	b.n	80051fa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	f000 80de 	beq.w	8004f08 <HAL_UART_IRQHandler+0x22c>
 8004d4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d106      	bne.n	8004d66 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d5c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 80d1 	beq.w	8004f08 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d00b      	beq.n	8004d8a <HAL_UART_IRQHandler+0xae>
 8004d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d005      	beq.n	8004d8a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d82:	f043 0201 	orr.w	r2, r3, #1
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d8e:	f003 0304 	and.w	r3, r3, #4
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00b      	beq.n	8004dae <HAL_UART_IRQHandler+0xd2>
 8004d96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d005      	beq.n	8004dae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da6:	f043 0202 	orr.w	r2, r3, #2
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00b      	beq.n	8004dd2 <HAL_UART_IRQHandler+0xf6>
 8004dba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d005      	beq.n	8004dd2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dca:	f043 0204 	orr.w	r2, r3, #4
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd6:	f003 0308 	and.w	r3, r3, #8
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d011      	beq.n	8004e02 <HAL_UART_IRQHandler+0x126>
 8004dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de2:	f003 0320 	and.w	r3, r3, #32
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d105      	bne.n	8004df6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004dea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d005      	beq.n	8004e02 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfa:	f043 0208 	orr.w	r2, r3, #8
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	f000 81f2 	beq.w	80051f0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e10:	f003 0320 	and.w	r3, r3, #32
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d008      	beq.n	8004e2a <HAL_UART_IRQHandler+0x14e>
 8004e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e1c:	f003 0320 	and.w	r3, r3, #32
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d002      	beq.n	8004e2a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fb77 	bl	8005518 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	bf14      	ite	ne
 8004e38:	2301      	movne	r3, #1
 8004e3a:	2300      	moveq	r3, #0
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d103      	bne.n	8004e56 <HAL_UART_IRQHandler+0x17a>
 8004e4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d04f      	beq.n	8004ef6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fa81 	bl	800535e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d041      	beq.n	8004eee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	3314      	adds	r3, #20
 8004e70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e78:	e853 3f00 	ldrex	r3, [r3]
 8004e7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004e80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3314      	adds	r3, #20
 8004e92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004e96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004e9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004ea2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1d9      	bne.n	8004e6a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d013      	beq.n	8004ee6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec2:	4a7e      	ldr	r2, [pc, #504]	@ (80050bc <HAL_UART_IRQHandler+0x3e0>)
 8004ec4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7fd ff1a 	bl	8002d04 <HAL_DMA_Abort_IT>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d016      	beq.n	8004f04 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ee0:	4610      	mov	r0, r2
 8004ee2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ee4:	e00e      	b.n	8004f04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f993 	bl	8005212 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eec:	e00a      	b.n	8004f04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f98f 	bl	8005212 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef4:	e006      	b.n	8004f04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f98b 	bl	8005212 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004f02:	e175      	b.n	80051f0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f04:	bf00      	nop
    return;
 8004f06:	e173      	b.n	80051f0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	f040 814f 	bne.w	80051b0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f16:	f003 0310 	and.w	r3, r3, #16
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f000 8148 	beq.w	80051b0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f24:	f003 0310 	and.w	r3, r3, #16
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	f000 8141 	beq.w	80051b0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	60bb      	str	r3, [r7, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	60bb      	str	r3, [r7, #8]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	60bb      	str	r3, [r7, #8]
 8004f42:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f000 80b6 	beq.w	80050c0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f60:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 8145 	beq.w	80051f4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f72:	429a      	cmp	r2, r3
 8004f74:	f080 813e 	bcs.w	80051f4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	f000 8088 	beq.w	800509c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	330c      	adds	r3, #12
 8004f92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f9a:	e853 3f00 	ldrex	r3, [r3]
 8004f9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004fa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004fa6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004faa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	330c      	adds	r3, #12
 8004fb4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004fb8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004fbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004fc4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004fc8:	e841 2300 	strex	r3, r2, [r1]
 8004fcc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004fd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1d9      	bne.n	8004f8c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	3314      	adds	r3, #20
 8004fde:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004fe2:	e853 3f00 	ldrex	r3, [r3]
 8004fe6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004fe8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004fea:	f023 0301 	bic.w	r3, r3, #1
 8004fee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3314      	adds	r3, #20
 8004ff8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ffc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005000:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005002:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005004:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005008:	e841 2300 	strex	r3, r2, [r1]
 800500c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800500e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1e1      	bne.n	8004fd8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3314      	adds	r3, #20
 800501a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800501c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800501e:	e853 3f00 	ldrex	r3, [r3]
 8005022:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005024:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005026:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800502a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	3314      	adds	r3, #20
 8005034:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005038:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800503a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800503e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005040:	e841 2300 	strex	r3, r2, [r1]
 8005044:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005046:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005048:	2b00      	cmp	r3, #0
 800504a:	d1e3      	bne.n	8005014 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2220      	movs	r2, #32
 8005050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	330c      	adds	r3, #12
 8005060:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005064:	e853 3f00 	ldrex	r3, [r3]
 8005068:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800506a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800506c:	f023 0310 	bic.w	r3, r3, #16
 8005070:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	330c      	adds	r3, #12
 800507a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800507e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005080:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005082:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005084:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005086:	e841 2300 	strex	r3, r2, [r1]
 800508a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800508c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800508e:	2b00      	cmp	r3, #0
 8005090:	d1e3      	bne.n	800505a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005096:	4618      	mov	r0, r3
 8005098:	f7fd fdf9 	bl	8002c8e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	4619      	mov	r1, r3
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f8b6 	bl	8005224 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80050b8:	e09c      	b.n	80051f4 <HAL_UART_IRQHandler+0x518>
 80050ba:	bf00      	nop
 80050bc:	08005423 	.word	0x08005423
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 808e 	beq.w	80051f8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80050dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 8089 	beq.w	80051f8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	330c      	adds	r3, #12
 80050ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	330c      	adds	r3, #12
 8005106:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800510a:	647a      	str	r2, [r7, #68]	@ 0x44
 800510c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005110:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005112:	e841 2300 	strex	r3, r2, [r1]
 8005116:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1e3      	bne.n	80050e6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3314      	adds	r3, #20
 8005124:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	e853 3f00 	ldrex	r3, [r3]
 800512c:	623b      	str	r3, [r7, #32]
   return(result);
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	f023 0301 	bic.w	r3, r3, #1
 8005134:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3314      	adds	r3, #20
 800513e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005142:	633a      	str	r2, [r7, #48]	@ 0x30
 8005144:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800514a:	e841 2300 	strex	r3, r2, [r1]
 800514e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1e3      	bne.n	800511e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2220      	movs	r2, #32
 800515a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	330c      	adds	r3, #12
 800516a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	e853 3f00 	ldrex	r3, [r3]
 8005172:	60fb      	str	r3, [r7, #12]
   return(result);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0310 	bic.w	r3, r3, #16
 800517a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	330c      	adds	r3, #12
 8005184:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005188:	61fa      	str	r2, [r7, #28]
 800518a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518c:	69b9      	ldr	r1, [r7, #24]
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	e841 2300 	strex	r3, r2, [r1]
 8005194:	617b      	str	r3, [r7, #20]
   return(result);
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1e3      	bne.n	8005164 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80051a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051a6:	4619      	mov	r1, r3
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 f83b 	bl	8005224 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051ae:	e023      	b.n	80051f8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80051b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d009      	beq.n	80051d0 <HAL_UART_IRQHandler+0x4f4>
 80051bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d003      	beq.n	80051d0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f93e 	bl	800544a <UART_Transmit_IT>
    return;
 80051ce:	e014      	b.n	80051fa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80051d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00e      	beq.n	80051fa <HAL_UART_IRQHandler+0x51e>
 80051dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d008      	beq.n	80051fa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f97d 	bl	80054e8 <UART_EndTransmit_IT>
    return;
 80051ee:	e004      	b.n	80051fa <HAL_UART_IRQHandler+0x51e>
    return;
 80051f0:	bf00      	nop
 80051f2:	e002      	b.n	80051fa <HAL_UART_IRQHandler+0x51e>
      return;
 80051f4:	bf00      	nop
 80051f6:	e000      	b.n	80051fa <HAL_UART_IRQHandler+0x51e>
      return;
 80051f8:	bf00      	nop
  }
}
 80051fa:	37e8      	adds	r7, #232	@ 0xe8
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr

08005212 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005212:	b480      	push	{r7}
 8005214:	b083      	sub	sp, #12
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800521a:	bf00      	nop
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	bc80      	pop	{r7}
 8005222:	4770      	bx	lr

08005224 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	460b      	mov	r3, r1
 800522e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr

0800523a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b086      	sub	sp, #24
 800523e:	af00      	add	r7, sp, #0
 8005240:	60f8      	str	r0, [r7, #12]
 8005242:	60b9      	str	r1, [r7, #8]
 8005244:	603b      	str	r3, [r7, #0]
 8005246:	4613      	mov	r3, r2
 8005248:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800524a:	e03b      	b.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800524c:	6a3b      	ldr	r3, [r7, #32]
 800524e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005252:	d037      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005254:	f7fd fbe0 	bl	8002a18 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	6a3a      	ldr	r2, [r7, #32]
 8005260:	429a      	cmp	r2, r3
 8005262:	d302      	bcc.n	800526a <UART_WaitOnFlagUntilTimeout+0x30>
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e03a      	b.n	80052e4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	2b00      	cmp	r3, #0
 800527a:	d023      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b80      	cmp	r3, #128	@ 0x80
 8005280:	d020      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b40      	cmp	r3, #64	@ 0x40
 8005286:	d01d      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0308 	and.w	r3, r3, #8
 8005292:	2b08      	cmp	r3, #8
 8005294:	d116      	bne.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005296:	2300      	movs	r3, #0
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 f856 	bl	800535e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2208      	movs	r2, #8
 80052b6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e00f      	b.n	80052e4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	4013      	ands	r3, r2
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	bf0c      	ite	eq
 80052d4:	2301      	moveq	r3, #1
 80052d6:	2300      	movne	r3, #0
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	461a      	mov	r2, r3
 80052dc:	79fb      	ldrb	r3, [r7, #7]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d0b4      	beq.n	800524c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3718      	adds	r7, #24
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	4613      	mov	r3, r2
 80052f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	88fa      	ldrh	r2, [r7, #6]
 8005304:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	88fa      	ldrh	r2, [r7, #6]
 800530a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2222      	movs	r2, #34	@ 0x22
 8005316:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d007      	beq.n	8005332 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005330:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f042 0201 	orr.w	r2, r2, #1
 8005340:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f042 0220 	orr.w	r2, r2, #32
 8005350:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	bc80      	pop	{r7}
 800535c:	4770      	bx	lr

0800535e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800535e:	b480      	push	{r7}
 8005360:	b095      	sub	sp, #84	@ 0x54
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	330c      	adds	r3, #12
 800536c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800536e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005370:	e853 3f00 	ldrex	r3, [r3]
 8005374:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800537c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	330c      	adds	r3, #12
 8005384:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005386:	643a      	str	r2, [r7, #64]	@ 0x40
 8005388:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800538c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800538e:	e841 2300 	strex	r3, r2, [r1]
 8005392:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1e5      	bne.n	8005366 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3314      	adds	r3, #20
 80053a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a2:	6a3b      	ldr	r3, [r7, #32]
 80053a4:	e853 3f00 	ldrex	r3, [r3]
 80053a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	f023 0301 	bic.w	r3, r3, #1
 80053b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3314      	adds	r3, #20
 80053b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053c2:	e841 2300 	strex	r3, r2, [r1]
 80053c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1e5      	bne.n	800539a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d119      	bne.n	800540a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	330c      	adds	r3, #12
 80053dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	e853 3f00 	ldrex	r3, [r3]
 80053e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f023 0310 	bic.w	r3, r3, #16
 80053ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	330c      	adds	r3, #12
 80053f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053f6:	61ba      	str	r2, [r7, #24]
 80053f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	6979      	ldr	r1, [r7, #20]
 80053fc:	69ba      	ldr	r2, [r7, #24]
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	613b      	str	r3, [r7, #16]
   return(result);
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e5      	bne.n	80053d6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2220      	movs	r2, #32
 800540e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005418:	bf00      	nop
 800541a:	3754      	adds	r7, #84	@ 0x54
 800541c:	46bd      	mov	sp, r7
 800541e:	bc80      	pop	{r7}
 8005420:	4770      	bx	lr

08005422 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f7ff fee8 	bl	8005212 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005442:	bf00      	nop
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800544a:	b480      	push	{r7}
 800544c:	b085      	sub	sp, #20
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005458:	b2db      	uxtb	r3, r3
 800545a:	2b21      	cmp	r3, #33	@ 0x21
 800545c:	d13e      	bne.n	80054dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005466:	d114      	bne.n	8005492 <UART_Transmit_IT+0x48>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d110      	bne.n	8005492 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	881b      	ldrh	r3, [r3, #0]
 800547a:	461a      	mov	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005484:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	1c9a      	adds	r2, r3, #2
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	621a      	str	r2, [r3, #32]
 8005490:	e008      	b.n	80054a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	1c59      	adds	r1, r3, #1
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6211      	str	r1, [r2, #32]
 800549c:	781a      	ldrb	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	3b01      	subs	r3, #1
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	4619      	mov	r1, r3
 80054b2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d10f      	bne.n	80054d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68da      	ldr	r2, [r3, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80054c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68da      	ldr	r2, [r3, #12]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	e000      	b.n	80054de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80054dc:	2302      	movs	r3, #2
  }
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3714      	adds	r7, #20
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bc80      	pop	{r7}
 80054e6:	4770      	bx	lr

080054e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68da      	ldr	r2, [r3, #12]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff fe79 	bl	8005200 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b08c      	sub	sp, #48	@ 0x30
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b22      	cmp	r3, #34	@ 0x22
 800552a:	f040 80ae 	bne.w	800568a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005536:	d117      	bne.n	8005568 <UART_Receive_IT+0x50>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d113      	bne.n	8005568 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005540:	2300      	movs	r3, #0
 8005542:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005548:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	b29b      	uxth	r3, r3
 8005552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005556:	b29a      	uxth	r2, r3
 8005558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005560:	1c9a      	adds	r2, r3, #2
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	629a      	str	r2, [r3, #40]	@ 0x28
 8005566:	e026      	b.n	80055b6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800556c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800556e:	2300      	movs	r3, #0
 8005570:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800557a:	d007      	beq.n	800558c <UART_Receive_IT+0x74>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d10a      	bne.n	800559a <UART_Receive_IT+0x82>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d106      	bne.n	800559a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	b2da      	uxtb	r2, r3
 8005594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005596:	701a      	strb	r2, [r3, #0]
 8005598:	e008      	b.n	80055ac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055aa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b0:	1c5a      	adds	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	3b01      	subs	r3, #1
 80055be:	b29b      	uxth	r3, r3
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	4619      	mov	r1, r3
 80055c4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d15d      	bne.n	8005686 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68da      	ldr	r2, [r3, #12]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f022 0220 	bic.w	r2, r2, #32
 80055d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68da      	ldr	r2, [r3, #12]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	695a      	ldr	r2, [r3, #20]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0201 	bic.w	r2, r2, #1
 80055f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2220      	movs	r2, #32
 80055fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560c:	2b01      	cmp	r3, #1
 800560e:	d135      	bne.n	800567c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	330c      	adds	r3, #12
 800561c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	e853 3f00 	ldrex	r3, [r3]
 8005624:	613b      	str	r3, [r7, #16]
   return(result);
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	f023 0310 	bic.w	r3, r3, #16
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	330c      	adds	r3, #12
 8005634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005636:	623a      	str	r2, [r7, #32]
 8005638:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	69f9      	ldr	r1, [r7, #28]
 800563c:	6a3a      	ldr	r2, [r7, #32]
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	61bb      	str	r3, [r7, #24]
   return(result);
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e5      	bne.n	8005616 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0310 	and.w	r3, r3, #16
 8005654:	2b10      	cmp	r3, #16
 8005656:	d10a      	bne.n	800566e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005658:	2300      	movs	r3, #0
 800565a:	60fb      	str	r3, [r7, #12]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	60fb      	str	r3, [r7, #12]
 800566c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005672:	4619      	mov	r1, r3
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f7ff fdd5 	bl	8005224 <HAL_UARTEx_RxEventCallback>
 800567a:	e002      	b.n	8005682 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f7fb fbc1 	bl	8000e04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005682:	2300      	movs	r3, #0
 8005684:	e002      	b.n	800568c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005686:	2300      	movs	r3, #0
 8005688:	e000      	b.n	800568c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800568a:	2302      	movs	r3, #2
  }
}
 800568c:	4618      	mov	r0, r3
 800568e:	3730      	adds	r7, #48	@ 0x30
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689a      	ldr	r2, [r3, #8]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	431a      	orrs	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80056ce:	f023 030c 	bic.w	r3, r3, #12
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	6812      	ldr	r2, [r2, #0]
 80056d6:	68b9      	ldr	r1, [r7, #8]
 80056d8:	430b      	orrs	r3, r1
 80056da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	699a      	ldr	r2, [r3, #24]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a2c      	ldr	r2, [pc, #176]	@ (80057a8 <UART_SetConfig+0x114>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d103      	bne.n	8005704 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80056fc:	f7fe fdca 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
 8005700:	60f8      	str	r0, [r7, #12]
 8005702:	e002      	b.n	800570a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005704:	f7fe fdb2 	bl	800426c <HAL_RCC_GetPCLK1Freq>
 8005708:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	4613      	mov	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4413      	add	r3, r2
 8005712:	009a      	lsls	r2, r3, #2
 8005714:	441a      	add	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005720:	4a22      	ldr	r2, [pc, #136]	@ (80057ac <UART_SetConfig+0x118>)
 8005722:	fba2 2303 	umull	r2, r3, r2, r3
 8005726:	095b      	lsrs	r3, r3, #5
 8005728:	0119      	lsls	r1, r3, #4
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	4613      	mov	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	4413      	add	r3, r2
 8005732:	009a      	lsls	r2, r3, #2
 8005734:	441a      	add	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005740:	4b1a      	ldr	r3, [pc, #104]	@ (80057ac <UART_SetConfig+0x118>)
 8005742:	fba3 0302 	umull	r0, r3, r3, r2
 8005746:	095b      	lsrs	r3, r3, #5
 8005748:	2064      	movs	r0, #100	@ 0x64
 800574a:	fb00 f303 	mul.w	r3, r0, r3
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	3332      	adds	r3, #50	@ 0x32
 8005754:	4a15      	ldr	r2, [pc, #84]	@ (80057ac <UART_SetConfig+0x118>)
 8005756:	fba2 2303 	umull	r2, r3, r2, r3
 800575a:	095b      	lsrs	r3, r3, #5
 800575c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005760:	4419      	add	r1, r3
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	4613      	mov	r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	4413      	add	r3, r2
 800576a:	009a      	lsls	r2, r3, #2
 800576c:	441a      	add	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	fbb2 f2f3 	udiv	r2, r2, r3
 8005778:	4b0c      	ldr	r3, [pc, #48]	@ (80057ac <UART_SetConfig+0x118>)
 800577a:	fba3 0302 	umull	r0, r3, r3, r2
 800577e:	095b      	lsrs	r3, r3, #5
 8005780:	2064      	movs	r0, #100	@ 0x64
 8005782:	fb00 f303 	mul.w	r3, r0, r3
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	011b      	lsls	r3, r3, #4
 800578a:	3332      	adds	r3, #50	@ 0x32
 800578c:	4a07      	ldr	r2, [pc, #28]	@ (80057ac <UART_SetConfig+0x118>)
 800578e:	fba2 2303 	umull	r2, r3, r2, r3
 8005792:	095b      	lsrs	r3, r3, #5
 8005794:	f003 020f 	and.w	r2, r3, #15
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	440a      	add	r2, r1
 800579e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80057a0:	bf00      	nop
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	40013800 	.word	0x40013800
 80057ac:	51eb851f 	.word	0x51eb851f

080057b0 <siprintf>:
 80057b0:	b40e      	push	{r1, r2, r3}
 80057b2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80057b6:	b500      	push	{lr}
 80057b8:	b09c      	sub	sp, #112	@ 0x70
 80057ba:	ab1d      	add	r3, sp, #116	@ 0x74
 80057bc:	9002      	str	r0, [sp, #8]
 80057be:	9006      	str	r0, [sp, #24]
 80057c0:	9107      	str	r1, [sp, #28]
 80057c2:	9104      	str	r1, [sp, #16]
 80057c4:	4808      	ldr	r0, [pc, #32]	@ (80057e8 <siprintf+0x38>)
 80057c6:	4909      	ldr	r1, [pc, #36]	@ (80057ec <siprintf+0x3c>)
 80057c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80057cc:	9105      	str	r1, [sp, #20]
 80057ce:	6800      	ldr	r0, [r0, #0]
 80057d0:	a902      	add	r1, sp, #8
 80057d2:	9301      	str	r3, [sp, #4]
 80057d4:	f000 f992 	bl	8005afc <_svfiprintf_r>
 80057d8:	2200      	movs	r2, #0
 80057da:	9b02      	ldr	r3, [sp, #8]
 80057dc:	701a      	strb	r2, [r3, #0]
 80057de:	b01c      	add	sp, #112	@ 0x70
 80057e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80057e4:	b003      	add	sp, #12
 80057e6:	4770      	bx	lr
 80057e8:	20000048 	.word	0x20000048
 80057ec:	ffff0208 	.word	0xffff0208

080057f0 <memset>:
 80057f0:	4603      	mov	r3, r0
 80057f2:	4402      	add	r2, r0
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d100      	bne.n	80057fa <memset+0xa>
 80057f8:	4770      	bx	lr
 80057fa:	f803 1b01 	strb.w	r1, [r3], #1
 80057fe:	e7f9      	b.n	80057f4 <memset+0x4>

08005800 <__errno>:
 8005800:	4b01      	ldr	r3, [pc, #4]	@ (8005808 <__errno+0x8>)
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	20000048 	.word	0x20000048

0800580c <__libc_init_array>:
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	2600      	movs	r6, #0
 8005810:	4d0c      	ldr	r5, [pc, #48]	@ (8005844 <__libc_init_array+0x38>)
 8005812:	4c0d      	ldr	r4, [pc, #52]	@ (8005848 <__libc_init_array+0x3c>)
 8005814:	1b64      	subs	r4, r4, r5
 8005816:	10a4      	asrs	r4, r4, #2
 8005818:	42a6      	cmp	r6, r4
 800581a:	d109      	bne.n	8005830 <__libc_init_array+0x24>
 800581c:	f000 fc78 	bl	8006110 <_init>
 8005820:	2600      	movs	r6, #0
 8005822:	4d0a      	ldr	r5, [pc, #40]	@ (800584c <__libc_init_array+0x40>)
 8005824:	4c0a      	ldr	r4, [pc, #40]	@ (8005850 <__libc_init_array+0x44>)
 8005826:	1b64      	subs	r4, r4, r5
 8005828:	10a4      	asrs	r4, r4, #2
 800582a:	42a6      	cmp	r6, r4
 800582c:	d105      	bne.n	800583a <__libc_init_array+0x2e>
 800582e:	bd70      	pop	{r4, r5, r6, pc}
 8005830:	f855 3b04 	ldr.w	r3, [r5], #4
 8005834:	4798      	blx	r3
 8005836:	3601      	adds	r6, #1
 8005838:	e7ee      	b.n	8005818 <__libc_init_array+0xc>
 800583a:	f855 3b04 	ldr.w	r3, [r5], #4
 800583e:	4798      	blx	r3
 8005840:	3601      	adds	r6, #1
 8005842:	e7f2      	b.n	800582a <__libc_init_array+0x1e>
 8005844:	08006268 	.word	0x08006268
 8005848:	08006268 	.word	0x08006268
 800584c:	08006268 	.word	0x08006268
 8005850:	0800626c 	.word	0x0800626c

08005854 <__retarget_lock_acquire_recursive>:
 8005854:	4770      	bx	lr

08005856 <__retarget_lock_release_recursive>:
 8005856:	4770      	bx	lr

08005858 <_free_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4605      	mov	r5, r0
 800585c:	2900      	cmp	r1, #0
 800585e:	d040      	beq.n	80058e2 <_free_r+0x8a>
 8005860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005864:	1f0c      	subs	r4, r1, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	bfb8      	it	lt
 800586a:	18e4      	addlt	r4, r4, r3
 800586c:	f000 f8de 	bl	8005a2c <__malloc_lock>
 8005870:	4a1c      	ldr	r2, [pc, #112]	@ (80058e4 <_free_r+0x8c>)
 8005872:	6813      	ldr	r3, [r2, #0]
 8005874:	b933      	cbnz	r3, 8005884 <_free_r+0x2c>
 8005876:	6063      	str	r3, [r4, #4]
 8005878:	6014      	str	r4, [r2, #0]
 800587a:	4628      	mov	r0, r5
 800587c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005880:	f000 b8da 	b.w	8005a38 <__malloc_unlock>
 8005884:	42a3      	cmp	r3, r4
 8005886:	d908      	bls.n	800589a <_free_r+0x42>
 8005888:	6820      	ldr	r0, [r4, #0]
 800588a:	1821      	adds	r1, r4, r0
 800588c:	428b      	cmp	r3, r1
 800588e:	bf01      	itttt	eq
 8005890:	6819      	ldreq	r1, [r3, #0]
 8005892:	685b      	ldreq	r3, [r3, #4]
 8005894:	1809      	addeq	r1, r1, r0
 8005896:	6021      	streq	r1, [r4, #0]
 8005898:	e7ed      	b.n	8005876 <_free_r+0x1e>
 800589a:	461a      	mov	r2, r3
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	b10b      	cbz	r3, 80058a4 <_free_r+0x4c>
 80058a0:	42a3      	cmp	r3, r4
 80058a2:	d9fa      	bls.n	800589a <_free_r+0x42>
 80058a4:	6811      	ldr	r1, [r2, #0]
 80058a6:	1850      	adds	r0, r2, r1
 80058a8:	42a0      	cmp	r0, r4
 80058aa:	d10b      	bne.n	80058c4 <_free_r+0x6c>
 80058ac:	6820      	ldr	r0, [r4, #0]
 80058ae:	4401      	add	r1, r0
 80058b0:	1850      	adds	r0, r2, r1
 80058b2:	4283      	cmp	r3, r0
 80058b4:	6011      	str	r1, [r2, #0]
 80058b6:	d1e0      	bne.n	800587a <_free_r+0x22>
 80058b8:	6818      	ldr	r0, [r3, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	4408      	add	r0, r1
 80058be:	6010      	str	r0, [r2, #0]
 80058c0:	6053      	str	r3, [r2, #4]
 80058c2:	e7da      	b.n	800587a <_free_r+0x22>
 80058c4:	d902      	bls.n	80058cc <_free_r+0x74>
 80058c6:	230c      	movs	r3, #12
 80058c8:	602b      	str	r3, [r5, #0]
 80058ca:	e7d6      	b.n	800587a <_free_r+0x22>
 80058cc:	6820      	ldr	r0, [r4, #0]
 80058ce:	1821      	adds	r1, r4, r0
 80058d0:	428b      	cmp	r3, r1
 80058d2:	bf01      	itttt	eq
 80058d4:	6819      	ldreq	r1, [r3, #0]
 80058d6:	685b      	ldreq	r3, [r3, #4]
 80058d8:	1809      	addeq	r1, r1, r0
 80058da:	6021      	streq	r1, [r4, #0]
 80058dc:	6063      	str	r3, [r4, #4]
 80058de:	6054      	str	r4, [r2, #4]
 80058e0:	e7cb      	b.n	800587a <_free_r+0x22>
 80058e2:	bd38      	pop	{r3, r4, r5, pc}
 80058e4:	20000410 	.word	0x20000410

080058e8 <sbrk_aligned>:
 80058e8:	b570      	push	{r4, r5, r6, lr}
 80058ea:	4e0f      	ldr	r6, [pc, #60]	@ (8005928 <sbrk_aligned+0x40>)
 80058ec:	460c      	mov	r4, r1
 80058ee:	6831      	ldr	r1, [r6, #0]
 80058f0:	4605      	mov	r5, r0
 80058f2:	b911      	cbnz	r1, 80058fa <sbrk_aligned+0x12>
 80058f4:	f000 fbaa 	bl	800604c <_sbrk_r>
 80058f8:	6030      	str	r0, [r6, #0]
 80058fa:	4621      	mov	r1, r4
 80058fc:	4628      	mov	r0, r5
 80058fe:	f000 fba5 	bl	800604c <_sbrk_r>
 8005902:	1c43      	adds	r3, r0, #1
 8005904:	d103      	bne.n	800590e <sbrk_aligned+0x26>
 8005906:	f04f 34ff 	mov.w	r4, #4294967295
 800590a:	4620      	mov	r0, r4
 800590c:	bd70      	pop	{r4, r5, r6, pc}
 800590e:	1cc4      	adds	r4, r0, #3
 8005910:	f024 0403 	bic.w	r4, r4, #3
 8005914:	42a0      	cmp	r0, r4
 8005916:	d0f8      	beq.n	800590a <sbrk_aligned+0x22>
 8005918:	1a21      	subs	r1, r4, r0
 800591a:	4628      	mov	r0, r5
 800591c:	f000 fb96 	bl	800604c <_sbrk_r>
 8005920:	3001      	adds	r0, #1
 8005922:	d1f2      	bne.n	800590a <sbrk_aligned+0x22>
 8005924:	e7ef      	b.n	8005906 <sbrk_aligned+0x1e>
 8005926:	bf00      	nop
 8005928:	2000040c 	.word	0x2000040c

0800592c <_malloc_r>:
 800592c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005930:	1ccd      	adds	r5, r1, #3
 8005932:	f025 0503 	bic.w	r5, r5, #3
 8005936:	3508      	adds	r5, #8
 8005938:	2d0c      	cmp	r5, #12
 800593a:	bf38      	it	cc
 800593c:	250c      	movcc	r5, #12
 800593e:	2d00      	cmp	r5, #0
 8005940:	4606      	mov	r6, r0
 8005942:	db01      	blt.n	8005948 <_malloc_r+0x1c>
 8005944:	42a9      	cmp	r1, r5
 8005946:	d904      	bls.n	8005952 <_malloc_r+0x26>
 8005948:	230c      	movs	r3, #12
 800594a:	6033      	str	r3, [r6, #0]
 800594c:	2000      	movs	r0, #0
 800594e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005952:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a28 <_malloc_r+0xfc>
 8005956:	f000 f869 	bl	8005a2c <__malloc_lock>
 800595a:	f8d8 3000 	ldr.w	r3, [r8]
 800595e:	461c      	mov	r4, r3
 8005960:	bb44      	cbnz	r4, 80059b4 <_malloc_r+0x88>
 8005962:	4629      	mov	r1, r5
 8005964:	4630      	mov	r0, r6
 8005966:	f7ff ffbf 	bl	80058e8 <sbrk_aligned>
 800596a:	1c43      	adds	r3, r0, #1
 800596c:	4604      	mov	r4, r0
 800596e:	d158      	bne.n	8005a22 <_malloc_r+0xf6>
 8005970:	f8d8 4000 	ldr.w	r4, [r8]
 8005974:	4627      	mov	r7, r4
 8005976:	2f00      	cmp	r7, #0
 8005978:	d143      	bne.n	8005a02 <_malloc_r+0xd6>
 800597a:	2c00      	cmp	r4, #0
 800597c:	d04b      	beq.n	8005a16 <_malloc_r+0xea>
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	4639      	mov	r1, r7
 8005982:	4630      	mov	r0, r6
 8005984:	eb04 0903 	add.w	r9, r4, r3
 8005988:	f000 fb60 	bl	800604c <_sbrk_r>
 800598c:	4581      	cmp	r9, r0
 800598e:	d142      	bne.n	8005a16 <_malloc_r+0xea>
 8005990:	6821      	ldr	r1, [r4, #0]
 8005992:	4630      	mov	r0, r6
 8005994:	1a6d      	subs	r5, r5, r1
 8005996:	4629      	mov	r1, r5
 8005998:	f7ff ffa6 	bl	80058e8 <sbrk_aligned>
 800599c:	3001      	adds	r0, #1
 800599e:	d03a      	beq.n	8005a16 <_malloc_r+0xea>
 80059a0:	6823      	ldr	r3, [r4, #0]
 80059a2:	442b      	add	r3, r5
 80059a4:	6023      	str	r3, [r4, #0]
 80059a6:	f8d8 3000 	ldr.w	r3, [r8]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	bb62      	cbnz	r2, 8005a08 <_malloc_r+0xdc>
 80059ae:	f8c8 7000 	str.w	r7, [r8]
 80059b2:	e00f      	b.n	80059d4 <_malloc_r+0xa8>
 80059b4:	6822      	ldr	r2, [r4, #0]
 80059b6:	1b52      	subs	r2, r2, r5
 80059b8:	d420      	bmi.n	80059fc <_malloc_r+0xd0>
 80059ba:	2a0b      	cmp	r2, #11
 80059bc:	d917      	bls.n	80059ee <_malloc_r+0xc2>
 80059be:	1961      	adds	r1, r4, r5
 80059c0:	42a3      	cmp	r3, r4
 80059c2:	6025      	str	r5, [r4, #0]
 80059c4:	bf18      	it	ne
 80059c6:	6059      	strne	r1, [r3, #4]
 80059c8:	6863      	ldr	r3, [r4, #4]
 80059ca:	bf08      	it	eq
 80059cc:	f8c8 1000 	streq.w	r1, [r8]
 80059d0:	5162      	str	r2, [r4, r5]
 80059d2:	604b      	str	r3, [r1, #4]
 80059d4:	4630      	mov	r0, r6
 80059d6:	f000 f82f 	bl	8005a38 <__malloc_unlock>
 80059da:	f104 000b 	add.w	r0, r4, #11
 80059de:	1d23      	adds	r3, r4, #4
 80059e0:	f020 0007 	bic.w	r0, r0, #7
 80059e4:	1ac2      	subs	r2, r0, r3
 80059e6:	bf1c      	itt	ne
 80059e8:	1a1b      	subne	r3, r3, r0
 80059ea:	50a3      	strne	r3, [r4, r2]
 80059ec:	e7af      	b.n	800594e <_malloc_r+0x22>
 80059ee:	6862      	ldr	r2, [r4, #4]
 80059f0:	42a3      	cmp	r3, r4
 80059f2:	bf0c      	ite	eq
 80059f4:	f8c8 2000 	streq.w	r2, [r8]
 80059f8:	605a      	strne	r2, [r3, #4]
 80059fa:	e7eb      	b.n	80059d4 <_malloc_r+0xa8>
 80059fc:	4623      	mov	r3, r4
 80059fe:	6864      	ldr	r4, [r4, #4]
 8005a00:	e7ae      	b.n	8005960 <_malloc_r+0x34>
 8005a02:	463c      	mov	r4, r7
 8005a04:	687f      	ldr	r7, [r7, #4]
 8005a06:	e7b6      	b.n	8005976 <_malloc_r+0x4a>
 8005a08:	461a      	mov	r2, r3
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	42a3      	cmp	r3, r4
 8005a0e:	d1fb      	bne.n	8005a08 <_malloc_r+0xdc>
 8005a10:	2300      	movs	r3, #0
 8005a12:	6053      	str	r3, [r2, #4]
 8005a14:	e7de      	b.n	80059d4 <_malloc_r+0xa8>
 8005a16:	230c      	movs	r3, #12
 8005a18:	4630      	mov	r0, r6
 8005a1a:	6033      	str	r3, [r6, #0]
 8005a1c:	f000 f80c 	bl	8005a38 <__malloc_unlock>
 8005a20:	e794      	b.n	800594c <_malloc_r+0x20>
 8005a22:	6005      	str	r5, [r0, #0]
 8005a24:	e7d6      	b.n	80059d4 <_malloc_r+0xa8>
 8005a26:	bf00      	nop
 8005a28:	20000410 	.word	0x20000410

08005a2c <__malloc_lock>:
 8005a2c:	4801      	ldr	r0, [pc, #4]	@ (8005a34 <__malloc_lock+0x8>)
 8005a2e:	f7ff bf11 	b.w	8005854 <__retarget_lock_acquire_recursive>
 8005a32:	bf00      	nop
 8005a34:	20000408 	.word	0x20000408

08005a38 <__malloc_unlock>:
 8005a38:	4801      	ldr	r0, [pc, #4]	@ (8005a40 <__malloc_unlock+0x8>)
 8005a3a:	f7ff bf0c 	b.w	8005856 <__retarget_lock_release_recursive>
 8005a3e:	bf00      	nop
 8005a40:	20000408 	.word	0x20000408

08005a44 <__ssputs_r>:
 8005a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a48:	461f      	mov	r7, r3
 8005a4a:	688e      	ldr	r6, [r1, #8]
 8005a4c:	4682      	mov	sl, r0
 8005a4e:	42be      	cmp	r6, r7
 8005a50:	460c      	mov	r4, r1
 8005a52:	4690      	mov	r8, r2
 8005a54:	680b      	ldr	r3, [r1, #0]
 8005a56:	d82d      	bhi.n	8005ab4 <__ssputs_r+0x70>
 8005a58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a60:	d026      	beq.n	8005ab0 <__ssputs_r+0x6c>
 8005a62:	6965      	ldr	r5, [r4, #20]
 8005a64:	6909      	ldr	r1, [r1, #16]
 8005a66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a6a:	eba3 0901 	sub.w	r9, r3, r1
 8005a6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a72:	1c7b      	adds	r3, r7, #1
 8005a74:	444b      	add	r3, r9
 8005a76:	106d      	asrs	r5, r5, #1
 8005a78:	429d      	cmp	r5, r3
 8005a7a:	bf38      	it	cc
 8005a7c:	461d      	movcc	r5, r3
 8005a7e:	0553      	lsls	r3, r2, #21
 8005a80:	d527      	bpl.n	8005ad2 <__ssputs_r+0x8e>
 8005a82:	4629      	mov	r1, r5
 8005a84:	f7ff ff52 	bl	800592c <_malloc_r>
 8005a88:	4606      	mov	r6, r0
 8005a8a:	b360      	cbz	r0, 8005ae6 <__ssputs_r+0xa2>
 8005a8c:	464a      	mov	r2, r9
 8005a8e:	6921      	ldr	r1, [r4, #16]
 8005a90:	f000 fafa 	bl	8006088 <memcpy>
 8005a94:	89a3      	ldrh	r3, [r4, #12]
 8005a96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a9e:	81a3      	strh	r3, [r4, #12]
 8005aa0:	6126      	str	r6, [r4, #16]
 8005aa2:	444e      	add	r6, r9
 8005aa4:	6026      	str	r6, [r4, #0]
 8005aa6:	463e      	mov	r6, r7
 8005aa8:	6165      	str	r5, [r4, #20]
 8005aaa:	eba5 0509 	sub.w	r5, r5, r9
 8005aae:	60a5      	str	r5, [r4, #8]
 8005ab0:	42be      	cmp	r6, r7
 8005ab2:	d900      	bls.n	8005ab6 <__ssputs_r+0x72>
 8005ab4:	463e      	mov	r6, r7
 8005ab6:	4632      	mov	r2, r6
 8005ab8:	4641      	mov	r1, r8
 8005aba:	6820      	ldr	r0, [r4, #0]
 8005abc:	f000 faac 	bl	8006018 <memmove>
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	68a3      	ldr	r3, [r4, #8]
 8005ac4:	1b9b      	subs	r3, r3, r6
 8005ac6:	60a3      	str	r3, [r4, #8]
 8005ac8:	6823      	ldr	r3, [r4, #0]
 8005aca:	4433      	add	r3, r6
 8005acc:	6023      	str	r3, [r4, #0]
 8005ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad2:	462a      	mov	r2, r5
 8005ad4:	f000 fae6 	bl	80060a4 <_realloc_r>
 8005ad8:	4606      	mov	r6, r0
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d1e0      	bne.n	8005aa0 <__ssputs_r+0x5c>
 8005ade:	4650      	mov	r0, sl
 8005ae0:	6921      	ldr	r1, [r4, #16]
 8005ae2:	f7ff feb9 	bl	8005858 <_free_r>
 8005ae6:	230c      	movs	r3, #12
 8005ae8:	f8ca 3000 	str.w	r3, [sl]
 8005aec:	89a3      	ldrh	r3, [r4, #12]
 8005aee:	f04f 30ff 	mov.w	r0, #4294967295
 8005af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005af6:	81a3      	strh	r3, [r4, #12]
 8005af8:	e7e9      	b.n	8005ace <__ssputs_r+0x8a>
	...

08005afc <_svfiprintf_r>:
 8005afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b00:	4698      	mov	r8, r3
 8005b02:	898b      	ldrh	r3, [r1, #12]
 8005b04:	4607      	mov	r7, r0
 8005b06:	061b      	lsls	r3, r3, #24
 8005b08:	460d      	mov	r5, r1
 8005b0a:	4614      	mov	r4, r2
 8005b0c:	b09d      	sub	sp, #116	@ 0x74
 8005b0e:	d510      	bpl.n	8005b32 <_svfiprintf_r+0x36>
 8005b10:	690b      	ldr	r3, [r1, #16]
 8005b12:	b973      	cbnz	r3, 8005b32 <_svfiprintf_r+0x36>
 8005b14:	2140      	movs	r1, #64	@ 0x40
 8005b16:	f7ff ff09 	bl	800592c <_malloc_r>
 8005b1a:	6028      	str	r0, [r5, #0]
 8005b1c:	6128      	str	r0, [r5, #16]
 8005b1e:	b930      	cbnz	r0, 8005b2e <_svfiprintf_r+0x32>
 8005b20:	230c      	movs	r3, #12
 8005b22:	603b      	str	r3, [r7, #0]
 8005b24:	f04f 30ff 	mov.w	r0, #4294967295
 8005b28:	b01d      	add	sp, #116	@ 0x74
 8005b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2e:	2340      	movs	r3, #64	@ 0x40
 8005b30:	616b      	str	r3, [r5, #20]
 8005b32:	2300      	movs	r3, #0
 8005b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b36:	2320      	movs	r3, #32
 8005b38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b3c:	2330      	movs	r3, #48	@ 0x30
 8005b3e:	f04f 0901 	mov.w	r9, #1
 8005b42:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b46:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005ce0 <_svfiprintf_r+0x1e4>
 8005b4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b4e:	4623      	mov	r3, r4
 8005b50:	469a      	mov	sl, r3
 8005b52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b56:	b10a      	cbz	r2, 8005b5c <_svfiprintf_r+0x60>
 8005b58:	2a25      	cmp	r2, #37	@ 0x25
 8005b5a:	d1f9      	bne.n	8005b50 <_svfiprintf_r+0x54>
 8005b5c:	ebba 0b04 	subs.w	fp, sl, r4
 8005b60:	d00b      	beq.n	8005b7a <_svfiprintf_r+0x7e>
 8005b62:	465b      	mov	r3, fp
 8005b64:	4622      	mov	r2, r4
 8005b66:	4629      	mov	r1, r5
 8005b68:	4638      	mov	r0, r7
 8005b6a:	f7ff ff6b 	bl	8005a44 <__ssputs_r>
 8005b6e:	3001      	adds	r0, #1
 8005b70:	f000 80a7 	beq.w	8005cc2 <_svfiprintf_r+0x1c6>
 8005b74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b76:	445a      	add	r2, fp
 8005b78:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b7a:	f89a 3000 	ldrb.w	r3, [sl]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	f000 809f 	beq.w	8005cc2 <_svfiprintf_r+0x1c6>
 8005b84:	2300      	movs	r3, #0
 8005b86:	f04f 32ff 	mov.w	r2, #4294967295
 8005b8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b8e:	f10a 0a01 	add.w	sl, sl, #1
 8005b92:	9304      	str	r3, [sp, #16]
 8005b94:	9307      	str	r3, [sp, #28]
 8005b96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b9c:	4654      	mov	r4, sl
 8005b9e:	2205      	movs	r2, #5
 8005ba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ba4:	484e      	ldr	r0, [pc, #312]	@ (8005ce0 <_svfiprintf_r+0x1e4>)
 8005ba6:	f000 fa61 	bl	800606c <memchr>
 8005baa:	9a04      	ldr	r2, [sp, #16]
 8005bac:	b9d8      	cbnz	r0, 8005be6 <_svfiprintf_r+0xea>
 8005bae:	06d0      	lsls	r0, r2, #27
 8005bb0:	bf44      	itt	mi
 8005bb2:	2320      	movmi	r3, #32
 8005bb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bb8:	0711      	lsls	r1, r2, #28
 8005bba:	bf44      	itt	mi
 8005bbc:	232b      	movmi	r3, #43	@ 0x2b
 8005bbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bc2:	f89a 3000 	ldrb.w	r3, [sl]
 8005bc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bc8:	d015      	beq.n	8005bf6 <_svfiprintf_r+0xfa>
 8005bca:	4654      	mov	r4, sl
 8005bcc:	2000      	movs	r0, #0
 8005bce:	f04f 0c0a 	mov.w	ip, #10
 8005bd2:	9a07      	ldr	r2, [sp, #28]
 8005bd4:	4621      	mov	r1, r4
 8005bd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005bda:	3b30      	subs	r3, #48	@ 0x30
 8005bdc:	2b09      	cmp	r3, #9
 8005bde:	d94b      	bls.n	8005c78 <_svfiprintf_r+0x17c>
 8005be0:	b1b0      	cbz	r0, 8005c10 <_svfiprintf_r+0x114>
 8005be2:	9207      	str	r2, [sp, #28]
 8005be4:	e014      	b.n	8005c10 <_svfiprintf_r+0x114>
 8005be6:	eba0 0308 	sub.w	r3, r0, r8
 8005bea:	fa09 f303 	lsl.w	r3, r9, r3
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	46a2      	mov	sl, r4
 8005bf2:	9304      	str	r3, [sp, #16]
 8005bf4:	e7d2      	b.n	8005b9c <_svfiprintf_r+0xa0>
 8005bf6:	9b03      	ldr	r3, [sp, #12]
 8005bf8:	1d19      	adds	r1, r3, #4
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	9103      	str	r1, [sp, #12]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	bfbb      	ittet	lt
 8005c02:	425b      	neglt	r3, r3
 8005c04:	f042 0202 	orrlt.w	r2, r2, #2
 8005c08:	9307      	strge	r3, [sp, #28]
 8005c0a:	9307      	strlt	r3, [sp, #28]
 8005c0c:	bfb8      	it	lt
 8005c0e:	9204      	strlt	r2, [sp, #16]
 8005c10:	7823      	ldrb	r3, [r4, #0]
 8005c12:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c14:	d10a      	bne.n	8005c2c <_svfiprintf_r+0x130>
 8005c16:	7863      	ldrb	r3, [r4, #1]
 8005c18:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c1a:	d132      	bne.n	8005c82 <_svfiprintf_r+0x186>
 8005c1c:	9b03      	ldr	r3, [sp, #12]
 8005c1e:	3402      	adds	r4, #2
 8005c20:	1d1a      	adds	r2, r3, #4
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	9203      	str	r2, [sp, #12]
 8005c26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c2a:	9305      	str	r3, [sp, #20]
 8005c2c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005ce4 <_svfiprintf_r+0x1e8>
 8005c30:	2203      	movs	r2, #3
 8005c32:	4650      	mov	r0, sl
 8005c34:	7821      	ldrb	r1, [r4, #0]
 8005c36:	f000 fa19 	bl	800606c <memchr>
 8005c3a:	b138      	cbz	r0, 8005c4c <_svfiprintf_r+0x150>
 8005c3c:	2240      	movs	r2, #64	@ 0x40
 8005c3e:	9b04      	ldr	r3, [sp, #16]
 8005c40:	eba0 000a 	sub.w	r0, r0, sl
 8005c44:	4082      	lsls	r2, r0
 8005c46:	4313      	orrs	r3, r2
 8005c48:	3401      	adds	r4, #1
 8005c4a:	9304      	str	r3, [sp, #16]
 8005c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c50:	2206      	movs	r2, #6
 8005c52:	4825      	ldr	r0, [pc, #148]	@ (8005ce8 <_svfiprintf_r+0x1ec>)
 8005c54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c58:	f000 fa08 	bl	800606c <memchr>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	d036      	beq.n	8005cce <_svfiprintf_r+0x1d2>
 8005c60:	4b22      	ldr	r3, [pc, #136]	@ (8005cec <_svfiprintf_r+0x1f0>)
 8005c62:	bb1b      	cbnz	r3, 8005cac <_svfiprintf_r+0x1b0>
 8005c64:	9b03      	ldr	r3, [sp, #12]
 8005c66:	3307      	adds	r3, #7
 8005c68:	f023 0307 	bic.w	r3, r3, #7
 8005c6c:	3308      	adds	r3, #8
 8005c6e:	9303      	str	r3, [sp, #12]
 8005c70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c72:	4433      	add	r3, r6
 8005c74:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c76:	e76a      	b.n	8005b4e <_svfiprintf_r+0x52>
 8005c78:	460c      	mov	r4, r1
 8005c7a:	2001      	movs	r0, #1
 8005c7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c80:	e7a8      	b.n	8005bd4 <_svfiprintf_r+0xd8>
 8005c82:	2300      	movs	r3, #0
 8005c84:	f04f 0c0a 	mov.w	ip, #10
 8005c88:	4619      	mov	r1, r3
 8005c8a:	3401      	adds	r4, #1
 8005c8c:	9305      	str	r3, [sp, #20]
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c94:	3a30      	subs	r2, #48	@ 0x30
 8005c96:	2a09      	cmp	r2, #9
 8005c98:	d903      	bls.n	8005ca2 <_svfiprintf_r+0x1a6>
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d0c6      	beq.n	8005c2c <_svfiprintf_r+0x130>
 8005c9e:	9105      	str	r1, [sp, #20]
 8005ca0:	e7c4      	b.n	8005c2c <_svfiprintf_r+0x130>
 8005ca2:	4604      	mov	r4, r0
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	fb0c 2101 	mla	r1, ip, r1, r2
 8005caa:	e7f0      	b.n	8005c8e <_svfiprintf_r+0x192>
 8005cac:	ab03      	add	r3, sp, #12
 8005cae:	9300      	str	r3, [sp, #0]
 8005cb0:	462a      	mov	r2, r5
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8005cf0 <_svfiprintf_r+0x1f4>)
 8005cb6:	a904      	add	r1, sp, #16
 8005cb8:	f3af 8000 	nop.w
 8005cbc:	1c42      	adds	r2, r0, #1
 8005cbe:	4606      	mov	r6, r0
 8005cc0:	d1d6      	bne.n	8005c70 <_svfiprintf_r+0x174>
 8005cc2:	89ab      	ldrh	r3, [r5, #12]
 8005cc4:	065b      	lsls	r3, r3, #25
 8005cc6:	f53f af2d 	bmi.w	8005b24 <_svfiprintf_r+0x28>
 8005cca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ccc:	e72c      	b.n	8005b28 <_svfiprintf_r+0x2c>
 8005cce:	ab03      	add	r3, sp, #12
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	462a      	mov	r2, r5
 8005cd4:	4638      	mov	r0, r7
 8005cd6:	4b06      	ldr	r3, [pc, #24]	@ (8005cf0 <_svfiprintf_r+0x1f4>)
 8005cd8:	a904      	add	r1, sp, #16
 8005cda:	f000 f87d 	bl	8005dd8 <_printf_i>
 8005cde:	e7ed      	b.n	8005cbc <_svfiprintf_r+0x1c0>
 8005ce0:	08006232 	.word	0x08006232
 8005ce4:	08006238 	.word	0x08006238
 8005ce8:	0800623c 	.word	0x0800623c
 8005cec:	00000000 	.word	0x00000000
 8005cf0:	08005a45 	.word	0x08005a45

08005cf4 <_printf_common>:
 8005cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf8:	4616      	mov	r6, r2
 8005cfa:	4698      	mov	r8, r3
 8005cfc:	688a      	ldr	r2, [r1, #8]
 8005cfe:	690b      	ldr	r3, [r1, #16]
 8005d00:	4607      	mov	r7, r0
 8005d02:	4293      	cmp	r3, r2
 8005d04:	bfb8      	it	lt
 8005d06:	4613      	movlt	r3, r2
 8005d08:	6033      	str	r3, [r6, #0]
 8005d0a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d0e:	460c      	mov	r4, r1
 8005d10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d14:	b10a      	cbz	r2, 8005d1a <_printf_common+0x26>
 8005d16:	3301      	adds	r3, #1
 8005d18:	6033      	str	r3, [r6, #0]
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	0699      	lsls	r1, r3, #26
 8005d1e:	bf42      	ittt	mi
 8005d20:	6833      	ldrmi	r3, [r6, #0]
 8005d22:	3302      	addmi	r3, #2
 8005d24:	6033      	strmi	r3, [r6, #0]
 8005d26:	6825      	ldr	r5, [r4, #0]
 8005d28:	f015 0506 	ands.w	r5, r5, #6
 8005d2c:	d106      	bne.n	8005d3c <_printf_common+0x48>
 8005d2e:	f104 0a19 	add.w	sl, r4, #25
 8005d32:	68e3      	ldr	r3, [r4, #12]
 8005d34:	6832      	ldr	r2, [r6, #0]
 8005d36:	1a9b      	subs	r3, r3, r2
 8005d38:	42ab      	cmp	r3, r5
 8005d3a:	dc2b      	bgt.n	8005d94 <_printf_common+0xa0>
 8005d3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d40:	6822      	ldr	r2, [r4, #0]
 8005d42:	3b00      	subs	r3, #0
 8005d44:	bf18      	it	ne
 8005d46:	2301      	movne	r3, #1
 8005d48:	0692      	lsls	r2, r2, #26
 8005d4a:	d430      	bmi.n	8005dae <_printf_common+0xba>
 8005d4c:	4641      	mov	r1, r8
 8005d4e:	4638      	mov	r0, r7
 8005d50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d54:	47c8      	blx	r9
 8005d56:	3001      	adds	r0, #1
 8005d58:	d023      	beq.n	8005da2 <_printf_common+0xae>
 8005d5a:	6823      	ldr	r3, [r4, #0]
 8005d5c:	6922      	ldr	r2, [r4, #16]
 8005d5e:	f003 0306 	and.w	r3, r3, #6
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	bf14      	ite	ne
 8005d66:	2500      	movne	r5, #0
 8005d68:	6833      	ldreq	r3, [r6, #0]
 8005d6a:	f04f 0600 	mov.w	r6, #0
 8005d6e:	bf08      	it	eq
 8005d70:	68e5      	ldreq	r5, [r4, #12]
 8005d72:	f104 041a 	add.w	r4, r4, #26
 8005d76:	bf08      	it	eq
 8005d78:	1aed      	subeq	r5, r5, r3
 8005d7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005d7e:	bf08      	it	eq
 8005d80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d84:	4293      	cmp	r3, r2
 8005d86:	bfc4      	itt	gt
 8005d88:	1a9b      	subgt	r3, r3, r2
 8005d8a:	18ed      	addgt	r5, r5, r3
 8005d8c:	42b5      	cmp	r5, r6
 8005d8e:	d11a      	bne.n	8005dc6 <_printf_common+0xd2>
 8005d90:	2000      	movs	r0, #0
 8005d92:	e008      	b.n	8005da6 <_printf_common+0xb2>
 8005d94:	2301      	movs	r3, #1
 8005d96:	4652      	mov	r2, sl
 8005d98:	4641      	mov	r1, r8
 8005d9a:	4638      	mov	r0, r7
 8005d9c:	47c8      	blx	r9
 8005d9e:	3001      	adds	r0, #1
 8005da0:	d103      	bne.n	8005daa <_printf_common+0xb6>
 8005da2:	f04f 30ff 	mov.w	r0, #4294967295
 8005da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005daa:	3501      	adds	r5, #1
 8005dac:	e7c1      	b.n	8005d32 <_printf_common+0x3e>
 8005dae:	2030      	movs	r0, #48	@ 0x30
 8005db0:	18e1      	adds	r1, r4, r3
 8005db2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005dbc:	4422      	add	r2, r4
 8005dbe:	3302      	adds	r3, #2
 8005dc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005dc4:	e7c2      	b.n	8005d4c <_printf_common+0x58>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	4622      	mov	r2, r4
 8005dca:	4641      	mov	r1, r8
 8005dcc:	4638      	mov	r0, r7
 8005dce:	47c8      	blx	r9
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	d0e6      	beq.n	8005da2 <_printf_common+0xae>
 8005dd4:	3601      	adds	r6, #1
 8005dd6:	e7d9      	b.n	8005d8c <_printf_common+0x98>

08005dd8 <_printf_i>:
 8005dd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ddc:	7e0f      	ldrb	r7, [r1, #24]
 8005dde:	4691      	mov	r9, r2
 8005de0:	2f78      	cmp	r7, #120	@ 0x78
 8005de2:	4680      	mov	r8, r0
 8005de4:	460c      	mov	r4, r1
 8005de6:	469a      	mov	sl, r3
 8005de8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005dea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005dee:	d807      	bhi.n	8005e00 <_printf_i+0x28>
 8005df0:	2f62      	cmp	r7, #98	@ 0x62
 8005df2:	d80a      	bhi.n	8005e0a <_printf_i+0x32>
 8005df4:	2f00      	cmp	r7, #0
 8005df6:	f000 80d3 	beq.w	8005fa0 <_printf_i+0x1c8>
 8005dfa:	2f58      	cmp	r7, #88	@ 0x58
 8005dfc:	f000 80ba 	beq.w	8005f74 <_printf_i+0x19c>
 8005e00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e08:	e03a      	b.n	8005e80 <_printf_i+0xa8>
 8005e0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e0e:	2b15      	cmp	r3, #21
 8005e10:	d8f6      	bhi.n	8005e00 <_printf_i+0x28>
 8005e12:	a101      	add	r1, pc, #4	@ (adr r1, 8005e18 <_printf_i+0x40>)
 8005e14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e18:	08005e71 	.word	0x08005e71
 8005e1c:	08005e85 	.word	0x08005e85
 8005e20:	08005e01 	.word	0x08005e01
 8005e24:	08005e01 	.word	0x08005e01
 8005e28:	08005e01 	.word	0x08005e01
 8005e2c:	08005e01 	.word	0x08005e01
 8005e30:	08005e85 	.word	0x08005e85
 8005e34:	08005e01 	.word	0x08005e01
 8005e38:	08005e01 	.word	0x08005e01
 8005e3c:	08005e01 	.word	0x08005e01
 8005e40:	08005e01 	.word	0x08005e01
 8005e44:	08005f87 	.word	0x08005f87
 8005e48:	08005eaf 	.word	0x08005eaf
 8005e4c:	08005f41 	.word	0x08005f41
 8005e50:	08005e01 	.word	0x08005e01
 8005e54:	08005e01 	.word	0x08005e01
 8005e58:	08005fa9 	.word	0x08005fa9
 8005e5c:	08005e01 	.word	0x08005e01
 8005e60:	08005eaf 	.word	0x08005eaf
 8005e64:	08005e01 	.word	0x08005e01
 8005e68:	08005e01 	.word	0x08005e01
 8005e6c:	08005f49 	.word	0x08005f49
 8005e70:	6833      	ldr	r3, [r6, #0]
 8005e72:	1d1a      	adds	r2, r3, #4
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6032      	str	r2, [r6, #0]
 8005e78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e80:	2301      	movs	r3, #1
 8005e82:	e09e      	b.n	8005fc2 <_printf_i+0x1ea>
 8005e84:	6833      	ldr	r3, [r6, #0]
 8005e86:	6820      	ldr	r0, [r4, #0]
 8005e88:	1d19      	adds	r1, r3, #4
 8005e8a:	6031      	str	r1, [r6, #0]
 8005e8c:	0606      	lsls	r6, r0, #24
 8005e8e:	d501      	bpl.n	8005e94 <_printf_i+0xbc>
 8005e90:	681d      	ldr	r5, [r3, #0]
 8005e92:	e003      	b.n	8005e9c <_printf_i+0xc4>
 8005e94:	0645      	lsls	r5, r0, #25
 8005e96:	d5fb      	bpl.n	8005e90 <_printf_i+0xb8>
 8005e98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e9c:	2d00      	cmp	r5, #0
 8005e9e:	da03      	bge.n	8005ea8 <_printf_i+0xd0>
 8005ea0:	232d      	movs	r3, #45	@ 0x2d
 8005ea2:	426d      	negs	r5, r5
 8005ea4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ea8:	230a      	movs	r3, #10
 8005eaa:	4859      	ldr	r0, [pc, #356]	@ (8006010 <_printf_i+0x238>)
 8005eac:	e011      	b.n	8005ed2 <_printf_i+0xfa>
 8005eae:	6821      	ldr	r1, [r4, #0]
 8005eb0:	6833      	ldr	r3, [r6, #0]
 8005eb2:	0608      	lsls	r0, r1, #24
 8005eb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005eb8:	d402      	bmi.n	8005ec0 <_printf_i+0xe8>
 8005eba:	0649      	lsls	r1, r1, #25
 8005ebc:	bf48      	it	mi
 8005ebe:	b2ad      	uxthmi	r5, r5
 8005ec0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ec2:	6033      	str	r3, [r6, #0]
 8005ec4:	bf14      	ite	ne
 8005ec6:	230a      	movne	r3, #10
 8005ec8:	2308      	moveq	r3, #8
 8005eca:	4851      	ldr	r0, [pc, #324]	@ (8006010 <_printf_i+0x238>)
 8005ecc:	2100      	movs	r1, #0
 8005ece:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ed2:	6866      	ldr	r6, [r4, #4]
 8005ed4:	2e00      	cmp	r6, #0
 8005ed6:	bfa8      	it	ge
 8005ed8:	6821      	ldrge	r1, [r4, #0]
 8005eda:	60a6      	str	r6, [r4, #8]
 8005edc:	bfa4      	itt	ge
 8005ede:	f021 0104 	bicge.w	r1, r1, #4
 8005ee2:	6021      	strge	r1, [r4, #0]
 8005ee4:	b90d      	cbnz	r5, 8005eea <_printf_i+0x112>
 8005ee6:	2e00      	cmp	r6, #0
 8005ee8:	d04b      	beq.n	8005f82 <_printf_i+0x1aa>
 8005eea:	4616      	mov	r6, r2
 8005eec:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ef0:	fb03 5711 	mls	r7, r3, r1, r5
 8005ef4:	5dc7      	ldrb	r7, [r0, r7]
 8005ef6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005efa:	462f      	mov	r7, r5
 8005efc:	42bb      	cmp	r3, r7
 8005efe:	460d      	mov	r5, r1
 8005f00:	d9f4      	bls.n	8005eec <_printf_i+0x114>
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	d10b      	bne.n	8005f1e <_printf_i+0x146>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	07df      	lsls	r7, r3, #31
 8005f0a:	d508      	bpl.n	8005f1e <_printf_i+0x146>
 8005f0c:	6923      	ldr	r3, [r4, #16]
 8005f0e:	6861      	ldr	r1, [r4, #4]
 8005f10:	4299      	cmp	r1, r3
 8005f12:	bfde      	ittt	le
 8005f14:	2330      	movle	r3, #48	@ 0x30
 8005f16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f1e:	1b92      	subs	r2, r2, r6
 8005f20:	6122      	str	r2, [r4, #16]
 8005f22:	464b      	mov	r3, r9
 8005f24:	4621      	mov	r1, r4
 8005f26:	4640      	mov	r0, r8
 8005f28:	f8cd a000 	str.w	sl, [sp]
 8005f2c:	aa03      	add	r2, sp, #12
 8005f2e:	f7ff fee1 	bl	8005cf4 <_printf_common>
 8005f32:	3001      	adds	r0, #1
 8005f34:	d14a      	bne.n	8005fcc <_printf_i+0x1f4>
 8005f36:	f04f 30ff 	mov.w	r0, #4294967295
 8005f3a:	b004      	add	sp, #16
 8005f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	f043 0320 	orr.w	r3, r3, #32
 8005f46:	6023      	str	r3, [r4, #0]
 8005f48:	2778      	movs	r7, #120	@ 0x78
 8005f4a:	4832      	ldr	r0, [pc, #200]	@ (8006014 <_printf_i+0x23c>)
 8005f4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	6831      	ldr	r1, [r6, #0]
 8005f54:	061f      	lsls	r7, r3, #24
 8005f56:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f5a:	d402      	bmi.n	8005f62 <_printf_i+0x18a>
 8005f5c:	065f      	lsls	r7, r3, #25
 8005f5e:	bf48      	it	mi
 8005f60:	b2ad      	uxthmi	r5, r5
 8005f62:	6031      	str	r1, [r6, #0]
 8005f64:	07d9      	lsls	r1, r3, #31
 8005f66:	bf44      	itt	mi
 8005f68:	f043 0320 	orrmi.w	r3, r3, #32
 8005f6c:	6023      	strmi	r3, [r4, #0]
 8005f6e:	b11d      	cbz	r5, 8005f78 <_printf_i+0x1a0>
 8005f70:	2310      	movs	r3, #16
 8005f72:	e7ab      	b.n	8005ecc <_printf_i+0xf4>
 8005f74:	4826      	ldr	r0, [pc, #152]	@ (8006010 <_printf_i+0x238>)
 8005f76:	e7e9      	b.n	8005f4c <_printf_i+0x174>
 8005f78:	6823      	ldr	r3, [r4, #0]
 8005f7a:	f023 0320 	bic.w	r3, r3, #32
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	e7f6      	b.n	8005f70 <_printf_i+0x198>
 8005f82:	4616      	mov	r6, r2
 8005f84:	e7bd      	b.n	8005f02 <_printf_i+0x12a>
 8005f86:	6833      	ldr	r3, [r6, #0]
 8005f88:	6825      	ldr	r5, [r4, #0]
 8005f8a:	1d18      	adds	r0, r3, #4
 8005f8c:	6961      	ldr	r1, [r4, #20]
 8005f8e:	6030      	str	r0, [r6, #0]
 8005f90:	062e      	lsls	r6, r5, #24
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	d501      	bpl.n	8005f9a <_printf_i+0x1c2>
 8005f96:	6019      	str	r1, [r3, #0]
 8005f98:	e002      	b.n	8005fa0 <_printf_i+0x1c8>
 8005f9a:	0668      	lsls	r0, r5, #25
 8005f9c:	d5fb      	bpl.n	8005f96 <_printf_i+0x1be>
 8005f9e:	8019      	strh	r1, [r3, #0]
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	4616      	mov	r6, r2
 8005fa4:	6123      	str	r3, [r4, #16]
 8005fa6:	e7bc      	b.n	8005f22 <_printf_i+0x14a>
 8005fa8:	6833      	ldr	r3, [r6, #0]
 8005faa:	2100      	movs	r1, #0
 8005fac:	1d1a      	adds	r2, r3, #4
 8005fae:	6032      	str	r2, [r6, #0]
 8005fb0:	681e      	ldr	r6, [r3, #0]
 8005fb2:	6862      	ldr	r2, [r4, #4]
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	f000 f859 	bl	800606c <memchr>
 8005fba:	b108      	cbz	r0, 8005fc0 <_printf_i+0x1e8>
 8005fbc:	1b80      	subs	r0, r0, r6
 8005fbe:	6060      	str	r0, [r4, #4]
 8005fc0:	6863      	ldr	r3, [r4, #4]
 8005fc2:	6123      	str	r3, [r4, #16]
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fca:	e7aa      	b.n	8005f22 <_printf_i+0x14a>
 8005fcc:	4632      	mov	r2, r6
 8005fce:	4649      	mov	r1, r9
 8005fd0:	4640      	mov	r0, r8
 8005fd2:	6923      	ldr	r3, [r4, #16]
 8005fd4:	47d0      	blx	sl
 8005fd6:	3001      	adds	r0, #1
 8005fd8:	d0ad      	beq.n	8005f36 <_printf_i+0x15e>
 8005fda:	6823      	ldr	r3, [r4, #0]
 8005fdc:	079b      	lsls	r3, r3, #30
 8005fde:	d413      	bmi.n	8006008 <_printf_i+0x230>
 8005fe0:	68e0      	ldr	r0, [r4, #12]
 8005fe2:	9b03      	ldr	r3, [sp, #12]
 8005fe4:	4298      	cmp	r0, r3
 8005fe6:	bfb8      	it	lt
 8005fe8:	4618      	movlt	r0, r3
 8005fea:	e7a6      	b.n	8005f3a <_printf_i+0x162>
 8005fec:	2301      	movs	r3, #1
 8005fee:	4632      	mov	r2, r6
 8005ff0:	4649      	mov	r1, r9
 8005ff2:	4640      	mov	r0, r8
 8005ff4:	47d0      	blx	sl
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	d09d      	beq.n	8005f36 <_printf_i+0x15e>
 8005ffa:	3501      	adds	r5, #1
 8005ffc:	68e3      	ldr	r3, [r4, #12]
 8005ffe:	9903      	ldr	r1, [sp, #12]
 8006000:	1a5b      	subs	r3, r3, r1
 8006002:	42ab      	cmp	r3, r5
 8006004:	dcf2      	bgt.n	8005fec <_printf_i+0x214>
 8006006:	e7eb      	b.n	8005fe0 <_printf_i+0x208>
 8006008:	2500      	movs	r5, #0
 800600a:	f104 0619 	add.w	r6, r4, #25
 800600e:	e7f5      	b.n	8005ffc <_printf_i+0x224>
 8006010:	08006243 	.word	0x08006243
 8006014:	08006254 	.word	0x08006254

08006018 <memmove>:
 8006018:	4288      	cmp	r0, r1
 800601a:	b510      	push	{r4, lr}
 800601c:	eb01 0402 	add.w	r4, r1, r2
 8006020:	d902      	bls.n	8006028 <memmove+0x10>
 8006022:	4284      	cmp	r4, r0
 8006024:	4623      	mov	r3, r4
 8006026:	d807      	bhi.n	8006038 <memmove+0x20>
 8006028:	1e43      	subs	r3, r0, #1
 800602a:	42a1      	cmp	r1, r4
 800602c:	d008      	beq.n	8006040 <memmove+0x28>
 800602e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006032:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006036:	e7f8      	b.n	800602a <memmove+0x12>
 8006038:	4601      	mov	r1, r0
 800603a:	4402      	add	r2, r0
 800603c:	428a      	cmp	r2, r1
 800603e:	d100      	bne.n	8006042 <memmove+0x2a>
 8006040:	bd10      	pop	{r4, pc}
 8006042:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006046:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800604a:	e7f7      	b.n	800603c <memmove+0x24>

0800604c <_sbrk_r>:
 800604c:	b538      	push	{r3, r4, r5, lr}
 800604e:	2300      	movs	r3, #0
 8006050:	4d05      	ldr	r5, [pc, #20]	@ (8006068 <_sbrk_r+0x1c>)
 8006052:	4604      	mov	r4, r0
 8006054:	4608      	mov	r0, r1
 8006056:	602b      	str	r3, [r5, #0]
 8006058:	f7fc fbd4 	bl	8002804 <_sbrk>
 800605c:	1c43      	adds	r3, r0, #1
 800605e:	d102      	bne.n	8006066 <_sbrk_r+0x1a>
 8006060:	682b      	ldr	r3, [r5, #0]
 8006062:	b103      	cbz	r3, 8006066 <_sbrk_r+0x1a>
 8006064:	6023      	str	r3, [r4, #0]
 8006066:	bd38      	pop	{r3, r4, r5, pc}
 8006068:	20000404 	.word	0x20000404

0800606c <memchr>:
 800606c:	4603      	mov	r3, r0
 800606e:	b510      	push	{r4, lr}
 8006070:	b2c9      	uxtb	r1, r1
 8006072:	4402      	add	r2, r0
 8006074:	4293      	cmp	r3, r2
 8006076:	4618      	mov	r0, r3
 8006078:	d101      	bne.n	800607e <memchr+0x12>
 800607a:	2000      	movs	r0, #0
 800607c:	e003      	b.n	8006086 <memchr+0x1a>
 800607e:	7804      	ldrb	r4, [r0, #0]
 8006080:	3301      	adds	r3, #1
 8006082:	428c      	cmp	r4, r1
 8006084:	d1f6      	bne.n	8006074 <memchr+0x8>
 8006086:	bd10      	pop	{r4, pc}

08006088 <memcpy>:
 8006088:	440a      	add	r2, r1
 800608a:	4291      	cmp	r1, r2
 800608c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006090:	d100      	bne.n	8006094 <memcpy+0xc>
 8006092:	4770      	bx	lr
 8006094:	b510      	push	{r4, lr}
 8006096:	f811 4b01 	ldrb.w	r4, [r1], #1
 800609a:	4291      	cmp	r1, r2
 800609c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060a0:	d1f9      	bne.n	8006096 <memcpy+0xe>
 80060a2:	bd10      	pop	{r4, pc}

080060a4 <_realloc_r>:
 80060a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a8:	4680      	mov	r8, r0
 80060aa:	4615      	mov	r5, r2
 80060ac:	460c      	mov	r4, r1
 80060ae:	b921      	cbnz	r1, 80060ba <_realloc_r+0x16>
 80060b0:	4611      	mov	r1, r2
 80060b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060b6:	f7ff bc39 	b.w	800592c <_malloc_r>
 80060ba:	b92a      	cbnz	r2, 80060c8 <_realloc_r+0x24>
 80060bc:	f7ff fbcc 	bl	8005858 <_free_r>
 80060c0:	2400      	movs	r4, #0
 80060c2:	4620      	mov	r0, r4
 80060c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060c8:	f000 f81a 	bl	8006100 <_malloc_usable_size_r>
 80060cc:	4285      	cmp	r5, r0
 80060ce:	4606      	mov	r6, r0
 80060d0:	d802      	bhi.n	80060d8 <_realloc_r+0x34>
 80060d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80060d6:	d8f4      	bhi.n	80060c2 <_realloc_r+0x1e>
 80060d8:	4629      	mov	r1, r5
 80060da:	4640      	mov	r0, r8
 80060dc:	f7ff fc26 	bl	800592c <_malloc_r>
 80060e0:	4607      	mov	r7, r0
 80060e2:	2800      	cmp	r0, #0
 80060e4:	d0ec      	beq.n	80060c0 <_realloc_r+0x1c>
 80060e6:	42b5      	cmp	r5, r6
 80060e8:	462a      	mov	r2, r5
 80060ea:	4621      	mov	r1, r4
 80060ec:	bf28      	it	cs
 80060ee:	4632      	movcs	r2, r6
 80060f0:	f7ff ffca 	bl	8006088 <memcpy>
 80060f4:	4621      	mov	r1, r4
 80060f6:	4640      	mov	r0, r8
 80060f8:	f7ff fbae 	bl	8005858 <_free_r>
 80060fc:	463c      	mov	r4, r7
 80060fe:	e7e0      	b.n	80060c2 <_realloc_r+0x1e>

08006100 <_malloc_usable_size_r>:
 8006100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006104:	1f18      	subs	r0, r3, #4
 8006106:	2b00      	cmp	r3, #0
 8006108:	bfbc      	itt	lt
 800610a:	580b      	ldrlt	r3, [r1, r0]
 800610c:	18c0      	addlt	r0, r0, r3
 800610e:	4770      	bx	lr

08006110 <_init>:
 8006110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006112:	bf00      	nop
 8006114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006116:	bc08      	pop	{r3}
 8006118:	469e      	mov	lr, r3
 800611a:	4770      	bx	lr

0800611c <_fini>:
 800611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611e:	bf00      	nop
 8006120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006122:	bc08      	pop	{r3}
 8006124:	469e      	mov	lr, r3
 8006126:	4770      	bx	lr
