# Library files

set tech_lef "/home/hong/Chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__max.tlef"
set std_cell_lef "/home/hong/Chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef"
set liberty_file "/home/hong/Chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_100C_1v95.lib"

set tapcell_args "-distance 148 \
     -tapcell_master sky130_fd_sc_hd__tap_1 \
      -endcap_master sky130_fd_sc_hd__tap_1"

set density 0.8
# Placement
set global_routing_layer_adjustments {{met1 0} {met2 0} {met3 0} {met4 0} {met5 0}}
set global_routing_layers met1-met5
set global_routing_clock_layers met3-met5
set global_place_pad 1
set io_placer_hor_layer met3
set io_placer_ver_layer met2
set layer_rc_file "/home/hong/Workplace/CPU/PD_design/RC_CPU.rc"
set slew_margin 0
set cap_margin 0
set tie_separation 2
set tielo_port "sky130_fd_sc_hd__conb_1/LO"
set tiehi_port "sky130_fd_sc_hd__conb_1/HI"
set dont_use {sky130_fd_sc_hd__probe_p_* sky130_fd_sc_hd__probec_p_*}

# CTS
set cts_buffer "sky130_fd_sc_hd__clkbuf_8"
set cts_cluster_diameter 100

# Routing
set min_routing_layer met1
set max_routing_layer met5

# Filler placement
set filler_cells sky130_fd_sc_hd__fill_*

# Extraction
set rcx_rules_file "/home/hong/Workplace/CPU/PD_design/Finish/CPU.rcx_rules"

