# do decode7seg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:51 on Nov 04,2018
# vlog -work work decode7seg.vo 
# -- Compiling module decode7seg
# 
# Top level modules:
# 	decode7seg
# End time: 14:10:52 on Nov 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:52 on Nov 04,2018
# vlog -work work Waveform2.vwf.vt 
# -- Compiling module decode7seg_vlg_vec_tst
# 
# Top level modules:
# 	decode7seg_vlg_vec_tst
# End time: 14:10:53 on Nov 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.decode7seg_vlg_vec_tst 
# Start time: 14:10:56 on Nov 04,2018
# Loading work.decode7seg_vlg_vec_tst
# Loading work.decode7seg
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform2.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /decode7seg_vlg_vec_tst
# End time: 14:10:59 on Nov 04,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
