Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 23:07:17 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 342 register/latch pins with no clock driven by root clock pin: clk_1kHz_gen/output_clock_reg/Q (HIGH)

 There are 476 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_gen/output_clock_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[16]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.522        0.000                      0                  130        0.091        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.522        0.000                      0                  130        0.091        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.704ns (17.652%)  route 3.284ns (82.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.391     9.063    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.704ns (17.652%)  route 3.284ns (82.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.391     9.063    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.704ns (17.652%)  route 3.284ns (82.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.391     9.063    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[22]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.704ns (17.652%)  route 3.284ns (82.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.391     9.063    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[23]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y50         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.692%)  route 3.275ns (82.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.382     9.054    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.692%)  route 3.275ns (82.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.382     9.054    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.692%)  route 3.275ns (82.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.382     9.054    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.692%)  route 3.275ns (82.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk_1kHz_gen/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.875     6.406    clk_1kHz_gen/COUNT_reg[25]
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.530 r  clk_1kHz_gen/COUNT[0]_i_5__0/O
                         net (fo=2, routed)           1.018     7.548    clk_1kHz_gen/COUNT[0]_i_5__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.672 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.382     9.054    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk_1kHz_gen/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.274%)  route 3.064ns (78.726%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_6p25MHz_gen/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.859     6.391    clk_6p25MHz_gen/COUNT_reg[8]
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.515 r  clk_6p25MHz_gen/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.594     7.109    clk_6p25MHz_gen/COUNT[0]_i_7__0_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.233 r  clk_6p25MHz_gen/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.462     7.695    clk_6p25MHz_gen/COUNT[0]_i_4_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.819 r  clk_6p25MHz_gen/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.150     8.969    clk_6p25MHz_gen/clear
    SLICE_X47Y48         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[0]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y48         FDRE (Setup_fdre_C_R)       -0.429    14.506    clk_6p25MHz_gen/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.274%)  route 3.064ns (78.726%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.556     5.077    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  clk_6p25MHz_gen/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.859     6.391    clk_6p25MHz_gen/COUNT_reg[8]
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.515 r  clk_6p25MHz_gen/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.594     7.109    clk_6p25MHz_gen/COUNT[0]_i_7__0_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.233 r  clk_6p25MHz_gen/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.462     7.695    clk_6p25MHz_gen/COUNT[0]_i_4_n_0
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.819 r  clk_6p25MHz_gen/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.150     8.969    clk_6p25MHz_gen/clear
    SLICE_X47Y48         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.449    14.790    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[1]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X47Y48         FDRE (Setup_fdre_C_R)       -0.429    14.506    clk_6p25MHz_gen/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/output_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.360%)  route 0.264ns (58.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_6p25MHz_gen/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.264     1.853    clk_6p25MHz_gen/COUNT_reg[0]
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  clk_6p25MHz_gen/output_clock_i_1/O
                         net (fo=1, routed)           0.000     1.898    clk_6p25MHz_gen/output_clock_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  clk_6p25MHz_gen/output_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  clk_6p25MHz_gen/output_clock_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091     1.807    clk_6p25MHz_gen/output_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_6p25MHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.709    clk_6p25MHz_gen/COUNT_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  clk_6p25MHz_gen/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_6p25MHz_gen/COUNT_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  clk_6p25MHz_gen/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    clk_6p25MHz_gen/COUNT_reg[8]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_6p25MHz_gen/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.120     1.708    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_1kHz_gen/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_1kHz_gen/COUNT_reg[16]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk_1kHz_gen/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    clk_1kHz_gen/COUNT_reg[20]_i_1__0_n_7
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_6p25MHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.709    clk_6p25MHz_gen/COUNT_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  clk_6p25MHz_gen/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_6p25MHz_gen/COUNT_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  clk_6p25MHz_gen/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    clk_6p25MHz_gen/COUNT_reg[8]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_6p25MHz_gen/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.120     1.708    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_1kHz_gen/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_1kHz_gen/COUNT_reg[16]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk_1kHz_gen/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    clk_1kHz_gen/COUNT_reg[20]_i_1__0_n_5
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_6p25MHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.709    clk_6p25MHz_gen/COUNT_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  clk_6p25MHz_gen/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_6p25MHz_gen/COUNT_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  clk_6p25MHz_gen/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    clk_6p25MHz_gen/COUNT_reg[8]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_6p25MHz_gen/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_6p25MHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.709    clk_6p25MHz_gen/COUNT_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  clk_6p25MHz_gen/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_6p25MHz_gen/COUNT_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  clk_6p25MHz_gen/COUNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    clk_6p25MHz_gen/COUNT_reg[8]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_6p25MHz_gen/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.120     1.708    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_1kHz_gen/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_1kHz_gen/COUNT_reg[16]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk_1kHz_gen/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    clk_1kHz_gen/COUNT_reg[20]_i_1__0_n_6
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.120     1.708    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_1kHz_gen/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_1kHz_gen/COUNT_reg[16]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk_1kHz_gen/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    clk_1kHz_gen/COUNT_reg[20]_i_1__0_n_4
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_1kHz_gen/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk_6p25MHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz_gen/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_6p25MHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.709    clk_6p25MHz_gen/COUNT_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  clk_6p25MHz_gen/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_6p25MHz_gen/COUNT_reg[4]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  clk_6p25MHz_gen/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    clk_6p25MHz_gen/COUNT_reg[8]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  clk_6p25MHz_gen/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    clk_6p25MHz_gen/COUNT_reg[12]_i_1_n_7
    SLICE_X47Y51         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clk_6p25MHz_gen/basys_clock_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  clk_6p25MHz_gen/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_6p25MHz_gen/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clk_1kHz_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_1kHz_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_1kHz_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   clk_1kHz_gen/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   clk_1kHz_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_1kHz_gen/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_1kHz_gen/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_1kHz_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_1kHz_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_1kHz_gen/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_1kHz_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_1kHz_gen/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   clk_1kHz_gen/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   clk_1kHz_gen/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   clk_1kHz_gen/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   clk_1kHz_gen/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_1kHz_gen/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_1kHz_gen/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_1kHz_gen/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_1kHz_gen/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   clk_1kHz_gen/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   clk_1kHz_gen/COUNT_reg[29]/C



