<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: fsm_extract.cc Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d1/d38/fsm__extract_8cc_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">fsm_extract.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d1/d38/fsm__extract_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  yosys -- Yosys Open SYnthesis Suite</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Copyright (C) 2012  Clifford Wolf &lt;clifford@clifford.at&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Permission to use, copy, modify, and/or distribute this software for any</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  purpose with or without fee is hereby granted, provided that the above</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  copyright notice and this permission notice appear in all copies.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// [[CITE]]</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// Yiqiong Shi; Chan Wai Ting; Bah-Hwee Gwee; Ye Ren, &quot;A highly efficient method for extracting FSMs from flattened gate-level netlist,&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on , vol., no., pp.2610,2613, May 30 2010-June 2 2010</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// doi: 10.1109/ISCAS.2010.5537093</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d7f/log_8h.html">kernel/log.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d80/register_8h.html">kernel/register.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d98/sigtools_8h.html">kernel/sigtools.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d2/d09/consteval_8h.html">kernel/consteval.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d51/celltypes_8h.html">kernel/celltypes.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/dfb/fsmdata_8h.html">fsmdata.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">   35</a></span>&#160;<span class="keyword">static</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">   36</a></span>&#160;<span class="keyword">static</span> <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#a1063bf934787259dc403093b1d9b3a94">   37</a></span>&#160;<span class="keyword">typedef</span> std::pair&lt;RTLIL::IdString, RTLIL::IdString&gt; <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a1063bf934787259dc403093b1d9b3a94">sig2driver_entry_t</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#a1abe946f4eb3b2983a7806e6ae2c68ae">   38</a></span>&#160;<span class="keyword">static</span> <a class="code" href="../../d2/de4/structSigSet.html">SigSet&lt;sig2driver_entry_t&gt;</a> <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a>, <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a1abe946f4eb3b2983a7806e6ae2c68ae">sig2trigger</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">   39</a></span>&#160;<span class="keyword">static</span> std::map&lt;RTLIL::SigBit, std::set&lt;RTLIL::SigBit&gt;&gt; <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">   41</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig, <span class="keyword">const</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;dff_out, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;ctrl, std::map&lt;RTLIL::Const, int&gt; &amp;<a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>, <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> *reset_state = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;{</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(dff_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(), <span class="keyword">false</span>);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordflow">if</span> (sig == dff_out)</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>()) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a>() &amp;&amp; states.count(sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>()) == 0) {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found state code: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig));</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            states[sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>()] = -1;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    }</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    std::set&lt;sig2driver_entry_t&gt; cellport_list;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    sig2driver.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(sig, cellport_list);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list)</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <span class="keywordflow">if</span> ((cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$mux&quot;</span> &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$pmux&quot;</span>) || cellport.second != <span class="stringliteral">&quot;\\Y&quot;</span>) {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  unexpected cell type %s (%s) found in state selection tree.\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        }</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_aa = sig;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        sig_aa.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(sig_y, sig_a);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_bb;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_b)/<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a); i++) {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> s = sig;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            s.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(sig_y, sig_b.extract(i*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a), <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a)));</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(s);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        }</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">if</span> (reset_state &amp;&amp; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(*reset_state).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c">is_fully_undef</a>())</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                <span class="keywordflow">if</span> (sig_aa.is_fully_def())</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                    *reset_state = sig_aa.as_const();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a>())</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                    *reset_state = sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>();</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found reset state: %s (guessed from mux tree)\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(*reset_state));</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            } <span class="keywordflow">while</span> (0);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">if</span> (ctrl.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(sig_s).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found ctrl input: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig_s));</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            ctrl.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_s);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a>(sig_aa, dff_out, ctrl, states))</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_bb)/<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_aa); i++) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a>(sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_aa), <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_aa)), dff_out, ctrl, <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>))</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        }</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">  110</a></span>&#160;<span class="keyword">static</span> <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> <a class="code" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a>(<a class="code" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;ce, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a> noconst_state, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dont_care = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>())</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">if</span> (dont_care.size() &gt; 0) {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig); i++)</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <span class="keywordflow">if</span> (dont_care.extract(sig[i]).size() &gt; 0)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                sig[i] = noconst_state;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig); i++)</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">if</span> (sig[i].wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            sig[i] = noconst_state;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>();</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">  128</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(<a class="code" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;ce, <a class="code" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;ce_nostop, <a class="code" href="../../dd/d2c/structFsmData.html">FsmData</a> &amp;fsm_data, std::map&lt;RTLIL::Const, int&gt; &amp;<a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>, <span class="keywordtype">int</span> state_in, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_in, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_out, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dff_in, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dont_care)</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordtype">bool</span> undef_bit_in_next_state_mode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> undef, constval;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> (ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(ctrl_out, undef) &amp;&amp; ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(dff_in, undef))</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">if</span> (0) {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;undef_bit_in_next_state:</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : dff_in)</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                <span class="keywordflow">if</span> (bit.wire != <span class="keyword">nullptr</span>) bit = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : ctrl_out)</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                <span class="keywordflow">if</span> (bit.wire != <span class="keyword">nullptr</span>) bit = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            undef_bit_in_next_state_mode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        }</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(ctrl_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() &amp;&amp; dff_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>());</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <a class="code" href="../../da/d80/structFsmData_1_1transition__t.html">FsmData::transition_t</a> tr;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        tr.<a class="code" href="../../da/d80/structFsmData_1_1transition__t.html#a8c0c39cb7f77246fcc661758ad7f3b49">ctrl_in</a> = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a>(ce, ctrl_in, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::State::Sa</a>, dont_care);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        tr.ctrl_out = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a>(ce, ctrl_out, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        std::map&lt;RTLIL::SigBit, int&gt; ctrl_in_bit_indices;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(ctrl_in); i++)</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            ctrl_in_bit_indices[ctrl_in[i]] = i;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : ctrl_in_bit_indices)</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keywordflow">if</span> (tr.ctrl_in.bits.at(it.second) == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a> &amp;&amp; <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.count(it.first) != 0)</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;dc_bit : <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.at(it.first))</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                    <span class="keywordflow">if</span> (ctrl_in_bit_indices.count(dc_bit))</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                        tr.ctrl_in.bits.at(ctrl_in_bit_indices.at(dc_bit)) = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::State::Sa</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> log_state_in = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#aa7b97c4785530b9c6a7a012e9f60e4a7">state_bits</a>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">if</span> (state_in &gt;= 0)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            log_state_in = fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.at(state_in);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keywordflow">if</span> (states.count(ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>(dff_in)).as_const()) == 0) {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  transition: %10s %s -&gt; INVALID_STATE(%s) %s  &lt;ignored invalid transistion!&gt;%s\n&quot;</span>,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(log_state_in), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_in),</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>(dff_in))), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_out),</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                    undef_bit_in_next_state_mode ? <span class="stringliteral">&quot; SHORTENED&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        tr.state_in = state_in;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        tr.state_out = states.at(ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>(dff_in)).as_const());</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">if</span> (dff_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a>()) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a94bf75e1d814dba04b85d9b7150aad5c">transition_table</a>.push_back(tr);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  transition: %10s %s -&gt; %10s %s\n&quot;</span>,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(log_state_in), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_in),</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[tr.state_out]), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_out));</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  transition: %10s %s -&gt; %10s %s  &lt;ignored undef transistion!&gt;\n&quot;</span>,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(log_state_in), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_in),</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[tr.state_out]), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_out));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : dff_in)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keywordflow">if</span> (bit == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a>)</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            <span class="keywordflow">goto</span> undef_bit_in_next_state;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(undef.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#ad782d770a969f0769b156d7c325b2584">stop_signals</a>.<a class="code" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">check_all</a>(undef));</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    undef = undef.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, 1);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    constval = undef;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> (ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(constval))</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>();</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        dont_care.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(undef);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, constval.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>());</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.count(undef) &amp;&amp; constval == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>)</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.at(undef)) {</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> bitval = bit;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="keywordflow">if</span> (ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(bitval) &amp;&amp; bitval != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                    <span class="keywordflow">goto</span> found_contradiction_1;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                    ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(bit, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            }</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, states, state_in, ctrl_in, ctrl_out, dff_in, dont_care);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    found_contradiction_1:</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>();</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>();</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, states, state_in, ctrl_in, ctrl_out, dff_in, dont_care);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>();</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>();</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.count(undef))</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.at(undef)) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> bitval = bit;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                <span class="keywordflow">if</span> ((ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(bitval) || ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(bitval)) &amp;&amp; bitval != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                    <span class="keywordflow">goto</span> found_contradiction_2;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(bit, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(bit, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, states, state_in, ctrl_in, ctrl_out, dff_in, dont_care);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    found_contradiction_2:</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>();</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca">  240</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca">extract_fsm</a>(<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire)</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Extracting FSM `%s&#39; from module `%s&#39;.\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">// get input and output signals for state ff </span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dff_out = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dff_in(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> reset_state(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> arst = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordtype">bool</span> arst_polarity = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    std::set&lt;sig2driver_entry_t&gt; cellport_list;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    sig2driver.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(dff_out, cellport_list);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list) {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">if</span> ((cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$dff&quot;</span> &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$adff&quot;</span>) || cellport.second != <span class="stringliteral">&quot;\\Q&quot;</span>)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found %s cell for state register: %s\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>));</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>));</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        clk = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        clk_polarity = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>].as_bool();</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$adff&quot;</span>) {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            arst = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ARST&quot;</span>);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            arst_polarity = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_POLARITY&quot;</span>].as_bool();</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            reset_state = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_VALUE&quot;</span>];</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        sig_q.replace(dff_out, sig_d, &amp;dff_in);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    }</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  root of input selection tree: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(dff_in));</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">if</span> (dff_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad90e53f5ab9dea9de2f251cf1750b1a1">has_marked_bits</a>()) {</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  fsm extraction failed: incomplete input selection tree root.\n&quot;</span>);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    }</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// find states and control inputs</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_in;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    std::map&lt;RTLIL::Const, int&gt; <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (!arst.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>()) {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found reset state: %s (from async reset)\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(reset_state));</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        states[reset_state] = -1;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a>(dff_in, dff_out, ctrl_in, states, &amp;reset_state)) {</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  fsm extraction failed: state selection tree is not closed.\n&quot;</span>);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    }</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(states) &lt;= 1) {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  fsm extraction failed: at least two states are required.\n&quot;</span>);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// find control outputs</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// (add the state signals to the list of control outputs. if everything goes right, this signals</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// become unused and can then be removed from the fsm control output)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_out = dff_in;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    cellport_list.clear();</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    sig2trigger.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(dff_out, cellport_list);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list) {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">if</span> (cellport.second == <span class="stringliteral">&quot;\\A&quot;</span> &amp;&amp; !sig_b.is_fully_const())</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="keywordflow">if</span> (cellport.second == <span class="stringliteral">&quot;\\B&quot;</span> &amp;&amp; !sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>())</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found ctrl output: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig_y));</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        ctrl_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_y);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    }</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    ctrl_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a>(ctrl_out);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    ctrl_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    ctrl_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  ctrl inputs: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(ctrl_in));</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  ctrl outputs: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(ctrl_out));</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// Initialize fsm data struct</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <a class="code" href="../../dd/d2c/structFsmData.html">FsmData</a> fsm_data;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#ae6e6bc2c41697699ea6f62c3af80d3ec">num_inputs</a> = ctrl_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a3af3af9e3d3681bdab0ee2dd223a05e6">num_outputs</a> = ctrl_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#aa7b97c4785530b9c6a7a012e9f60e4a7">state_bits</a> = wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a39055fa8241f485eab78d6ce5e821dfa">reset_state</a> = -1;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : states) {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        it.second = fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.size();</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.push_back(it.first);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    }</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">if</span> (!arst.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() || <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(reset_state).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a>())</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a39055fa8241f485eab78d6ce5e821dfa">reset_state</a> = states[reset_state];</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="comment">// Create transition table</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="../../d8/d46/structConstEval.html">ConstEval</a> ce(module), ce_nostop(module);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    ce.<a class="code" href="../../d8/d46/structConstEval.html#a7a3ef5da455c01aa1e20f456ea0b14a3">stop</a>(ctrl_in);</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> state_idx = 0; state_idx &lt; int(fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.size()); state_idx++) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>(), ce_nostop.push();</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(dff_out, fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[state_idx]);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        ce_nostop.set(dff_out, fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[state_idx]);</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, states, state_idx, ctrl_in, ctrl_out, dff_in, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>());</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>(), ce_nostop.pop();</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    }</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// create fsm cell</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *fsm_cell = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$fsm$%s$%d&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++), <span class="stringliteral">&quot;$fsm&quot;</span>);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ARST&quot;</span>, arst);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = clk_polarity ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_POLARITY&quot;</span>] = arst_polarity ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CTRL_IN&quot;</span>, ctrl_in);</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CTRL_OUT&quot;</span>, ctrl_out);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\NAME&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>());</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    fsm_cell-&gt;attributes = wire-&gt;attributes;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#ad445019522376943dd5d574b20632a19">copy_to_cell</a>(fsm_cell);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// rename original state wire</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.erase(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    wire-&gt;attributes.erase(<span class="stringliteral">&quot;\\fsm_encoding&quot;</span>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$fsm$oldstate%s&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] = wire;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// unconnect control outputs from old drivers</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    cellport_list.clear();</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    sig2driver.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(ctrl_out, cellport_list);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list) {</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> port_sig = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(cellport.second));</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> unconn_sig = port_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(ctrl_out);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *unconn_wire = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$fsm_unconnect$%s$%d&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(unconn_sig), <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++), unconn_sig.size());</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        port_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(unconn_sig, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(unconn_wire), &amp;cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>[cellport.second]);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    }</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="../../d5/d0c/structFsmExtractPass.html">  384</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d5/d0c/structFsmExtractPass.html">FsmExtractPass</a> : <span class="keyword">public</span> <a class="code" href="../../d9/d43/structPass.html">Pass</a> {</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="../../d5/d0c/structFsmExtractPass.html#a43e71980067d893b936626888280e89c">  385</a></span>&#160;    <a class="code" href="../../d5/d0c/structFsmExtractPass.html#a43e71980067d893b936626888280e89c">FsmExtractPass</a>() : <a class="code" href="../../d9/d43/structPass.html">Pass</a>(<span class="stringliteral">&quot;fsm_extract&quot;</span>, <span class="stringliteral">&quot;extracting FSMs in design&quot;</span>) { }</div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="../../d5/d0c/structFsmExtractPass.html#a996cdeeea7f1aec084e69266e5dd8be6">  386</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d5/d0c/structFsmExtractPass.html#a996cdeeea7f1aec084e69266e5dd8be6">help</a>()</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    fsm_extract [selection]\n&quot;</span>);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;This pass operates on all signals marked as FSM state signals using the\n&quot;</span>);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;&#39;fsm_encoding&#39; attribute. It consumes the logic that creates the state signal\n&quot;</span>);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;and uses the state signal to generate control signal and replaces it with an\n&quot;</span>);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;FSM cell.\n&quot;</span>);</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;The generated FSM cell still generates the original state signal with its\n&quot;</span>);</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;original encoding. The &#39;fsm_opt&#39; pass can be used in combination with the\n&quot;</span>);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;&#39;opt_clean&#39; pass to eliminate this signal.\n&quot;</span>);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    }</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b">  402</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b">execute</a>(std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design)</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    {</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Executing FSM_EXTRACT pass (extracting FSM from design).\n&quot;</span>);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <a class="code" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">extra_args</a>(args, 1, design);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <a class="code" href="../../d0/d4d/structCellTypes.html">CellTypes</a> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">setup_internals</a>();</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">setup_internals_mem</a>();</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">setup_stdcells</a>();</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">setup_stdcells_mem</a>();</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;mod_it : design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>)</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        {</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <span class="keywordflow">if</span> (!design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(mod_it.second))</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            module = mod_it.second;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a15d5d710a95c544c953d17e13d8918b8">set</a>(module);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;            sig2driver.<a class="code" href="../../d2/de4/structSigSet.html#ae917e02f91f8a40b871ca20c294b8290">clear</a>();</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            sig2trigger.<a class="code" href="../../d2/de4/structSigSet.html#ae917e02f91f8a40b871ca20c294b8290">clear</a>();</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.clear();</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>()) {</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn_it : cell-&gt;connections()) {</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                    <span class="keywordflow">if</span> (ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;type, conn_it.first) || !ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(cell-&gt;type)) {</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = conn_it.second;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                        assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                        sig2driver.<a class="code" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">insert</a>(sig, <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a1063bf934787259dc403093b1d9b3a94">sig2driver_entry_t</a>(cell-&gt;name, conn_it.first));</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                    }</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                    <span class="keywordflow">if</span> (ct.<a class="code" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">cell_input</a>(cell-&gt;type, conn_it.first) &amp;&amp; cell-&gt;hasPort(<span class="stringliteral">&quot;\\Y&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                            cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>).size() == 1 &amp;&amp; (conn_it.first == <span class="stringliteral">&quot;\\A&quot;</span> || conn_it.first == <span class="stringliteral">&quot;\\B&quot;</span>)) {</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = conn_it.second;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                        assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                        sig2trigger.<a class="code" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">insert</a>(sig, <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a1063bf934787259dc403093b1d9b3a94">sig2driver_entry_t</a>(cell-&gt;name, conn_it.first));</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                    }</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                }</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$pmux&quot;</span>) {</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sel_sig = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;getPort(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit1 : sel_sig)</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit2 : sel_sig)</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                        <span class="keywordflow">if</span> (bit1 != bit2)</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                            <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>[bit1].insert(bit2);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                }</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            }</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            std::vector&lt;RTLIL::Wire*&gt; wire_list;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;wire_it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                <span class="keywordflow">if</span> (wire_it.second-&gt;attributes.count(<span class="stringliteral">&quot;\\fsm_encoding&quot;</span>) &gt; 0 &amp;&amp; wire_it.second-&gt;attributes[<span class="stringliteral">&quot;\\fsm_encoding&quot;</span>].decode_string() != <span class="stringliteral">&quot;none&quot;</span>)</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                    <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, wire_it.second))</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                        wire_list.push_back(wire_it.second);</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> wire : wire_list)</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca">extract_fsm</a>(wire);</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        }</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7">clear</a>();</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        sig2driver.<a class="code" href="../../d2/de4/structSigSet.html#ae917e02f91f8a40b871ca20c294b8290">clear</a>();</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        sig2trigger.<a class="code" href="../../d2/de4/structSigSet.html#ae917e02f91f8a40b871ca20c294b8290">clear</a>();</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    }</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;} <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a6286961134c1783e9f7eb93e458febb6">FsmExtractPass</a>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aba44ce5db4d8dd4c1faff050305778fb"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">RTLIL::SigSpec::is_fully_def</a></div><div class="ttdeci">bool is_fully_def() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02774">rtlil.cc:2774</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac188bee8020557fef57cfefce75cd56c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c">RTLIL::SigSpec::is_fully_undef</a></div><div class="ttdeci">bool is_fully_undef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02789">rtlil.cc:2789</a></div></div>
<div class="ttc" id="structFsmData_html_a94bf75e1d814dba04b85d9b7150aad5c"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a94bf75e1d814dba04b85d9b7150aad5c">FsmData::transition_table</a></div><div class="ttdeci">std::vector&lt; transition_t &gt; transition_table</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00031">fsmdata.h:31</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_ad6ee1b8b1edf4d75066df47eae1d7808"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a></div><div class="ttdeci">static RTLIL::Const sig2const(ConstEval &amp;ce, RTLIL::SigSpec sig, RTLIL::State noconst_state, RTLIL::SigSpec dont_care=RTLIL::SigSpec())</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00110">fsm_extract.cc:110</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00501">rtlil.h:501</a></div></div>
<div class="ttc" id="register_8h_html"><div class="ttname"><a href="../../df/d80/register_8h.html">register.h</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_aac9eb100673f55169823d834c429ddb7"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a></div><div class="ttdeci">static std::map&lt; RTLIL::SigBit, std::set&lt; RTLIL::SigBit &gt; &gt; exclusive_ctrls</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00039">fsm_extract.cc:39</a></div></div>
<div class="ttc" id="structCellTypes_html_a00d3706a926b3af1e2d9195209832bda"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">CellTypes::setup_stdcells</a></div><div class="ttdeci">void setup_stdcells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00132">celltypes.h:132</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structCellTypes_html_a0c54a5a8d4e589e94f602ecebbb06508"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">CellTypes::setup_internals_mem</a></div><div class="ttdeci">void setup_internals_mem()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00115">celltypes.h:115</a></div></div>
<div class="ttc" id="log_8cc_html_a4a4c59ccc32dd43c3d0f481af23dcf52"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a></div><div class="ttdeci">void log_header(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00188">log.cc:188</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a9ac3e89d46ffd6c937486c622099ee79"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_adbd069b267f2c5e7480549661933d7e9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">RTLIL::SigSpec::as_const</a></div><div class="ttdeci">RTLIL::Const as_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02857">rtlil.cc:2857</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structFsmData_1_1transition__t_html"><div class="ttname"><a href="../../da/d80/structFsmData_1_1transition__t.html">FsmData::transition_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00030">fsmdata.h:30</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="namespacetxt2tikztiming_html_a6833509b480c4ff62f4340db86cf985e"><div class="ttname"><a href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">txt2tikztiming.args</a></div><div class="ttdeci">tuple args</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/txt2tikztiming_8py_source.html#l00018">txt2tikztiming.py:18</a></div></div>
<div class="ttc" id="structSigMap_html_abda94ddd85df7ed34870c155ca4097f7"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7">SigMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00263">sigtools.h:263</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structConstEval_html_a508b0a94019cd9da76742ad99a684589"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">ConstEval::eval</a></div><div class="ttdeci">bool eval(RTLIL::Cell *cell, RTLIL::SigSpec &amp;undef)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00089">consteval.h:89</a></div></div>
<div class="ttc" id="structConstEval_html_a664084b609037b4bc8abc2b0a84327bd"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">ConstEval::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00033">consteval.h:33</a></div></div>
<div class="ttc" id="structFsmData_html_ad445019522376943dd5d574b20632a19"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#ad445019522376943dd5d574b20632a19">FsmData::copy_to_cell</a></div><div class="ttdeci">void copy_to_cell(RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00034">fsmdata.h:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7197cc36be68abb4c3491bebde97290d"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">RTLIL::SigSpec::remove</a></div><div class="ttdeci">void remove(const RTLIL::SigSpec &amp;pattern)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02342">rtlil.cc:2342</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structConstEval_html_af42c358b1df54473e2d04cdfaab428c2"><div class="ttname"><a href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">ConstEval::push</a></div><div class="ttdeci">void push()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00061">consteval.h:61</a></div></div>
<div class="ttc" id="celltypes_8h_html"><div class="ttname"><a href="../../d5/d51/celltypes_8h.html">celltypes.h</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="structFsmData_html_aa7b97c4785530b9c6a7a012e9f60e4a7"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#aa7b97c4785530b9c6a7a012e9f60e4a7">FsmData::state_bits</a></div><div class="ttdeci">int state_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="structFsmExtractPass_html_a38c14c9c9ff47606020a053800ba997b"><div class="ttname"><a href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b">FsmExtractPass::execute</a></div><div class="ttdeci">virtual void execute(std::vector&lt; std::string &gt; args, RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00402">fsm_extract.cc:402</a></div></div>
<div class="ttc" id="structSigMap_html_a15d5d710a95c544c953d17e13d8918b8"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a15d5d710a95c544c953d17e13d8918b8">SigMap::set</a></div><div class="ttdeci">void set(RTLIL::Module *module)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00273">sigtools.h:273</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structCellTypes_html_a7851d81f2149baab5a059d767693d461"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">CellTypes::cell_known</a></div><div class="ttdeci">bool cell_known(RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00188">celltypes.h:188</a></div></div>
<div class="ttc" id="structFsmData_1_1transition__t_html_a8c0c39cb7f77246fcc661758ad7f3b49"><div class="ttname"><a href="../../da/d80/structFsmData_1_1transition__t.html#a8c0c39cb7f77246fcc661758ad7f3b49">FsmData::transition_t::ctrl_in</a></div><div class="ttdeci">RTLIL::Const ctrl_in</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00030">fsmdata.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8h_html_a361de5ff07fc17687fd73f446a380d29"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00097">yosys.h:97</a></div></div>
<div class="ttc" id="structFsmExtractPass_html"><div class="ttname"><a href="../../d5/d0c/structFsmExtractPass.html">FsmExtractPass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00384">fsm_extract.cc:384</a></div></div>
<div class="ttc" id="structCellTypes_html_a9d3f029f5b32cfcfe9826f90d99dc7ef"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">CellTypes::cell_output</a></div><div class="ttdeci">bool cell_output(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00193">celltypes.h:193</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structFsmData_html_ae6e6bc2c41697699ea6f62c3af80d3ec"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#ae6e6bc2c41697699ea6f62c3af80d3ec">FsmData::num_inputs</a></div><div class="ttdeci">int num_inputs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="structSigSet_html_ae917e02f91f8a40b871ca20c294b8290"><div class="ttname"><a href="../../d2/de4/structSigSet.html#ae917e02f91f8a40b871ca20c294b8290">SigSet::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00147">sigtools.h:147</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a94c15f3083f542469f1ca49859b24e82"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a></div><div class="ttdeci">static SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00036">fsm_extract.cc:36</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a1abe946f4eb3b2983a7806e6ae2c68ae"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a1abe946f4eb3b2983a7806e6ae2c68ae">sig2trigger</a></div><div class="ttdeci">static SigSet&lt; sig2driver_entry_t &gt; sig2trigger</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00038">fsm_extract.cc:38</a></div></div>
<div class="ttc" id="structConstEval_html_a7a3ef5da455c01aa1e20f456ea0b14a3"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a7a3ef5da455c01aa1e20f456ea0b14a3">ConstEval::stop</a></div><div class="ttdeci">void stop(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00083">consteval.h:83</a></div></div>
<div class="ttc" id="structSigMap_html"><div class="ttname"><a href="../../d0/dbf/structSigMap.html">SigMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00212">sigtools.h:212</a></div></div>
<div class="ttc" id="sigtools_8h_html"><div class="ttname"><a href="../../d5/d98/sigtools_8h.html">sigtools.h</a></div></div>
<div class="ttc" id="yosys_8h_html_a4644409e1588406955e3512b98eff02a"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a></div><div class="ttdeci">#define PRIVATE_NAMESPACE_END</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00098">yosys.h:98</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a0f894d9dedeb3f6537902f9d6326a4ca"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca">extract_fsm</a></div><div class="ttdeci">static void extract_fsm(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00240">fsm_extract.cc:240</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a51d25ca2e14c2cee1fa77c854b523ca7"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a></div><div class="ttdeci">static void find_transitions(ConstEval &amp;ce, ConstEval &amp;ce_nostop, FsmData &amp;fsm_data, std::map&lt; RTLIL::Const, int &gt; &amp;states, int state_in, RTLIL::SigSpec ctrl_in, RTLIL::SigSpec ctrl_out, RTLIL::SigSpec dff_in, RTLIL::SigSpec dont_care)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00128">fsm_extract.cc:128</a></div></div>
<div class="ttc" id="structPass_html"><div class="ttname"><a href="../../d9/d43/structPass.html">Pass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d80/register_8h_source.html#l00027">register.h:27</a></div></div>
<div class="ttc" id="structSigPool_html_a3bda3e2750672b3f08aca1f5f3e713d9"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">SigPool::check_all</a></div><div class="ttdeci">bool check_all(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00108">sigtools.h:108</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00034">rtlil.h:34</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a351110743b201a2cf9a94f9c72c3e847"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE static PRIVATE_NAMESPACE_BEGIN RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00035">fsm_extract.cc:35</a></div></div>
<div class="ttc" id="structFsmExtractPass_html_a43e71980067d893b936626888280e89c"><div class="ttname"><a href="../../d5/d0c/structFsmExtractPass.html#a43e71980067d893b936626888280e89c">FsmExtractPass::FsmExtractPass</a></div><div class="ttdeci">FsmExtractPass()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00385">fsm_extract.cc:385</a></div></div>
<div class="ttc" id="yosys_8h_html_aa8687f3e6fff919b5c71cc2654d69f13"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a></div><div class="ttdeci">#define USING_YOSYS_NAMESPACE</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00102">yosys.h:102</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_affc1882231aaeabe17e10bb91fdfaed7"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">RTLIL::Design::modules_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Module * &gt; modules_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00507">rtlil.h:507</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a2cb755aa8d61546cf354c72766678992"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">RTLIL::SigSpec::sort_and_unify</a></div><div class="ttdeci">void sort_and_unify()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02291">rtlil.cc:2291</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structConstEval_html"><div class="ttname"><a href="../../d8/d46/structConstEval.html">ConstEval</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00030">consteval.h:30</a></div></div>
<div class="ttc" id="structFsmData_html_a30c5cc48771e22603d6efc83bb0a860e"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">FsmData::state_table</a></div><div class="ttdeci">std::vector&lt; RTLIL::Const &gt; state_table</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00032">fsmdata.h:32</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structCellTypes_html_a383b144159db3ee617307dc97ee93ad0"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">CellTypes::setup_internals</a></div><div class="ttdeci">void setup_internals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00083">celltypes.h:83</a></div></div>
<div class="ttc" id="structCellTypes_html"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html">CellTypes</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00034">celltypes.h:34</a></div></div>
<div class="ttc" id="structSigSet_html"><div class="ttname"><a href="../../d2/de4/structSigSet.html">SigSet</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00138">sigtools.h:138</a></div></div>
<div class="ttc" id="structFsmData_html"><div class="ttname"><a href="../../dd/d2c/structFsmData.html">FsmData</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00027">fsmdata.h:27</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a078e61a2bf807d2038b4276f5c388abf"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a></div><div class="ttdeci">static bool find_states(RTLIL::SigSpec sig, const RTLIL::SigSpec &amp;dff_out, RTLIL::SigSpec &amp;ctrl, std::map&lt; RTLIL::Const, int &gt; &amp;states, RTLIL::Const *reset_state=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00041">fsm_extract.cc:41</a></div></div>
<div class="ttc" id="structFsmData_html_a3af3af9e3d3681bdab0ee2dd223a05e6"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a3af3af9e3d3681bdab0ee2dd223a05e6">FsmData::num_outputs</a></div><div class="ttdeci">int num_outputs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structCellTypes_html_a77ae3c3d196edda3b3e2f17a4dfefde3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">CellTypes::setup_stdcells_mem</a></div><div class="ttdeci">void setup_stdcells_mem()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00149">celltypes.h:149</a></div></div>
<div class="ttc" id="namespacegenerate_html_af5e2c9763cc8e143158916dd324cbd31"><div class="ttname"><a href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">generate.states</a></div><div class="ttdeci">list states</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d0f/fsm_2generate_8py_source.html#l00057">fsm/generate.py:57</a></div></div>
<div class="ttc" id="structConstEval_html_ad782d770a969f0769b156d7c325b2584"><div class="ttname"><a href="../../d8/d46/structConstEval.html#ad782d770a969f0769b156d7c325b2584">ConstEval::stop_signals</a></div><div class="ttdeci">SigPool stop_signals</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00035">consteval.h:35</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00029">rtlil.h:29</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a72a0f0def01be52891bdf5eedad46c33"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">RTLIL::SigSpec::extend</a></div><div class="ttdeci">void extend(int width, bool is_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02593">rtlil.cc:2593</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structCellTypes_html_ac9f27bc21d222fe95271c25b5295b6c3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">CellTypes::cell_input</a></div><div class="ttdeci">bool cell_input(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00199">celltypes.h:199</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a1063bf934787259dc403093b1d9b3a94"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a1063bf934787259dc403093b1d9b3a94">sig2driver_entry_t</a></div><div class="ttdeci">std::pair&lt; RTLIL::IdString, RTLIL::IdString &gt; sig2driver_entry_t</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00037">fsm_extract.cc:37</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a6286961134c1783e9f7eb93e458febb6"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a6286961134c1783e9f7eb93e458febb6">FsmExtractPass</a></div><div class="ttdeci">FsmExtractPass FsmExtractPass</div></div>
<div class="ttc" id="consteval_8h_html"><div class="ttname"><a href="../../d2/d09/consteval_8h.html">consteval.h</a></div></div>
<div class="ttc" id="structPass_html_a67c3bea22492a64c59e0aed40f6067dd"><div class="ttname"><a href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd">Pass::extra_args</a></div><div class="ttdeci">void extra_args(std::vector&lt; std::string &gt; args, size_t argidx, RTLIL::Design *design, bool select=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00128">register.cc:128</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a075dc346588c4e4c81240ec57dd236bf"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a></div><div class="ttdeci">static SigSet&lt; sig2driver_entry_t &gt; sig2driver</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00038">fsm_extract.cc:38</a></div></div>
<div class="ttc" id="structFsmData_html_a39055fa8241f485eab78d6ce5e821dfa"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a39055fa8241f485eab78d6ce5e821dfa">FsmData::reset_state</a></div><div class="ttdeci">int reset_state</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="structConstEval_html_a6c174fa7095d430394548d145f2303b9"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">ConstEval::set</a></div><div class="ttdeci">void set(RTLIL::SigSpec sig, RTLIL::Const value)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00072">consteval.h:72</a></div></div>
<div class="ttc" id="log_8h_html"><div class="ttname"><a href="../../d7/d7f/log_8h.html">log.h</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ad90e53f5ab9dea9de2f251cf1750b1a1"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad90e53f5ab9dea9de2f251cf1750b1a1">RTLIL::SigSpec::has_marked_bits</a></div><div class="ttdeci">bool has_marked_bits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02804">rtlil.cc:2804</a></div></div>
<div class="ttc" id="structSigSet_html_a0854696d26b940fb3420cacfbfa51b7a"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">SigSet::find</a></div><div class="ttdeci">void find(RTLIL::SigSpec sig, std::set&lt; T &gt; &amp;result)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00187">sigtools.h:187</a></div></div>
<div class="ttc" id="structSigSet_html_a37742bc83f86e1e529e02e1552d353e1"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">SigSet::insert</a></div><div class="ttdeci">void insert(RTLIL::SigSpec sig, T data)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00152">sigtools.h:152</a></div></div>
<div class="ttc" id="structFsmExtractPass_html_a996cdeeea7f1aec084e69266e5dd8be6"><div class="ttname"><a href="../../d5/d0c/structFsmExtractPass.html#a996cdeeea7f1aec084e69266e5dd8be6">FsmExtractPass::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00386">fsm_extract.cc:386</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
<div class="ttc" id="fsmdata_8h_html"><div class="ttname"><a href="../../dc/dfb/fsmdata_8h.html">fsmdata.h</a></div></div>
<div class="ttc" id="structConstEval_html_a44b8aa77ed05225ba70df188a081c07e"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">ConstEval::pop</a></div><div class="ttdeci">void pop()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00066">consteval.h:66</a></div></div>
<div class="ttc" id="structConstEval_html_aa8f1e779bed458531fc95df2fcddb37d"><div class="ttname"><a href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">ConstEval::values_map</a></div><div class="ttdeci">SigMap values_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00034">consteval.h:34</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_9d785f1c0f2008dbe13109f6981580c7.html">fsm</a></li><li class="navelem"><a class="el" href="../../d1/d38/fsm__extract_8cc.html">fsm_extract.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:14 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
