vendor_name = ModelSim
source_file = 1, /home/sahasra/Documents/dld/lab1/notGate/Testbench.vhd
source_file = 1, /home/sahasra/Documents/dld/lab1/notGate/notGate.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sahasra/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/sahasra/Documents/dld/lab1/notGate/db/notGate.cbx.xml
design_name = notGate
instance = comp, \C~output , C~output, notGate, 1
instance = comp, \A~input , A~input, notGate, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, notGate, 1
