WARNING: C:\Xilinx\12.4\ISE_DS\ISE\lib\nt64 does not exist.
WARNING: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64 does not exist.

WARNING: %XILINX% does not contain 64bit executables. Defaulting to 32bit.


****** PlanAhead v12.4
  **** Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
    ** Copyright 1986-1999, 2001-2010 Xilinx, Inc. All Rights Reserved.

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design CounterButton.ngc ...
WARNING:NetListWriters:298 - No output is written to CounterButton.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CounterButton.edif ...
ngc2edif: Total memory usage is 71976 kilobytes

Release 12.4 - xdl M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\12.4\ISE_DS\ISE\.
   "CounterButton" is an NCD, version 3.2, device xc3s500e, package ft256, speed -5
Successfully converted design 'D:\Maestria\EDA\VHDL_Maestria\Proyect1\CounterButton\CounterButton.ncd' to 'D:\Maestria\EDA\VHDL_Maestria\Proyect1\CounterButton\CounterButton.xdl'.
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
starting gui ...
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
