multiline_comment|/* $Id: irq_onchip.c,v 1.7 2000-01-09 15:55:55+09 gniibe Exp $&n; *&n; * linux/arch/sh/kernel/irq_onchip.c&n; *&n; * Copyright (C) 1999  Niibe Yutaka &amp; Takeshi Yaegashi&n; *&n; * Interrupt handling for on-chip supporting modules (TMU, RTC, etc.).&n; *&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/timex.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/random.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
DECL|struct|ipr_data
r_struct
id|ipr_data
(brace
DECL|member|offset
r_int
id|offset
suffix:semicolon
DECL|member|priority
r_int
id|priority
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|ipr_data
r_static
r_struct
id|ipr_data
id|ipr_data
(braket
id|NR_IRQS
op_minus
id|TIMER_IRQ
)braket
suffix:semicolon
DECL|function|set_ipr_data
r_void
id|set_ipr_data
c_func
(paren
r_int
r_int
id|irq
comma
r_int
id|offset
comma
r_int
id|priority
)paren
(brace
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
op_assign
id|offset
suffix:semicolon
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|priority
op_assign
id|priority
suffix:semicolon
)brace
r_static
r_void
id|enable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_void
id|disable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
multiline_comment|/* shutdown is same as &quot;disable&quot; */
DECL|macro|shutdown_onChip_irq
mdefine_line|#define shutdown_onChip_irq&t;disable_onChip_irq
r_static
r_void
id|mask_and_ack_onChip
c_func
(paren
r_int
r_int
)paren
suffix:semicolon
r_static
r_void
id|end_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
DECL|function|startup_onChip_irq
r_static
r_int
r_int
id|startup_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_onChip_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|variable|onChip_irq_type
r_static
r_struct
id|hw_interrupt_type
id|onChip_irq_type
op_assign
(brace
l_string|&quot;On-Chip Supporting Module&quot;
comma
id|startup_onChip_irq
comma
id|shutdown_onChip_irq
comma
id|enable_onChip_irq
comma
id|disable_onChip_irq
comma
id|mask_and_ack_onChip
comma
id|end_onChip_irq
)brace
suffix:semicolon
multiline_comment|/*&n; * These have to be protected by the irq controller spinlock&n; * before being called.&n; *&n; *&n; * IPRA  15-12  11-8  7-4  3-0&n; * IPRB  15-12  11-8  7-4  3-0&n; * IPRC  15-12  11-8  7-4  3-0&n; *&n; */
macro_line|#if defined(__sh3__)
DECL|macro|INTC_IPR
mdefine_line|#define INTC_IPR&t;0xfffffee2UL&t;/* Word access */
DECL|macro|INTC_SIZE
mdefine_line|#define INTC_SIZE&t;0x2
macro_line|#elif defined(__SH4__)
DECL|macro|INTC_IPR
mdefine_line|#define INTC_IPR&t;0xffd00004UL&t;/* Word access */
DECL|macro|INTC_SIZE
mdefine_line|#define INTC_SIZE&t;0x4
macro_line|#endif
DECL|function|disable_onChip_irq
r_void
id|disable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|val
comma
id|flags
suffix:semicolon
multiline_comment|/* Set priority in IPR to 0 */
r_int
id|offset
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
suffix:semicolon
r_int
r_int
id|intc_ipr_address
op_assign
id|INTC_IPR
op_plus
(paren
id|offset
op_div
l_int|16
op_star
id|INTC_SIZE
)paren
suffix:semicolon
r_int
r_int
id|mask
op_assign
l_int|0xffff
op_xor
(paren
l_int|0xf
op_lshift
(paren
id|offset
op_mod
l_int|16
)paren
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|val
op_assign
id|ctrl_inw
c_func
(paren
id|intc_ipr_address
)paren
suffix:semicolon
id|val
op_and_assign
id|mask
suffix:semicolon
id|ctrl_outw
c_func
(paren
id|val
comma
id|intc_ipr_address
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|enable_onChip_irq
r_static
r_void
id|enable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|val
comma
id|flags
suffix:semicolon
multiline_comment|/* Set priority in IPR back to original value */
r_int
id|offset
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
suffix:semicolon
r_int
id|priority
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|priority
suffix:semicolon
r_int
r_int
id|intc_ipr_address
op_assign
id|INTC_IPR
op_plus
(paren
id|offset
op_div
l_int|16
op_star
id|INTC_SIZE
)paren
suffix:semicolon
r_int
r_int
id|value
op_assign
(paren
id|priority
op_lshift
(paren
id|offset
op_mod
l_int|16
)paren
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|val
op_assign
id|ctrl_inw
c_func
(paren
id|intc_ipr_address
)paren
suffix:semicolon
id|val
op_or_assign
id|value
suffix:semicolon
id|ctrl_outw
c_func
(paren
id|val
comma
id|intc_ipr_address
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|make_onChip_irq
r_void
id|make_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_irq_nosync
c_func
(paren
id|irq
)paren
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|handler
op_assign
op_amp
id|onChip_irq_type
suffix:semicolon
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|mask_and_ack_onChip
r_static
r_void
id|mask_and_ack_onChip
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_onChip_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|end_onChip_irq
r_static
r_void
id|end_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_onChip_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_CPU_SUBTYPE_SH7709
multiline_comment|/*&n; * SH7707/SH7709/SH7709A/SH7729 Extended on-chip I/O&n; */
DECL|macro|INTC_IRR0
mdefine_line|#define INTC_IRR0&t;0xa4000004UL
DECL|macro|INTC_IRR1
mdefine_line|#define INTC_IRR1&t;0xa4000006UL
DECL|macro|INTC_IRR2
mdefine_line|#define INTC_IRR2&t;0xa4000008UL
DECL|macro|INTC_ICR0
mdefine_line|#define INTC_ICR0  &t;0xfffffee0
DECL|macro|INTC_ICR1
mdefine_line|#define INTC_ICR1  &t;0xa4000010
DECL|macro|INTC_ICR2
mdefine_line|#define INTC_ICR2  &t;0xa4000012
DECL|macro|INTC_INTER
mdefine_line|#define INTC_INTER &t;0xa4000014
DECL|macro|INTC_IPRA
mdefine_line|#define INTC_IPRA  &t;0xfffffee2
DECL|macro|INTC_IPRB
mdefine_line|#define INTC_IPRB  &t;0xfffffee4
DECL|macro|INTC_IPRC
mdefine_line|#define INTC_IPRC  &t;0xa4000016
DECL|macro|INTC_IPRD
mdefine_line|#define INTC_IPRD  &t;0xa4000018
DECL|macro|INTC_IPRE
mdefine_line|#define INTC_IPRE  &t;0xa400001a
DECL|macro|IRQ0_IRQ
mdefine_line|#define IRQ0_IRQ&t;32
DECL|macro|IRQ1_IRQ
mdefine_line|#define IRQ1_IRQ&t;33
DECL|macro|IRQ2_IRQ
mdefine_line|#define IRQ2_IRQ&t;34
DECL|macro|IRQ3_IRQ
mdefine_line|#define IRQ3_IRQ&t;35
DECL|macro|IRQ4_IRQ
mdefine_line|#define IRQ4_IRQ&t;36
DECL|macro|IRQ5_IRQ
mdefine_line|#define IRQ5_IRQ&t;37
DECL|macro|IRQ0_IRP_OFFSET
mdefine_line|#define IRQ0_IRP_OFFSET&t;32
DECL|macro|IRQ1_IRP_OFFSET
mdefine_line|#define IRQ1_IRP_OFFSET&t;36
DECL|macro|IRQ2_IRP_OFFSET
mdefine_line|#define IRQ2_IRP_OFFSET&t;40
DECL|macro|IRQ3_IRP_OFFSET
mdefine_line|#define IRQ3_IRP_OFFSET&t;44
DECL|macro|IRQ4_IRP_OFFSET
mdefine_line|#define IRQ4_IRP_OFFSET&t;48
DECL|macro|IRQ5_IRP_OFFSET
mdefine_line|#define IRQ5_IRP_OFFSET&t;52
DECL|macro|IRQ0_PRIORITY
mdefine_line|#define IRQ0_PRIORITY&t;1
DECL|macro|IRQ1_PRIORITY
mdefine_line|#define IRQ1_PRIORITY&t;1
DECL|macro|IRQ2_PRIORITY
mdefine_line|#define IRQ2_PRIORITY&t;1
DECL|macro|IRQ3_PRIORITY
mdefine_line|#define IRQ3_PRIORITY&t;1
DECL|macro|IRQ4_PRIORITY
mdefine_line|#define IRQ4_PRIORITY&t;1
DECL|macro|IRQ5_PRIORITY
mdefine_line|#define IRQ5_PRIORITY&t;1
r_static
r_void
id|enable_onChip2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_void
id|disable_onChip2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
multiline_comment|/* shutdown is same as &quot;disable&quot; */
DECL|macro|shutdown_onChip2_irq
mdefine_line|#define shutdown_onChip2_irq&t;disable_onChip2_irq
r_static
r_void
id|mask_and_ack_onChip2
c_func
(paren
r_int
r_int
)paren
suffix:semicolon
r_static
r_void
id|end_onChip2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
DECL|function|startup_onChip2_irq
r_static
r_int
r_int
id|startup_onChip2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_onChip2_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|variable|onChip2_irq_type
r_static
r_struct
id|hw_interrupt_type
id|onChip2_irq_type
op_assign
(brace
l_string|&quot;SH7709 Extended On-Chip Supporting Module&quot;
comma
id|startup_onChip2_irq
comma
id|shutdown_onChip2_irq
comma
id|enable_onChip2_irq
comma
id|disable_onChip2_irq
comma
id|mask_and_ack_onChip2
comma
id|end_onChip2_irq
)brace
suffix:semicolon
DECL|function|disable_onChip2_irq
r_void
id|disable_onChip2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|val
comma
id|flags
suffix:semicolon
multiline_comment|/* Set priority in IPR to 0 */
r_int
id|offset
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
op_minus
l_int|32
suffix:semicolon
r_int
r_int
id|intc_ipr_address
op_assign
id|INTC_IPRC
op_plus
(paren
id|offset
op_div
l_int|16
op_star
id|INTC_SIZE
)paren
suffix:semicolon
r_int
r_int
id|mask
op_assign
l_int|0xffff
op_xor
(paren
l_int|0xf
op_lshift
(paren
id|offset
op_mod
l_int|16
)paren
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|val
op_assign
id|ctrl_inw
c_func
(paren
id|intc_ipr_address
)paren
suffix:semicolon
id|val
op_and_assign
id|mask
suffix:semicolon
id|ctrl_outw
c_func
(paren
id|val
comma
id|intc_ipr_address
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|enable_onChip2_irq
r_static
r_void
id|enable_onChip2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|val
comma
id|flags
suffix:semicolon
multiline_comment|/* Set priority in IPR back to original value */
r_int
id|offset
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
op_minus
l_int|32
suffix:semicolon
r_int
id|priority
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|priority
suffix:semicolon
r_int
r_int
id|intc_ipr_address
op_assign
id|INTC_IPRC
op_plus
(paren
id|offset
op_div
l_int|16
op_star
id|INTC_SIZE
)paren
suffix:semicolon
r_int
r_int
id|value
op_assign
(paren
id|priority
op_lshift
(paren
id|offset
op_mod
l_int|16
)paren
)paren
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|val
op_assign
id|ctrl_inw
c_func
(paren
id|intc_ipr_address
)paren
suffix:semicolon
id|val
op_or_assign
id|value
suffix:semicolon
id|ctrl_outw
c_func
(paren
id|val
comma
id|intc_ipr_address
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|mask_and_ack_onChip2
r_static
r_void
id|mask_and_ack_onChip2
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_onChip2_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|IRQ0_IRQ
op_le
id|irq
op_logical_and
id|irq
op_le
id|IRQ5_IRQ
)paren
(brace
multiline_comment|/* Clear external interrupt request */
r_int
id|a
op_assign
id|ctrl_inb
c_func
(paren
id|INTC_IRR0
)paren
suffix:semicolon
id|a
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
id|irq
op_minus
id|IRQ0_IRQ
)paren
)paren
suffix:semicolon
id|ctrl_outb
c_func
(paren
id|a
comma
id|INTC_IRR0
)paren
suffix:semicolon
)brace
)brace
DECL|function|end_onChip2_irq
r_static
r_void
id|end_onChip2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_onChip2_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_CPU_SUBTYPE_SH7709 */
DECL|function|init_IRQ
r_void
id|__init
id|init_IRQ
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|TIMER_IRQ
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|onChip_irq_type
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_CPU_SUBTYPE_SH7709
multiline_comment|/*&n;&t; * Initialize the Interrupt Controller (INTC)&n;&t; * registers to their power on values&n;&t; */
id|ctrl_outb
c_func
(paren
l_int|0
comma
id|INTC_IRR0
)paren
suffix:semicolon
id|ctrl_outb
c_func
(paren
l_int|0
comma
id|INTC_IRR1
)paren
suffix:semicolon
id|ctrl_outb
c_func
(paren
l_int|0
comma
id|INTC_IRR2
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_ICR0
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_ICR1
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_ICR2
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_INTER
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_IPRA
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_IPRB
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_IPRC
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_IPRD
)paren
suffix:semicolon
id|ctrl_outw
c_func
(paren
l_int|0
comma
id|INTC_IPRE
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|IRQ0_IRQ
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|onChip2_irq_type
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Enable external irq(INTC IRQ mode).&n;&t; * You should set corresponding bits of PFC to &quot;00&quot;&n;&t; * to enable these interrupts.&n;&t; */
id|set_ipr_data
c_func
(paren
id|IRQ0_IRQ
comma
id|IRQ0_IRP_OFFSET
comma
id|IRQ0_PRIORITY
)paren
suffix:semicolon
id|set_ipr_data
c_func
(paren
id|IRQ1_IRQ
comma
id|IRQ1_IRP_OFFSET
comma
id|IRQ1_PRIORITY
)paren
suffix:semicolon
id|set_ipr_data
c_func
(paren
id|IRQ2_IRQ
comma
id|IRQ2_IRP_OFFSET
comma
id|IRQ2_PRIORITY
)paren
suffix:semicolon
id|set_ipr_data
c_func
(paren
id|IRQ3_IRQ
comma
id|IRQ3_IRP_OFFSET
comma
id|IRQ3_PRIORITY
)paren
suffix:semicolon
id|set_ipr_data
c_func
(paren
id|IRQ4_IRQ
comma
id|IRQ4_IRP_OFFSET
comma
id|IRQ4_PRIORITY
)paren
suffix:semicolon
id|set_ipr_data
c_func
(paren
id|IRQ5_IRQ
comma
id|IRQ5_IRP_OFFSET
comma
id|IRQ5_PRIORITY
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_CPU_SUBTYPE_SH7709 */
)brace
eof
