Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AC97.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AC97"
Output Format                      : NGC
Target Device                      : xc5vlx110t-ff1136-1

---- Source Options
Top Module Name                    : audio_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : AC97.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../audio_top.v" in library work
Compiling verilog file "AC97.v" in library work
Module <audio_top> compiled
Module <AC97> compiled
Module <AudioGen> compiled
Module <ACLink> compiled
Compiling verilog file "chipscope_icon.v" in library work
Module <AC97Conf> compiled
Compiling verilog file "chipscope_ila.v" in library work
Module <chipscope_icon> compiled
Compiling verilog file "../rotary_controller/rotary_controller.v" in library work
Module <chipscope_ila> compiled
Compiling verilog file "../sound_functions/sound_functions.v" in library work
Module <rotary_controller> compiled
Module <WaveformPlayer> compiled
Compiling verilog file "../sound_registers.v" in library work
Module <SquareWave> compiled
Compiling verilog file "../my_clock_divider.v" in library work
Module <sound_registers> compiled
Module <my_clock_divider> compiled
No errors in compilation
Analysis of file <"AC97.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <audio_top> in library <work>.

Analyzing hierarchy for module <AC97> in library <work>.

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000010111011100000"
	DIV_SIZE = "00000000000000000000000000001111"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000010"
	DIV_SIZE = "00000000000000000000000000000011"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000100"
	DIV_SIZE = "00000000000000000000000000000100"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000001"
	DIV_SIZE = "00000000000000000000000000000010"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000101111"
	DIV_SIZE = "00000000000000000000000000000110"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000001011110"
	DIV_SIZE = "00000000000000000000000000000111"

Analyzing hierarchy for module <sound_registers> in library <work>.

Analyzing hierarchy for module <SquareWave> in library <work>.

Analyzing hierarchy for module <WaveformPlayer> in library <work>.

Analyzing hierarchy for module <rotary_controller> in library <work>.

Analyzing hierarchy for module <AudioGen> in library <work>.

Analyzing hierarchy for module <ACLink> in library <work>.

Analyzing hierarchy for module <AC97Conf> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <audio_top>.
Module <audio_top> is correct for synthesis.
 
Analyzing module <AC97> in library <work>.
Module <AC97> is correct for synthesis.
 
Analyzing module <rotary_controller> in library <work>.
Module <rotary_controller> is correct for synthesis.
 
Analyzing module <AudioGen> in library <work>.
Module <AudioGen> is correct for synthesis.
 
Analyzing module <ACLink> in library <work>.
Module <ACLink> is correct for synthesis.
 
Analyzing module <AC97Conf> in library <work>.
Module <AC97Conf> is correct for synthesis.
 
Analyzing module <my_clock_divider.1> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000010111011100000
	DIV_SIZE = 32'sb00000000000000000000000000001111
Module <my_clock_divider.1> is correct for synthesis.
 
Analyzing module <my_clock_divider.2> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000010
	DIV_SIZE = 32'sb00000000000000000000000000000011
Module <my_clock_divider.2> is correct for synthesis.
 
Analyzing module <my_clock_divider.3> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000100
	DIV_SIZE = 32'sb00000000000000000000000000000100
Module <my_clock_divider.3> is correct for synthesis.
 
Analyzing module <my_clock_divider.4> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000001
	DIV_SIZE = 32'sb00000000000000000000000000000010
Module <my_clock_divider.4> is correct for synthesis.
 
Analyzing module <my_clock_divider.5> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000101111
	DIV_SIZE = 32'sb00000000000000000000000000000110
Module <my_clock_divider.5> is correct for synthesis.
 
Analyzing module <my_clock_divider.6> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000001011110
	DIV_SIZE = 32'sb00000000000000000000000000000111
Module <my_clock_divider.6> is correct for synthesis.
 
Analyzing module <sound_registers> in library <work>.
Module <sound_registers> is correct for synthesis.
 
Analyzing module <SquareWave> in library <work>.
Module <SquareWave> is correct for synthesis.
 
Analyzing module <WaveformPlayer> in library <work>.
WARNING:Xst:790 - "../sound_functions/sound_functions.v" line 72: Index value(s) does not match array range, simulation mismatch.
Module <WaveformPlayer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <my_clock_divider_1>.
    Related source file is "../my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 15-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_1> synthesized.


Synthesizing Unit <my_clock_divider_2>.
    Related source file is "../my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_2> synthesized.


Synthesizing Unit <my_clock_divider_3>.
    Related source file is "../my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_3> synthesized.


Synthesizing Unit <my_clock_divider_4>.
    Related source file is "../my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_4> synthesized.


Synthesizing Unit <my_clock_divider_5>.
    Related source file is "../my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 6-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_5> synthesized.


Synthesizing Unit <my_clock_divider_6>.
    Related source file is "../my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 7-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_6> synthesized.


Synthesizing Unit <sound_registers>.
    Related source file is "../sound_registers.v".
WARNING:Xst:646 - Signal <WR3F> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR3E> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR3D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR3C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR3B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR3A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR39> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR38> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR37> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR36> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR35> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR34> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR33> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WR30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR52<6:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR44<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR41<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR34<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR33> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR30> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR24<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR23> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR14<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 8-bit latch for signal <NR14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR41>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR42>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR43>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR44>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR50>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR51>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <NR52>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <sound_registers> synthesized.


Synthesizing Unit <SquareWave>.
    Related source file is "../sound_functions/sound_functions.v".
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 144.
    Found 5-bit up counter for signal <env_counter>.
    Found 5-bit comparator equal for signal <env_counter$cmp_eq0000> created at line 271.
    Found 4-bit comparator less for signal <env_counter$cmp_lt0000> created at line 271.
    Found 12-bit register for signal <freq_counter>.
    Found 12-bit adder for signal <freq_counter$share0000> created at line 157.
    Found 9-bit up counter for signal <len_counter>.
    Found 10-bit comparator lessequal for signal <len_counter$cmp_le0000> created at line 144.
    Found 4-bit up counter for signal <num_env_done>.
    Found 4-bit up counter for signal <num_sweeps_done>.
    Found 4-bit comparator not equal for signal <num_sweeps_done$cmp_ne0000> created at line 233.
    Found 4-bit register for signal <reg_level>.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0001> created at line 164.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0003> created at line 177.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0005> created at line 190.
    Found 12-bit comparator greatequal for signal <reg_level$cmp_ge0000> created at line 168.
    Found 9-bit comparator lessequal for signal <reg_level$cmp_le0000> created at line 155.
    Found 4-bit updown counter for signal <reg_vol>.
    Found 4-bit comparator greatequal for signal <reg_vol$cmp_ge0000> created at line 273.
    Found 4-bit comparator greatequal for signal <reg_vol$cmp_ge0001> created at line 271.
    Found 4-bit comparator lessequal for signal <reg_vol$cmp_le0000> created at line 276.
    Found 4-bit comparator less for signal <reg_vol$cmp_lt0000> created at line 273.
    Found 5-bit comparator not equal for signal <reg_vol$cmp_ne0000> created at line 271.
    Found 4-bit up counter for signal <sweep_counter>.
    Found 12-bit register for signal <true_freq>.
    Found 12-bit adder for signal <true_freq$addsub0000> created at line 230.
    Found 12-bit adder for signal <true_freq$addsub0001> created at line 239.
    Found 4-bit comparator equal for signal <true_freq$cmp_eq0000> created at line 233.
    Found 4-bit comparator greatequal for signal <true_freq$cmp_ge0000> created at line 249.
    Found 4-bit comparator less for signal <true_freq$cmp_lt0000> created at line 233.
    Found 12-bit comparator less for signal <true_freq$cmp_lt0001> created at line 239.
    Found 12-bit addsub carry in for signal <true_freq$share0000>.
    Found 12-bit shifter logical right for signal <true_freq$shift0000> created at line 239.
    Found 8-bit adder for signal <true_len$sub0000> created at line 137.
    Summary:
	inferred   6 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <SquareWave> synthesized.


Synthesizing Unit <WaveformPlayer>.
    Related source file is "../sound_functions/sound_functions.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 48.
    Found 12-bit up counter for signal <freq_counter>.
    Found 12-bit comparator equal for signal <freq_counter$cmp_eq0000> created at line 61.
    Found 8-bit register for signal <index_hi>.
    Found 9-bit comparator lessequal for signal <index_hi$cmp_le0000> created at line 69.
    Found 12-bit comparator not equal for signal <index_hi$cmp_ne0000> created at line 61.
    Found 8-bit adder for signal <index_hi$share0000>.
    Found 9-bit up counter for signal <len_counter>.
    Found 10-bit comparator lessequal for signal <len_counter$cmp_le0000> created at line 48.
    Found 3-bit subtractor for signal <level$addsub0000> created at line 87.
    Found 4-bit shifter logical right for signal <level$shift0001> created at line 87.
    Found 4-bit register for signal <reg_level>.
    Found 9-bit comparator greater for signal <reg_level$cmp_gt0000> created at line 69.
    Found 8-bit comparator lessequal for signal <reg_level$cmp_le0000> created at line 71.
    Found 12-bit adder for signal <true_freq>.
    Found 9-bit adder for signal <true_len>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <WaveformPlayer> synthesized.


Synthesizing Unit <rotary_controller>.
    Related source file is "../rotary_controller/rotary_controller.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 23                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit updown counter for signal <level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <rotary_controller> synthesized.


Synthesizing Unit <AudioGen>.
    Related source file is "AC97.v".
WARNING:Xst:1305 - Output <flash_clk> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <square_sample> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit register for signal <flash_a>.
    Found 1-bit register for signal <flash_adv_n>.
    Found 5-bit adder carry out for signal <ac97_out_slot3$addsub0001> created at line 199.
    Found 4-bit adder carry out for signal <ac97_out_slot3$addsub0002> created at line 199.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0000> created at line 199.
    Found 24-bit up counter for signal <count>.
    Found 24-bit comparator greatequal for signal <count$cmp_ge0000> created at line 180.
    Found 16-bit register for signal <curr_sample>.
    Found 16-bit register for signal <next_sample>.
    Summary:
	inferred   1 Counter(s).
	inferred  57 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <AudioGen> synthesized.


Synthesizing Unit <ACLink>.
    Related source file is "AC97.v".
WARNING:Xst:646 - Signal <latched_inbits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 256-to-1 multiplexer for signal <ac97_sdata_out>.
    Found 8-bit comparator less for signal <ac97_sync$cmp_lt0000> created at line 258.
    Found 8-bit up counter for signal <curbit>.
    Found 256-bit register for signal <inbits>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <inbits>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 256 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ACLink> synthesized.


Synthesizing Unit <AC97Conf>.
    Related source file is "AC97.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 27                                             |
    | Clock              | ac97_bitclk               (rising_edge)        |
    | Clock enable       | ac97_strobe               (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <AC97Conf> synthesized.


Synthesizing Unit <AC97>.
    Related source file is "AC97.v".
WARNING:Xst:653 - Signal <ac97_out_slot6> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
WARNING:Xst:653 - Signal <ac97_out_slot5> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
Unit <AC97> synthesized.


Synthesizing Unit <audio_top>.
    Related source file is "../audio_top.v".
WARNING:Xst:646 - Signal <sound_master_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <reg_w_enable> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <reg_data> is used but never assigned. This sourceless signal will be automatically connected to value 11111111.
WARNING:Xst:653 - Signal <reg_addr> is used but never assigned. This sourceless signal will be automatically connected to value 1111111111111111.
WARNING:Xst:646 - Signal <ch4_shift_clock_freq_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_num_envelope_sweeps> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_length_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_initial_volume> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_freq_dividing_ratio> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_envelope_increasing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_dont_loop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_counter_width> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch2_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch2_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_output_level> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_ch4_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_ch3_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_ch2_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_ch1_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_Vin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_output_level> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_ch4_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_ch3_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_ch2_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_ch1_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_Vin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <audio_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 12-bit adder                                          : 7
 12-bit addsub carry/borrow in                         : 2
 3-bit subtractor                                      : 1
 4-bit adder carry out                                 : 1
 5-bit adder carry out                                 : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 3
# Counters                                             : 23
 12-bit up counter                                     : 1
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 274
 1-bit register                                        : 263
 12-bit register                                       : 4
 16-bit register                                       : 2
 24-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 10
 8-bit latch                                           : 10
# Comparators                                          : 44
 10-bit comparator lessequal                           : 3
 12-bit comparator equal                               : 7
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 2
 12-bit comparator not equal                           : 1
 24-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 6
 4-bit comparator less                                 : 6
 4-bit comparator lessequal                            : 2
 4-bit comparator not equal                            : 2
 5-bit comparator equal                                : 2
 5-bit comparator not equal                            : 2
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1
 1-bit 256-to-1 multiplexer                            : 1
# Logic shifters                                       : 4
 12-bit shifter logical right                          : 2
 20-bit shifter logical left                           : 1
 4-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <gen/conf/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <gen/rot/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 110
 0100  | 011
 0101  | 111
 0110  | 101
-------------------
WARNING:Xst:1710 - FF/Latch <reg_level_3> (without init value) has a constant value of 0 in block <wp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <reg_level<3:3>> (without init value) have a constant value of 0 in block <WaveformPlayer>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 19
 12-bit adder                                          : 7
 12-bit addsub carry/borrow in                         : 2
 3-bit subtractor                                      : 1
 4-bit adder carry out                                 : 1
 5-bit adder carry out                                 : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 3
# Counters                                             : 23
 12-bit up counter                                     : 1
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 130
 Flip-Flops                                            : 130
# Latches                                              : 10
 8-bit latch                                           : 10
# Comparators                                          : 44
 10-bit comparator lessequal                           : 3
 12-bit comparator equal                               : 7
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 2
 12-bit comparator not equal                           : 1
 24-bit comparator greatequal                          : 1
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 6
 4-bit comparator less                                 : 6
 4-bit comparator lessequal                            : 2
 4-bit comparator not equal                            : 2
 5-bit comparator equal                                : 2
 5-bit comparator not equal                            : 2
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1
 1-bit 256-to-1 multiplexer                            : 1
# Logic shifters                                       : 4
 12-bit shifter logical right                          : 2
 20-bit shifter logical left                           : 1
 4-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <NR50_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR50_1> <NR50_2> <NR50_3> <NR50_4> <NR50_5> <NR50_6> <NR50_7> 
INFO:Xst:2261 - The FF/Latch <NR43_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR43_1> <NR43_2> <NR43_3> <NR43_4> <NR43_5> <NR43_6> <NR43_7> 
INFO:Xst:2261 - The FF/Latch <NR41_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR41_1> <NR41_2> <NR41_3> <NR41_4> <NR41_5> <NR41_6> <NR41_7> 
INFO:Xst:2261 - The FF/Latch <NR34_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR34_1> <NR34_2> <NR34_3> <NR34_4> <NR34_5> <NR34_6> <NR34_7> 
INFO:Xst:2261 - The FF/Latch <NR51_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR51_1> <NR51_2> <NR51_3> <NR51_4> <NR51_5> <NR51_6> <NR51_7> 
INFO:Xst:2261 - The FF/Latch <NR44_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR44_1> <NR44_2> <NR44_3> <NR44_4> <NR44_5> <NR44_6> <NR44_7> 
INFO:Xst:2261 - The FF/Latch <NR14_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR14_1> <NR14_2> <NR14_3> <NR14_4> <NR14_5> <NR14_6> <NR14_7> 
INFO:Xst:2261 - The FF/Latch <NR42_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR42_1> <NR42_2> <NR42_3> <NR42_4> <NR42_5> <NR42_6> <NR42_7> 
INFO:Xst:2261 - The FF/Latch <NR24_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR24_1> <NR24_2> <NR24_3> <NR24_4> <NR24_5> <NR24_6> <NR24_7> 
INFO:Xst:2261 - The FF/Latch <NR52_0> in Unit <sound_registers> is equivalent to the following 7 FFs/Latches, which will be removed : <NR52_1> <NR52_2> <NR52_3> <NR52_4> <NR52_5> <NR52_6> <NR52_7> 
WARNING:Xst:1710 - FF/Latch <NR52_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR51_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR50_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR44_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR43_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR42_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR41_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR34_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR24_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NR14_0> (without init value) has a constant value of 1 in block <sound_registers>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <audio_top> ...

Optimizing unit <SquareWave> ...

Optimizing unit <WaveformPlayer> ...
WARNING:Xst:1293 - FF/Latch <index_hi_0> has a constant value of 1 in block <WaveformPlayer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index_hi_1> has a constant value of 1 in block <WaveformPlayer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rotary_controller> ...

Optimizing unit <AudioGen> ...

Optimizing unit <ACLink> ...
WARNING:Xst:1710 - FF/Latch <ch2/num_sweeps_done_3> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch2/num_sweeps_done_2> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch2/num_sweeps_done_1> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch2/num_sweeps_done_0> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch2/sweep_counter_3> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch2/sweep_counter_2> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch2/sweep_counter_0> (without init value) has a constant value of 1 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch2/sweep_counter_1> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/num_sweeps_done_3> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/num_sweeps_done_2> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/num_sweeps_done_1> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/num_sweeps_done_0> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/sweep_counter_3> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/sweep_counter_2> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/sweep_counter_0> (without init value) has a constant value of 1 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ch1/sweep_counter_1> (without init value) has a constant value of 0 in block <audio_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ch2/len_counter_8> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_7> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_6> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_5> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_4> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_3> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_2> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_1> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch2/len_counter_0> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_8> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_7> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_6> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_5> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_4> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_3> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_2> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_1> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <ch1/len_counter_0> of sequential type is unconnected in block <audio_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 254
 Flip-Flops                                            : 254

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AC97.ngr
Top Level Output File Name         : AC97
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 709
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 71
#      LUT2                        : 77
#      LUT3                        : 66
#      LUT4                        : 60
#      LUT5                        : 44
#      LUT6                        : 106
#      MUXCY                       : 134
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 116
# FlipFlops/Latches                : 254
#      FD                          : 15
#      FDE                         : 101
#      FDR                         : 56
#      FDRE                        : 75
#      FDRS                        : 1
#      FDS                         : 6
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 24
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             254  out of  69120     0%  
 Number of Slice LUTs:                  446  out of  69120     0%  
    Number used as Logic:               446  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    472
   Number with an unused Flip Flop:     218  out of    472    46%  
   Number with an unused LUT:            26  out of    472     5%  
   Number of fully used LUT-FF pairs:   228  out of    472    48%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  58  out of    640     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
ac97_bitclk                        | BUFGP                   | 130   |
framediv/clock_out                 | NONE(sweepdiv/clock_out)| 12    |
envdiv/clock_out1                  | BUFG                    | 26    |
sweepdiv/clock_out1                | BUFG                    | 24    |
freq12div/clock_out1               | BUFG                    | 32    |
freq3div/clock_out1                | BUFG                    | 21    |
lendiv/clock_out                   | NONE(wp/len_counter_8)  | 9     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.259ns (Maximum Frequency: 234.787MHz)
   Minimum input arrival time before clock: 3.539ns
   Maximum output required time after clock: 13.277ns
   Maximum combinational path delay: 13.823ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bitclk'
  Clock period: 4.259ns (frequency: 234.787MHz)
  Total number of paths / destination ports: 18087 / 256
-------------------------------------------------------------------------
Delay:               4.259ns (Levels of Logic = 31)
  Source:            gen/source/count_1 (FF)
  Destination:       gen/source/count_23 (FF)
  Source Clock:      ac97_bitclk rising
  Destination Clock: ac97_bitclk rising

  Data Path: gen/source/count_1 to gen/source/count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.989  gen/source/count_1 (gen/source/count_1)
     LUT5:I0->O            1   0.094   0.000  gen/source/Mcompar_count_cmp_ge0000_lut<0> (gen/source/Mcompar_count_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  gen/source/Mcompar_count_cmp_ge0000_cy<0> (gen/source/Mcompar_count_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcompar_count_cmp_ge0000_cy<1> (gen/source/Mcompar_count_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcompar_count_cmp_ge0000_cy<2> (gen/source/Mcompar_count_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcompar_count_cmp_ge0000_cy<3> (gen/source/Mcompar_count_cmp_ge0000_cy<3>)
     MUXCY:CI->O          26   0.254   0.606  gen/source/Mcompar_count_cmp_ge0000_cy<4> (gen/source/count_cmp_ge0000)
     LUT3:I2->O            1   0.094   0.000  gen/source/Mcount_count_lut<0> (gen/source/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.372   0.000  gen/source/Mcount_count_cy<0> (gen/source/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<1> (gen/source/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<2> (gen/source/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<3> (gen/source/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<4> (gen/source/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<5> (gen/source/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<6> (gen/source/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<7> (gen/source/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<8> (gen/source/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<9> (gen/source/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<10> (gen/source/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<11> (gen/source/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<12> (gen/source/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<13> (gen/source/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<14> (gen/source/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<15> (gen/source/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<16> (gen/source/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<17> (gen/source/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<18> (gen/source/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<19> (gen/source/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<20> (gen/source/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  gen/source/Mcount_count_cy<21> (gen/source/Mcount_count_cy<21>)
     MUXCY:CI->O           0   0.026   0.000  gen/source/Mcount_count_cy<22> (gen/source/Mcount_count_cy<22>)
     XORCY:CI->O           1   0.357   0.000  gen/source/Mcount_count_xor<23> (gen/source/Mcount_count23)
     FDRE:D                   -0.018          gen/source/count_23
    ----------------------------------------
    Total                      4.259ns (2.664ns logic, 1.595ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'framediv/clock_out'
  Clock period: 2.290ns (frequency: 436.681MHz)
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Delay:               2.290ns (Levels of Logic = 1)
  Source:            envdiv/counter_3 (FF)
  Destination:       envdiv/counter_0 (FF)
  Source Clock:      framediv/clock_out rising
  Destination Clock: framediv/clock_out rising

  Data Path: envdiv/counter_3 to envdiv/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.794  envdiv/counter_3 (envdiv/counter_3)
     LUT4:I0->O            5   0.094   0.358  envdiv/clock_out_cmp_eq00001 (envdiv/clock_out_cmp_eq0000)
     FDR:R                     0.573          envdiv/counter_0
    ----------------------------------------
    Total                      2.290ns (1.138ns logic, 1.152ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'envdiv/clock_out1'
  Clock period: 3.270ns (frequency: 305.810MHz)
  Total number of paths / destination ports: 275 / 42
-------------------------------------------------------------------------
Delay:               3.270ns (Levels of Logic = 3)
  Source:            ch2/env_counter_0 (FF)
  Destination:       ch2/reg_vol_3 (FF)
  Source Clock:      envdiv/clock_out1 rising
  Destination Clock: envdiv/clock_out1 rising

  Data Path: ch2/env_counter_0 to ch2/reg_vol_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.471   1.006  ch2/env_counter_0 (ch2/env_counter_0)
     LUT5:I0->O            1   0.094   0.789  ch2/reg_vol_not000132 (ch2/reg_vol_not000132)
     LUT6:I2->O            1   0.094   0.000  ch2/reg_vol_not0001761 (ch2/reg_vol_not000176)
     MUXF7:I0->O           4   0.251   0.352  ch2/reg_vol_not000176_f7 (ch2/reg_vol_not0001)
     FDE:CE                    0.213          ch2/reg_vol_0
    ----------------------------------------
    Total                      3.270ns (1.123ns logic, 2.147ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sweepdiv/clock_out1'
  Clock period: 2.871ns (frequency: 348.311MHz)
  Total number of paths / destination ports: 260 / 23
-------------------------------------------------------------------------
Delay:               2.871ns (Levels of Logic = 14)
  Source:            ch1/true_freq_7 (FF)
  Destination:       ch1/true_freq_11 (FF)
  Source Clock:      sweepdiv/clock_out1 rising
  Destination Clock: sweepdiv/clock_out1 rising

  Data Path: ch1/true_freq_7 to ch1/true_freq_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.471   0.743  ch1/true_freq_7 (ch1/true_freq_7)
     LUT3:I0->O            1   0.094   0.000  ch1/Maddsub_true_freq_share0000_lut<0> (ch1/Maddsub_true_freq_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  ch1/Maddsub_true_freq_share0000_cy<0> (ch1/Maddsub_true_freq_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<1> (ch1/Maddsub_true_freq_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<2> (ch1/Maddsub_true_freq_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<3> (ch1/Maddsub_true_freq_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<4> (ch1/Maddsub_true_freq_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<5> (ch1/Maddsub_true_freq_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<6> (ch1/Maddsub_true_freq_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<7> (ch1/Maddsub_true_freq_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<8> (ch1/Maddsub_true_freq_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<9> (ch1/Maddsub_true_freq_share0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<10> (ch1/Maddsub_true_freq_share0000_cy<10>)
     XORCY:CI->O           1   0.357   0.480  ch1/Maddsub_true_freq_share0000_xor<11> (ch1/true_freq_share0000<11>)
     LUT2:I1->O            1   0.094   0.000  ch1/true_freq_mux0000<11>1 (ch1/true_freq_mux0000<11>)
     FDE:D                    -0.018          ch1/true_freq_11
    ----------------------------------------
    Total                      2.871ns (1.648ns logic, 1.223ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq12div/clock_out1'
  Clock period: 3.213ns (frequency: 311.236MHz)
  Total number of paths / destination ports: 1316 / 32
-------------------------------------------------------------------------
Delay:               3.213ns (Levels of Logic = 14)
  Source:            ch1/freq_counter_0 (FF)
  Destination:       ch1/freq_counter_11 (FF)
  Source Clock:      freq12div/clock_out1 rising
  Destination Clock: freq12div/clock_out1 rising

  Data Path: ch1/freq_counter_0 to ch1/freq_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.352  ch1/freq_counter_0 (ch1/freq_counter_0)
     INV:I->O              1   0.238   0.000  ch1/Madd_freq_counter_share0000_lut<0>_INV_0 (ch1/Madd_freq_counter_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  ch1/Madd_freq_counter_share0000_cy<0> (ch1/Madd_freq_counter_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<1> (ch1/Madd_freq_counter_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<2> (ch1/Madd_freq_counter_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<3> (ch1/Madd_freq_counter_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<4> (ch1/Madd_freq_counter_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<5> (ch1/Madd_freq_counter_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<6> (ch1/Madd_freq_counter_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<7> (ch1/Madd_freq_counter_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<8> (ch1/Madd_freq_counter_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<9> (ch1/Madd_freq_counter_share0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ch1/Madd_freq_counter_share0000_cy<10> (ch1/Madd_freq_counter_share0000_cy<10>)
     XORCY:CI->O           1   0.357   1.069  ch1/Madd_freq_counter_share0000_xor<11> (ch1/freq_counter_share0000<11>)
     LUT6:I0->O            1   0.094   0.000  ch1/freq_counter_mux0000<11>1 (ch1/freq_counter_mux0000<11>)
     FDRE:D                   -0.018          ch1/freq_counter_11
    ----------------------------------------
    Total                      3.213ns (1.792ns logic, 1.421ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq3div/clock_out1'
  Clock period: 3.284ns (frequency: 304.507MHz)
  Total number of paths / destination ports: 355 / 42
-------------------------------------------------------------------------
Delay:               3.284ns (Levels of Logic = 2)
  Source:            wp/freq_counter_10 (FF)
  Destination:       wp/freq_counter_11 (FF)
  Source Clock:      freq3div/clock_out1 rising
  Destination Clock: freq3div/clock_out1 rising

  Data Path: wp/freq_counter_10 to wp/freq_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   1.074  wp/freq_counter_10 (wp/freq_counter_10)
     LUT6:I0->O            3   0.094   0.587  wp/freq_counter_cmp_eq00001234 (wp/freq_counter_cmp_eq00001234)
     LUT3:I1->O           11   0.094   0.391  wp/Mcount_freq_counter_val1 (wp/Mcount_freq_counter_val)
     FDR:R                     0.573          wp/freq_counter_1
    ----------------------------------------
    Total                      3.284ns (1.232ns logic, 2.052ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lendiv/clock_out'
  Clock period: 2.567ns (frequency: 389.560MHz)
  Total number of paths / destination ports: 207 / 18
-------------------------------------------------------------------------
Delay:               2.567ns (Levels of Logic = 6)
  Source:            wp/len_counter_0 (FF)
  Destination:       wp/len_counter_8 (FF)
  Source Clock:      lendiv/clock_out rising
  Destination Clock: lendiv/clock_out rising

  Data Path: wp/len_counter_0 to wp/len_counter_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   0.811  wp/len_counter_0 (wp/len_counter_0)
     LUT4:I0->O            1   0.094   0.000  wp/Mcompar_len_counter_cmp_le0000_lut<0> (wp/Mcompar_len_counter_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  wp/Mcompar_len_counter_cmp_le0000_cy<0> (wp/Mcompar_len_counter_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  wp/Mcompar_len_counter_cmp_le0000_cy<1> (wp/Mcompar_len_counter_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  wp/Mcompar_len_counter_cmp_le0000_cy<2> (wp/Mcompar_len_counter_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  wp/Mcompar_len_counter_cmp_le0000_cy<3> (wp/Mcompar_len_counter_cmp_le0000_cy<3>)
     MUXCY:CI->O           9   0.148   0.380  wp/Mcompar_len_counter_cmp_le0000_cy<4> (wp/len_counter_cmp_le0000)
     FDRE:CE                   0.213          wp/len_counter_0
    ----------------------------------------
    Total                      2.567ns (1.376ns logic, 1.191ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'envdiv/clock_out1'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              2.185ns (Levels of Logic = 2)
  Source:            ch1_reset_test (PAD)
  Destination:       ch1/reg_vol_3 (FF)
  Destination Clock: envdiv/clock_out1 rising

  Data Path: ch1_reset_test to ch1/reg_vol_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   0.818   0.473  ch1_reset_test_IBUF (ch1_reset_test_IBUF)
     MUXF7:S->O            4   0.329   0.352  ch1/reg_vol_not000171_f7 (ch1/reg_vol_not0001)
     FDE:CE                    0.213          ch1/reg_vol_0
    ----------------------------------------
    Total                      2.185ns (1.360ns logic, 0.825ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sweepdiv/clock_out1'
  Total number of paths / destination ports: 318 / 24
-------------------------------------------------------------------------
Offset:              3.092ns (Levels of Logic = 15)
  Source:            ch1_reset_test (PAD)
  Destination:       ch1/true_freq_11 (FF)
  Destination Clock: sweepdiv/clock_out1 rising

  Data Path: ch1_reset_test to ch1/true_freq_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   0.818   0.617  ch1_reset_test_IBUF (ch1_reset_test_IBUF)
     LUT3:I2->O            1   0.094   0.000  ch1/Maddsub_true_freq_share0000_lut<0> (ch1/Maddsub_true_freq_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  ch1/Maddsub_true_freq_share0000_cy<0> (ch1/Maddsub_true_freq_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<1> (ch1/Maddsub_true_freq_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<2> (ch1/Maddsub_true_freq_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<3> (ch1/Maddsub_true_freq_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<4> (ch1/Maddsub_true_freq_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<5> (ch1/Maddsub_true_freq_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<6> (ch1/Maddsub_true_freq_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<7> (ch1/Maddsub_true_freq_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<8> (ch1/Maddsub_true_freq_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<9> (ch1/Maddsub_true_freq_share0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ch1/Maddsub_true_freq_share0000_cy<10> (ch1/Maddsub_true_freq_share0000_cy<10>)
     XORCY:CI->O           1   0.357   0.480  ch1/Maddsub_true_freq_share0000_xor<11> (ch1/true_freq_share0000<11>)
     LUT2:I1->O            1   0.094   0.000  ch1/true_freq_mux0000<11>1 (ch1/true_freq_mux0000<11>)
     FDE:D                    -0.018          ch1/true_freq_11
    ----------------------------------------
    Total                      3.092ns (1.995ns logic, 1.097ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq12div/clock_out1'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.864ns (Levels of Logic = 1)
  Source:            ch1_reset_test (PAD)
  Destination:       ch1/freq_counter_11 (FF)
  Destination Clock: freq12div/clock_out1 rising

  Data Path: ch1_reset_test to ch1/freq_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            83   0.818   0.473  ch1_reset_test_IBUF (ch1_reset_test_IBUF)
     FDRE:R                    0.573          ch1/freq_counter_0
    ----------------------------------------
    Total                      1.864ns (1.391ns logic, 0.473ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq3div/clock_out1'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              2.685ns (Levels of Logic = 2)
  Source:            ch3_reset_test (PAD)
  Destination:       wp/freq_counter_11 (FF)
  Destination Clock: freq3div/clock_out1 rising

  Data Path: ch3_reset_test to wp/freq_counter_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.818   0.809  ch3_reset_test_IBUF (ch3_reset_test_IBUF)
     LUT3:I0->O           11   0.094   0.391  wp/Mcount_freq_counter_val1 (wp/Mcount_freq_counter_val)
     FDR:R                     0.573          wp/freq_counter_1
    ----------------------------------------
    Total                      2.685ns (1.485ns logic, 1.200ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lendiv/clock_out'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.826ns (Levels of Logic = 1)
  Source:            ch3_reset_test (PAD)
  Destination:       wp/len_counter_8 (FF)
  Destination Clock: lendiv/clock_out rising

  Data Path: ch3_reset_test to wp/len_counter_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.818   0.435  ch3_reset_test_IBUF (ch3_reset_test_IBUF)
     FDRE:R                    0.573          wp/len_counter_0
    ----------------------------------------
    Total                      1.826ns (1.391ns logic, 0.435ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ac97_bitclk'
  Total number of paths / destination ports: 409 / 91
-------------------------------------------------------------------------
Offset:              3.539ns (Levels of Logic = 3)
  Source:            rotary_inc_b (PAD)
  Destination:       gen/rot/level_3 (FF)
  Destination Clock: ac97_bitclk rising

  Data Path: rotary_inc_b to gen/rot/level_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.818   0.995  rotary_inc_b_IBUF (rotary_inc_b_IBUF)
     LUT5:I0->O            1   0.094   0.973  gen/rot/level_not0001_SW0 (N16)
     LUT6:I1->O            4   0.094   0.352  gen/rot/level_not0001 (gen/rot/level_not0001)
     FDE:CE                    0.213          gen/rot/level_0
    ----------------------------------------
    Total                      3.539ns (1.219ns logic, 2.320ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bitclk'
  Total number of paths / destination ports: 387 / 28
-------------------------------------------------------------------------
Offset:              9.711ns (Levels of Logic = 10)
  Source:            gen/rot/level_0 (FF)
  Destination:       ac97_sdata_out (PAD)
  Source Clock:      ac97_bitclk rising

  Data Path: gen/rot/level_0 to ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.471   1.162  gen/rot/level_0 (gen/rot/level_0)
     LUT6:I0->O            2   0.094   0.485  gen/source/Sh421 (gen/source/N6)
     LUT6:I5->O            4   0.094   0.592  gen/source/Sh41 (gen/source/Sh4)
     LUT5:I3->O            1   0.094   0.480  gen/source/ac97_out_slot3<4>_SW0 (N33)
     LUT5:I4->O            1   0.094   0.480  gen/source/ac97_out_slot3<4> (gen/ac97_out_slot3<4>)
     LUT6:I5->O            2   0.094   0.978  gen/link/Mmux_ac97_sdata_out_15 (gen/link/Mmux_ac97_sdata_out_15)
     LUT6:I1->O            1   0.094   0.789  gen/link/Mmux_ac97_sdata_out_11 (gen/link/Mmux_ac97_sdata_out_11)
     LUT4:I0->O            1   0.094   0.000  gen/link/Mmux_ac97_sdata_out_6 (gen/link/Mmux_ac97_sdata_out_6)
     MUXF7:I1->O           1   0.254   0.480  gen/link/Mmux_ac97_sdata_out_5_f7 (gen/link/Mmux_ac97_sdata_out_5_f7)
     LUT2:I1->O            1   0.094   0.336  gen/link/curbit<7>1 (ac97_sdata_out_OBUF)
     OBUF:I->O                 2.452          ac97_sdata_out_OBUF (ac97_sdata_out)
    ----------------------------------------
    Total                      9.711ns (3.929ns logic, 5.782ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq12div/clock_out1'
  Total number of paths / destination ports: 2856 / 1
-------------------------------------------------------------------------
Offset:              13.277ns (Levels of Logic = 12)
  Source:            ch1/reg_level_0 (FF)
  Destination:       ac97_sdata_out (PAD)
  Source Clock:      freq12div/clock_out1 rising

  Data Path: ch1/reg_level_0 to ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.471   1.006  ch1/reg_level_0 (ch1/reg_level_0)
     LUT6:I1->O            4   0.094   0.805  gen/source/Madd_ac97_out_slot3_addsub0002_xor<2>111 (gen/source/N4)
     LUT6:I2->O            3   0.094   1.080  gen/source/Madd_ac97_out_slot3_addsub0001_lut<2>1 (gen/source/Madd_ac97_out_slot3_addsub0001_lut<2>)
     LUT6:I0->O            5   0.094   1.091  gen/source/Madd_ac97_out_slot3_addsub0001_xor<3>121 (gen/source/N9)
     LUT6:I0->O            3   0.094   0.800  gen/source/Madd_ac97_out_slot3_addsub0001_cy<3>11 (gen/source/Madd_ac97_out_slot3_addsub0001_cy<3>)
     LUT6:I2->O            4   0.094   1.085  gen/source/Sh51 (gen/source/Sh5)
     LUT6:I0->O            1   0.094   0.973  gen/source/ac97_out_slot3<9>1 (gen/ac97_out_slot3<9>)
     LUT6:I1->O            2   0.094   0.715  gen/link/Mmux_ac97_sdata_out_14 (gen/link/Mmux_ac97_sdata_out_14)
     LUT6:I3->O            1   0.094   0.789  gen/link/Mmux_ac97_sdata_out_11 (gen/link/Mmux_ac97_sdata_out_11)
     LUT4:I0->O            1   0.094   0.000  gen/link/Mmux_ac97_sdata_out_6 (gen/link/Mmux_ac97_sdata_out_6)
     MUXF7:I1->O           1   0.254   0.480  gen/link/Mmux_ac97_sdata_out_5_f7 (gen/link/Mmux_ac97_sdata_out_5_f7)
     LUT2:I1->O            1   0.094   0.336  gen/link/curbit<7>1 (ac97_sdata_out_OBUF)
     OBUF:I->O                 2.452          ac97_sdata_out_OBUF (ac97_sdata_out)
    ----------------------------------------
    Total                     13.277ns (4.117ns logic, 9.160ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq3div/clock_out1'
  Total number of paths / destination ports: 620 / 1
-------------------------------------------------------------------------
Offset:              12.087ns (Levels of Logic = 11)
  Source:            wp/reg_level_2 (FF)
  Destination:       ac97_sdata_out (PAD)
  Source Clock:      freq3div/clock_out1 rising

  Data Path: wp/reg_level_2 to ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.715  wp/reg_level_2 (wp/reg_level_2)
     LUT6:I3->O            3   0.094   1.080  gen/source/Madd_ac97_out_slot3_addsub0001_lut<2>1 (gen/source/Madd_ac97_out_slot3_addsub0001_lut<2>)
     LUT6:I0->O            5   0.094   1.091  gen/source/Madd_ac97_out_slot3_addsub0001_xor<3>121 (gen/source/N9)
     LUT6:I0->O            3   0.094   0.800  gen/source/Madd_ac97_out_slot3_addsub0001_cy<3>11 (gen/source/Madd_ac97_out_slot3_addsub0001_cy<3>)
     LUT6:I2->O            4   0.094   1.085  gen/source/Sh51 (gen/source/Sh5)
     LUT6:I0->O            1   0.094   0.973  gen/source/ac97_out_slot3<9>1 (gen/ac97_out_slot3<9>)
     LUT6:I1->O            2   0.094   0.715  gen/link/Mmux_ac97_sdata_out_14 (gen/link/Mmux_ac97_sdata_out_14)
     LUT6:I3->O            1   0.094   0.789  gen/link/Mmux_ac97_sdata_out_11 (gen/link/Mmux_ac97_sdata_out_11)
     LUT4:I0->O            1   0.094   0.000  gen/link/Mmux_ac97_sdata_out_6 (gen/link/Mmux_ac97_sdata_out_6)
     MUXF7:I1->O           1   0.254   0.480  gen/link/Mmux_ac97_sdata_out_5_f7 (gen/link/Mmux_ac97_sdata_out_5_f7)
     LUT2:I1->O            1   0.094   0.336  gen/link/curbit<7>1 (ac97_sdata_out_OBUF)
     OBUF:I->O                 2.452          ac97_sdata_out_OBUF (ac97_sdata_out)
    ----------------------------------------
    Total                     12.087ns (4.023ns logic, 8.064ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1940 / 1
-------------------------------------------------------------------------
Delay:               13.823ns (Levels of Logic = 13)
  Source:            ch2_reset_test (PAD)
  Destination:       ac97_sdata_out (PAD)

  Data Path: ch2_reset_test to ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   0.818   1.205  ch2_reset_test_IBUF (ch2/true_freq_mux00041)
     LUT6:I0->O            4   0.094   0.805  gen/source/Madd_ac97_out_slot3_addsub0002_xor<2>111 (gen/source/N4)
     LUT6:I2->O            3   0.094   1.080  gen/source/Madd_ac97_out_slot3_addsub0001_lut<2>1 (gen/source/Madd_ac97_out_slot3_addsub0001_lut<2>)
     LUT6:I0->O            5   0.094   1.091  gen/source/Madd_ac97_out_slot3_addsub0001_xor<3>121 (gen/source/N9)
     LUT6:I0->O            3   0.094   0.800  gen/source/Madd_ac97_out_slot3_addsub0001_cy<3>11 (gen/source/Madd_ac97_out_slot3_addsub0001_cy<3>)
     LUT6:I2->O            4   0.094   1.085  gen/source/Sh51 (gen/source/Sh5)
     LUT6:I0->O            1   0.094   0.973  gen/source/ac97_out_slot3<9>1 (gen/ac97_out_slot3<9>)
     LUT6:I1->O            2   0.094   0.715  gen/link/Mmux_ac97_sdata_out_14 (gen/link/Mmux_ac97_sdata_out_14)
     LUT6:I3->O            1   0.094   0.789  gen/link/Mmux_ac97_sdata_out_11 (gen/link/Mmux_ac97_sdata_out_11)
     LUT4:I0->O            1   0.094   0.000  gen/link/Mmux_ac97_sdata_out_6 (gen/link/Mmux_ac97_sdata_out_6)
     MUXF7:I1->O           1   0.254   0.480  gen/link/Mmux_ac97_sdata_out_5_f7 (gen/link/Mmux_ac97_sdata_out_5_f7)
     LUT2:I1->O            1   0.094   0.336  gen/link/curbit<7>1 (ac97_sdata_out_OBUF)
     OBUF:I->O                 2.452          ac97_sdata_out_OBUF (ac97_sdata_out)
    ----------------------------------------
    Total                     13.823ns (4.464ns logic, 9.359ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.93 secs
 
--> 


Total memory usage is 681900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  130 (   0 filtered)
Number of infos    :   13 (   0 filtered)

