{"vcs1":{"timestamp_begin":1769494903.913627003, "rt":7.63, "ut":7.29, "st":0.18}}
{"vcselab":{"timestamp_begin":1769494911.597557647, "rt":0.34, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769494911.975143137, "rt":0.23, "ut":0.14, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769494903.656549870}
{"VCS_COMP_START_TIME": 1769494903.656549870}
{"VCS_COMP_END_TIME": 1769494912.246743969}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351708}}
{"vcselab": {"peak_mem": 173712}}
