_default: &default
    log_level: debug
    psl_coverage: true
    error_tolerance: 0
    # seed: 0 # optional; use to reconstruct results from randomized runs
    # randomize: false
    # In GUI mode, dump all signals, not only these included in layout file.
    dump_all_signals: true
compliance:
    default:
        <<: *default
        iterations: 1
        timeout: 100 ms

        # Clock configuration. Applied to TB, SW test picks it up and configures
        # DUT, and clock generator agent
        clock_period: 10 ns
        brp: 4
        prop: 8
        ph_1: 8
        ph_2: 8
        sjw: 2
        brp_fd: 1
        prop_fd: 8
        ph_1_fd: 8
        ph_2_fd: 8
        sjw_fd: 2

    tests:
        demo:
