$date
	Sun Oct 23 05:48:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#359372
b10100 !
1"
#359374
b10100 &
b10100 %
1$
#359375
0"
#359378
b1010 &
b1010 %
#359382
b101 &
b101 %
#359386
b10000 &
b10000 %
#359390
b1000 &
b1000 %
#359394
b100 &
b100 %
#359398
b10 &
b10 %
#359402
b1 &
b1 %
1#
#359406
b0 &
0#
b0 %
0$
#1282911
b10010 !
1"
#1282914
b10010 &
b10010 %
1$
#1282915
0"
#1282918
b1001 &
b1001 %
#1282922
b11100 &
b11100 %
#1282926
b1110 &
b1110 %
#1282930
b111 &
b111 %
#1282934
b10110 &
b10110 %
#1282938
b1011 &
b1011 %
#1282942
b100010 &
b100010 %
#1282946
b10001 &
b10001 %
#1282950
b110100 &
b110100 %
#1282954
b11010 &
b11010 %
#1282958
b1101 &
b1101 %
#1282962
b101000 &
b101000 %
#1282966
b10100 &
b10100 %
#1282970
b1010 &
b1010 %
#1282974
b101 &
b101 %
#1282978
b10000 &
b10000 %
#1282982
b1000 &
b1000 %
#1282986
b100 &
b100 %
#1282990
b10 &
b10 %
#1282994
b1 &
b1 %
1#
#1282998
b0 &
0#
b0 %
0$
#2336853
b10100 !
1"
#2336854
b10100 &
b10100 %
1$
#2336855
0"
#2336858
b1010 &
b1010 %
#2336862
b101 &
b101 %
#2336866
b10000 &
b10000 %
#2336870
b1000 &
b1000 %
#2336874
b100 &
b100 %
#2336878
b10 &
b10 %
#2336882
b1 &
b1 %
1#
#2336886
b0 &
0#
b0 %
0$
#4500012
