|timing
rstn_i => rstn_i.IN13
clk_in => clk_in.IN2
fsmc_csn => fsmc_csn.IN2
fsmc_nwr => fsmc_nwr.IN2
fsmc_nrd => fsmc_nrd.IN2
fsmc_addr[0] => fsmc_addr[0].IN2
fsmc_addr[1] => fsmc_addr[1].IN2
fsmc_addr[2] => fsmc_addr[2].IN2
fsmc_addr[3] => fsmc_addr[3].IN2
fsmc_addr[4] => fsmc_addr[4].IN2
fsmc_addr[5] => fsmc_addr[5].IN2
fsmc_addr[6] => fsmc_addr[6].IN2
fsmc_addr[7] => fsmc_addr[7].IN2
fsmc_db[0] <> fsmc_db[0]
fsmc_db[1] <> fsmc_db[1]
fsmc_db[2] <> fsmc_db[2]
fsmc_db[3] <> fsmc_db[3]
fsmc_db[4] <> fsmc_db[4]
fsmc_db[5] <> fsmc_db[5]
fsmc_db[6] <> fsmc_db[6]
fsmc_db[7] <> fsmc_db[7]
fsmc_db[8] <> fsmc_db[8]
fsmc_db[9] <> fsmc_db[9]
fsmc_db[10] <> fsmc_db[10]
fsmc_db[11] <> fsmc_db[11]
fsmc_db[12] <> fsmc_db[12]
fsmc_db[13] <> fsmc_db[13]
fsmc_db[14] <> fsmc_db[14]
fsmc_db[15] <> fsmc_db[15]
fsmc_data_irq_o <= fsmc_data_irq_o.DB_MAX_OUTPUT_PORT_TYPE
fsmc_full_irq_o <= data_full_flag.DB_MAX_OUTPUT_PORT_TYPE
fsmc_chg_irq_o <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
qbhlock_i => qbhlock_reg.DATAIN
qbhlock_i => io_sta[3].DATAIN
keylock_i => keylock_reg.DATAIN
keylock_i => io_sta[2].DATAIN
rem_start_i => remstart_reg.DATAIN
rem_start_i => io_sta[10].DATAIN
mod_sw_i => io_sta[1].DATAIN
mod_sw_i => mod_in_reg.DATAB
mod_sw_i => mod_in_reg.DATAA
err_out_o <= Red_Laser_Control:RED_LASER_Inst1.sw_state
mpwr_iog_i => mpiog_reg.DATAIN
mpwr_iog_i => io_sta[0].DATAIN
mpwr_en_o <= mpwr_en_o.DB_MAX_OUTPUT_PORT_TYPE
wmt_sig_i => wmt_sig_i.IN1
opp_ad_ncs <= opp_ad_ncs.DB_MAX_OUTPUT_PORT_TYPE
opp_ad_sclk <= spi:opp_spi_inst1.sck_o
opp_ad_miso => opp_ad_miso.IN1
opp_limerr1_i => opp_limerr1_reg.DATAIN
opp_limerr1_i => io_sta[5].DATAIN
ang_ad_ncs <= spi:ang_spi_inst1.nss_o
ang_ad_sclk <= spi:ang_spi_inst1.sck_o
ang_ad_miso => ang_ad_miso.IN1
ccs_limerr1_i => ccs_limerr_i.IN0
ccs_limerr2_i => ccs_limerr_i.IN1
ccs_ad_chsel1 <= ccs_ad_chsel1.DB_MAX_OUTPUT_PORT_TYPE
ccs_ad_chsel2 <= ccs_ad_chsel2.DB_MAX_OUTPUT_PORT_TYPE
ccs_sw1_3_o <= ccs_sw.DB_MAX_OUTPUT_PORT_TYPE
ccs_sw4_6_o <= ccs_sw.DB_MAX_OUTPUT_PORT_TYPE
ccs1_sclk <= spi:ccs1_spi_inst.sck_o
ccs1_da_nsync <= concat.DB_MAX_OUTPUT_PORT_TYPE
ccs1_da_mosi <= spi:ccs1_spi_inst.mosi_o
ccs1_ad_ncs <= concat.DB_MAX_OUTPUT_PORT_TYPE
ccs1_ad_miso => ccs1_ad_miso.IN1
ccs2_sclk <= spi:ccs2_spi_inst.sck_o
ccs2_da_nsync <= concat.DB_MAX_OUTPUT_PORT_TYPE
ccs2_da_mosi <= spi:ccs2_spi_inst.mosi_o
ccs2_ad_ncs <= concat.DB_MAX_OUTPUT_PORT_TYPE
ccs2_ad_miso => ccs2_ad_miso.IN1
red_laser_i => ~NO_FANOUT~
plc_start_i => plc_start_reg.DATAIN
plc_mode_i => plc_mode_reg.DATAIN
led_out1 <= <GND>
led_out2 <= led_out2.DB_MAX_OUTPUT_PORT_TYPE
alarm_led <= mpwr_en_o.DB_MAX_OUTPUT_PORT_TYPE


|timing|pll:pll1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|timing|pll:pll1|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|timing|pll:pll1|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|timing|Red_Laser_Control:RED_LASER_Inst1
rstn_i => redlgt_offcount_reg[0].ACLR
rstn_i => redlgt_offcount_reg[1].ACLR
rstn_i => redlgt_offcount_reg[2].ACLR
rstn_i => redlgt_offcount_reg[3].ACLR
rstn_i => redlgt_offcount_reg[4].ACLR
rstn_i => redlgt_offcount_reg[5].ACLR
rstn_i => redlgt_offcount_reg[6].ACLR
rstn_i => redlgt_offcount_reg[7].ACLR
rstn_i => redlgt_offcount_reg[8].ACLR
rstn_i => redlgt_offcount_reg[9].ACLR
rstn_i => redlgt_offcount_reg[10].ACLR
rstn_i => redlgt_offcount_reg[11].ACLR
rstn_i => redlgt_offcount_reg[12].ACLR
rstn_i => redlgt_offcount_reg[13].ACLR
rstn_i => redlgt_offcount_reg[14].ACLR
rstn_i => redlgt_offcount_reg[15].ACLR
rstn_i => redlgt_tcount_reg[0].ACLR
rstn_i => redlgt_tcount_reg[1].ACLR
rstn_i => redlgt_tcount_reg[2].ACLR
rstn_i => redlgt_tcount_reg[3].ACLR
rstn_i => redlgt_tcount_reg[4].ACLR
rstn_i => redlgt_tcount_reg[5].ACLR
rstn_i => redlgt_tcount_reg[6].ACLR
rstn_i => redlgt_tcount_reg[7].ACLR
rstn_i => redlgt_tcount_reg[8].ACLR
rstn_i => redlgt_tcount_reg[9].ACLR
rstn_i => redlgt_tcount_reg[10].ACLR
rstn_i => redlgt_tcount_reg[11].ACLR
rstn_i => redlgt_tcount_reg[12].ACLR
rstn_i => redlgt_tcount_reg[13].ACLR
rstn_i => redlgt_tcount_reg[14].ACLR
rstn_i => redlgt_tcount_reg[15].ACLR
rstn_i => redlgt_tcount_reg[16].ACLR
rstn_i => redlgt_tcount_reg[17].ACLR
rstn_i => redlgt_tcount_reg[18].ACLR
rstn_i => redlgt_tcount_reg[19].ACLR
rstn_i => redlgt_tcount_reg[20].ACLR
rstn_i => redlgt_tcount_reg[21].ACLR
rstn_i => redlgt_tcount_reg[22].ACLR
rstn_i => redlgt_tcount_reg[23].ACLR
rstn_i => redlgt_tcount_reg[24].ACLR
rstn_i => redlgt_tcount_reg[25].ACLR
rstn_i => redlgt_req_flag.ACLR
clk_in => redlgt_offcount_reg[0].CLK
clk_in => redlgt_offcount_reg[1].CLK
clk_in => redlgt_offcount_reg[2].CLK
clk_in => redlgt_offcount_reg[3].CLK
clk_in => redlgt_offcount_reg[4].CLK
clk_in => redlgt_offcount_reg[5].CLK
clk_in => redlgt_offcount_reg[6].CLK
clk_in => redlgt_offcount_reg[7].CLK
clk_in => redlgt_offcount_reg[8].CLK
clk_in => redlgt_offcount_reg[9].CLK
clk_in => redlgt_offcount_reg[10].CLK
clk_in => redlgt_offcount_reg[11].CLK
clk_in => redlgt_offcount_reg[12].CLK
clk_in => redlgt_offcount_reg[13].CLK
clk_in => redlgt_offcount_reg[14].CLK
clk_in => redlgt_offcount_reg[15].CLK
clk_in => redlgt_tcount_reg[0].CLK
clk_in => redlgt_tcount_reg[1].CLK
clk_in => redlgt_tcount_reg[2].CLK
clk_in => redlgt_tcount_reg[3].CLK
clk_in => redlgt_tcount_reg[4].CLK
clk_in => redlgt_tcount_reg[5].CLK
clk_in => redlgt_tcount_reg[6].CLK
clk_in => redlgt_tcount_reg[7].CLK
clk_in => redlgt_tcount_reg[8].CLK
clk_in => redlgt_tcount_reg[9].CLK
clk_in => redlgt_tcount_reg[10].CLK
clk_in => redlgt_tcount_reg[11].CLK
clk_in => redlgt_tcount_reg[12].CLK
clk_in => redlgt_tcount_reg[13].CLK
clk_in => redlgt_tcount_reg[14].CLK
clk_in => redlgt_tcount_reg[15].CLK
clk_in => redlgt_tcount_reg[16].CLK
clk_in => redlgt_tcount_reg[17].CLK
clk_in => redlgt_tcount_reg[18].CLK
clk_in => redlgt_tcount_reg[19].CLK
clk_in => redlgt_tcount_reg[20].CLK
clk_in => redlgt_tcount_reg[21].CLK
clk_in => redlgt_tcount_reg[22].CLK
clk_in => redlgt_tcount_reg[23].CLK
clk_in => redlgt_tcount_reg[24].CLK
clk_in => redlgt_tcount_reg[25].CLK
clk_in => redlgt_req_flag.CLK
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_in => redlgt_offcount_reg.OUTPUTSELECT
sw_state <= redlgt_req_flag.DB_MAX_OUTPUT_PORT_TYPE


|timing|wmt_detect:wmt_detect_inst
rstn_i => wmt_cyc_flag.ACLR
rstn_i => count_periodh[0].ACLR
rstn_i => count_periodh[1].ACLR
rstn_i => count_periodh[2].ACLR
rstn_i => count_periodh[3].ACLR
rstn_i => count_periodh[4].ACLR
rstn_i => count_periodh[5].ACLR
rstn_i => count_periodh[6].ACLR
rstn_i => count_periodh[7].ACLR
rstn_i => count_periodh[8].ACLR
rstn_i => count_periodh[9].ACLR
rstn_i => count_periodh[10].ACLR
rstn_i => count_periodh[11].ACLR
rstn_i => count_periodh[12].ACLR
rstn_i => count_periodh[13].ACLR
rstn_i => count_periodh[14].ACLR
rstn_i => count_periodh[15].ACLR
rstn_i => count_period[0].ACLR
rstn_i => count_period[1].ACLR
rstn_i => count_period[2].ACLR
rstn_i => count_period[3].ACLR
rstn_i => count_period[4].ACLR
rstn_i => count_period[5].ACLR
rstn_i => count_period[6].ACLR
rstn_i => count_period[7].ACLR
rstn_i => count_period[8].ACLR
rstn_i => count_period[9].ACLR
rstn_i => count_period[10].ACLR
rstn_i => count_period[11].ACLR
rstn_i => count_period[12].ACLR
rstn_i => count_period[13].ACLR
rstn_i => count_period[14].ACLR
rstn_i => count_period[15].ACLR
rstn_i => count_wmt_idle[0].ACLR
rstn_i => count_wmt_idle[1].ACLR
rstn_i => count_wmt_idle[2].ACLR
rstn_i => count_wmt_idle[3].ACLR
rstn_i => count_wmt_idle[4].ACLR
rstn_i => count_wmt_idle[5].ACLR
rstn_i => count_wmt_idle[6].ACLR
rstn_i => count_wmt_idle[7].ACLR
rstn_i => count_wmt_idle[8].ACLR
rstn_i => count_wmt_idle[9].ACLR
rstn_i => count_wmt_idle[10].ACLR
rstn_i => count_wmt_idle[11].ACLR
rstn_i => count_wmt_idle[12].ACLR
rstn_i => count_wmt_idle[13].ACLR
rstn_i => count_wmt_idle[14].ACLR
rstn_i => count_wmt_idle[15].ACLR
rstn_i => periodh_reg[0].ACLR
rstn_i => periodh_reg[1].ACLR
rstn_i => periodh_reg[2].ACLR
rstn_i => periodh_reg[3].ACLR
rstn_i => periodh_reg[4].ACLR
rstn_i => periodh_reg[5].ACLR
rstn_i => periodh_reg[6].ACLR
rstn_i => periodh_reg[7].ACLR
rstn_i => periodh_reg[8].ACLR
rstn_i => periodh_reg[9].ACLR
rstn_i => periodh_reg[10].ACLR
rstn_i => periodh_reg[11].ACLR
rstn_i => periodh_reg[12].ACLR
rstn_i => periodh_reg[13].ACLR
rstn_i => periodh_reg[14].ACLR
rstn_i => periodh_reg[15].ACLR
rstn_i => period_reg[0].ACLR
rstn_i => period_reg[1].ACLR
rstn_i => period_reg[2].ACLR
rstn_i => period_reg[3].ACLR
rstn_i => period_reg[4].ACLR
rstn_i => period_reg[5].ACLR
rstn_i => period_reg[6].ACLR
rstn_i => period_reg[7].ACLR
rstn_i => period_reg[8].ACLR
rstn_i => period_reg[9].ACLR
rstn_i => period_reg[10].ACLR
rstn_i => period_reg[11].ACLR
rstn_i => period_reg[12].ACLR
rstn_i => period_reg[13].ACLR
rstn_i => period_reg[14].ACLR
rstn_i => period_reg[15].ACLR
rstn_i => wmt_err_flag.ACLR
rstn_i => count_err_num[0].ACLR
rstn_i => count_err_num[1].ACLR
rstn_i => count_err_num[2].ACLR
rstn_i => count_err_num[3].ACLR
rstn_i => count_err_num[4].ACLR
rstn_i => count_err_num[5].ACLR
rstn_i => count_err_num[6].ACLR
rstn_i => count_err_num[7].ACLR
rstn_i => count_cyc_num[0].ACLR
rstn_i => count_cyc_num[1].ACLR
rstn_i => count_cyc_num[2].ACLR
rstn_i => count_cyc_num[3].ACLR
rstn_i => count_cyc_num[4].ACLR
rstn_i => count_cyc_num[5].ACLR
rstn_i => count_cyc_num[6].ACLR
rstn_i => count_cyc_num[7].ACLR
rstn_i => wmt_sigrr.ACLR
rstn_i => wmt_sigr.ACLR
rstn_i => always2.IN0
rstn_i => wmt_current_state~3.DATAIN
clk_1us => wmt_err_flag.CLK
clk_1us => count_err_num[0].CLK
clk_1us => count_err_num[1].CLK
clk_1us => count_err_num[2].CLK
clk_1us => count_err_num[3].CLK
clk_1us => count_err_num[4].CLK
clk_1us => count_err_num[5].CLK
clk_1us => count_err_num[6].CLK
clk_1us => count_err_num[7].CLK
clk_1us => count_cyc_num[0].CLK
clk_1us => count_cyc_num[1].CLK
clk_1us => count_cyc_num[2].CLK
clk_1us => count_cyc_num[3].CLK
clk_1us => count_cyc_num[4].CLK
clk_1us => count_cyc_num[5].CLK
clk_1us => count_cyc_num[6].CLK
clk_1us => count_cyc_num[7].CLK
clk_1us => wmt_cyc_flag.CLK
clk_1us => count_periodh[0].CLK
clk_1us => count_periodh[1].CLK
clk_1us => count_periodh[2].CLK
clk_1us => count_periodh[3].CLK
clk_1us => count_periodh[4].CLK
clk_1us => count_periodh[5].CLK
clk_1us => count_periodh[6].CLK
clk_1us => count_periodh[7].CLK
clk_1us => count_periodh[8].CLK
clk_1us => count_periodh[9].CLK
clk_1us => count_periodh[10].CLK
clk_1us => count_periodh[11].CLK
clk_1us => count_periodh[12].CLK
clk_1us => count_periodh[13].CLK
clk_1us => count_periodh[14].CLK
clk_1us => count_periodh[15].CLK
clk_1us => count_period[0].CLK
clk_1us => count_period[1].CLK
clk_1us => count_period[2].CLK
clk_1us => count_period[3].CLK
clk_1us => count_period[4].CLK
clk_1us => count_period[5].CLK
clk_1us => count_period[6].CLK
clk_1us => count_period[7].CLK
clk_1us => count_period[8].CLK
clk_1us => count_period[9].CLK
clk_1us => count_period[10].CLK
clk_1us => count_period[11].CLK
clk_1us => count_period[12].CLK
clk_1us => count_period[13].CLK
clk_1us => count_period[14].CLK
clk_1us => count_period[15].CLK
clk_1us => count_wmt_idle[0].CLK
clk_1us => count_wmt_idle[1].CLK
clk_1us => count_wmt_idle[2].CLK
clk_1us => count_wmt_idle[3].CLK
clk_1us => count_wmt_idle[4].CLK
clk_1us => count_wmt_idle[5].CLK
clk_1us => count_wmt_idle[6].CLK
clk_1us => count_wmt_idle[7].CLK
clk_1us => count_wmt_idle[8].CLK
clk_1us => count_wmt_idle[9].CLK
clk_1us => count_wmt_idle[10].CLK
clk_1us => count_wmt_idle[11].CLK
clk_1us => count_wmt_idle[12].CLK
clk_1us => count_wmt_idle[13].CLK
clk_1us => count_wmt_idle[14].CLK
clk_1us => count_wmt_idle[15].CLK
clk_1us => periodh_reg[0].CLK
clk_1us => periodh_reg[1].CLK
clk_1us => periodh_reg[2].CLK
clk_1us => periodh_reg[3].CLK
clk_1us => periodh_reg[4].CLK
clk_1us => periodh_reg[5].CLK
clk_1us => periodh_reg[6].CLK
clk_1us => periodh_reg[7].CLK
clk_1us => periodh_reg[8].CLK
clk_1us => periodh_reg[9].CLK
clk_1us => periodh_reg[10].CLK
clk_1us => periodh_reg[11].CLK
clk_1us => periodh_reg[12].CLK
clk_1us => periodh_reg[13].CLK
clk_1us => periodh_reg[14].CLK
clk_1us => periodh_reg[15].CLK
clk_1us => period_reg[0].CLK
clk_1us => period_reg[1].CLK
clk_1us => period_reg[2].CLK
clk_1us => period_reg[3].CLK
clk_1us => period_reg[4].CLK
clk_1us => period_reg[5].CLK
clk_1us => period_reg[6].CLK
clk_1us => period_reg[7].CLK
clk_1us => period_reg[8].CLK
clk_1us => period_reg[9].CLK
clk_1us => period_reg[10].CLK
clk_1us => period_reg[11].CLK
clk_1us => period_reg[12].CLK
clk_1us => period_reg[13].CLK
clk_1us => period_reg[14].CLK
clk_1us => period_reg[15].CLK
clk_1us => wmt_sigrr.CLK
clk_1us => wmt_sigr.CLK
clk_1us => wmt_current_state~1.DATAIN
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_cyc_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => count_err_num.OUTPUTSELECT
wmt_en => wmt_err_flag.OUTPUTSELECT
wmt_en => always2.IN1
wmt_en => wmt_cyc_flag.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_en => count_wmt_idle.OUTPUTSELECT
wmt_sig => wmt_sigr.DATAIN
pdn1us_max[0] => LessThan3.IN16
pdn1us_max[1] => LessThan3.IN15
pdn1us_max[2] => LessThan3.IN14
pdn1us_max[3] => LessThan3.IN13
pdn1us_max[4] => LessThan3.IN12
pdn1us_max[5] => LessThan3.IN11
pdn1us_max[6] => LessThan3.IN10
pdn1us_max[7] => LessThan3.IN9
pdn1us_max[8] => LessThan3.IN8
pdn1us_max[9] => LessThan3.IN7
pdn1us_max[10] => LessThan3.IN6
pdn1us_max[11] => LessThan3.IN5
pdn1us_max[12] => LessThan3.IN4
pdn1us_max[13] => LessThan3.IN3
pdn1us_max[14] => LessThan3.IN2
pdn1us_max[15] => LessThan3.IN1
pdn1us_min[0] => LessThan4.IN16
pdn1us_min[1] => LessThan4.IN15
pdn1us_min[2] => LessThan4.IN14
pdn1us_min[3] => LessThan4.IN13
pdn1us_min[4] => LessThan4.IN12
pdn1us_min[5] => LessThan4.IN11
pdn1us_min[6] => LessThan4.IN10
pdn1us_min[7] => LessThan4.IN9
pdn1us_min[8] => LessThan4.IN8
pdn1us_min[9] => LessThan4.IN7
pdn1us_min[10] => LessThan4.IN6
pdn1us_min[11] => LessThan4.IN5
pdn1us_min[12] => LessThan4.IN4
pdn1us_min[13] => LessThan4.IN3
pdn1us_min[14] => LessThan4.IN2
pdn1us_min[15] => LessThan4.IN1
wmt_data[0] <= period_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[1] <= period_reg[1].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[2] <= period_reg[2].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[3] <= period_reg[3].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[4] <= period_reg[4].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[5] <= period_reg[5].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[6] <= period_reg[6].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[7] <= period_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[8] <= period_reg[8].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[9] <= period_reg[9].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[10] <= period_reg[10].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[11] <= period_reg[11].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[12] <= period_reg[12].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[13] <= period_reg[13].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[14] <= period_reg[14].DB_MAX_OUTPUT_PORT_TYPE
wmt_data[15] <= period_reg[15].DB_MAX_OUTPUT_PORT_TYPE
wmt_err <= wmt_err_flag.DB_MAX_OUTPUT_PORT_TYPE


|timing|pwm_mult:pwm_mult1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result


|timing|pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component
dataa[0] => mult_9en:auto_generated.dataa[0]
dataa[1] => mult_9en:auto_generated.dataa[1]
dataa[2] => mult_9en:auto_generated.dataa[2]
dataa[3] => mult_9en:auto_generated.dataa[3]
dataa[4] => mult_9en:auto_generated.dataa[4]
dataa[5] => mult_9en:auto_generated.dataa[5]
dataa[6] => mult_9en:auto_generated.dataa[6]
dataa[7] => mult_9en:auto_generated.dataa[7]
dataa[8] => mult_9en:auto_generated.dataa[8]
dataa[9] => mult_9en:auto_generated.dataa[9]
dataa[10] => mult_9en:auto_generated.dataa[10]
dataa[11] => mult_9en:auto_generated.dataa[11]
dataa[12] => mult_9en:auto_generated.dataa[12]
dataa[13] => mult_9en:auto_generated.dataa[13]
dataa[14] => mult_9en:auto_generated.dataa[14]
dataa[15] => mult_9en:auto_generated.dataa[15]
dataa[16] => mult_9en:auto_generated.dataa[16]
dataa[17] => mult_9en:auto_generated.dataa[17]
dataa[18] => mult_9en:auto_generated.dataa[18]
dataa[19] => mult_9en:auto_generated.dataa[19]
dataa[20] => mult_9en:auto_generated.dataa[20]
datab[0] => mult_9en:auto_generated.datab[0]
datab[1] => mult_9en:auto_generated.datab[1]
datab[2] => mult_9en:auto_generated.datab[2]
datab[3] => mult_9en:auto_generated.datab[3]
datab[4] => mult_9en:auto_generated.datab[4]
datab[5] => mult_9en:auto_generated.datab[5]
datab[6] => mult_9en:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_9en:auto_generated.result[0]
result[1] <= mult_9en:auto_generated.result[1]
result[2] <= mult_9en:auto_generated.result[2]
result[3] <= mult_9en:auto_generated.result[3]
result[4] <= mult_9en:auto_generated.result[4]
result[5] <= mult_9en:auto_generated.result[5]
result[6] <= mult_9en:auto_generated.result[6]
result[7] <= mult_9en:auto_generated.result[7]
result[8] <= mult_9en:auto_generated.result[8]
result[9] <= mult_9en:auto_generated.result[9]
result[10] <= mult_9en:auto_generated.result[10]
result[11] <= mult_9en:auto_generated.result[11]
result[12] <= mult_9en:auto_generated.result[12]
result[13] <= mult_9en:auto_generated.result[13]
result[14] <= mult_9en:auto_generated.result[14]
result[15] <= mult_9en:auto_generated.result[15]
result[16] <= mult_9en:auto_generated.result[16]
result[17] <= mult_9en:auto_generated.result[17]
result[18] <= mult_9en:auto_generated.result[18]
result[19] <= mult_9en:auto_generated.result[19]
result[20] <= mult_9en:auto_generated.result[20]
result[21] <= mult_9en:auto_generated.result[21]
result[22] <= mult_9en:auto_generated.result[22]
result[23] <= mult_9en:auto_generated.result[23]
result[24] <= mult_9en:auto_generated.result[24]
result[25] <= mult_9en:auto_generated.result[25]
result[26] <= mult_9en:auto_generated.result[26]
result[27] <= mult_9en:auto_generated.result[27]


|timing|pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component|mult_9en:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE


|timing|pwm_div:pwm_div1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
numer[26] => numer[26].IN1
numer[27] => numer[27].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain


|timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_ups:auto_generated.numer[0]
numer[1] => lpm_divide_ups:auto_generated.numer[1]
numer[2] => lpm_divide_ups:auto_generated.numer[2]
numer[3] => lpm_divide_ups:auto_generated.numer[3]
numer[4] => lpm_divide_ups:auto_generated.numer[4]
numer[5] => lpm_divide_ups:auto_generated.numer[5]
numer[6] => lpm_divide_ups:auto_generated.numer[6]
numer[7] => lpm_divide_ups:auto_generated.numer[7]
numer[8] => lpm_divide_ups:auto_generated.numer[8]
numer[9] => lpm_divide_ups:auto_generated.numer[9]
numer[10] => lpm_divide_ups:auto_generated.numer[10]
numer[11] => lpm_divide_ups:auto_generated.numer[11]
numer[12] => lpm_divide_ups:auto_generated.numer[12]
numer[13] => lpm_divide_ups:auto_generated.numer[13]
numer[14] => lpm_divide_ups:auto_generated.numer[14]
numer[15] => lpm_divide_ups:auto_generated.numer[15]
numer[16] => lpm_divide_ups:auto_generated.numer[16]
numer[17] => lpm_divide_ups:auto_generated.numer[17]
numer[18] => lpm_divide_ups:auto_generated.numer[18]
numer[19] => lpm_divide_ups:auto_generated.numer[19]
numer[20] => lpm_divide_ups:auto_generated.numer[20]
numer[21] => lpm_divide_ups:auto_generated.numer[21]
numer[22] => lpm_divide_ups:auto_generated.numer[22]
numer[23] => lpm_divide_ups:auto_generated.numer[23]
numer[24] => lpm_divide_ups:auto_generated.numer[24]
numer[25] => lpm_divide_ups:auto_generated.numer[25]
numer[26] => lpm_divide_ups:auto_generated.numer[26]
numer[27] => lpm_divide_ups:auto_generated.numer[27]
denom[0] => lpm_divide_ups:auto_generated.denom[0]
denom[1] => lpm_divide_ups:auto_generated.denom[1]
denom[2] => lpm_divide_ups:auto_generated.denom[2]
denom[3] => lpm_divide_ups:auto_generated.denom[3]
denom[4] => lpm_divide_ups:auto_generated.denom[4]
denom[5] => lpm_divide_ups:auto_generated.denom[5]
denom[6] => lpm_divide_ups:auto_generated.denom[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_ups:auto_generated.quotient[0]
quotient[1] <= lpm_divide_ups:auto_generated.quotient[1]
quotient[2] <= lpm_divide_ups:auto_generated.quotient[2]
quotient[3] <= lpm_divide_ups:auto_generated.quotient[3]
quotient[4] <= lpm_divide_ups:auto_generated.quotient[4]
quotient[5] <= lpm_divide_ups:auto_generated.quotient[5]
quotient[6] <= lpm_divide_ups:auto_generated.quotient[6]
quotient[7] <= lpm_divide_ups:auto_generated.quotient[7]
quotient[8] <= lpm_divide_ups:auto_generated.quotient[8]
quotient[9] <= lpm_divide_ups:auto_generated.quotient[9]
quotient[10] <= lpm_divide_ups:auto_generated.quotient[10]
quotient[11] <= lpm_divide_ups:auto_generated.quotient[11]
quotient[12] <= lpm_divide_ups:auto_generated.quotient[12]
quotient[13] <= lpm_divide_ups:auto_generated.quotient[13]
quotient[14] <= lpm_divide_ups:auto_generated.quotient[14]
quotient[15] <= lpm_divide_ups:auto_generated.quotient[15]
quotient[16] <= lpm_divide_ups:auto_generated.quotient[16]
quotient[17] <= lpm_divide_ups:auto_generated.quotient[17]
quotient[18] <= lpm_divide_ups:auto_generated.quotient[18]
quotient[19] <= lpm_divide_ups:auto_generated.quotient[19]
quotient[20] <= lpm_divide_ups:auto_generated.quotient[20]
quotient[21] <= lpm_divide_ups:auto_generated.quotient[21]
quotient[22] <= lpm_divide_ups:auto_generated.quotient[22]
quotient[23] <= lpm_divide_ups:auto_generated.quotient[23]
quotient[24] <= lpm_divide_ups:auto_generated.quotient[24]
quotient[25] <= lpm_divide_ups:auto_generated.quotient[25]
quotient[26] <= lpm_divide_ups:auto_generated.quotient[26]
quotient[27] <= lpm_divide_ups:auto_generated.quotient[27]
remain[0] <= lpm_divide_ups:auto_generated.remain[0]
remain[1] <= lpm_divide_ups:auto_generated.remain[1]
remain[2] <= lpm_divide_ups:auto_generated.remain[2]
remain[3] <= lpm_divide_ups:auto_generated.remain[3]
remain[4] <= lpm_divide_ups:auto_generated.remain[4]
remain[5] <= lpm_divide_ups:auto_generated.remain[5]
remain[6] <= lpm_divide_ups:auto_generated.remain[6]


|timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_0mh:divider.denominator[0]
denom[1] => sign_div_unsign_0mh:divider.denominator[1]
denom[2] => sign_div_unsign_0mh:divider.denominator[2]
denom[3] => sign_div_unsign_0mh:divider.denominator[3]
denom[4] => sign_div_unsign_0mh:divider.denominator[4]
denom[5] => sign_div_unsign_0mh:divider.denominator[5]
denom[6] => sign_div_unsign_0mh:divider.denominator[6]
numer[0] => sign_div_unsign_0mh:divider.numerator[0]
numer[1] => sign_div_unsign_0mh:divider.numerator[1]
numer[2] => sign_div_unsign_0mh:divider.numerator[2]
numer[3] => sign_div_unsign_0mh:divider.numerator[3]
numer[4] => sign_div_unsign_0mh:divider.numerator[4]
numer[5] => sign_div_unsign_0mh:divider.numerator[5]
numer[6] => sign_div_unsign_0mh:divider.numerator[6]
numer[7] => sign_div_unsign_0mh:divider.numerator[7]
numer[8] => sign_div_unsign_0mh:divider.numerator[8]
numer[9] => sign_div_unsign_0mh:divider.numerator[9]
numer[10] => sign_div_unsign_0mh:divider.numerator[10]
numer[11] => sign_div_unsign_0mh:divider.numerator[11]
numer[12] => sign_div_unsign_0mh:divider.numerator[12]
numer[13] => sign_div_unsign_0mh:divider.numerator[13]
numer[14] => sign_div_unsign_0mh:divider.numerator[14]
numer[15] => sign_div_unsign_0mh:divider.numerator[15]
numer[16] => sign_div_unsign_0mh:divider.numerator[16]
numer[17] => sign_div_unsign_0mh:divider.numerator[17]
numer[18] => sign_div_unsign_0mh:divider.numerator[18]
numer[19] => sign_div_unsign_0mh:divider.numerator[19]
numer[20] => sign_div_unsign_0mh:divider.numerator[20]
numer[21] => sign_div_unsign_0mh:divider.numerator[21]
numer[22] => sign_div_unsign_0mh:divider.numerator[22]
numer[23] => sign_div_unsign_0mh:divider.numerator[23]
numer[24] => sign_div_unsign_0mh:divider.numerator[24]
numer[25] => sign_div_unsign_0mh:divider.numerator[25]
numer[26] => sign_div_unsign_0mh:divider.numerator[26]
numer[27] => sign_div_unsign_0mh:divider.numerator[27]
quotient[0] <= sign_div_unsign_0mh:divider.quotient[0]
quotient[1] <= sign_div_unsign_0mh:divider.quotient[1]
quotient[2] <= sign_div_unsign_0mh:divider.quotient[2]
quotient[3] <= sign_div_unsign_0mh:divider.quotient[3]
quotient[4] <= sign_div_unsign_0mh:divider.quotient[4]
quotient[5] <= sign_div_unsign_0mh:divider.quotient[5]
quotient[6] <= sign_div_unsign_0mh:divider.quotient[6]
quotient[7] <= sign_div_unsign_0mh:divider.quotient[7]
quotient[8] <= sign_div_unsign_0mh:divider.quotient[8]
quotient[9] <= sign_div_unsign_0mh:divider.quotient[9]
quotient[10] <= sign_div_unsign_0mh:divider.quotient[10]
quotient[11] <= sign_div_unsign_0mh:divider.quotient[11]
quotient[12] <= sign_div_unsign_0mh:divider.quotient[12]
quotient[13] <= sign_div_unsign_0mh:divider.quotient[13]
quotient[14] <= sign_div_unsign_0mh:divider.quotient[14]
quotient[15] <= sign_div_unsign_0mh:divider.quotient[15]
quotient[16] <= sign_div_unsign_0mh:divider.quotient[16]
quotient[17] <= sign_div_unsign_0mh:divider.quotient[17]
quotient[18] <= sign_div_unsign_0mh:divider.quotient[18]
quotient[19] <= sign_div_unsign_0mh:divider.quotient[19]
quotient[20] <= sign_div_unsign_0mh:divider.quotient[20]
quotient[21] <= sign_div_unsign_0mh:divider.quotient[21]
quotient[22] <= sign_div_unsign_0mh:divider.quotient[22]
quotient[23] <= sign_div_unsign_0mh:divider.quotient[23]
quotient[24] <= sign_div_unsign_0mh:divider.quotient[24]
quotient[25] <= sign_div_unsign_0mh:divider.quotient[25]
quotient[26] <= sign_div_unsign_0mh:divider.quotient[26]
quotient[27] <= sign_div_unsign_0mh:divider.quotient[27]
remain[0] <= sign_div_unsign_0mh:divider.remainder[0]
remain[1] <= sign_div_unsign_0mh:divider.remainder[1]
remain[2] <= sign_div_unsign_0mh:divider.remainder[2]
remain[3] <= sign_div_unsign_0mh:divider.remainder[3]
remain[4] <= sign_div_unsign_0mh:divider.remainder[4]
remain[5] <= sign_div_unsign_0mh:divider.remainder[5]
remain[6] <= sign_div_unsign_0mh:divider.remainder[6]


|timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider
denominator[0] => alt_u_div_k7f:divider.denominator[0]
denominator[1] => alt_u_div_k7f:divider.denominator[1]
denominator[2] => alt_u_div_k7f:divider.denominator[2]
denominator[3] => alt_u_div_k7f:divider.denominator[3]
denominator[4] => alt_u_div_k7f:divider.denominator[4]
denominator[5] => alt_u_div_k7f:divider.denominator[5]
denominator[6] => alt_u_div_k7f:divider.denominator[6]
numerator[0] => alt_u_div_k7f:divider.numerator[0]
numerator[1] => alt_u_div_k7f:divider.numerator[1]
numerator[2] => alt_u_div_k7f:divider.numerator[2]
numerator[3] => alt_u_div_k7f:divider.numerator[3]
numerator[4] => alt_u_div_k7f:divider.numerator[4]
numerator[5] => alt_u_div_k7f:divider.numerator[5]
numerator[6] => alt_u_div_k7f:divider.numerator[6]
numerator[7] => alt_u_div_k7f:divider.numerator[7]
numerator[8] => alt_u_div_k7f:divider.numerator[8]
numerator[9] => alt_u_div_k7f:divider.numerator[9]
numerator[10] => alt_u_div_k7f:divider.numerator[10]
numerator[11] => alt_u_div_k7f:divider.numerator[11]
numerator[12] => alt_u_div_k7f:divider.numerator[12]
numerator[13] => alt_u_div_k7f:divider.numerator[13]
numerator[14] => alt_u_div_k7f:divider.numerator[14]
numerator[15] => alt_u_div_k7f:divider.numerator[15]
numerator[16] => alt_u_div_k7f:divider.numerator[16]
numerator[17] => alt_u_div_k7f:divider.numerator[17]
numerator[18] => alt_u_div_k7f:divider.numerator[18]
numerator[19] => alt_u_div_k7f:divider.numerator[19]
numerator[20] => alt_u_div_k7f:divider.numerator[20]
numerator[21] => alt_u_div_k7f:divider.numerator[21]
numerator[22] => alt_u_div_k7f:divider.numerator[22]
numerator[23] => alt_u_div_k7f:divider.numerator[23]
numerator[24] => alt_u_div_k7f:divider.numerator[24]
numerator[25] => alt_u_div_k7f:divider.numerator[25]
numerator[26] => alt_u_div_k7f:divider.numerator[26]
numerator[27] => alt_u_div_k7f:divider.numerator[27]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE


|timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider
denominator[0] => add_sub_7pc:add_sub_0.datab[0]
denominator[0] => add_sub_8pc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_20.IN10
denominator[0] => op_21.IN12
denominator[0] => op_22.IN14
denominator[0] => op_23.IN16
denominator[0] => op_24.IN18
denominator[0] => op_25.IN18
denominator[0] => op_26.IN18
denominator[0] => op_1.IN18
denominator[0] => op_2.IN18
denominator[0] => op_3.IN18
denominator[0] => op_4.IN18
denominator[0] => op_5.IN18
denominator[0] => op_6.IN18
denominator[0] => op_7.IN18
denominator[0] => op_8.IN18
denominator[0] => op_9.IN18
denominator[0] => op_10.IN18
denominator[0] => op_12.IN18
denominator[0] => op_13.IN18
denominator[0] => op_14.IN18
denominator[0] => op_15.IN18
denominator[0] => op_16.IN18
denominator[0] => op_17.IN18
denominator[0] => op_18.IN18
denominator[0] => op_19.IN18
denominator[1] => sel[0].IN1
denominator[1] => add_sub_8pc:add_sub_1.datab[1]
denominator[1] => sel[7].IN1
denominator[1] => sel[14].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[21].IN1
denominator[1] => op_20.IN8
denominator[1] => sel[28].IN1
denominator[1] => op_21.IN10
denominator[1] => sel[35].IN1
denominator[1] => op_22.IN12
denominator[1] => sel[42].IN1
denominator[1] => op_23.IN14
denominator[1] => sel[49].IN1
denominator[1] => op_24.IN16
denominator[1] => sel[56].IN1
denominator[1] => op_25.IN16
denominator[1] => sel[63].IN1
denominator[1] => op_26.IN16
denominator[1] => sel[70].IN1
denominator[1] => op_1.IN16
denominator[1] => sel[77].IN1
denominator[1] => op_2.IN16
denominator[1] => sel[84].IN1
denominator[1] => op_3.IN16
denominator[1] => sel[91].IN1
denominator[1] => op_4.IN16
denominator[1] => sel[98].IN1
denominator[1] => op_5.IN16
denominator[1] => sel[105].IN1
denominator[1] => op_6.IN16
denominator[1] => sel[112].IN1
denominator[1] => op_7.IN16
denominator[1] => sel[119].IN1
denominator[1] => op_8.IN16
denominator[1] => sel[126].IN1
denominator[1] => op_9.IN16
denominator[1] => sel[133].IN1
denominator[1] => op_10.IN16
denominator[1] => sel[140].IN1
denominator[1] => op_12.IN16
denominator[1] => sel[147].IN1
denominator[1] => op_13.IN16
denominator[1] => sel[154].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[161].IN1
denominator[1] => op_15.IN16
denominator[1] => sel[168].IN1
denominator[1] => op_16.IN16
denominator[1] => sel[175].IN1
denominator[1] => op_17.IN16
denominator[1] => sel[182].IN1
denominator[1] => op_18.IN16
denominator[1] => sel[189].IN1
denominator[1] => op_19.IN16
denominator[1] => sel[196].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[8].IN1
denominator[2] => sel[15].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[22].IN1
denominator[2] => op_20.IN6
denominator[2] => sel[29].IN1
denominator[2] => op_21.IN8
denominator[2] => sel[36].IN1
denominator[2] => op_22.IN10
denominator[2] => sel[43].IN1
denominator[2] => op_23.IN12
denominator[2] => sel[50].IN1
denominator[2] => op_24.IN14
denominator[2] => sel[57].IN1
denominator[2] => op_25.IN14
denominator[2] => sel[64].IN1
denominator[2] => op_26.IN14
denominator[2] => sel[71].IN1
denominator[2] => op_1.IN14
denominator[2] => sel[78].IN1
denominator[2] => op_2.IN14
denominator[2] => sel[85].IN1
denominator[2] => op_3.IN14
denominator[2] => sel[92].IN1
denominator[2] => op_4.IN14
denominator[2] => sel[99].IN1
denominator[2] => op_5.IN14
denominator[2] => sel[106].IN1
denominator[2] => op_6.IN14
denominator[2] => sel[113].IN1
denominator[2] => op_7.IN14
denominator[2] => sel[120].IN1
denominator[2] => op_8.IN14
denominator[2] => sel[127].IN1
denominator[2] => op_9.IN14
denominator[2] => sel[134].IN1
denominator[2] => op_10.IN14
denominator[2] => sel[141].IN1
denominator[2] => op_12.IN14
denominator[2] => sel[148].IN1
denominator[2] => op_13.IN14
denominator[2] => sel[155].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[162].IN1
denominator[2] => op_15.IN14
denominator[2] => sel[169].IN1
denominator[2] => op_16.IN14
denominator[2] => sel[176].IN1
denominator[2] => op_17.IN14
denominator[2] => sel[183].IN1
denominator[2] => op_18.IN14
denominator[2] => sel[190].IN1
denominator[2] => op_19.IN14
denominator[2] => sel[197].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[9].IN1
denominator[3] => sel[16].IN1
denominator[3] => sel[23].IN1
denominator[3] => op_20.IN4
denominator[3] => sel[30].IN1
denominator[3] => op_21.IN6
denominator[3] => sel[37].IN1
denominator[3] => op_22.IN8
denominator[3] => sel[44].IN1
denominator[3] => op_23.IN10
denominator[3] => sel[51].IN1
denominator[3] => op_24.IN12
denominator[3] => sel[58].IN1
denominator[3] => op_25.IN12
denominator[3] => sel[65].IN1
denominator[3] => op_26.IN12
denominator[3] => sel[72].IN1
denominator[3] => op_1.IN12
denominator[3] => sel[79].IN1
denominator[3] => op_2.IN12
denominator[3] => sel[86].IN1
denominator[3] => op_3.IN12
denominator[3] => sel[93].IN1
denominator[3] => op_4.IN12
denominator[3] => sel[100].IN1
denominator[3] => op_5.IN12
denominator[3] => sel[107].IN1
denominator[3] => op_6.IN12
denominator[3] => sel[114].IN1
denominator[3] => op_7.IN12
denominator[3] => sel[121].IN1
denominator[3] => op_8.IN12
denominator[3] => sel[128].IN1
denominator[3] => op_9.IN12
denominator[3] => sel[135].IN1
denominator[3] => op_10.IN12
denominator[3] => sel[142].IN1
denominator[3] => op_12.IN12
denominator[3] => sel[149].IN1
denominator[3] => op_13.IN12
denominator[3] => sel[156].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[163].IN1
denominator[3] => op_15.IN12
denominator[3] => sel[170].IN1
denominator[3] => op_16.IN12
denominator[3] => sel[177].IN1
denominator[3] => op_17.IN12
denominator[3] => sel[184].IN1
denominator[3] => op_18.IN12
denominator[3] => sel[191].IN1
denominator[3] => op_19.IN12
denominator[3] => sel[198].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[10].IN1
denominator[4] => sel[17].IN1
denominator[4] => sel[24].IN1
denominator[4] => sel[31].IN1
denominator[4] => op_21.IN4
denominator[4] => sel[38].IN1
denominator[4] => op_22.IN6
denominator[4] => sel[45].IN1
denominator[4] => op_23.IN8
denominator[4] => sel[52].IN1
denominator[4] => op_24.IN10
denominator[4] => sel[59].IN1
denominator[4] => op_25.IN10
denominator[4] => sel[66].IN1
denominator[4] => op_26.IN10
denominator[4] => sel[73].IN1
denominator[4] => op_1.IN10
denominator[4] => sel[80].IN1
denominator[4] => op_2.IN10
denominator[4] => sel[87].IN1
denominator[4] => op_3.IN10
denominator[4] => sel[94].IN1
denominator[4] => op_4.IN10
denominator[4] => sel[101].IN1
denominator[4] => op_5.IN10
denominator[4] => sel[108].IN1
denominator[4] => op_6.IN10
denominator[4] => sel[115].IN1
denominator[4] => op_7.IN10
denominator[4] => sel[122].IN1
denominator[4] => op_8.IN10
denominator[4] => sel[129].IN1
denominator[4] => op_9.IN10
denominator[4] => sel[136].IN1
denominator[4] => op_10.IN10
denominator[4] => sel[143].IN1
denominator[4] => op_12.IN10
denominator[4] => sel[150].IN1
denominator[4] => op_13.IN10
denominator[4] => sel[157].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[164].IN1
denominator[4] => op_15.IN10
denominator[4] => sel[171].IN1
denominator[4] => op_16.IN10
denominator[4] => sel[178].IN1
denominator[4] => op_17.IN10
denominator[4] => sel[185].IN1
denominator[4] => op_18.IN10
denominator[4] => sel[192].IN1
denominator[4] => op_19.IN10
denominator[4] => sel[199].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[11].IN1
denominator[5] => sel[18].IN1
denominator[5] => sel[25].IN1
denominator[5] => sel[32].IN1
denominator[5] => sel[39].IN1
denominator[5] => op_22.IN4
denominator[5] => sel[46].IN1
denominator[5] => op_23.IN6
denominator[5] => sel[53].IN1
denominator[5] => op_24.IN8
denominator[5] => sel[60].IN1
denominator[5] => op_25.IN8
denominator[5] => sel[67].IN1
denominator[5] => op_26.IN8
denominator[5] => sel[74].IN1
denominator[5] => op_1.IN8
denominator[5] => sel[81].IN1
denominator[5] => op_2.IN8
denominator[5] => sel[88].IN1
denominator[5] => op_3.IN8
denominator[5] => sel[95].IN1
denominator[5] => op_4.IN8
denominator[5] => sel[102].IN1
denominator[5] => op_5.IN8
denominator[5] => sel[109].IN1
denominator[5] => op_6.IN8
denominator[5] => sel[116].IN1
denominator[5] => op_7.IN8
denominator[5] => sel[123].IN1
denominator[5] => op_8.IN8
denominator[5] => sel[130].IN1
denominator[5] => op_9.IN8
denominator[5] => sel[137].IN1
denominator[5] => op_10.IN8
denominator[5] => sel[144].IN1
denominator[5] => op_12.IN8
denominator[5] => sel[151].IN1
denominator[5] => op_13.IN8
denominator[5] => sel[158].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[165].IN1
denominator[5] => op_15.IN8
denominator[5] => sel[172].IN1
denominator[5] => op_16.IN8
denominator[5] => sel[179].IN1
denominator[5] => op_17.IN8
denominator[5] => sel[186].IN1
denominator[5] => op_18.IN8
denominator[5] => sel[193].IN1
denominator[5] => op_19.IN8
denominator[5] => sel[200].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[12].IN1
denominator[6] => sel[19].IN1
denominator[6] => sel[26].IN1
denominator[6] => sel[33].IN1
denominator[6] => sel[40].IN1
denominator[6] => sel[47].IN1
denominator[6] => op_23.IN4
denominator[6] => sel[54].IN1
denominator[6] => op_24.IN6
denominator[6] => sel[61].IN1
denominator[6] => op_25.IN6
denominator[6] => sel[68].IN1
denominator[6] => op_26.IN6
denominator[6] => sel[75].IN1
denominator[6] => op_1.IN6
denominator[6] => sel[82].IN1
denominator[6] => op_2.IN6
denominator[6] => sel[89].IN1
denominator[6] => op_3.IN6
denominator[6] => sel[96].IN1
denominator[6] => op_4.IN6
denominator[6] => sel[103].IN1
denominator[6] => op_5.IN6
denominator[6] => sel[110].IN1
denominator[6] => op_6.IN6
denominator[6] => sel[117].IN1
denominator[6] => op_7.IN6
denominator[6] => sel[124].IN1
denominator[6] => op_8.IN6
denominator[6] => sel[131].IN1
denominator[6] => op_9.IN6
denominator[6] => sel[138].IN1
denominator[6] => op_10.IN6
denominator[6] => sel[145].IN1
denominator[6] => op_12.IN6
denominator[6] => sel[152].IN1
denominator[6] => op_13.IN6
denominator[6] => sel[159].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[166].IN1
denominator[6] => op_15.IN6
denominator[6] => sel[173].IN1
denominator[6] => op_16.IN6
denominator[6] => sel[180].IN1
denominator[6] => op_17.IN6
denominator[6] => sel[187].IN1
denominator[6] => op_18.IN6
denominator[6] => sel[194].IN1
denominator[6] => op_19.IN6
denominator[6] => sel[201].IN1
numerator[0] => StageOut[216].IN0
numerator[0] => op_19.IN17
numerator[1] => StageOut[208].IN0
numerator[1] => op_18.IN17
numerator[2] => StageOut[200].IN0
numerator[2] => op_17.IN17
numerator[3] => StageOut[192].IN0
numerator[3] => op_16.IN17
numerator[4] => StageOut[184].IN0
numerator[4] => op_15.IN17
numerator[5] => StageOut[176].IN0
numerator[5] => op_14.IN17
numerator[6] => StageOut[168].IN0
numerator[6] => op_13.IN17
numerator[7] => StageOut[160].IN0
numerator[7] => op_12.IN17
numerator[8] => StageOut[152].IN0
numerator[8] => op_10.IN17
numerator[9] => StageOut[144].IN0
numerator[9] => op_9.IN17
numerator[10] => StageOut[136].IN0
numerator[10] => op_8.IN17
numerator[11] => StageOut[128].IN0
numerator[11] => op_7.IN17
numerator[12] => StageOut[120].IN0
numerator[12] => op_6.IN17
numerator[13] => StageOut[112].IN0
numerator[13] => op_5.IN17
numerator[14] => StageOut[104].IN0
numerator[14] => op_4.IN17
numerator[15] => StageOut[96].IN0
numerator[15] => op_3.IN17
numerator[16] => StageOut[88].IN0
numerator[16] => op_2.IN17
numerator[17] => StageOut[80].IN0
numerator[17] => op_1.IN17
numerator[18] => StageOut[72].IN0
numerator[18] => op_26.IN17
numerator[19] => StageOut[64].IN0
numerator[19] => op_25.IN17
numerator[20] => StageOut[56].IN0
numerator[20] => op_24.IN17
numerator[21] => StageOut[48].IN0
numerator[21] => op_23.IN15
numerator[22] => StageOut[40].IN0
numerator[22] => op_22.IN13
numerator[23] => StageOut[32].IN0
numerator[23] => op_21.IN11
numerator[24] => StageOut[24].IN0
numerator[24] => op_20.IN9
numerator[25] => StageOut[16].IN0
numerator[25] => op_11.IN7
numerator[26] => add_sub_8pc:add_sub_1.dataa[0]
numerator[26] => StageOut[8].IN0
numerator[27] => add_sub_7pc:add_sub_0.dataa[0]
numerator[27] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[216].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[217].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[218].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[219].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[220].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[221].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[222].DB_MAX_OUTPUT_PORT_TYPE


|timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7pc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8pc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|timing|ccs_sw_ctl:ccs_sw_ctl1
rstn_i => duty_count_reg[0].ACLR
rstn_i => duty_count_reg[1].ACLR
rstn_i => duty_count_reg[2].ACLR
rstn_i => duty_count_reg[3].ACLR
rstn_i => duty_count_reg[4].ACLR
rstn_i => duty_count_reg[5].ACLR
rstn_i => duty_count_reg[6].ACLR
rstn_i => duty_count_reg[7].ACLR
rstn_i => duty_count_reg[8].ACLR
rstn_i => duty_count_reg[9].ACLR
rstn_i => duty_count_reg[10].ACLR
rstn_i => duty_count_reg[11].ACLR
rstn_i => duty_count_reg[12].ACLR
rstn_i => duty_count_reg[13].ACLR
rstn_i => duty_count_reg[14].ACLR
rstn_i => duty_count_reg[15].ACLR
rstn_i => duty_count_reg[16].ACLR
rstn_i => duty_count_reg[17].ACLR
rstn_i => duty_count_reg[18].ACLR
rstn_i => duty_count_reg[19].ACLR
rstn_i => duty_count_reg[20].ACLR
rstn_i => period_count_reg[0].ACLR
rstn_i => period_count_reg[1].ACLR
rstn_i => period_count_reg[2].ACLR
rstn_i => period_count_reg[3].ACLR
rstn_i => period_count_reg[4].ACLR
rstn_i => period_count_reg[5].ACLR
rstn_i => period_count_reg[6].ACLR
rstn_i => period_count_reg[7].ACLR
rstn_i => period_count_reg[8].ACLR
rstn_i => period_count_reg[9].ACLR
rstn_i => period_count_reg[10].ACLR
rstn_i => period_count_reg[11].ACLR
rstn_i => period_count_reg[12].ACLR
rstn_i => period_count_reg[13].ACLR
rstn_i => period_count_reg[14].ACLR
rstn_i => period_count_reg[15].ACLR
rstn_i => period_count_reg[16].ACLR
rstn_i => period_count_reg[17].ACLR
rstn_i => period_count_reg[18].ACLR
rstn_i => period_count_reg[19].ACLR
rstn_i => period_count_reg[20].ACLR
rstn_i => period_cnt_reg[0].PRESET
rstn_i => period_cnt_reg[1].ACLR
rstn_i => period_cnt_reg[2].ACLR
rstn_i => period_cnt_reg[3].ACLR
rstn_i => period_cnt_reg[4].ACLR
rstn_i => period_cnt_reg[5].ACLR
rstn_i => period_cnt_reg[6].ACLR
rstn_i => period_cnt_reg[7].ACLR
rstn_i => period_cnt_reg[8].ACLR
rstn_i => period_cnt_reg[9].ACLR
rstn_i => period_cnt_reg[10].ACLR
rstn_i => period_cnt_reg[11].ACLR
rstn_i => period_cnt_reg[12].ACLR
rstn_i => period_cnt_reg[13].ACLR
rstn_i => period_cnt_reg[14].ACLR
rstn_i => period_cnt_reg[15].ACLR
rstn_i => period_cnt_reg[16].ACLR
rstn_i => period_cnt_reg[17].ACLR
rstn_i => period_cnt_reg[18].ACLR
rstn_i => period_cnt_reg[19].ACLR
rstn_i => period_cnt_reg[20].ACLR
rstn_i => duty_cnt_reg[0].ACLR
rstn_i => duty_cnt_reg[1].ACLR
rstn_i => duty_cnt_reg[2].ACLR
rstn_i => duty_cnt_reg[3].ACLR
rstn_i => duty_cnt_reg[4].ACLR
rstn_i => duty_cnt_reg[5].ACLR
rstn_i => duty_cnt_reg[6].ACLR
rstn_i => duty_cnt_reg[7].ACLR
rstn_i => duty_cnt_reg[8].ACLR
rstn_i => duty_cnt_reg[9].ACLR
rstn_i => duty_cnt_reg[10].ACLR
rstn_i => duty_cnt_reg[11].ACLR
rstn_i => duty_cnt_reg[12].ACLR
rstn_i => duty_cnt_reg[13].ACLR
rstn_i => duty_cnt_reg[14].ACLR
rstn_i => duty_cnt_reg[15].ACLR
rstn_i => duty_cnt_reg[16].ACLR
rstn_i => duty_cnt_reg[17].ACLR
rstn_i => duty_cnt_reg[18].ACLR
rstn_i => duty_cnt_reg[19].ACLR
rstn_i => duty_cnt_reg[20].ACLR
rstn_i => ccs_sw_reqr.ACLR
rstn_i => offlgt_overtime_flag.PRESET
rstn_i => count_offlgt[0].ACLR
rstn_i => count_offlgt[1].ACLR
rstn_i => count_offlgt[2].ACLR
rstn_i => count_offlgt[3].ACLR
rstn_i => count_offlgt[4].ACLR
rstn_i => count_offlgt[5].ACLR
rstn_i => count_offlgt[6].ACLR
rstn_i => count_offlgt[7].ACLR
rstn_i => count_offlgt[8].ACLR
rstn_i => count_offlgt[9].ACLR
rstn_i => count_offlgt[10].ACLR
rstn_i => count_offlgt[11].ACLR
rstn_i => count_offlgt[12].ACLR
rstn_i => count_offlgt[13].ACLR
rstn_i => count_offlgt[14].ACLR
rstn_i => count_offlgt[15].ACLR
rstn_i => count_offlgt[16].ACLR
rstn_i => count_offlgt[17].ACLR
rstn_i => count_offlgt[18].ACLR
rstn_i => count_offlgt[19].ACLR
rstn_i => count_offlgt[20].ACLR
rstn_i => count_offlgt[21].ACLR
rstn_i => count_offlgt[22].ACLR
rstn_i => count_offlgt[23].ACLR
rstn_i => first_lowlgt_flag.ACLR
rstn_i => count_first_delay[0].ACLR
rstn_i => count_first_delay[1].ACLR
rstn_i => count_first_delay[2].ACLR
rstn_i => count_first_delay[3].ACLR
rstn_i => count_first_delay[4].ACLR
rstn_i => count_first_delay[5].ACLR
rstn_i => count_first_delay[6].ACLR
rstn_i => count_first_delay[7].ACLR
rstn_i => count_first_delay[8].ACLR
rstn_i => count_first_delay[9].ACLR
rstn_i => count_first_delay[10].ACLR
rstn_i => count_first_delay[11].ACLR
rstn_i => count_interval[0].ACLR
rstn_i => count_interval[1].ACLR
rstn_i => count_interval[2].ACLR
rstn_i => count_interval[3].ACLR
rstn_i => count_interval[4].ACLR
rstn_i => count_interval[5].ACLR
rstn_i => count_interval[6].ACLR
rstn_i => count_interval[7].ACLR
rstn_i => count_interval[8].ACLR
rstn_i => count_interval[9].ACLR
clk64_i => first_lowlgt_flag.CLK
clk64_i => count_first_delay[0].CLK
clk64_i => count_first_delay[1].CLK
clk64_i => count_first_delay[2].CLK
clk64_i => count_first_delay[3].CLK
clk64_i => count_first_delay[4].CLK
clk64_i => count_first_delay[5].CLK
clk64_i => count_first_delay[6].CLK
clk64_i => count_first_delay[7].CLK
clk64_i => count_first_delay[8].CLK
clk64_i => count_first_delay[9].CLK
clk64_i => count_first_delay[10].CLK
clk64_i => count_first_delay[11].CLK
clk64_i => count_interval[0].CLK
clk64_i => count_interval[1].CLK
clk64_i => count_interval[2].CLK
clk64_i => count_interval[3].CLK
clk64_i => count_interval[4].CLK
clk64_i => count_interval[5].CLK
clk64_i => count_interval[6].CLK
clk64_i => count_interval[7].CLK
clk64_i => count_interval[8].CLK
clk64_i => count_interval[9].CLK
clk64_i => offlgt_overtime_flag.CLK
clk64_i => count_offlgt[0].CLK
clk64_i => count_offlgt[1].CLK
clk64_i => count_offlgt[2].CLK
clk64_i => count_offlgt[3].CLK
clk64_i => count_offlgt[4].CLK
clk64_i => count_offlgt[5].CLK
clk64_i => count_offlgt[6].CLK
clk64_i => count_offlgt[7].CLK
clk64_i => count_offlgt[8].CLK
clk64_i => count_offlgt[9].CLK
clk64_i => count_offlgt[10].CLK
clk64_i => count_offlgt[11].CLK
clk64_i => count_offlgt[12].CLK
clk64_i => count_offlgt[13].CLK
clk64_i => count_offlgt[14].CLK
clk64_i => count_offlgt[15].CLK
clk64_i => count_offlgt[16].CLK
clk64_i => count_offlgt[17].CLK
clk64_i => count_offlgt[18].CLK
clk64_i => count_offlgt[19].CLK
clk64_i => count_offlgt[20].CLK
clk64_i => count_offlgt[21].CLK
clk64_i => count_offlgt[22].CLK
clk64_i => count_offlgt[23].CLK
clk64_i => ccs_sw_reqr.CLK
clk64_i => duty_cnt_reg[0].CLK
clk64_i => duty_cnt_reg[1].CLK
clk64_i => duty_cnt_reg[2].CLK
clk64_i => duty_cnt_reg[3].CLK
clk64_i => duty_cnt_reg[4].CLK
clk64_i => duty_cnt_reg[5].CLK
clk64_i => duty_cnt_reg[6].CLK
clk64_i => duty_cnt_reg[7].CLK
clk64_i => duty_cnt_reg[8].CLK
clk64_i => duty_cnt_reg[9].CLK
clk64_i => duty_cnt_reg[10].CLK
clk64_i => duty_cnt_reg[11].CLK
clk64_i => duty_cnt_reg[12].CLK
clk64_i => duty_cnt_reg[13].CLK
clk64_i => duty_cnt_reg[14].CLK
clk64_i => duty_cnt_reg[15].CLK
clk64_i => duty_cnt_reg[16].CLK
clk64_i => duty_cnt_reg[17].CLK
clk64_i => duty_cnt_reg[18].CLK
clk64_i => duty_cnt_reg[19].CLK
clk64_i => duty_cnt_reg[20].CLK
clk64_i => period_cnt_reg[0].CLK
clk64_i => period_cnt_reg[1].CLK
clk64_i => period_cnt_reg[2].CLK
clk64_i => period_cnt_reg[3].CLK
clk64_i => period_cnt_reg[4].CLK
clk64_i => period_cnt_reg[5].CLK
clk64_i => period_cnt_reg[6].CLK
clk64_i => period_cnt_reg[7].CLK
clk64_i => period_cnt_reg[8].CLK
clk64_i => period_cnt_reg[9].CLK
clk64_i => period_cnt_reg[10].CLK
clk64_i => period_cnt_reg[11].CLK
clk64_i => period_cnt_reg[12].CLK
clk64_i => period_cnt_reg[13].CLK
clk64_i => period_cnt_reg[14].CLK
clk64_i => period_cnt_reg[15].CLK
clk64_i => period_cnt_reg[16].CLK
clk64_i => period_cnt_reg[17].CLK
clk64_i => period_cnt_reg[18].CLK
clk64_i => period_cnt_reg[19].CLK
clk64_i => period_cnt_reg[20].CLK
clk64_i => duty_count_reg[0].CLK
clk64_i => duty_count_reg[1].CLK
clk64_i => duty_count_reg[2].CLK
clk64_i => duty_count_reg[3].CLK
clk64_i => duty_count_reg[4].CLK
clk64_i => duty_count_reg[5].CLK
clk64_i => duty_count_reg[6].CLK
clk64_i => duty_count_reg[7].CLK
clk64_i => duty_count_reg[8].CLK
clk64_i => duty_count_reg[9].CLK
clk64_i => duty_count_reg[10].CLK
clk64_i => duty_count_reg[11].CLK
clk64_i => duty_count_reg[12].CLK
clk64_i => duty_count_reg[13].CLK
clk64_i => duty_count_reg[14].CLK
clk64_i => duty_count_reg[15].CLK
clk64_i => duty_count_reg[16].CLK
clk64_i => duty_count_reg[17].CLK
clk64_i => duty_count_reg[18].CLK
clk64_i => duty_count_reg[19].CLK
clk64_i => duty_count_reg[20].CLK
clk64_i => period_count_reg[0].CLK
clk64_i => period_count_reg[1].CLK
clk64_i => period_count_reg[2].CLK
clk64_i => period_count_reg[3].CLK
clk64_i => period_count_reg[4].CLK
clk64_i => period_count_reg[5].CLK
clk64_i => period_count_reg[6].CLK
clk64_i => period_count_reg[7].CLK
clk64_i => period_count_reg[8].CLK
clk64_i => period_count_reg[9].CLK
clk64_i => period_count_reg[10].CLK
clk64_i => period_count_reg[11].CLK
clk64_i => period_count_reg[12].CLK
clk64_i => period_count_reg[13].CLK
clk64_i => period_count_reg[14].CLK
clk64_i => period_count_reg[15].CLK
clk64_i => period_count_reg[16].CLK
clk64_i => period_count_reg[17].CLK
clk64_i => period_count_reg[18].CLK
clk64_i => period_count_reg[19].CLK
clk64_i => period_count_reg[20].CLK
mod_in_i => dis_update_flag.IN1
mod_in_i => ccs_sw_req.DATAA
mod_in_i => mod_inmodulate_offsta.IN1
enable_i => ccs_sw_req.IN0
enable_i => ccs_sw.IN1
enable_i => ex_offset_sw.IN1
enable_i => mod_inmodulate_offsta.IN1
mode_sel[0] => Equal0.IN1
mode_sel[1] => Equal0.IN0
CCS_RD => dis_update_flag.IN1
CCS_RD => ccs_sw_req.IN1
CCS_RD => ex_offset_sig.IN1
CCS_RD => mod_inmodulate_offsta.IN1
period_count[0] => period_count_reg[0].DATAIN
period_count[1] => period_count_reg[1].DATAIN
period_count[2] => period_count_reg[2].DATAIN
period_count[3] => period_count_reg[3].DATAIN
period_count[4] => period_count_reg[4].DATAIN
period_count[5] => period_count_reg[5].DATAIN
period_count[6] => period_count_reg[6].DATAIN
period_count[7] => period_count_reg[7].DATAIN
period_count[8] => period_count_reg[8].DATAIN
period_count[9] => period_count_reg[9].DATAIN
period_count[10] => period_count_reg[10].DATAIN
period_count[11] => period_count_reg[11].DATAIN
period_count[12] => period_count_reg[12].DATAIN
period_count[13] => period_count_reg[13].DATAIN
period_count[14] => period_count_reg[14].DATAIN
period_count[15] => period_count_reg[15].DATAIN
period_count[16] => period_count_reg[16].DATAIN
period_count[17] => period_count_reg[17].DATAIN
period_count[18] => period_count_reg[18].DATAIN
period_count[19] => period_count_reg[19].DATAIN
period_count[20] => period_count_reg[20].DATAIN
duty_count[0] => duty_count_reg[0].DATAIN
duty_count[1] => duty_count_reg[1].DATAIN
duty_count[2] => duty_count_reg[2].DATAIN
duty_count[3] => duty_count_reg[3].DATAIN
duty_count[4] => duty_count_reg[4].DATAIN
duty_count[5] => duty_count_reg[5].DATAIN
duty_count[6] => duty_count_reg[6].DATAIN
duty_count[7] => duty_count_reg[7].DATAIN
duty_count[8] => duty_count_reg[8].DATAIN
duty_count[9] => duty_count_reg[9].DATAIN
duty_count[10] => duty_count_reg[10].DATAIN
duty_count[11] => duty_count_reg[11].DATAIN
duty_count[12] => duty_count_reg[12].DATAIN
duty_count[13] => duty_count_reg[13].DATAIN
duty_count[14] => duty_count_reg[14].DATAIN
duty_count[15] => duty_count_reg[15].DATAIN
duty_count[16] => duty_count_reg[16].DATAIN
duty_count[17] => duty_count_reg[17].DATAIN
duty_count[18] => duty_count_reg[18].DATAIN
duty_count[19] => duty_count_reg[19].DATAIN
duty_count[20] => duty_count_reg[20].DATAIN
fpul_dep_delay[0] => Equal4.IN15
fpul_dep_delay[0] => count_first_delay.DATAB
fpul_dep_delay[1] => Equal4.IN14
fpul_dep_delay[1] => count_first_delay.DATAB
fpul_dep_delay[2] => Equal4.IN13
fpul_dep_delay[2] => count_first_delay.DATAB
fpul_dep_delay[3] => Equal4.IN12
fpul_dep_delay[3] => count_first_delay.DATAB
fpul_dep_delay[4] => Equal4.IN11
fpul_dep_delay[4] => count_first_delay.DATAB
fpul_dep_delay[5] => Equal4.IN10
fpul_dep_delay[5] => count_first_delay.DATAB
fpul_dep_delay[6] => Equal4.IN9
fpul_dep_delay[6] => count_first_delay.DATAB
fpul_dep_delay[7] => Equal4.IN8
fpul_dep_delay[7] => count_first_delay.DATAB
ex_offset_sw <= ex_offset_sw.DB_MAX_OUTPUT_PORT_TYPE
ccs_sw <= ccs_sw.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:ang_spi_inst1
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|ang_spi_ctrl:ang_spi_ctrl1
rstn_i => spi_in_data_reg[0].ACLR
rstn_i => spi_in_data_reg[1].ACLR
rstn_i => spi_in_data_reg[2].ACLR
rstn_i => spi_in_data_reg[3].ACLR
rstn_i => spi_in_data_reg[4].ACLR
rstn_i => spi_in_data_reg[5].ACLR
rstn_i => spi_in_data_reg[6].ACLR
rstn_i => spi_in_data_reg[7].ACLR
rstn_i => spi_in_data_reg[8].ACLR
rstn_i => spi_in_data_reg[9].ACLR
rstn_i => spi_in_data_reg[10].ACLR
rstn_i => spi_in_data_reg[11].ACLR
rstn_i => spi_in_data_reg[12].ACLR
rstn_i => spi_in_data_reg[13].ACLR
rstn_i => spi_in_data_reg[14].ACLR
rstn_i => spi_in_data_reg[15].ACLR
rstn_i => spi_offset_reg[0].ACLR
rstn_i => spi_offset_reg[1].ACLR
rstn_i => spi_next_state[4].OUTPUTSELECT
rstn_i => spi_next_state[3].OUTPUTSELECT
rstn_i => spi_next_state[2].OUTPUTSELECT
rstn_i => spi_next_state[1].OUTPUTSELECT
rstn_i => spi_next_state[0].OUTPUTSELECT
rstn_i => spi_rd_reg.ACLR
rstn_i => spi_wr_reg.ACLR
rstn_i => spi_irq_regr.ACLR
rstn_i => spi_irq_reg.ACLR
rstn_i => spi_addr_reg[0].PRESET
rstn_i => spi_addr_reg[1].PRESET
rstn_i => spi_addr_reg[2].PRESET
rstn_i => spi_addr_reg[3].PRESET
rstn_i => spi_addr_reg[4].PRESET
rstn_i => spi_addr_reg[5].PRESET
rstn_i => spi_addr_reg[6].PRESET
rstn_i => spi_addr_reg[7].PRESET
rstn_i => csn_i_reg1.PRESET
rstn_i => rdn_i_reg2.PRESET
rstn_i => rdn_i_reg1.PRESET
rstn_i => wrn_i_reg2.PRESET
rstn_i => wrn_i_reg1.PRESET
rstn_i => fread_reg_req.ACLR
rstn_i => fwrite_reg_req.ACLR
rstn_i => fwrite_adc_req.ACLR
rstn_i => samp_enable_reg.ACLR
rstn_i => count_adcsamp[0].ACLR
rstn_i => count_adcsamp[1].ACLR
rstn_i => count_adcsamp[2].ACLR
rstn_i => count_adcsamp[3].ACLR
rstn_i => count_adcsamp[4].ACLR
rstn_i => count_adcsamp[5].ACLR
rstn_i => count_adcsamp[6].ACLR
rstn_i => count_adcsamp[7].ACLR
rstn_i => spi_current_state[0].PRESET
rstn_i => spi_current_state[1].ACLR
rstn_i => spi_current_state[2].ACLR
rstn_i => spi_current_state[3].ACLR
rstn_i => spi_current_state[4].ACLR
rstn_i => spi_current_state[5].ACLR
rstn_i => spi_current_state[6].ACLR
rstn_i => spi_current_state[7].ACLR
rstn_i => csn_i_reg2.ENA
clk64_i => spi_in_data_reg[0].CLK
clk64_i => spi_in_data_reg[1].CLK
clk64_i => spi_in_data_reg[2].CLK
clk64_i => spi_in_data_reg[3].CLK
clk64_i => spi_in_data_reg[4].CLK
clk64_i => spi_in_data_reg[5].CLK
clk64_i => spi_in_data_reg[6].CLK
clk64_i => spi_in_data_reg[7].CLK
clk64_i => spi_in_data_reg[8].CLK
clk64_i => spi_in_data_reg[9].CLK
clk64_i => spi_in_data_reg[10].CLK
clk64_i => spi_in_data_reg[11].CLK
clk64_i => spi_in_data_reg[12].CLK
clk64_i => spi_in_data_reg[13].CLK
clk64_i => spi_in_data_reg[14].CLK
clk64_i => spi_in_data_reg[15].CLK
clk64_i => spi_offset_reg[0].CLK
clk64_i => spi_offset_reg[1].CLK
clk64_i => spi_current_state[0].CLK
clk64_i => spi_current_state[1].CLK
clk64_i => spi_current_state[2].CLK
clk64_i => spi_current_state[3].CLK
clk64_i => spi_current_state[4].CLK
clk64_i => spi_current_state[5].CLK
clk64_i => spi_current_state[6].CLK
clk64_i => spi_current_state[7].CLK
clk64_i => spi_rd_reg.CLK
clk64_i => spi_wr_reg.CLK
clk64_i => count_adcsamp[0].CLK
clk64_i => count_adcsamp[1].CLK
clk64_i => count_adcsamp[2].CLK
clk64_i => count_adcsamp[3].CLK
clk64_i => count_adcsamp[4].CLK
clk64_i => count_adcsamp[5].CLK
clk64_i => count_adcsamp[6].CLK
clk64_i => count_adcsamp[7].CLK
clk64_i => samp_enable_reg.CLK
clk64_i => spi_irq_regr.CLK
clk64_i => spi_irq_reg.CLK
clk64_i => fread_reg_req.CLK
clk64_i => fwrite_reg_req.CLK
clk64_i => fwrite_adc_req.CLK
clk64_i => csn_i_reg2.CLK
clk64_i => spi_addr_reg[0].CLK
clk64_i => spi_addr_reg[1].CLK
clk64_i => spi_addr_reg[2].CLK
clk64_i => spi_addr_reg[3].CLK
clk64_i => spi_addr_reg[4].CLK
clk64_i => spi_addr_reg[5].CLK
clk64_i => spi_addr_reg[6].CLK
clk64_i => spi_addr_reg[7].CLK
clk64_i => csn_i_reg1.CLK
clk64_i => rdn_i_reg2.CLK
clk64_i => rdn_i_reg1.CLK
clk64_i => wrn_i_reg2.CLK
clk64_i => wrn_i_reg1.CLK
samp_enable => samp_enable_posedge.IN1
samp_enable => samp_enable_reg.DATAIN
samp_enable => spi_next_state.DATAA
samp_enable => spi_next_state.DATAA
csn_i => csn_i_reg1.DATAIN
wrn_i => wrn_i_reg1.DATAIN
rdn_i => rdn_i_reg1.DATAIN
fsmc_addr[0] => spi_addr_reg[0].DATAIN
fsmc_addr[1] => spi_addr_reg[1].DATAIN
fsmc_addr[2] => spi_addr_reg[2].DATAIN
fsmc_addr[3] => spi_addr_reg[3].DATAIN
fsmc_addr[4] => spi_addr_reg[4].DATAIN
fsmc_addr[5] => spi_addr_reg[5].DATAIN
fsmc_addr[6] => spi_addr_reg[6].DATAIN
fsmc_addr[7] => spi_addr_reg[7].DATAIN
spi_data_i_buf[0] => spi_in_data_reg.DATAB
spi_data_i_buf[1] => spi_in_data_reg.DATAB
spi_data_i_buf[2] => Selector10.IN5
spi_data_i_buf[3] => Selector9.IN5
spi_data_i_buf[4] => spi_in_data_reg.DATAB
spi_data_i_buf[5] => spi_in_data_reg.DATAB
spi_data_i_buf[6] => Selector8.IN5
spi_data_i_buf[7] => spi_in_data_reg.DATAB
spi_data_i_buf[8] => spi_in_data_reg.DATAB
spi_data_i_buf[9] => spi_in_data_reg.DATAB
spi_data_i_buf[10] => spi_in_data_reg.DATAB
spi_data_i_buf[11] => Selector7.IN5
spi_data_i_buf[12] => Selector6.IN5
spi_data_i_buf[13] => spi_in_data_reg.DATAB
spi_data_i_buf[14] => Selector5.IN5
spi_data_i_buf[15] => spi_in_data_reg.DATAB
spi_we_o <= spi_wr_reg.DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o <= spi_stb_o.DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o <= spi_stb_o.DB_MAX_OUTPUT_PORT_TYPE
spi_irq_o <= spi_irq_regr.DB_MAX_OUTPUT_PORT_TYPE
spi_addr_o[0] <= spi_offset_reg[0].DB_MAX_OUTPUT_PORT_TYPE
spi_addr_o[1] <= spi_offset_reg[1].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[0] <= spi_in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[1] <= spi_in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[2] <= spi_in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[3] <= spi_in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[4] <= spi_in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[5] <= spi_in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[6] <= spi_in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[7] <= spi_in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[8] <= spi_in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[9] <= spi_in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[10] <= spi_in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[11] <= spi_in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[12] <= spi_in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[13] <= spi_in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[14] <= spi_in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[15] <= spi_in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
spi_ack_i => always1.IN1
spi_ack_i => always1.IN1
spi_ack_i => Selector2.IN5
spi_ack_i => Selector4.IN9
spi_ack_i => Selector4.IN10
spi_ack_i => Selector1.IN2
spi_ack_i => Selector3.IN2
spi_ack_i => Selector0.IN2
spi_irq_i => always1.IN1
spi_irq_i => spi_irq_rd.IN1
spi_irq_i => spi_irq_reg.DATAIN


|timing|ang_kdaset_mult:ang_kdaset_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result


|timing|ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_jfn:auto_generated.dataa[0]
dataa[1] => mult_jfn:auto_generated.dataa[1]
dataa[2] => mult_jfn:auto_generated.dataa[2]
dataa[3] => mult_jfn:auto_generated.dataa[3]
dataa[4] => mult_jfn:auto_generated.dataa[4]
dataa[5] => mult_jfn:auto_generated.dataa[5]
dataa[6] => mult_jfn:auto_generated.dataa[6]
dataa[7] => mult_jfn:auto_generated.dataa[7]
dataa[8] => mult_jfn:auto_generated.dataa[8]
dataa[9] => mult_jfn:auto_generated.dataa[9]
dataa[10] => mult_jfn:auto_generated.dataa[10]
datab[0] => mult_jfn:auto_generated.datab[0]
datab[1] => mult_jfn:auto_generated.datab[1]
datab[2] => mult_jfn:auto_generated.datab[2]
datab[3] => mult_jfn:auto_generated.datab[3]
datab[4] => mult_jfn:auto_generated.datab[4]
datab[5] => mult_jfn:auto_generated.datab[5]
datab[6] => mult_jfn:auto_generated.datab[6]
datab[7] => mult_jfn:auto_generated.datab[7]
datab[8] => mult_jfn:auto_generated.datab[8]
datab[9] => mult_jfn:auto_generated.datab[9]
datab[10] => mult_jfn:auto_generated.datab[10]
datab[11] => mult_jfn:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_jfn:auto_generated.result[0]
result[1] <= mult_jfn:auto_generated.result[1]
result[2] <= mult_jfn:auto_generated.result[2]
result[3] <= mult_jfn:auto_generated.result[3]
result[4] <= mult_jfn:auto_generated.result[4]
result[5] <= mult_jfn:auto_generated.result[5]
result[6] <= mult_jfn:auto_generated.result[6]
result[7] <= mult_jfn:auto_generated.result[7]
result[8] <= mult_jfn:auto_generated.result[8]
result[9] <= mult_jfn:auto_generated.result[9]
result[10] <= mult_jfn:auto_generated.result[10]
result[11] <= mult_jfn:auto_generated.result[11]
result[12] <= mult_jfn:auto_generated.result[12]
result[13] <= mult_jfn:auto_generated.result[13]
result[14] <= mult_jfn:auto_generated.result[14]
result[15] <= mult_jfn:auto_generated.result[15]
result[16] <= mult_jfn:auto_generated.result[16]
result[17] <= mult_jfn:auto_generated.result[17]
result[18] <= mult_jfn:auto_generated.result[18]
result[19] <= mult_jfn:auto_generated.result[19]
result[20] <= mult_jfn:auto_generated.result[20]
result[21] <= mult_jfn:auto_generated.result[21]
result[22] <= mult_jfn:auto_generated.result[22]


|timing|ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component|mult_jfn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22


|timing|spi_ctrl:spi_ctrl_inst
rstn_i => adc_chnl_reg.ACLR
rstn_i => ccs_dacoffset_reg[0].ACLR
rstn_i => ccs_dacoffset_reg[1].ACLR
rstn_i => ccs_dacoffset_reg[2].ACLR
rstn_i => ccs_dacoffset_reg[3].ACLR
rstn_i => ccs_dacoffset_reg[4].ACLR
rstn_i => ccs_dacoffset_reg[5].ACLR
rstn_i => ccs_dacoffset_reg[6].ACLR
rstn_i => ccs_dacoffset_reg[7].ACLR
rstn_i => ccs_dacoffset_reg[8].ACLR
rstn_i => ccs_dacoffset_reg[9].ACLR
rstn_i => ccs_dacoffset_reg[10].ACLR
rstn_i => ccs_dacoffset_reg[11].ACLR
rstn_i => ccs_dacoffset_reg[12].ACLR
rstn_i => ccs_dacoffset_reg[13].ACLR
rstn_i => ccs_dacoffset_reg[14].ACLR
rstn_i => ccs_angdacset_reg[0].ACLR
rstn_i => ccs_angdacset_reg[1].ACLR
rstn_i => ccs_angdacset_reg[2].ACLR
rstn_i => ccs_angdacset_reg[3].ACLR
rstn_i => ccs_angdacset_reg[4].ACLR
rstn_i => ccs_angdacset_reg[5].ACLR
rstn_i => ccs_angdacset_reg[6].ACLR
rstn_i => ccs_angdacset_reg[7].ACLR
rstn_i => ccs_angdacset_reg[8].ACLR
rstn_i => ccs_angdacset_reg[9].ACLR
rstn_i => ccs_angdacset_reg[10].ACLR
rstn_i => ccs_angdacset_reg[11].ACLR
rstn_i => ccs_dacset_reg[0].ACLR
rstn_i => ccs_dacset_reg[1].ACLR
rstn_i => ccs_dacset_reg[2].ACLR
rstn_i => ccs_dacset_reg[3].ACLR
rstn_i => ccs_dacset_reg[4].ACLR
rstn_i => ccs_dacset_reg[5].ACLR
rstn_i => ccs_dacset_reg[6].ACLR
rstn_i => ccs_dacset_reg[7].ACLR
rstn_i => ccs_dacset_reg[8].ACLR
rstn_i => ccs_dacset_reg[9].ACLR
rstn_i => ccs_dacset_reg[10].ACLR
rstn_i => ccs_dacset_reg[11].ACLR
rstn_i => ccs_dacset_reg[12].ACLR
rstn_i => ccs_dacset_reg[13].ACLR
rstn_i => ccs_dacset_reg[14].ACLR
rstn_i => fread_reg_req.ACLR
rstn_i => fwrite_reg_req.ACLR
rstn_i => fwrite_adc_req.ACLR
rstn_i => fwrite_daoffset_req.ACLR
rstn_i => fwrite_daset_req.ACLR
rstn_i => fwrite_angdaset_req.ACLR
rstn_i => rsdac_setpower_flag.ACLR
rstn_i => angdac_setpower_flag.ACLR
rstn_i => spi_offset_reg[0].ACLR
rstn_i => spi_offset_reg[1].ACLR
rstn_i => spi_all_stb[0].ACLR
rstn_i => spi_all_stb[1].ACLR
rstn_i => spi_all_stb[2].ACLR
rstn_i => spi_all_stb[3].ACLR
rstn_i => spi_all_stb[4].ACLR
rstn_i => spi_all_stb[5].ACLR
rstn_i => spi_all_stb[6].ACLR
rstn_i => spi_all_we[0].ACLR
rstn_i => spi_all_we[1].ACLR
rstn_i => spi_all_we[2].ACLR
rstn_i => spi_all_we[3].ACLR
rstn_i => spi_all_we[4].ACLR
rstn_i => spi_all_we[5].ACLR
rstn_i => spi_all_we[6].ACLR
rstn_i => spi_addr_reg[0].PRESET
rstn_i => spi_addr_reg[1].PRESET
rstn_i => spi_addr_reg[2].PRESET
rstn_i => spi_addr_reg[3].PRESET
rstn_i => spi_addr_reg[4].PRESET
rstn_i => spi_addr_reg[5].PRESET
rstn_i => spi_addr_reg[6].PRESET
rstn_i => spi_addr_reg[7].PRESET
rstn_i => csn_i_reg1.PRESET
rstn_i => rdn_i_reg2.PRESET
rstn_i => rdn_i_reg1.PRESET
rstn_i => wrn_i_reg2.PRESET
rstn_i => wrn_i_reg1.PRESET
rstn_i => ang_da_update_regrr.PRESET
rstn_i => ang_da_update_regr.PRESET
rstn_i => ang_da_update_reg.PRESET
rstn_i => spi_angwrda_flag.ACLR
rstn_i => spi_irq_regr.ACLR
rstn_i => spi_irq_reg.ACLR
rstn_i => count_scn[0].ACLR
rstn_i => count_scn[1].ACLR
rstn_i => count_scn[2].ACLR
rstn_i => count_scn[3].ACLR
rstn_i => count_scn[4].ACLR
rstn_i => count_scn[5].ACLR
rstn_i => count_scn[6].ACLR
rstn_i => count_scn[7].ACLR
rstn_i => scn_md_reg.ACLR
rstn_i => spi_next_state[7].OUTPUTSELECT
rstn_i => spi_next_state[6].OUTPUTSELECT
rstn_i => spi_next_state[5].OUTPUTSELECT
rstn_i => spi_next_state[4].OUTPUTSELECT
rstn_i => spi_next_state[3].OUTPUTSELECT
rstn_i => spi_next_state[2].OUTPUTSELECT
rstn_i => spi_next_state[1].OUTPUTSELECT
rstn_i => spi_next_state[0].OUTPUTSELECT
rstn_i => spi_reg_rd_reg.ACLR
rstn_i => spi_rd_reg.ACLR
rstn_i => spi_wr_reg.ACLR
rstn_i => samp_enable_regr.ACLR
rstn_i => samp_enable_reg.ACLR
rstn_i => spi_current_state[0].PRESET
rstn_i => spi_current_state[1].ACLR
rstn_i => spi_current_state[2].ACLR
rstn_i => spi_current_state[3].ACLR
rstn_i => spi_current_state[4].ACLR
rstn_i => spi_current_state[5].ACLR
rstn_i => spi_current_state[6].ACLR
rstn_i => spi_current_state[7].ACLR
rstn_i => spi_current_state[8].ACLR
rstn_i => spi_current_state[9].ACLR
rstn_i => csn_i_reg2.ENA
rstn_i => spi_in_data_reg[15].ENA
rstn_i => spi_in_data_reg[14].ENA
rstn_i => spi_in_data_reg[13].ENA
rstn_i => spi_in_data_reg[12].ENA
rstn_i => spi_in_data_reg[11].ENA
rstn_i => spi_in_data_reg[10].ENA
rstn_i => spi_in_data_reg[9].ENA
rstn_i => spi_in_data_reg[8].ENA
rstn_i => spi_in_data_reg[7].ENA
rstn_i => spi_in_data_reg[6].ENA
rstn_i => spi_in_data_reg[5].ENA
rstn_i => spi_in_data_reg[4].ENA
rstn_i => spi_in_data_reg[3].ENA
rstn_i => spi_in_data_reg[2].ENA
rstn_i => spi_in_data_reg[1].ENA
rstn_i => spi_in_data_reg[0].ENA
clk64_i => spi_in_data_reg[0].CLK
clk64_i => spi_in_data_reg[1].CLK
clk64_i => spi_in_data_reg[2].CLK
clk64_i => spi_in_data_reg[3].CLK
clk64_i => spi_in_data_reg[4].CLK
clk64_i => spi_in_data_reg[5].CLK
clk64_i => spi_in_data_reg[6].CLK
clk64_i => spi_in_data_reg[7].CLK
clk64_i => spi_in_data_reg[8].CLK
clk64_i => spi_in_data_reg[9].CLK
clk64_i => spi_in_data_reg[10].CLK
clk64_i => spi_in_data_reg[11].CLK
clk64_i => spi_in_data_reg[12].CLK
clk64_i => spi_in_data_reg[13].CLK
clk64_i => spi_in_data_reg[14].CLK
clk64_i => spi_in_data_reg[15].CLK
clk64_i => rsdac_setpower_flag.CLK
clk64_i => angdac_setpower_flag.CLK
clk64_i => spi_offset_reg[0].CLK
clk64_i => spi_offset_reg[1].CLK
clk64_i => spi_current_state[0].CLK
clk64_i => spi_current_state[1].CLK
clk64_i => spi_current_state[2].CLK
clk64_i => spi_current_state[3].CLK
clk64_i => spi_current_state[4].CLK
clk64_i => spi_current_state[5].CLK
clk64_i => spi_current_state[6].CLK
clk64_i => spi_current_state[7].CLK
clk64_i => spi_current_state[8].CLK
clk64_i => spi_current_state[9].CLK
clk64_i => samp_enable_regr.CLK
clk64_i => samp_enable_reg.CLK
clk64_i => spi_all_stb[0].CLK
clk64_i => spi_all_stb[1].CLK
clk64_i => spi_all_stb[2].CLK
clk64_i => spi_all_stb[3].CLK
clk64_i => spi_all_stb[4].CLK
clk64_i => spi_all_stb[5].CLK
clk64_i => spi_all_stb[6].CLK
clk64_i => spi_all_we[0].CLK
clk64_i => spi_all_we[1].CLK
clk64_i => spi_all_we[2].CLK
clk64_i => spi_all_we[3].CLK
clk64_i => spi_all_we[4].CLK
clk64_i => spi_all_we[5].CLK
clk64_i => spi_all_we[6].CLK
clk64_i => spi_reg_rd_reg.CLK
clk64_i => spi_rd_reg.CLK
clk64_i => spi_wr_reg.CLK
clk64_i => scn_md_reg.CLK
clk64_i => count_scn[0].CLK
clk64_i => count_scn[1].CLK
clk64_i => count_scn[2].CLK
clk64_i => count_scn[3].CLK
clk64_i => count_scn[4].CLK
clk64_i => count_scn[5].CLK
clk64_i => count_scn[6].CLK
clk64_i => count_scn[7].CLK
clk64_i => spi_irq_regr.CLK
clk64_i => spi_irq_reg.CLK
clk64_i => spi_angwrda_flag.CLK
clk64_i => adc_chnl_reg.CLK
clk64_i => ccs_dacoffset_reg[0].CLK
clk64_i => ccs_dacoffset_reg[1].CLK
clk64_i => ccs_dacoffset_reg[2].CLK
clk64_i => ccs_dacoffset_reg[3].CLK
clk64_i => ccs_dacoffset_reg[4].CLK
clk64_i => ccs_dacoffset_reg[5].CLK
clk64_i => ccs_dacoffset_reg[6].CLK
clk64_i => ccs_dacoffset_reg[7].CLK
clk64_i => ccs_dacoffset_reg[8].CLK
clk64_i => ccs_dacoffset_reg[9].CLK
clk64_i => ccs_dacoffset_reg[10].CLK
clk64_i => ccs_dacoffset_reg[11].CLK
clk64_i => ccs_dacoffset_reg[12].CLK
clk64_i => ccs_dacoffset_reg[13].CLK
clk64_i => ccs_dacoffset_reg[14].CLK
clk64_i => ccs_angdacset_reg[0].CLK
clk64_i => ccs_angdacset_reg[1].CLK
clk64_i => ccs_angdacset_reg[2].CLK
clk64_i => ccs_angdacset_reg[3].CLK
clk64_i => ccs_angdacset_reg[4].CLK
clk64_i => ccs_angdacset_reg[5].CLK
clk64_i => ccs_angdacset_reg[6].CLK
clk64_i => ccs_angdacset_reg[7].CLK
clk64_i => ccs_angdacset_reg[8].CLK
clk64_i => ccs_angdacset_reg[9].CLK
clk64_i => ccs_angdacset_reg[10].CLK
clk64_i => ccs_angdacset_reg[11].CLK
clk64_i => ccs_dacset_reg[0].CLK
clk64_i => ccs_dacset_reg[1].CLK
clk64_i => ccs_dacset_reg[2].CLK
clk64_i => ccs_dacset_reg[3].CLK
clk64_i => ccs_dacset_reg[4].CLK
clk64_i => ccs_dacset_reg[5].CLK
clk64_i => ccs_dacset_reg[6].CLK
clk64_i => ccs_dacset_reg[7].CLK
clk64_i => ccs_dacset_reg[8].CLK
clk64_i => ccs_dacset_reg[9].CLK
clk64_i => ccs_dacset_reg[10].CLK
clk64_i => ccs_dacset_reg[11].CLK
clk64_i => ccs_dacset_reg[12].CLK
clk64_i => ccs_dacset_reg[13].CLK
clk64_i => ccs_dacset_reg[14].CLK
clk64_i => fread_reg_req.CLK
clk64_i => fwrite_reg_req.CLK
clk64_i => fwrite_adc_req.CLK
clk64_i => fwrite_daoffset_req.CLK
clk64_i => fwrite_daset_req.CLK
clk64_i => fwrite_angdaset_req.CLK
clk64_i => ang_da_update_regrr.CLK
clk64_i => ang_da_update_regr.CLK
clk64_i => ang_da_update_reg.CLK
clk64_i => csn_i_reg2.CLK
clk64_i => spi_addr_reg[0].CLK
clk64_i => spi_addr_reg[1].CLK
clk64_i => spi_addr_reg[2].CLK
clk64_i => spi_addr_reg[3].CLK
clk64_i => spi_addr_reg[4].CLK
clk64_i => spi_addr_reg[5].CLK
clk64_i => spi_addr_reg[6].CLK
clk64_i => spi_addr_reg[7].CLK
clk64_i => csn_i_reg1.CLK
clk64_i => rdn_i_reg2.CLK
clk64_i => rdn_i_reg1.CLK
clk64_i => wrn_i_reg2.CLK
clk64_i => wrn_i_reg1.CLK
da_set_mod => dac_setpower_flag.OUTPUTSELECT
da_set_mod => always2.IN1
da_set_mod => always2.IN1
da_set_mod => always8.IN1
da_set_mod => fwrite_angdaset_req.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => ccs_angdacset_reg.OUTPUTSELECT
da_set_mod => always8.IN1
SCN_MD => always2.IN1
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => count_scn.OUTPUTSELECT
SCN_MD => scn_md_posedge.IN1
SCN_MD => scn_md_reg.DATAIN
samp_enable => samp_enable_reg.DATAIN
csn_i => csn_i_reg1.DATAIN
wrn_i => wrn_i_reg1.DATAIN
rdn_i => rdn_i_reg1.DATAIN
fsmc_addr[0] => spi_addr_reg[0].DATAIN
fsmc_addr[1] => spi_addr_reg[1].DATAIN
fsmc_addr[2] => spi_addr_reg[2].DATAIN
fsmc_addr[3] => spi_addr_reg[3].DATAIN
fsmc_addr[4] => spi_addr_reg[4].DATAIN
fsmc_addr[5] => spi_addr_reg[5].DATAIN
fsmc_addr[6] => spi_addr_reg[6].DATAIN
fsmc_addr[7] => spi_addr_reg[7].DATAIN
spi_data_i_buf[0] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[0] => ccs_dacset_reg.DATAB
spi_data_i_buf[0] => Selector22.IN8
spi_data_i_buf[1] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[1] => ccs_dacset_reg.DATAB
spi_data_i_buf[1] => Selector21.IN6
spi_data_i_buf[2] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[2] => ccs_dacset_reg.DATAB
spi_data_i_buf[2] => Selector20.IN8
spi_data_i_buf[3] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[3] => ccs_dacset_reg.DATAB
spi_data_i_buf[3] => Selector19.IN8
spi_data_i_buf[4] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[4] => ccs_dacset_reg.DATAB
spi_data_i_buf[4] => Selector18.IN8
spi_data_i_buf[5] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[5] => ccs_dacset_reg.DATAB
spi_data_i_buf[5] => Selector17.IN6
spi_data_i_buf[6] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[6] => ccs_dacset_reg.DATAB
spi_data_i_buf[6] => Selector16.IN8
spi_data_i_buf[7] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[7] => ccs_dacset_reg.DATAB
spi_data_i_buf[7] => Selector15.IN6
spi_data_i_buf[8] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[8] => ccs_dacset_reg.DATAB
spi_data_i_buf[8] => Selector14.IN6
spi_data_i_buf[9] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[9] => ccs_dacset_reg.DATAB
spi_data_i_buf[9] => Selector13.IN6
spi_data_i_buf[10] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[10] => ccs_dacset_reg.DATAB
spi_data_i_buf[10] => Selector12.IN6
spi_data_i_buf[11] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[11] => ccs_dacset_reg.DATAB
spi_data_i_buf[11] => Selector11.IN8
spi_data_i_buf[12] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[12] => ccs_dacset_reg.DATAB
spi_data_i_buf[12] => Selector10.IN5
spi_data_i_buf[13] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[13] => ccs_dacset_reg.DATAB
spi_data_i_buf[13] => spi_in_data_reg.DATAB
spi_data_i_buf[14] => ccs_dacoffset_reg.DATAB
spi_data_i_buf[14] => ccs_dacset_reg.DATAB
spi_data_i_buf[14] => Selector9.IN5
spi_data_i_buf[15] => spi_in_data_reg.DATAB
ang_da_update_i => ang_da_update_reg.DATAIN
ang_da_data_i[0] => ccs_angdacset_reg.DATAB
ang_da_data_i[1] => ccs_angdacset_reg.DATAB
ang_da_data_i[2] => ccs_angdacset_reg.DATAB
ang_da_data_i[3] => ccs_angdacset_reg.DATAB
ang_da_data_i[4] => ccs_angdacset_reg.DATAB
ang_da_data_i[5] => ccs_angdacset_reg.DATAB
ang_da_data_i[6] => ccs_angdacset_reg.DATAB
ang_da_data_i[7] => ccs_angdacset_reg.DATAB
ang_da_data_i[8] => ccs_angdacset_reg.DATAB
ang_da_data_i[9] => ccs_angdacset_reg.DATAB
ang_da_data_i[10] => ccs_angdacset_reg.DATAB
ang_da_data_i[11] => ccs_angdacset_reg.DATAB
spi_we_o[0] <= spi_all_we[0].DB_MAX_OUTPUT_PORT_TYPE
spi_we_o[1] <= spi_all_we[1].DB_MAX_OUTPUT_PORT_TYPE
spi_we_o[2] <= spi_all_we[2].DB_MAX_OUTPUT_PORT_TYPE
spi_we_o[3] <= spi_all_we[3].DB_MAX_OUTPUT_PORT_TYPE
spi_we_o[4] <= spi_all_we[4].DB_MAX_OUTPUT_PORT_TYPE
spi_we_o[5] <= spi_all_we[5].DB_MAX_OUTPUT_PORT_TYPE
spi_we_o[6] <= spi_all_we[6].DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o[0] <= spi_all_stb[0].DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o[1] <= spi_all_stb[1].DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o[2] <= spi_all_stb[2].DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o[3] <= spi_all_stb[3].DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o[4] <= spi_all_stb[4].DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o[5] <= spi_all_stb[5].DB_MAX_OUTPUT_PORT_TYPE
spi_cyc_o[6] <= spi_all_stb[6].DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o[0] <= spi_all_stb[0].DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o[1] <= spi_all_stb[1].DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o[2] <= spi_all_stb[2].DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o[3] <= spi_all_stb[3].DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o[4] <= spi_all_stb[4].DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o[5] <= spi_all_stb[5].DB_MAX_OUTPUT_PORT_TYPE
spi_stb_o[6] <= spi_all_stb[6].DB_MAX_OUTPUT_PORT_TYPE
spi_irq_o <= spi_irq_o.DB_MAX_OUTPUT_PORT_TYPE
spi_addr_o[0] <= spi_offset_reg[0].DB_MAX_OUTPUT_PORT_TYPE
spi_addr_o[1] <= spi_offset_reg[1].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[0] <= spi_in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[1] <= spi_in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[2] <= spi_in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[3] <= spi_in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[4] <= spi_in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[5] <= spi_in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[6] <= spi_in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[7] <= spi_in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[8] <= spi_in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[9] <= spi_in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[10] <= spi_in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[11] <= spi_in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[12] <= spi_in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[13] <= spi_in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[14] <= spi_in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
spi_data_o[15] <= spi_in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
spi_ack_i[0] => WideOr1.IN0
spi_ack_i[1] => WideOr1.IN1
spi_ack_i[2] => WideOr1.IN2
spi_ack_i[3] => WideOr1.IN3
spi_ack_i[4] => WideOr1.IN4
spi_ack_i[5] => WideOr1.IN5
spi_ack_i[6] => WideOr1.IN6
spi_irq_i[0] => WideOr0.IN0
spi_irq_i[1] => WideOr0.IN1
spi_irq_i[2] => WideOr0.IN2
spi_irq_i[3] => WideOr0.IN3
spi_irq_i[4] => WideOr0.IN4
spi_irq_i[5] => WideOr0.IN5
spi_irq_i[6] => WideOr0.IN6
adc_chnl <= adc_chnl_reg.DB_MAX_OUTPUT_PORT_TYPE
scn_valid_flag <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
ccs_adda_sel <= ccs_adda_sel.DB_MAX_OUTPUT_PORT_TYPE
dac_setpower_flag <= dac_setpower_flag.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:ccs1_spi_inst
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:ccs2_spi_inst
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:ccs3_spi_inst
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:ccs4_spi_inst
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:ccs5_spi_inst
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:ccs6_spi_inst
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|spi:opp_spi_inst1
rstn_i => rx_buf_reg[0].ACLR
rstn_i => rx_buf_reg[1].ACLR
rstn_i => rx_buf_reg[2].ACLR
rstn_i => rx_buf_reg[3].ACLR
rstn_i => rx_buf_reg[4].ACLR
rstn_i => rx_buf_reg[5].ACLR
rstn_i => rx_buf_reg[6].ACLR
rstn_i => rx_buf_reg[7].ACLR
rstn_i => rx_buf_reg[8].ACLR
rstn_i => rx_buf_reg[9].ACLR
rstn_i => rx_buf_reg[10].ACLR
rstn_i => rx_buf_reg[11].ACLR
rstn_i => rx_buf_reg[12].ACLR
rstn_i => rx_buf_reg[13].ACLR
rstn_i => rx_buf_reg[14].ACLR
rstn_i => rx_buf_reg[15].ACLR
rstn_i => tx_buf_reg[0].ACLR
rstn_i => tx_buf_reg[1].ACLR
rstn_i => tx_buf_reg[2].ACLR
rstn_i => tx_buf_reg[3].ACLR
rstn_i => tx_buf_reg[4].ACLR
rstn_i => tx_buf_reg[5].ACLR
rstn_i => tx_buf_reg[6].ACLR
rstn_i => tx_buf_reg[7].ACLR
rstn_i => tx_buf_reg[8].ACLR
rstn_i => tx_buf_reg[9].ACLR
rstn_i => tx_buf_reg[10].ACLR
rstn_i => tx_buf_reg[11].ACLR
rstn_i => tx_buf_reg[12].ACLR
rstn_i => tx_buf_reg[13].ACLR
rstn_i => tx_buf_reg[14].ACLR
rstn_i => tx_buf_reg[15].ACLR
rstn_i => ctl_reg[0].ACLR
rstn_i => ctl_reg[1].ACLR
rstn_i => ctl_reg[2].ACLR
rstn_i => ctl_reg[3].ACLR
rstn_i => ctl_reg[4].ACLR
rstn_i => ctl_reg[5].ACLR
rstn_i => ctl_reg[6].ACLR
rstn_i => ctl_reg[7].ACLR
rstn_i => ctl_reg[11].ACLR
rstn_i => ctl_reg[12].ACLR
rstn_i => ctl_reg[13].ACLR
rstn_i => ctl_reg[14].ACLR
rstn_i => ctl_reg[15].ACLR
rstn_i => ack_o_reg.ACLR
rstn_i => RXNE_flag_reg.ACLR
rstn_i => tx_flag_sta.ACLR
rstn_i => tx_delay_count[0].ACLR
rstn_i => tx_delay_count[1].ACLR
rstn_i => tx_delay_count[2].ACLR
rstn_i => tx_delay_count[3].ACLR
rstn_i => TXE_flag_reg.PRESET
rstn_i => MODF_flag_reg.ACLR
rstn_i => OVR_flag_reg.ACLR
rstn_i => BSY_flag_reg.ACLR
rstn_i => bit_cnt_reg[0].ACLR
rstn_i => bit_cnt_reg[1].ACLR
rstn_i => bit_cnt_reg[2].ACLR
rstn_i => bit_cnt_reg[3].ACLR
rstn_i => bit_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[0].ACLR
rstn_i => dvd_cnt_reg[1].ACLR
rstn_i => dvd_cnt_reg[2].ACLR
rstn_i => dvd_cnt_reg[3].ACLR
rstn_i => dvd_cnt_reg[4].ACLR
rstn_i => dvd_cnt_reg[5].ACLR
rstn_i => dvd_cnt_reg[6].ACLR
rstn_i => dvd_cnt_reg[7].ACLR
rstn_i => dvd_reg.ACLR
rstn_i => shift_reg[0].ACLR
rstn_i => shift_reg[1].ACLR
rstn_i => shift_reg[2].ACLR
rstn_i => shift_reg[3].ACLR
rstn_i => shift_reg[4].ACLR
rstn_i => shift_reg[5].ACLR
rstn_i => shift_reg[6].ACLR
rstn_i => shift_reg[7].ACLR
rstn_i => shift_reg[8].ACLR
rstn_i => shift_reg[9].ACLR
rstn_i => shift_reg[10].ACLR
rstn_i => shift_reg[11].ACLR
rstn_i => shift_reg[12].ACLR
rstn_i => shift_reg[13].ACLR
rstn_i => shift_reg[14].ACLR
rstn_i => shift_reg[15].ACLR
rstn_i => shift_negative_edge_reg.ACLR
rstn_i => nss_reg_flag.ACLR
rstn_i => tx_delay_start.ENA
clk_i => nss_reg_flag.CLK
clk_i => tx_start_reg1.CLK
clk_i => sck_i_reg1.CLK
clk_i => sck_i_reg2.CLK
clk_i => nss_i_reg1.CLK
clk_i => nss_i_reg2.CLK
clk_i => shift_negative_edge_reg.CLK
clk_i => shift_reg[0].CLK
clk_i => shift_reg[1].CLK
clk_i => shift_reg[2].CLK
clk_i => shift_reg[3].CLK
clk_i => shift_reg[4].CLK
clk_i => shift_reg[5].CLK
clk_i => shift_reg[6].CLK
clk_i => shift_reg[7].CLK
clk_i => shift_reg[8].CLK
clk_i => shift_reg[9].CLK
clk_i => shift_reg[10].CLK
clk_i => shift_reg[11].CLK
clk_i => shift_reg[12].CLK
clk_i => shift_reg[13].CLK
clk_i => shift_reg[14].CLK
clk_i => shift_reg[15].CLK
clk_i => dvd_reg.CLK
clk_i => dvd_cnt_reg[0].CLK
clk_i => dvd_cnt_reg[1].CLK
clk_i => dvd_cnt_reg[2].CLK
clk_i => dvd_cnt_reg[3].CLK
clk_i => dvd_cnt_reg[4].CLK
clk_i => dvd_cnt_reg[5].CLK
clk_i => dvd_cnt_reg[6].CLK
clk_i => dvd_cnt_reg[7].CLK
clk_i => bit_cnt_reg[0].CLK
clk_i => bit_cnt_reg[1].CLK
clk_i => bit_cnt_reg[2].CLK
clk_i => bit_cnt_reg[3].CLK
clk_i => bit_cnt_reg[4].CLK
clk_i => BSY_flag_reg.CLK
clk_i => OVR_flag_reg.CLK
clk_i => MODF_flag_reg.CLK
clk_i => TXE_flag_reg.CLK
clk_i => tx_delay_count[0].CLK
clk_i => tx_delay_count[1].CLK
clk_i => tx_delay_count[2].CLK
clk_i => tx_delay_count[3].CLK
clk_i => tx_delay_start.CLK
clk_i => tx_flag_sta.CLK
clk_i => RXNE_flag_reg.CLK
clk_i => ack_o_reg.CLK
clk_i => rx_buf_reg[0].CLK
clk_i => rx_buf_reg[1].CLK
clk_i => rx_buf_reg[2].CLK
clk_i => rx_buf_reg[3].CLK
clk_i => rx_buf_reg[4].CLK
clk_i => rx_buf_reg[5].CLK
clk_i => rx_buf_reg[6].CLK
clk_i => rx_buf_reg[7].CLK
clk_i => rx_buf_reg[8].CLK
clk_i => rx_buf_reg[9].CLK
clk_i => rx_buf_reg[10].CLK
clk_i => rx_buf_reg[11].CLK
clk_i => rx_buf_reg[12].CLK
clk_i => rx_buf_reg[13].CLK
clk_i => rx_buf_reg[14].CLK
clk_i => rx_buf_reg[15].CLK
clk_i => tx_buf_reg[0].CLK
clk_i => tx_buf_reg[1].CLK
clk_i => tx_buf_reg[2].CLK
clk_i => tx_buf_reg[3].CLK
clk_i => tx_buf_reg[4].CLK
clk_i => tx_buf_reg[5].CLK
clk_i => tx_buf_reg[6].CLK
clk_i => tx_buf_reg[7].CLK
clk_i => tx_buf_reg[8].CLK
clk_i => tx_buf_reg[9].CLK
clk_i => tx_buf_reg[10].CLK
clk_i => tx_buf_reg[11].CLK
clk_i => tx_buf_reg[12].CLK
clk_i => tx_buf_reg[13].CLK
clk_i => tx_buf_reg[14].CLK
clk_i => tx_buf_reg[15].CLK
clk_i => ctl_reg[0].CLK
clk_i => ctl_reg[1].CLK
clk_i => ctl_reg[2].CLK
clk_i => ctl_reg[3].CLK
clk_i => ctl_reg[4].CLK
clk_i => ctl_reg[5].CLK
clk_i => ctl_reg[6].CLK
clk_i => ctl_reg[7].CLK
clk_i => ctl_reg[11].CLK
clk_i => ctl_reg[12].CLK
clk_i => ctl_reg[13].CLK
clk_i => ctl_reg[14].CLK
clk_i => ctl_reg[15].CLK
addr_i[0] => Decoder0.IN1
addr_i[0] => Mux0.IN3
addr_i[0] => Mux1.IN3
addr_i[0] => Mux2.IN3
addr_i[0] => Mux3.IN3
addr_i[0] => Mux4.IN3
addr_i[0] => Mux5.IN4
addr_i[0] => Mux6.IN4
addr_i[0] => Mux7.IN4
addr_i[0] => Mux8.IN2
addr_i[0] => Mux9.IN2
addr_i[0] => Mux10.IN2
addr_i[0] => Mux11.IN3
addr_i[0] => Mux12.IN3
addr_i[0] => Mux13.IN3
addr_i[0] => Mux14.IN2
addr_i[0] => Mux15.IN2
addr_i[0] => Equal1.IN3
addr_i[1] => Decoder0.IN0
addr_i[1] => Mux0.IN2
addr_i[1] => Mux1.IN2
addr_i[1] => Mux2.IN2
addr_i[1] => Mux3.IN2
addr_i[1] => Mux4.IN2
addr_i[1] => Mux5.IN3
addr_i[1] => Mux6.IN3
addr_i[1] => Mux7.IN3
addr_i[1] => Mux8.IN1
addr_i[1] => Mux9.IN1
addr_i[1] => Mux10.IN1
addr_i[1] => Mux11.IN2
addr_i[1] => Mux12.IN2
addr_i[1] => Mux13.IN2
addr_i[1] => Mux14.IN1
addr_i[1] => Mux15.IN1
addr_i[1] => Equal1.IN2
data_i[0] => tx_buf_reg.DATAB
data_i[0] => ctl_reg.DATAB
data_i[1] => tx_buf_reg.DATAB
data_i[1] => ctl_reg.DATAB
data_i[2] => tx_buf_reg.DATAB
data_i[2] => ctl_reg.DATAB
data_i[3] => tx_buf_reg.DATAB
data_i[3] => ctl_reg.DATAB
data_i[4] => tx_buf_reg.DATAB
data_i[4] => ctl_reg.DATAB
data_i[5] => tx_buf_reg.DATAB
data_i[5] => ctl_reg.DATAB
data_i[6] => tx_buf_reg.DATAB
data_i[6] => ctl_reg.DATAB
data_i[7] => tx_buf_reg.DATAB
data_i[7] => ctl_reg.DATAB
data_i[8] => tx_buf_reg.DATAB
data_i[9] => tx_buf_reg.DATAB
data_i[10] => tx_buf_reg.DATAB
data_i[11] => tx_buf_reg.DATAB
data_i[11] => ctl_reg.DATAB
data_i[12] => tx_buf_reg.DATAB
data_i[12] => ctl_reg.DATAB
data_i[13] => tx_buf_reg.DATAB
data_i[13] => ctl_reg.DATAB
data_i[14] => tx_buf_reg.DATAB
data_i[14] => ctl_reg.DATAB
data_i[15] => tx_buf_reg.DATAB
data_i[15] => ctl_reg.DATAB
data_o[0] <= rx_buf_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= rx_buf_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= rx_buf_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= rx_buf_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= rx_buf_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= rx_buf_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= rx_buf_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= rx_buf_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= rx_buf_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= rx_buf_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= rx_buf_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= rx_buf_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= rx_buf_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= rx_buf_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= rx_buf_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= rx_buf_reg[15].DB_MAX_OUTPUT_PORT_TYPE
we_i => Decoder0.IN2
we_i => Mux0.IN4
we_i => Mux1.IN4
we_i => Mux2.IN4
we_i => Mux3.IN4
we_i => Mux4.IN4
we_i => Mux5.IN5
we_i => Mux6.IN5
we_i => Mux7.IN5
we_i => Mux8.IN3
we_i => Mux9.IN3
we_i => Mux10.IN3
we_i => Mux11.IN4
we_i => Mux12.IN4
we_i => Mux13.IN4
we_i => Mux14.IN3
we_i => Mux15.IN3
we_i => always3.IN1
we_i => always7.IN0
we_i => always2.IN1
we_i => always7.IN0
cyc_i => always0.IN0
stb_i => always0.IN1
stb_i => always2.IN1
stb_i => always3.IN1
stb_i => always7.IN1
stb_i => always7.IN1
ack_o <= ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
nss_i => miso_o.IN1
nss_i => nss_i_reg1.DATAIN
nss_i => always12.IN1
sck_i => sck_i_reg1.IN1
mosi_i => shift_rx_data.DATAA
miso_o <= miso_o.DB_MAX_OUTPUT_PORT_TYPE
nss_o <= nss_reg_flag.DB_MAX_OUTPUT_PORT_TYPE
sck_o <= sck_o.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o.DB_MAX_OUTPUT_PORT_TYPE
miso_i => shift_rx_data.DATAB
irq_o <= irq_o.DB_MAX_OUTPUT_PORT_TYPE
ch_sel_wd <= ch_sel_wd.DB_MAX_OUTPUT_PORT_TYPE


|timing|ram:ccs1_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:ccs1_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:ccs1_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ram:ccs2_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:ccs2_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:ccs2_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ram:ccs3_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:ccs3_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:ccs3_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ram:ccs4_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:ccs4_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:ccs4_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ram:ccs5_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:ccs5_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:ccs5_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ram:ccs6_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:ccs6_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:ccs6_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ram:oppbak_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:oppbak_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:oppbak_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ram:oppinteg_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|timing|ram:oppinteg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_n8s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_n8s1:auto_generated.rden_b
data_a[0] => altsyncram_n8s1:auto_generated.data_a[0]
data_a[1] => altsyncram_n8s1:auto_generated.data_a[1]
data_a[2] => altsyncram_n8s1:auto_generated.data_a[2]
data_a[3] => altsyncram_n8s1:auto_generated.data_a[3]
data_a[4] => altsyncram_n8s1:auto_generated.data_a[4]
data_a[5] => altsyncram_n8s1:auto_generated.data_a[5]
data_a[6] => altsyncram_n8s1:auto_generated.data_a[6]
data_a[7] => altsyncram_n8s1:auto_generated.data_a[7]
data_a[8] => altsyncram_n8s1:auto_generated.data_a[8]
data_a[9] => altsyncram_n8s1:auto_generated.data_a[9]
data_a[10] => altsyncram_n8s1:auto_generated.data_a[10]
data_a[11] => altsyncram_n8s1:auto_generated.data_a[11]
data_a[12] => altsyncram_n8s1:auto_generated.data_a[12]
data_a[13] => altsyncram_n8s1:auto_generated.data_a[13]
data_a[14] => altsyncram_n8s1:auto_generated.data_a[14]
data_a[15] => altsyncram_n8s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_n8s1:auto_generated.address_a[0]
address_a[1] => altsyncram_n8s1:auto_generated.address_a[1]
address_a[2] => altsyncram_n8s1:auto_generated.address_a[2]
address_a[3] => altsyncram_n8s1:auto_generated.address_a[3]
address_a[4] => altsyncram_n8s1:auto_generated.address_a[4]
address_a[5] => altsyncram_n8s1:auto_generated.address_a[5]
address_a[6] => altsyncram_n8s1:auto_generated.address_a[6]
address_b[0] => altsyncram_n8s1:auto_generated.address_b[0]
address_b[1] => altsyncram_n8s1:auto_generated.address_b[1]
address_b[2] => altsyncram_n8s1:auto_generated.address_b[2]
address_b[3] => altsyncram_n8s1:auto_generated.address_b[3]
address_b[4] => altsyncram_n8s1:auto_generated.address_b[4]
address_b[5] => altsyncram_n8s1:auto_generated.address_b[5]
address_b[6] => altsyncram_n8s1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n8s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_n8s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n8s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n8s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_n8s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_n8s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_n8s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_n8s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_n8s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_n8s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_n8s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_n8s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_n8s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_n8s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_n8s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_n8s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_n8s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|timing|ram:oppinteg_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|timing|ioppinteg_mult:ioppinteg_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|timing|ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_sfn:auto_generated.dataa[0]
dataa[1] => mult_sfn:auto_generated.dataa[1]
dataa[2] => mult_sfn:auto_generated.dataa[2]
dataa[3] => mult_sfn:auto_generated.dataa[3]
dataa[4] => mult_sfn:auto_generated.dataa[4]
dataa[5] => mult_sfn:auto_generated.dataa[5]
dataa[6] => mult_sfn:auto_generated.dataa[6]
dataa[7] => mult_sfn:auto_generated.dataa[7]
dataa[8] => mult_sfn:auto_generated.dataa[8]
dataa[9] => mult_sfn:auto_generated.dataa[9]
dataa[10] => mult_sfn:auto_generated.dataa[10]
dataa[11] => mult_sfn:auto_generated.dataa[11]
dataa[12] => mult_sfn:auto_generated.dataa[12]
dataa[13] => mult_sfn:auto_generated.dataa[13]
dataa[14] => mult_sfn:auto_generated.dataa[14]
dataa[15] => mult_sfn:auto_generated.dataa[15]
datab[0] => mult_sfn:auto_generated.datab[0]
datab[1] => mult_sfn:auto_generated.datab[1]
datab[2] => mult_sfn:auto_generated.datab[2]
datab[3] => mult_sfn:auto_generated.datab[3]
datab[4] => mult_sfn:auto_generated.datab[4]
datab[5] => mult_sfn:auto_generated.datab[5]
datab[6] => mult_sfn:auto_generated.datab[6]
datab[7] => mult_sfn:auto_generated.datab[7]
datab[8] => mult_sfn:auto_generated.datab[8]
datab[9] => mult_sfn:auto_generated.datab[9]
datab[10] => mult_sfn:auto_generated.datab[10]
datab[11] => mult_sfn:auto_generated.datab[11]
datab[12] => mult_sfn:auto_generated.datab[12]
datab[13] => mult_sfn:auto_generated.datab[13]
datab[14] => mult_sfn:auto_generated.datab[14]
datab[15] => mult_sfn:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_sfn:auto_generated.result[0]
result[1] <= mult_sfn:auto_generated.result[1]
result[2] <= mult_sfn:auto_generated.result[2]
result[3] <= mult_sfn:auto_generated.result[3]
result[4] <= mult_sfn:auto_generated.result[4]
result[5] <= mult_sfn:auto_generated.result[5]
result[6] <= mult_sfn:auto_generated.result[6]
result[7] <= mult_sfn:auto_generated.result[7]
result[8] <= mult_sfn:auto_generated.result[8]
result[9] <= mult_sfn:auto_generated.result[9]
result[10] <= mult_sfn:auto_generated.result[10]
result[11] <= mult_sfn:auto_generated.result[11]
result[12] <= mult_sfn:auto_generated.result[12]
result[13] <= mult_sfn:auto_generated.result[13]
result[14] <= mult_sfn:auto_generated.result[14]
result[15] <= mult_sfn:auto_generated.result[15]
result[16] <= mult_sfn:auto_generated.result[16]
result[17] <= mult_sfn:auto_generated.result[17]
result[18] <= mult_sfn:auto_generated.result[18]
result[19] <= mult_sfn:auto_generated.result[19]
result[20] <= mult_sfn:auto_generated.result[20]
result[21] <= mult_sfn:auto_generated.result[21]
result[22] <= mult_sfn:auto_generated.result[22]
result[23] <= mult_sfn:auto_generated.result[23]
result[24] <= mult_sfn:auto_generated.result[24]
result[25] <= mult_sfn:auto_generated.result[25]
result[26] <= mult_sfn:auto_generated.result[26]
result[27] <= mult_sfn:auto_generated.result[27]
result[28] <= mult_sfn:auto_generated.result[28]
result[29] <= mult_sfn:auto_generated.result[29]
result[30] <= mult_sfn:auto_generated.result[30]
result[31] <= mult_sfn:auto_generated.result[31]


|timing|ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component|mult_sfn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


