<stg><name>dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17></name>


<trans_list>

<trans id="286" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="416" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i416 %layer16_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer17_out, void @empty_7, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_8_MC_AC_2_MC_AC_IC_ap_q_mode_JC_4_s

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin:3 %br_ln42 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i1 0, void %for.body12.split.i.i, i1 1, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:58 %in_index57 = phi i5 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i5 %in_index, void %for.body12.split.i.i, i5 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="in_index57"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="5">
<![CDATA[
for.body12.split.i.i:53 %zext_ln42 = zext i5 %in_index57

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="5">
<![CDATA[
for.body12.split.i.i:54 %zext_ln42_11 = zext i5 %in_index57

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="5">
<![CDATA[
for.body12.split.i.i:55 %zext_ln42_12 = zext i5 %in_index57

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="5">
<![CDATA[
for.body12.split.i.i:56 %zext_ln42_13 = zext i5 %in_index57

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="5">
<![CDATA[
for.body12.split.i.i:57 %zext_ln42_14 = zext i5 %in_index57

]]></Node>
<StgValue><ssdm name="zext_ln42_14"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:61 %w17_V_addr = getelementptr i7 %w17_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="w17_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:62 %w_V = load i9 %w17_V_addr

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body12.split.i.i:68 %empty_105 = add i6 %zext_ln42_14, i6 26

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
for.body12.split.i.i:69 %p_cast55 = zext i6 %empty_105

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:70 %w17_V_addr_1 = getelementptr i7 %w17_V, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="w17_V_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:71 %w_V_69 = load i9 %w17_V_addr_1

]]></Node>
<StgValue><ssdm name="w_V_69"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body12.split.i.i:78 %empty_106 = add i7 %zext_ln42_13, i7 52

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:79 %p_cast56 = zext i7 %empty_106

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:80 %w17_V_addr_2 = getelementptr i7 %w17_V, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="w17_V_addr_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:81 %w_V_70 = load i9 %w17_V_addr_2

]]></Node>
<StgValue><ssdm name="w_V_70"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body12.split.i.i:85 %empty_107 = add i7 %zext_ln42_13, i7 78

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:86 %p_cast57 = zext i7 %empty_107

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:87 %w17_V_addr_3 = getelementptr i7 %w17_V, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="w17_V_addr_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:88 %w_V_71 = load i9 %w17_V_addr_3

]]></Node>
<StgValue><ssdm name="w_V_71"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:94 %empty_108 = add i8 %zext_ln42_12, i8 104

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
for.body12.split.i.i:95 %p_cast58 = zext i8 %empty_108

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:96 %w17_V_addr_4 = getelementptr i7 %w17_V, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="w17_V_addr_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:97 %w_V_72 = load i9 %w17_V_addr_4

]]></Node>
<StgValue><ssdm name="w_V_72"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:101 %empty_109 = add i8 %zext_ln42_12, i8 130

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="8">
<![CDATA[
for.body12.split.i.i:102 %p_cast59 = zext i8 %empty_109

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:103 %w17_V_addr_5 = getelementptr i7 %w17_V, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="w17_V_addr_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:104 %w_V_73 = load i9 %w17_V_addr_5

]]></Node>
<StgValue><ssdm name="w_V_73"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:110 %empty_110 = add i8 %zext_ln42_12, i8 156

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
for.body12.split.i.i:111 %p_cast60 = zext i8 %empty_110

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:112 %w17_V_addr_6 = getelementptr i7 %w17_V, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="w17_V_addr_6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:113 %w_V_74 = load i9 %w17_V_addr_6

]]></Node>
<StgValue><ssdm name="w_V_74"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:117 %empty_111 = add i8 %zext_ln42_12, i8 182

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="8">
<![CDATA[
for.body12.split.i.i:118 %p_cast61 = zext i8 %empty_111

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:119 %w17_V_addr_7 = getelementptr i7 %w17_V, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="w17_V_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:120 %w_V_75 = load i9 %w17_V_addr_7

]]></Node>
<StgValue><ssdm name="w_V_75"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body12.split.i.i:126 %empty_112 = add i7 %zext_ln42_13, i7 80

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:127 %p_cast62_cast_cast_cast_cast = sext i7 %empty_112

]]></Node>
<StgValue><ssdm name="p_cast62_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
for.body12.split.i.i:128 %p_cast62_cast_cast_cast_cast_cast = zext i8 %p_cast62_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast62_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:129 %w17_V_addr_8 = getelementptr i7 %w17_V, i64 0, i64 %p_cast62_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="w17_V_addr_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:130 %w_V_76 = load i9 %w17_V_addr_8

]]></Node>
<StgValue><ssdm name="w_V_76"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split.i.i:134 %empty_113 = add i9 %zext_ln42_11, i9 234

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:135 %p_cast63 = zext i9 %empty_113

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split.i.i:136 %w17_V_addr_9 = getelementptr i7 %w17_V, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="w17_V_addr_9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:137 %w_V_77 = load i9 %w17_V_addr_9

]]></Node>
<StgValue><ssdm name="w_V_77"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body12.split.i.i:143 %in_index = add i5 %in_index57, i5 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body12.split.i.i:144 %icmp_ln42 = icmp_eq  i5 %in_index57, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12.split.i.i:145 %br_ln42 = br i1 %icmp_ln42, void %rewind_header, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end:4 %br_ln101 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:1 %data_V_142_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_142_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_142_rewind"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:2 %data_V_141_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_141_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_141_rewind"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:3 %data_V_140_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_140_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_140_rewind"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:4 %data_V_139_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_139_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_139_rewind"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:5 %data_V_138_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_138_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_138_rewind"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:6 %data_V_137_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_137_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_137_rewind"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:7 %data_V_136_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_136_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_136_rewind"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:8 %data_V_135_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_135_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_135_rewind"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:9 %data_V_134_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_134_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_134_rewind"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:10 %data_V_133_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_133_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_133_rewind"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:11 %data_V_132_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_132_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_132_rewind"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:12 %data_V_131_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_131_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_131_rewind"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:13 %data_V_130_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_130_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_130_rewind"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:14 %data_V_129_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_129_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_129_rewind"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:15 %data_V_128_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_128_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_128_rewind"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:16 %data_V_127_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_127_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_127_rewind"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:17 %data_V_126_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_126_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_126_rewind"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:18 %data_V_125_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_125_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_125_rewind"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:19 %data_V_124_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_124_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_124_rewind"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:20 %data_V_123_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_123_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_123_rewind"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:21 %data_V_122_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_122_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_122_rewind"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:22 %data_V_121_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_121_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_121_rewind"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:23 %data_V_120_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_120_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_120_rewind"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:24 %data_V_119_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_119_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_119_rewind"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:25 %data_V_118_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_118_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_118_rewind"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:26 %data_V_117_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_117_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_117_rewind"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:27 %data_V_116_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_116_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_116_rewind"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:28 %data_V_115_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_115_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_115_rewind"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:29 %data_V_114_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_114_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_114_rewind"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:30 %data_V_113_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_113_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_113_rewind"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:31 %data_V_112_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_112_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_112_rewind"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:32 %data_V_111_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_111_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_111_rewind"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:33 %data_V_110_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_110_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_110_rewind"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:34 %data_V_109_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_109_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_109_rewind"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:35 %data_V_108_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_108_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_108_rewind"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:36 %data_V_107_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_107_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_107_rewind"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:37 %data_V_106_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_106_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_106_rewind"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:38 %data_V_105_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_105_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_105_rewind"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:39 %data_V_104_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_104_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_104_rewind"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:40 %data_V_103_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_103_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_103_rewind"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:41 %data_V_102_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_102_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_102_rewind"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:42 %data_V_101_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_101_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_101_rewind"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:43 %data_V_100_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_100_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_100_rewind"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:44 %data_V_99_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_99_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_99_rewind"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:45 %data_V_98_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_98_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_98_rewind"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:46 %data_V_97_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_97_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_97_rewind"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:47 %data_V_96_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_96_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_96_rewind"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:48 %data_V_95_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_95_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_95_rewind"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:49 %data_V_143_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_143_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_143_rewind"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:50 %data_V_144_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_144_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_144_rewind"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:51 %data_V_145_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %data_V_145_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="data_V_145_rewind"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:52 %p_rewind = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %p_phi, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="p_rewind"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:59 %br_ln0 = br i1 %do_init, void %for.body12.split.i.i, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="416" op_0_bw="416" op_1_bw="416">
<![CDATA[
rewind_init:0 %layer16_out_read = read i416 @_ssdm_op_Read.ap_fifo.volatile.i416P0A, i416 %layer16_out

]]></Node>
<StgValue><ssdm name="layer16_out_read"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="416">
<![CDATA[
rewind_init:1 %data_V = trunc i416 %layer16_out_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:2 %data_V_185 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 400, i32 407

]]></Node>
<StgValue><ssdm name="data_V_185"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:3 %data_V_186 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 408, i32 415

]]></Node>
<StgValue><ssdm name="data_V_186"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:4 %data_V_187 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="data_V_187"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:5 %data_V_188 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="data_V_188"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:6 %data_V_189 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="data_V_189"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:7 %data_V_190 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="data_V_190"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:8 %data_V_191 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="data_V_191"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:9 %data_V_192 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="data_V_192"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:10 %data_V_193 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="data_V_193"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:11 %data_V_194 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="data_V_194"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:12 %data_V_195 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="data_V_195"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:13 %data_V_196 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="data_V_196"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:14 %data_V_197 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="data_V_197"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:15 %data_V_198 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="data_V_198"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:16 %data_V_199 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="data_V_199"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:17 %data_V_200 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="data_V_200"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:18 %data_V_201 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="data_V_201"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:19 %data_V_202 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="data_V_202"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:20 %data_V_203 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="data_V_203"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:21 %data_V_204 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="data_V_204"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:22 %data_V_205 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="data_V_205"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:23 %data_V_206 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="data_V_206"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:24 %data_V_207 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="data_V_207"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:25 %data_V_208 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="data_V_208"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:26 %data_V_209 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="data_V_209"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:27 %data_V_210 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="data_V_210"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:28 %data_V_211 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="data_V_211"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:29 %data_V_212 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="data_V_212"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:30 %data_V_213 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="data_V_213"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:31 %data_V_214 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="data_V_214"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:32 %data_V_215 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="data_V_215"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:33 %data_V_216 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="data_V_216"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:34 %data_V_217 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="data_V_217"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:35 %data_V_218 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="data_V_218"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:36 %data_V_219 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 264, i32 271

]]></Node>
<StgValue><ssdm name="data_V_219"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:37 %data_V_220 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 272, i32 279

]]></Node>
<StgValue><ssdm name="data_V_220"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:38 %data_V_221 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 280, i32 287

]]></Node>
<StgValue><ssdm name="data_V_221"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:39 %data_V_222 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="data_V_222"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:40 %data_V_223 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 296, i32 303

]]></Node>
<StgValue><ssdm name="data_V_223"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:41 %data_V_224 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 304, i32 311

]]></Node>
<StgValue><ssdm name="data_V_224"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:42 %data_V_225 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 312, i32 319

]]></Node>
<StgValue><ssdm name="data_V_225"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:43 %data_V_226 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 320, i32 327

]]></Node>
<StgValue><ssdm name="data_V_226"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:44 %data_V_227 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 328, i32 335

]]></Node>
<StgValue><ssdm name="data_V_227"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:45 %data_V_228 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 336, i32 343

]]></Node>
<StgValue><ssdm name="data_V_228"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:46 %data_V_229 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 344, i32 351

]]></Node>
<StgValue><ssdm name="data_V_229"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:47 %data_V_230 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 352, i32 359

]]></Node>
<StgValue><ssdm name="data_V_230"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:48 %data_V_231 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 360, i32 367

]]></Node>
<StgValue><ssdm name="data_V_231"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:49 %data_V_232 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 368, i32 375

]]></Node>
<StgValue><ssdm name="data_V_232"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:50 %data_V_233 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 376, i32 383

]]></Node>
<StgValue><ssdm name="data_V_233"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:51 %data_V_234 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 384, i32 391

]]></Node>
<StgValue><ssdm name="data_V_234"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="416" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:52 %data_V_235 = partselect i8 @_ssdm_op_PartSelect.i8.i416.i32.i32, i416 %layer16_out_read, i32 392, i32 399

]]></Node>
<StgValue><ssdm name="data_V_235"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:53 %br_ln42 = br void %for.body12.split.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:0 %data_V_142_phi = phi i8 %data_V_235, void %rewind_init, i8 %data_V_142_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_142_phi"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:1 %data_V_141_phi = phi i8 %data_V_234, void %rewind_init, i8 %data_V_141_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_141_phi"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:2 %data_V_140_phi = phi i8 %data_V_233, void %rewind_init, i8 %data_V_140_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_140_phi"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:3 %data_V_139_phi = phi i8 %data_V_232, void %rewind_init, i8 %data_V_139_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_139_phi"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:4 %data_V_138_phi = phi i8 %data_V_231, void %rewind_init, i8 %data_V_138_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_138_phi"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:5 %data_V_137_phi = phi i8 %data_V_230, void %rewind_init, i8 %data_V_137_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_137_phi"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:6 %data_V_136_phi = phi i8 %data_V_229, void %rewind_init, i8 %data_V_136_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_136_phi"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:7 %data_V_135_phi = phi i8 %data_V_228, void %rewind_init, i8 %data_V_135_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_135_phi"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:8 %data_V_134_phi = phi i8 %data_V_227, void %rewind_init, i8 %data_V_134_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_134_phi"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:9 %data_V_133_phi = phi i8 %data_V_226, void %rewind_init, i8 %data_V_133_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_133_phi"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:10 %data_V_132_phi = phi i8 %data_V_225, void %rewind_init, i8 %data_V_132_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_132_phi"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:11 %data_V_131_phi = phi i8 %data_V_224, void %rewind_init, i8 %data_V_131_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_131_phi"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:12 %data_V_130_phi = phi i8 %data_V_223, void %rewind_init, i8 %data_V_130_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_130_phi"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:13 %data_V_129_phi = phi i8 %data_V_222, void %rewind_init, i8 %data_V_129_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_129_phi"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:14 %data_V_128_phi = phi i8 %data_V_221, void %rewind_init, i8 %data_V_128_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_128_phi"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:15 %data_V_127_phi = phi i8 %data_V_220, void %rewind_init, i8 %data_V_127_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_127_phi"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:16 %data_V_126_phi = phi i8 %data_V_219, void %rewind_init, i8 %data_V_126_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_126_phi"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:17 %data_V_125_phi = phi i8 %data_V_218, void %rewind_init, i8 %data_V_125_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_125_phi"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:18 %data_V_124_phi = phi i8 %data_V_217, void %rewind_init, i8 %data_V_124_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_124_phi"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:19 %data_V_123_phi = phi i8 %data_V_216, void %rewind_init, i8 %data_V_123_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_123_phi"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:20 %data_V_122_phi = phi i8 %data_V_215, void %rewind_init, i8 %data_V_122_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_122_phi"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:21 %data_V_121_phi = phi i8 %data_V_214, void %rewind_init, i8 %data_V_121_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_121_phi"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:22 %data_V_120_phi = phi i8 %data_V_213, void %rewind_init, i8 %data_V_120_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_120_phi"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:23 %data_V_119_phi = phi i8 %data_V_212, void %rewind_init, i8 %data_V_119_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_119_phi"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:24 %data_V_118_phi = phi i8 %data_V_211, void %rewind_init, i8 %data_V_118_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_118_phi"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:25 %data_V_117_phi = phi i8 %data_V_210, void %rewind_init, i8 %data_V_117_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_117_phi"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:26 %data_V_116_phi = phi i8 %data_V_209, void %rewind_init, i8 %data_V_116_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_116_phi"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:27 %data_V_115_phi = phi i8 %data_V_208, void %rewind_init, i8 %data_V_115_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_115_phi"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:28 %data_V_114_phi = phi i8 %data_V_207, void %rewind_init, i8 %data_V_114_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_114_phi"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:29 %data_V_113_phi = phi i8 %data_V_206, void %rewind_init, i8 %data_V_113_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_113_phi"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:30 %data_V_112_phi = phi i8 %data_V_205, void %rewind_init, i8 %data_V_112_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_112_phi"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:31 %data_V_111_phi = phi i8 %data_V_204, void %rewind_init, i8 %data_V_111_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_111_phi"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:32 %data_V_110_phi = phi i8 %data_V_203, void %rewind_init, i8 %data_V_110_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_110_phi"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:33 %data_V_109_phi = phi i8 %data_V_202, void %rewind_init, i8 %data_V_109_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_109_phi"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:34 %data_V_108_phi = phi i8 %data_V_201, void %rewind_init, i8 %data_V_108_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_108_phi"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:35 %data_V_107_phi = phi i8 %data_V_200, void %rewind_init, i8 %data_V_107_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_107_phi"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:36 %data_V_106_phi = phi i8 %data_V_199, void %rewind_init, i8 %data_V_106_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_106_phi"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:37 %data_V_105_phi = phi i8 %data_V_198, void %rewind_init, i8 %data_V_105_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_105_phi"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:38 %data_V_104_phi = phi i8 %data_V_197, void %rewind_init, i8 %data_V_104_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_104_phi"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:39 %data_V_103_phi = phi i8 %data_V_196, void %rewind_init, i8 %data_V_103_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_103_phi"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:40 %data_V_102_phi = phi i8 %data_V_195, void %rewind_init, i8 %data_V_102_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_102_phi"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:41 %data_V_101_phi = phi i8 %data_V_194, void %rewind_init, i8 %data_V_101_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_101_phi"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:42 %data_V_100_phi = phi i8 %data_V_193, void %rewind_init, i8 %data_V_100_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_100_phi"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:43 %data_V_99_phi = phi i8 %data_V_192, void %rewind_init, i8 %data_V_99_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_99_phi"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:44 %data_V_98_phi = phi i8 %data_V_191, void %rewind_init, i8 %data_V_98_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_98_phi"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:45 %data_V_97_phi = phi i8 %data_V_190, void %rewind_init, i8 %data_V_97_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_97_phi"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:46 %data_V_96_phi = phi i8 %data_V_189, void %rewind_init, i8 %data_V_96_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_96_phi"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:47 %data_V_95_phi = phi i8 %data_V_188, void %rewind_init, i8 %data_V_95_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_95_phi"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:48 %data_V_143_phi = phi i8 %data_V_187, void %rewind_init, i8 %data_V_143_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_143_phi"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:49 %data_V_144_phi = phi i8 %data_V_186, void %rewind_init, i8 %data_V_144_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_144_phi"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:50 %data_V_145_phi = phi i8 %data_V_185, void %rewind_init, i8 %data_V_145_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_V_145_phi"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body12.split.i.i:51 %p_phi = phi i8 %data_V, void %rewind_init, i8 %p_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="5">
<![CDATA[
for.body12.split.i.i:60 %a_V = mux i8 @_ssdm_op_Mux.ap_auto.26i8.i5, i8 %p_phi, i8 %data_V_143_phi, i8 %data_V_95_phi, i8 %data_V_96_phi, i8 %data_V_97_phi, i8 %data_V_98_phi, i8 %data_V_99_phi, i8 %data_V_100_phi, i8 %data_V_101_phi, i8 %data_V_102_phi, i8 %data_V_103_phi, i8 %data_V_104_phi, i8 %data_V_105_phi, i8 %data_V_106_phi, i8 %data_V_107_phi, i8 %data_V_108_phi, i8 %data_V_109_phi, i8 %data_V_110_phi, i8 %data_V_111_phi, i8 %data_V_112_phi, i8 %data_V_113_phi, i8 %data_V_114_phi, i8 %data_V_115_phi, i8 %data_V_116_phi, i8 %data_V_117_phi, i8 %data_V_118_phi, i5 %in_index57

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:62 %w_V = load i9 %w17_V_addr

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="5">
<![CDATA[
for.body12.split.i.i:67 %a_V_1 = mux i8 @_ssdm_op_Mux.ap_auto.26i8.i5, i8 %data_V_119_phi, i8 %data_V_120_phi, i8 %data_V_121_phi, i8 %data_V_122_phi, i8 %data_V_123_phi, i8 %data_V_124_phi, i8 %data_V_125_phi, i8 %data_V_126_phi, i8 %data_V_127_phi, i8 %data_V_128_phi, i8 %data_V_129_phi, i8 %data_V_130_phi, i8 %data_V_131_phi, i8 %data_V_132_phi, i8 %data_V_133_phi, i8 %data_V_134_phi, i8 %data_V_135_phi, i8 %data_V_136_phi, i8 %data_V_137_phi, i8 %data_V_138_phi, i8 %data_V_139_phi, i8 %data_V_140_phi, i8 %data_V_141_phi, i8 %data_V_142_phi, i8 %data_V_145_phi, i8 %data_V_144_phi, i5 %in_index57

]]></Node>
<StgValue><ssdm name="a_V_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:71 %w_V_69 = load i9 %w17_V_addr_1

]]></Node>
<StgValue><ssdm name="w_V_69"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:81 %w_V_70 = load i9 %w17_V_addr_2

]]></Node>
<StgValue><ssdm name="w_V_70"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:88 %w_V_71 = load i9 %w17_V_addr_3

]]></Node>
<StgValue><ssdm name="w_V_71"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:97 %w_V_72 = load i9 %w17_V_addr_4

]]></Node>
<StgValue><ssdm name="w_V_72"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:104 %w_V_73 = load i9 %w17_V_addr_5

]]></Node>
<StgValue><ssdm name="w_V_73"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:113 %w_V_74 = load i9 %w17_V_addr_6

]]></Node>
<StgValue><ssdm name="w_V_74"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:120 %w_V_75 = load i9 %w17_V_addr_7

]]></Node>
<StgValue><ssdm name="w_V_75"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:130 %w_V_76 = load i9 %w17_V_addr_8

]]></Node>
<StgValue><ssdm name="w_V_76"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="9">
<![CDATA[
for.body12.split.i.i:137 %w_V_77 = load i9 %w17_V_addr_9

]]></Node>
<StgValue><ssdm name="w_V_77"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:53 %res_V66 = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %res_V, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="res_V66"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:54 %res_V_5264 = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %res_V_52, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="res_V_5264"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:55 %res_V_5362 = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %res_V_53, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="res_V_5362"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:56 %res_V_5460 = phi i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %res_V_54, void %for.body12.split.i.i, i8 0, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="res_V_5460"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:57 %res_V_5558 = phi i8 242, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_begin, i8 %res_V_55, void %for.body12.split.i.i, i8 242, void %nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end

]]></Node>
<StgValue><ssdm name="res_V_5558"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12.split.i.i:52 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26, i64 26, i64 26

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split.i.i:58 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split.i.i:59 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:63 %sext_ln1273 = sext i7 %w_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="8">
<![CDATA[
for.body12.split.i.i:64 %zext_ln1273 = zext i8 %a_V

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:65 %mul_ln1270 = mul i13 %zext_ln1273, i13 %sext_ln1273

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:66 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:72 %sext_ln1273_71 = sext i7 %w_V_69

]]></Node>
<StgValue><ssdm name="sext_ln1273_71"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="8">
<![CDATA[
for.body12.split.i.i:73 %zext_ln1273_1 = zext i8 %a_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:74 %mul_ln1270_52 = mul i13 %zext_ln1273_1, i13 %sext_ln1273_71

]]></Node>
<StgValue><ssdm name="mul_ln1270_52"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:75 %trunc_ln818_s = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_52, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:76 %add_ln813 = add i8 %trunc_ln818_s, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:77 %res_V = add i8 %res_V66, i8 %add_ln813

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:82 %sext_ln1273_72 = sext i7 %w_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1273_72"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:83 %mul_ln1270_53 = mul i13 %zext_ln1273, i13 %sext_ln1273_72

]]></Node>
<StgValue><ssdm name="mul_ln1270_53"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:84 %trunc_ln818_65 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_53, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_65"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:89 %sext_ln1273_73 = sext i7 %w_V_71

]]></Node>
<StgValue><ssdm name="sext_ln1273_73"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:90 %mul_ln1270_54 = mul i13 %zext_ln1273_1, i13 %sext_ln1273_73

]]></Node>
<StgValue><ssdm name="mul_ln1270_54"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:91 %trunc_ln818_66 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_54, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_66"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:92 %add_ln813_68 = add i8 %trunc_ln818_66, i8 %trunc_ln818_65

]]></Node>
<StgValue><ssdm name="add_ln813_68"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:93 %res_V_52 = add i8 %res_V_5264, i8 %add_ln813_68

]]></Node>
<StgValue><ssdm name="res_V_52"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:98 %sext_ln1273_74 = sext i7 %w_V_72

]]></Node>
<StgValue><ssdm name="sext_ln1273_74"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:99 %mul_ln1270_55 = mul i13 %zext_ln1273, i13 %sext_ln1273_74

]]></Node>
<StgValue><ssdm name="mul_ln1270_55"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:100 %trunc_ln818_67 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_55, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_67"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:105 %sext_ln1273_75 = sext i7 %w_V_73

]]></Node>
<StgValue><ssdm name="sext_ln1273_75"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:106 %mul_ln1270_56 = mul i13 %zext_ln1273_1, i13 %sext_ln1273_75

]]></Node>
<StgValue><ssdm name="mul_ln1270_56"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:107 %trunc_ln818_68 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_56, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_68"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:108 %add_ln813_70 = add i8 %trunc_ln818_68, i8 %trunc_ln818_67

]]></Node>
<StgValue><ssdm name="add_ln813_70"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:109 %res_V_53 = add i8 %res_V_5362, i8 %add_ln813_70

]]></Node>
<StgValue><ssdm name="res_V_53"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:114 %sext_ln1273_76 = sext i7 %w_V_74

]]></Node>
<StgValue><ssdm name="sext_ln1273_76"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:115 %mul_ln1270_57 = mul i13 %zext_ln1273, i13 %sext_ln1273_76

]]></Node>
<StgValue><ssdm name="mul_ln1270_57"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:116 %trunc_ln818_69 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_57, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_69"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:121 %sext_ln1273_77 = sext i7 %w_V_75

]]></Node>
<StgValue><ssdm name="sext_ln1273_77"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:122 %mul_ln1270_58 = mul i13 %zext_ln1273_1, i13 %sext_ln1273_77

]]></Node>
<StgValue><ssdm name="mul_ln1270_58"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:123 %trunc_ln818_70 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_58, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_70"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:124 %add_ln813_72 = add i8 %trunc_ln818_70, i8 %trunc_ln818_69

]]></Node>
<StgValue><ssdm name="add_ln813_72"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:125 %res_V_54 = add i8 %res_V_5460, i8 %add_ln813_72

]]></Node>
<StgValue><ssdm name="res_V_54"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:131 %sext_ln1273_78 = sext i7 %w_V_76

]]></Node>
<StgValue><ssdm name="sext_ln1273_78"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:132 %mul_ln1270_59 = mul i13 %zext_ln1273, i13 %sext_ln1273_78

]]></Node>
<StgValue><ssdm name="mul_ln1270_59"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:133 %trunc_ln818_71 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_59, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_71"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="7">
<![CDATA[
for.body12.split.i.i:138 %sext_ln1273_79 = sext i7 %w_V_77

]]></Node>
<StgValue><ssdm name="sext_ln1273_79"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body12.split.i.i:139 %mul_ln1270_60 = mul i13 %zext_ln1273_1, i13 %sext_ln1273_79

]]></Node>
<StgValue><ssdm name="mul_ln1270_60"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split.i.i:140 %trunc_ln818_72 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln1270_60, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln818_72"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:141 %add_ln813_74 = add i8 %trunc_ln818_72, i8 %trunc_ln818_71

]]></Node>
<StgValue><ssdm name="add_ln813_74"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split.i.i:142 %res_V_55 = add i8 %res_V_5558, i8 %add_ln813_74

]]></Node>
<StgValue><ssdm name="res_V_55"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end:1 %p_0 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i8.i8.i8.i8, i8 %res_V_55, i8 %res_V_54, i8 %res_V_53, i8 %res_V_52, i8 %res_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end:2 %write_ln77 = write void @_ssdm_op_Write.axis.volatile.i40P128A, i40 %layer17_out, i40 %p_0

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end:0 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_8_MC_AC_2_MC_AC_IC_ap_q_mode_JC_4_s, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end:2 %write_ln77 = write void @_ssdm_op_Write.axis.volatile.i40P128A, i40 %layer17_out, i40 %p_0

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>.region_end:3 %return_ln101 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
