Release 8.2.02i - platgen EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -lp
/home/proyecto/Proyecto/lib/ system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp30
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 80 - tool overriding c_plb_num_masters value 4 to 2
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 81 - tool overriding c_plb_mid_width value 3 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 46 - tool overriding c_num_intr_inputs value 2 to 3
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 49 - tool overriding c_kind_of_lvl value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000001

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.
tcl ...

Performing System level DRCs on properties...

Check platform configuration ...
INFO:MDT - opb_ethernetlite (ethernet_mac) -
   /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - This design
   requires design constraints to guarantee performance.
   Please refer to the opb_ethernetlite_v1_01_a data sheet for details.  
   The OPB Bus clock frequency must be greater than or equal to 50 MHz for 100
   Mbs Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs
   Ethernet operation.
INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use
   this component, but does not give you access to source code implementing this
   component.
   

The license for this core was generated for jenzetin@gmail.com on
   10/05/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


plb_v34 (plb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 116 -
2 master(s) : 3 slave(s)
opb_v20 (opb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 125 -
1 master(s) : 4 slave(s)

Check port drivers...
Performing Clock DRCs...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
opb_ethernetlite (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - processing
license
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
opb_ethernetlite (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 252 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
ppc405_0_wrapper (ppc405_0) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 70 - Running XST
synthesis
ppc405_1_wrapper (ppc405_1) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 87 - Running XST
synthesis
jtagppc_0_wrapper (jtagppc_0) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 93 - Running XST
synthesis
reset_block_wrapper (reset_block) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 100 - Running XST
synthesis
plb_wrapper (plb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line
116 - Running XST synthesis
opb_wrapper (opb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line
125 - Running XST synthesis
plb2opb_wrapper (plb2opb) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 133 - Running XST
synthesis
rs232_uart_1_wrapper (rs232_uart_1) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 144 - Running XST
synthesis
ethernet_mac_wrapper (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - Running XST
synthesis
sysace_compactflash_wrapper (sysace_compactflash) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 182 - Running XST
synthesis
ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper
(ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 199 - Running XST
synthesis
plb_bram_if_cntlr_1_wrapper (plb_bram_if_cntlr_1) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 241 - Running XST
synthesis
plb_bram_if_cntlr_1_bram_wrapper (plb_bram_if_cntlr_1_bram) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 252 - Running XST
synthesis
opb_intc_0_wrapper (opb_intc_0) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 258 - Running XST
synthesis
sysclk_inv_wrapper (sysclk_inv) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 268 - Running XST
synthesis
clk90_inv_wrapper (clk90_inv) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 277 - Running XST
synthesis
ddr_clk90_inv_wrapper (ddr_clk90_inv) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 286 - Running XST
synthesis
dcm_0_wrapper (dcm_0) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs
line 295 - Running XST synthesis
dcm_1_wrapper (dcm_1) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs
line 317 - Running XST synthesis

Running NGCBUILD ...
ethernet_mac_wrapper (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - Running
NGCBUILD
ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper
(ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 199 - Running
NGCBUILD

Rebuilding cache ...
Total run time: 144.00 seconds
