# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/uni/LSD/trabalho7/parte3/ALU16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:17 on May 08,2019
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/uni/LSD/trabalho7/parte3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# ** Error: C:/Users/User/Desktop/uni/LSD/trabalho7/parte3/ALU16.vhd(22): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Error: C:/Users/User/Desktop/uni/LSD/trabalho7/parte3/ALU16.vhd(43): VHDL Compiler exiting
# End time: 23:44:17 on May 08,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ALU16_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/User/Desktop/uni/LSD/trabalho7/parte3/ALU16.vhd}"
