 
****************************************
Report : area
Design : System_top
Version: K-2015.06
Date   : Sun Sep  4 03:28:42 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                         1001
Number of nets:                          2688
Number of cells:                         1640
Number of combinational cells:           1298
Number of sequential cells:               299
Number of macros/black boxes:               0
Number of buf/inv:                        254
Number of references:                      18

Combinational area:              10906.832472
Buf/Inv area:                     1067.266921
Noncombinational area:            8845.253990
Macro/Black Box area:                0.000000
Net Interconnect area:          222974.478790

Total cell area:                 19752.086462
Total area:                     242726.565253

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------
System_top                        19752.0865    100.0     12.9437     0.0000  0.0000  System_top
U0_ClkDiv                           401.2547      2.0    237.6934   163.5613  0.0000  ClkDiv_00000004_test_1
u_ALU_TOP                          6620.1143     33.5     47.0680     0.0000  0.0000  ALU_TOP_00000008_test_1
u_ALU_TOP/U_ARITHMETIC_UNIT        4884.4817     24.7    328.2993   460.0897  0.0000  ARITHMETIC_UNIT_DATA_WIDTH8_test_1
u_ALU_TOP/U_ARITHMETIC_UNIT/add_24
                                    231.8099      1.2    231.8099     0.0000  0.0000  ARITHMETIC_UNIT_DATA_WIDTH8_DW01_add_0
u_ALU_TOP/U_ARITHMETIC_UNIT/div_27
                                   1506.1760      7.6   1506.1760     0.0000  0.0000  ARITHMETIC_UNIT_DATA_WIDTH8_DW_div_uns_0
u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26
                                   2090.9959     10.6   1889.7802     0.0000  0.0000  ARITHMETIC_UNIT_DATA_WIDTH8_DW02_mult_0
u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1
                                    201.2157      1.0    201.2157     0.0000  0.0000  ARITHMETIC_UNIT_DATA_WIDTH8_DW01_add_1
u_ALU_TOP/U_ARITHMETIC_UNIT/sub_25
                                    267.1109      1.4    267.1109     0.0000  0.0000  ARITHMETIC_UNIT_DATA_WIDTH8_DW01_sub_0
u_ALU_TOP/U_CMP_UNIT                249.4604      1.3    168.2681    81.1923  0.0000  CMP_UNIT_DATA_WIDTH8_test_1
u_ALU_TOP/U_Decoder_Unit             40.0078      0.2     40.0078     0.0000  0.0000  Decoder_Unit
u_ALU_TOP/U_LOGIC_UNIT              558.9325      2.8    315.3556   243.5769  0.0000  LOGIC_UNIT_DATA_WIDTH8_test_1
u_ALU_TOP/U_SHIFT_UNIT              430.6722      2.2    177.6817   252.9905  0.0000  SHIFT_UNIT_DATA_WIDTH8_test_1
u_ALU_TOP/u_ALU_vld_MUX4x1           51.7748      0.3     51.7748     0.0000  0.0000  MUX4x1_DATA_WIDTH1
u_ALU_TOP/u_ALUout_MUX4x1           357.7168      1.8    357.7168     0.0000  0.0000  MUX4x1_DATA_WIDTH16
u_BIT_SYNC                           74.1321      0.4      0.0000    74.1321  0.0000  BIT_SYNC_00000002_test_1
u_CLK_GATE                           40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
u_REF_CLK_MUX2                       12.9437      0.1     12.9437     0.0000  0.0000  MUX2_3
u_REG_FILE                         6696.5997     33.9   2035.6911  4660.9087  0.0000  REG_FILE_00000008_00000010_test_1
u_RST_1_SYNC                         65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_00000002_test_0
u_RST_2_SYNC                         65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_00000002_0
u_RST_MUX2                           11.7670      0.1     11.7670     0.0000  0.0000  MUX2_4
u_RST_SYNC1_MUX2                     11.7670      0.1     11.7670     0.0000  0.0000  MUX2_1
u_RST_SYNC2_MUX2                     11.7670      0.1     11.7670     0.0000  0.0000  MUX2_0
u_RX_2_SYSCTRL_DATA_SYNC            533.0451      2.7     96.4894   436.5557  0.0000  DATA_SYNC_00000002_00000008_test_0
u_SYSCTRL_2_TX_DATA_SYNC            533.0451      2.7     96.4894   436.5557  0.0000  DATA_SYNC_00000002_00000008_test_1
u_SYS_CTRL                         1643.8499      8.3      0.0000     0.0000  0.0000  SYS_CTRL_test_1
u_SYS_CTRL/u_FSM_1_SYS_CTRL         788.3890      4.0    425.9654   362.4236  0.0000  FSM_1_SYS_CTRL_test_1
u_SYS_CTRL/u_FSM_2_SYS_CTRL         855.4609      4.3    756.6181    98.8428  0.0000  FSM_2_SYS_CTRL_test_1
u_UART                             3004.1152     15.2      0.0000     0.0000  0.0000  UART_00000008_00000005_test_1
u_UART/u_UART_RX_top               2321.6292     11.8      8.2369     0.0000  0.0000  UART_RX_test_1
u_UART/u_UART_RX_top/u_FSM          367.1304      1.9    268.2876    98.8428  0.0000  FSM_RX_test_1
u_UART/u_UART_RX_top/u_PAR_CHK      558.9325      2.8    221.2196   337.7129  0.0000  PAR_CHK_test_1
u_UART/u_UART_RX_top/u_STP_CHK       10.5903      0.1     10.5903     0.0000  0.0000  STP_CHK
u_UART/u_UART_RX_top/u_STR_CHK        7.0602      0.0      7.0602     0.0000  0.0000  STR_CHK
u_UART/u_UART_RX_top/u_data_sampler
                                    438.9091      2.2    305.9420   132.9671  0.0000  data_sampler_test_1
u_UART/u_UART_RX_top/u_deserializer
                                    355.3634      1.8     91.7826   263.5808  0.0000  deserializer_test_1
u_UART/u_UART_RX_top/u_edge_bit_counter
                                    575.4063      2.9    278.8779   296.5284  0.0000  edge_bit_counter_test_1
u_UART/u_UART_TX_top                682.4860      3.5      7.0602     0.0000  0.0000  UART_TX_test_1
u_UART/u_UART_TX_top/u_FSM          210.6293      1.1    111.7865    98.8428  0.0000  FSM_TX_test_1
u_UART/u_UART_TX_top/u_MUX           21.1806      0.1     21.1806     0.0000  0.0000  MUX_start_bit0_stop_bit1
u_UART/u_UART_TX_top/u_Par_Calc      92.9593      0.5     92.9593     0.0000  0.0000  Par_Calc
u_UART/u_UART_TX_top/u_serializer   350.6566      1.8    176.5050   174.1516  0.0000  serializer_test_1
u_UART_TX_CLK_MUX2                   12.9437      0.1     12.9437     0.0000  0.0000  MUX2_2
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------------------------------
Total                                                  10906.8325  8845.2540  0.0000

1
