2021,ACM TODAES,"SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good Design Rule Handling.",UFPEL,Stephano Machado Moreira Goncalves; Leomar S. da Rosa Jr.; Felipe S. Marques,https://doi.org/10.1145/3417133,top,J,no_arxiv,0
2021,ASP-DAC,"Exploiting HLS-Generated Multi-Version Kernels to Improve CPU-FPGA Cloud Systems.",UFRGS,Bernardo Neuhaus Lignati; Michael Guilherme Jordan; Guilherme Korol; Mateus Beck Rutzig; Antonio Carlos Schneider Beck,https://doi.org/10.1145/3394885.3431557,null,C,no_arxiv,0
2021,ASP-DAC,"Providing Plug N' Play for Processing-in-Memory Accelerators.",UFRGS,Paulo C. Santos 0001; Bruno E. Forlin; Luigi Carro,https://doi.org/10.1145/3394885.3431527,null,C,no_arxiv,0
2021,DATE,"Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization.",FURG; UFPEL; UFRGS,Shubham Rai; Walter Lau Neto; Yukio Miyasaka; Xinpei Zhang; Mingfei Yu; Qingyang Yi; Masahiro Fujita; Guilherme B. Manske; Matheus F. Pontes; Leomar S. da Rosa; Marilton S. de Aguiar; Paulo F. Butzen; Po-Chun Chien; Yu-Shan Huang; Hoa-Ren Wang; Jie-Hong R. Jiang; Jiaqi Gu; Zheng Zhao; Zixuan Jiang; David Z. Pan; Brunno A. Abreu; Isac de Souza Campos; Augusto Andre Souza Berndt; Cristina Meinhardt; Jonata T. Carvalho; Mateus Grellert; Sergio Bampi; Aditya Lohana; Akash Kumar 0001; Wei Zeng 0015; Azadeh Davoodi; Rasit Onur Topaloglu; Yuan Zhou; Jordan Dotzel; Yichi Zhang; Hanyu Wang; Zhiru Zhang; Valerio Tenace; Pierre-Emmanuel Gaillardon; Alan Mishchenko; Satrajit Chatterjee,https://doi.org/10.23919/DATE51398.2021.9473972,null,C,http://arxiv.org/abs/2012.02530v2,0
2021,DATE,"Sim2PIM: A Fast Method for Simulating Host Independent & PIM Agnostic Designs.",UFRGS,Paulo C. Santos 0001; Bruno E. Forlin; Luigi Carro,https://doi.org/10.23919/DATE51398.2021.9474104,null,C,no_arxiv,0
2021,IEEE TCAD,"TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs.",UFV,Michael Canesche; Marcelo M. Menezes; Westerley Carvalho; Frank Sill Torres; Peter Jamieson; José Augusto Miranda Nacif; Ricardo S. Ferreira,https://doi.org/10.1109/TCAD.2020.3025513,null,J,no_arxiv,0
2021,IEEE TCAS,"Approximate Pruned and Truncated Haar Discrete Wavelet Transform VLSI Hardware for Energy-Efficient ECG Signal Processing.",UFRGS,Henrique Seidel; Morgana Macedo Azevedo da Rosa; Guilherme Paim; Eduardo Antônio César da Costa; Sérgio J. M. de Almeida; Sergio Bampi,https://doi.org/10.1109/TCSI.2021.3057584,top,J,no_arxiv,0
2021,IEEE TCAS,"On the Resiliency of NCFET Circuits Against Voltage Over-Scaling.",UFRGS,Guilherme Paim; Georgios Zervakis; Girish Pahwa; Yogesh Singh Chauhan; Eduardo Antonio Cesar da Costa; Sergio Bampi; Jörg Henkel; Hussam Amrouch,https://doi.org/10.1109/TCSI.2021.3058451,top,J,no_arxiv,0
2021,IEEE TVLSI,"Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design.",UFRGS,Pedro Tauã Lopes Pereira; Guilherme Paim; Patrícia Ücker Leleu da Costa; Eduardo Antônio César da Costa; Sérgio Jose Melo de Almeida; Sergio Bampi,https://doi.org/10.1109/TVLSI.2021.3075379,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Multi-Target Adaptive Reconfigurable Acceleration for Low-Power IoT Processing.",UFRGS,Marcelo Brandalero; Luigi Carro; Antonio Carlos Schneider Beck; Muhammad Shafique 0001,https://doi.org/10.1109/TC.2020.2984736,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Predicting the Health Degree of Hard Disk Drives With Asymmetric and Ordinal Deep Neural Models.",UFC,Fernando Dione S. Lima; Francisco Lucas Falcao Pereira; Iago C. Chaves; Javam C. Machado; João Paulo Pordeus Gomes,https://doi.org/10.1109/TC.2020.2987018,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Schnorr-Based Implicit Certification: Improving the Security and Efficiency of Vehicular Communications.",POLI/USP,Paulo S. L. M. Barreto; Marcos A. Simplício Jr.; Jefferson E. Ricardini; Harsh Kupwade Patil,https://doi.org/10.1109/TC.2020.2988637,null,J,no_arxiv,0
2021,IEEE Trans. Computers,"Stateful DRF: Considering the Past in a Multi-Resource Allocation.",COPPE/UFRJ,Hugo Sadok; Miguel Elias M. Campista; Luís Henrique M. K. Costa,https://doi.org/10.1109/TC.2020.3006007,null,J,no_arxiv,0
2021,JETCAS,"Preventing DNN Model IP Theft via Hardware Obfuscation.",COPPE/UFRJ,Brunno F. Goldstein; Vinay C. Patil; Victor da Cruz Ferreira; Alexandre Solon Nery; Felipe M. G. França; Sandip Kundu,https://doi.org/10.1109/JETCAS.2021.3076151,null,J,no_arxiv,0
2020,DAC,"A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores.",UFRGS,Rafael Billig Tonetto; Hiago Mayk G. de A. Rocha; Gabriel L. Nazar; Antonio Carlos Schneider Beck,https://doi.org/10.1109/DAC18072.2020.9218543,top,C,no_arxiv,0
2020,DAC,"Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading.",UFRGS,Jeckson Dellagostin Souza; Madhavan Manivannan; Miquel Pericàs; Antonio Carlos Schneider Beck,https://doi.org/10.1109/DAC18072.2020.9218614,top,C,no_arxiv,0
2020,DAC,"Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation.",UFRGS,Marcelo Brandalero; Bernardo Neuhaus Lignati; Antonio Carlos Schneider Beck; Muhammad Shafique 0001; Michael Hübner 0001,https://doi.org/10.1109/DAC18072.2020.9218586,top,C,no_arxiv,0
2020,DATE,"A Reinforcement Learning Approach to Directed Test Generation for Shared Memory Verification.",UFSC,Nícolas Pfeifer; Bruno V. Zimpel; Gabriel A. G. Andrade; Luiz C. V. dos Santos,https://doi.org/10.23919/DATE48585.2020.9116198,null,C,no_arxiv,0
2020,DATE,"Tuning the ISA for increased heterogeneous computation in MPSoCs.",UFRGS,Pedro Henrique Exenberger Becker; Jeckson Dellagostin Souza; Antonio C. S. Beck,https://doi.org/10.23919/DATE48585.2020.9116547,null,C,no_arxiv,0
2020,ICCAD,"Contributions to OpenROAD from Abroad: Experiences and Learnings : Invited Paper.",FURG; UFRGS,Mateus Fogaça; Eder Monteiro; Marcelo Danigno; Isadora Oliveira; Paulo F. Butzen; Ricardo Reis 0001,https://doi.org/10.1145/3400302.3415737,top,C,no_arxiv,0
2020,ICCD,"Throughput-Oriented Spatio-Temporal Optimization in Approximate High-Level Synthesis.",UFRGS,Marcos T. Leipnitz; Gabriel L. Nazar,https://doi.org/10.1109/ICCD50377.2020.00060,null,C,no_arxiv,0
2020,IEEE TCAD,"A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs.",UFSC,Gabriel A. G. Andrade; Marleson Graf; Nícolas Pfeifer; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2020.2974343,null,J,no_arxiv,0
2020,IEEE TCAD,"Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification.",UFSC,Gabriel A. G. Andrade; Marleson Graf; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2019.2894376,null,J,no_arxiv,0
2020,IEEE TCAD,"Parallel Combinational Equivalence Checking.",UFRGS,Vinicius N. Possani; Alan Mishchenko; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1109/TCAD.2019.2946254,null,J,no_arxiv,0
2020,IEEE TCAD,"Risk-5: Controlled Approximations for RISC-V.",UNICAMP,Isaías B. Felzmann; João Fabrício Filho; Lucas Francisco Wanner,https://doi.org/10.1109/TCAD.2020.3012312,null,J,no_arxiv,0
2020,IEEE TCAD,"maj-n Logic Synthesis for Emerging Technology.",UFRGS,Augusto Neutzling; Felipe S. Marranghello; Jody Maick Matos; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2019.2897704,null,J,no_arxiv,0
2020,IEEE TCAS,"Multi-Level Design Influences on Robustness Evaluation of 7nm FinFET Technology.",FURG; UFRGS,Leonardo H. Brendler; Alexandra L. Zimpeck; Cristina Meinhardt; Ricardo Augusto da Luz Reis,https://doi.org/10.1109/TCSI.2019.2927374,top,J,no_arxiv,0
2020,IEEE TCAS,"Residual Syntax Elements Analysis and Design Targeting High-Throughput HEVC CABAC.",UFPEL; UFRGS,Fábio Luís Livi Ramos; Alessandro Via Piana Saggiorato; Bruno Zatt; Marcelo Schiavon Porto; Sergio Bampi,https://doi.org/10.1109/TCSI.2019.2932891,top,J,no_arxiv,0
2019,ACM TODAES,"An Optimized Cost Flow Algorithm to Spread Cells in Detailed Placement.",UFRGS,Jucemar Monteiro; Marcelo O. Johann; Laleh Behjat,https://doi.org/10.1145/3317575,top,J,no_arxiv,0
2019,ASP-DAC,"Finding placement-relevant clusters with fast modularity-based clustering.",UFRGS,Mateus Fogaça; Andrew B. Kahng; Ricardo Reis 0001; Lutong Wang,https://doi.org/10.1145/3287624.3287676,null,C,no_arxiv,0
2019,DATE,"A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions.",UFRGS; UFPR,Hameeza Ahmed; Paulo C. Santos 0001; João Paulo C. de Lima; Rafael Fão de Moura; Marco A. Z. Alves; Antonio C. S. Beck; Luigi Carro,https://doi.org/10.23919/DATE.2019.8714956,null,C,no_arxiv,0
2019,DATE,"Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices.",UFRGS,Gabriel Piscoya Davila; Daniel A. G. de Oliveira; Philippe O. A. Navaux; Paolo Rech,https://doi.org/10.23919/DATE.2019.8715107,null,C,no_arxiv,0
2019,ICCAD,"Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification.",UFSC,Marleson Graf; Olav P. Henschel; Rafael P. Alevato; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD45719.2019.8942040,top,C,no_arxiv,0
2019,IEEE TCAD,"Effective Logic Synthesis for Threshold Logic Circuit Design.",UFRGS,Augusto Neutzling; Jody Maick Matos; Alan Mishchenko; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2018.2834434,null,J,no_arxiv,0
2019,IEEE TCAD,"Efficiently Mapping VLSI Circuits With Simple Cells.",UFRGS,Jody Maick Matos; Jordi Carrabina; André Inácio Reis,https://doi.org/10.1109/TCAD.2018.2818709,null,J,no_arxiv,0
2019,IEEE TCAD,"Scaling Up Modulo Scheduling for High-Level Synthesis.",ICMC/USP,Leandro de Souza Rosa; Christos-Savvas Bouganis; Vanderlei Bonato,https://doi.org/10.1109/TCAD.2018.2834440,null,J,no_arxiv,0
2019,IEEE TCAS,"A New Nonlinear Global Placement for FPGAs: The Chaotic Place.",UFRGS,Elias de Almeida Ramos; Guilherme Bontorin; Ricardo Reis 0001,https://doi.org/10.1109/TCSI.2019.2903215,top,J,no_arxiv,0
2019,IEEE TCAS,"Design Methodology to Explore Hybrid Approximate Adders for Energy-Efficient Image and Video Processing Accelerators.",UFRGS,Leonardo Bandeira Soares; Morgana Macedo Azevedo da Rosa; Cláudio Machado Diniz; Eduardo Antonio Cesar da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2019.2892588,top,J,no_arxiv,0
2019,IEEE TCAS,"Energy-Efficient Hadamard-Based SATD Hardware Architectures Through Calculation Reuse.",UFSC,Ismael Seidel; Marcio Monteiro; Bruno Bonotto; Luciano Volcan Agostini; José Luís Güntzel,https://doi.org/10.1109/TCSI.2019.2900004,top,J,no_arxiv,0
2019,IEEE TCAS,"Power-, Area-, and Compression-Efficient Eight-Point Approximate 2-D Discrete Tchebichef Transform Hardware Design Combining Truncation Pruning and Efficient Transposition Buffers.",UFRGS,Guilherme Paim; Leandro Mateus Giacomini Rocha; Gustavo Madeira Santana; Leonardo Bandeira Soares; Eduardo Antonio Cesar da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2018.2868513,top,J,no_arxiv,0
2019,IEEE TCAS,"Quality and Energy-Aware HEVC Transrating Based on Machine Learning.",UFPEL,Thiago Luiz Alves Bubolz; Ruhan A. Conceição; Mateus Grellert; Luciano Agostini; Bruno Zatt; Guilherme Corrêa,https://doi.org/10.1109/TCSI.2019.2903978,top,J,no_arxiv,0
2019,IEEE TCAS,"Transistor Count Reduction by Gate Merging.",UFRGS,Calebe Micael de Oliveira Conceição; Ricardo Augusto da Luz Reis,https://doi.org/10.1109/TCSI.2019.2907722,top,J,no_arxiv,0
2019,IEEE TCAS,"Using Machine Learning Techniques to Evaluate Multicore Soft Error Reliability.",UFRGS,Felipe Rocha da Rosa; Rafael Garibotti; Luciano Ost; Ricardo Reis 0001,https://doi.org/10.1109/TCSI.2019.2906155,top,J,no_arxiv,0
2019,IEEE TVLSI,"Four-Level Forms for Memristive Material Implication Logic.",UFRGS,Felipe S. Marranghello; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TVLSI.2019.2890843,null,J,no_arxiv,0
2019,IEEE Trans. Computers,"Faster Key Compression for Isogeny-Based Cryptosystems.",POLI/USP,Gustavo Zanon; Marcos A. Simplício Jr.; Geovandro C. C. F. Pereira; Javad Doliskani; Paulo S. L. M. Barreto,https://doi.org/10.1109/TC.2018.2878829,null,J,no_arxiv,0
2018,ACM TODAES,"Repair of FPGA-Based Real-Time Systems With Variable Slacks.",UFRGS,Leonardo Pereira Santos; Gabriel Luca Nazar; Luigi Carro,https://doi.org/10.1145/3144533,top,J,no_arxiv,0
2018,DAC,"Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.",UFRGS,Marcelo Brandalero; Luigi Carro; Antonio Carlos Schneider Beck; Muhammad Shafique 0001,https://doi.org/10.1145/3195970.3195993,top,C,no_arxiv,0
2018,DAC,"Employing classification-based algorithms for general-purpose approximate computing.",UFRGS,Geraldo F. Oliveira; Larissa Rozales Gonçalves; Marcelo Brandalero; Antonio Carlos Schneider Beck; Luigi Carro,https://doi.org/10.1145/3195970.3196043,top,C,no_arxiv,0
2018,DAC,"Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.",UFRGS,Felipe da Rosa; Vitor V. Bandeira; Ricardo Reis 0001; Luciano Ost,https://doi.org/10.1145/3195970.3196050,top,C,no_arxiv,0
2018,DATE,"Evaluating the impact of execution parameters on program vulnerability in GPU applications.",UFRGS,Fritz G. Previlon; Charu Kalra; David R. Kaeli; Paolo Rech,https://doi.org/10.23919/DATE.2018.8342117,null,C,no_arxiv,0
2018,ICCAD,"Unlocking fine-grain parallelism for AIG rewriting.",UFRGS,Vinicius N. Possani; Yi-Shan Lu; Alan Mishchenko; Keshav Pingali; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1145/3240765.3240861,top,C,no_arxiv,0
2018,IEEE TCAD,"A Simple and Effective Heuristic Method for Threshold Logic Identification.",UFRGS,Augusto Neutzling; Mayler G. A. Martins; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2017.2729403,null,J,no_arxiv,0
2018,IEEE TCAS,"40-nm CMOS Wideband High-IF Receiver Using a Modified Charge-Sharing Bandpass Filter to Boost Q-Factor.",UFRGS,Filipe D. Baumgratz; Sandro Binsfeld Ferreira; Michiel S. J. Steyaert; Sergio Bampi; Filip Tavernier,https://doi.org/10.1109/TCSI.2018.2792909,top,J,no_arxiv,0
2018,IEEE TCAS,"A 0.12-0.4 V, Versatile 3-Transistor CMOS Voltage Reference for Ultra-Low Power Systems.",UFRGS,Arthur Campos de Oliveira; David Cordova; Hamilton Klimach; Sergio Bampi,https://doi.org/10.1109/TCSI.2018.2859341,top,J,no_arxiv,0
2018,IEEE TCAS,"NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization.",PUC-RS,Matheus T. Moreira; Peter A. Beerel; Marcos L. L. Sartori; Ney Laert Vilar Calazans,https://doi.org/10.1109/TCSI.2017.2772206,top,J,no_arxiv,0
2018,IEEE Trans. Computers,"A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol.",UNICAMP,Armando Faz-Hernández; Julio César López-Hernández; Eduardo Ochoa-Jiménez; Francisco Rodríguez-Henríquez,https://doi.org/10.1109/TC.2017.2771535,null,J,no_arxiv,0
2017,ASP-DAC,"Fast-extract with cube hashing.",UFRGS,Bruno de O. Schmitt; Alan Mishchenko; Victor N. Kravets; Robert K. Brayton; André Inácio Reis,https://doi.org/10.1109/ASPDAC.2017.7858311,null,C,no_arxiv,0
2017,DATE,"A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams.",UFRGS,Marcelo Brandalero; Antonio Carlos Schneider Beck,https://doi.org/10.23919/DATE.2017.7927223,null,C,no_arxiv,0
2017,DATE,"An energy-efficient memory hierarchy for multi-issue processors.",UFRGS,Tiago T. Jost; Gabriel L. Nazar; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927018,null,C,no_arxiv,0
2017,DATE,"Operand size reconfiguration for big data processing in memory.",UFPR; UFRGS,Paulo C. Santos 0001; Geraldo F. Oliveira; Diego G. Tomé; Marco A. Z. Alves; Eduardo Cunha de Almeida; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927081,null,C,no_arxiv,0
2017,IEEE TCAD,"Incremental Layer Assignment Driven by an External Signoff Timing Engine.",UFSC,Vinicius S. Livramento; Derong Liu 0002; Salim Chowdhury; Bei Yu 0001; Xiaoqing Xu; David Z. Pan; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2016.2638450,null,J,no_arxiv,0
2017,IEEE TCAD,"Transistor Count Optimization in IG FinFET Network Design.",UFRGS; UFPEL,Vinicius N. Possani; André Inácio Reis; Renato P. Ribas; Felipe S. Marques; Leomar S. da Rosa Jr.,https://doi.org/10.1109/TCAD.2016.2629451,null,J,no_arxiv,0
2017,IEEE TCAS,"Picowatt, 0.45-0.6 V Self-Biased Subthreshold CMOS Voltage Reference.",UFRGS,Arthur Campos de Oliveira; David Cordova; Hamilton Klimach; Sergio Bampi,https://doi.org/10.1109/TCSI.2017.2754644,top,J,no_arxiv,0
2017,IEEE TCAS,"Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design.",UFRGS,Bianca Silveira; Guilherme Paim; Brunno Abreu; Mateus Grellert; Cláudio Machado Diniz; Eduardo A. C. da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2017.2728802,top,J,no_arxiv,0
2017,IEEE Trans. Computers,"Application-Guided Power-Efficient Fault Tolerance for H.264 Context Adaptive Variable Length Coding.",UFPEL,Muhammad Shafique 0001; Semeen Rehman; Florian Kriebel; Muhammad Usman Karim Khan; Bruno Zatt; Arun Subramaniyan 0001; Bruno Boessio Vizzotto; Jörg Henkel,https://doi.org/10.1109/TC.2016.2616313,null,J,no_arxiv,0
2017,IEEE Trans. Computers,"Towards an Energy-Efficient Anomaly-Based Intrusion Detection Engine for Embedded Systems.",PUC-PR; UFPR,Eduardo Viegas 0001; Altair Olivo Santin; André França 0001; Ricardo P. Jasinski; Volnei A. Pedroni; Luiz S. Oliveira,https://doi.org/10.1109/TC.2016.2560839,null,J,no_arxiv,0
