`timescale 1ns / 1ps

// generate control signals
module control(
    input wire[5:0] op
);

endmodule
