/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module o_ddr_primitive_inst(data_input, reset, enable, clk, output_data);
  input clk;
  input [1:0] data_input;
  input enable;
  output output_data;
  input reset;
  wire \$abc$198$li0_li0 ;
  wire \$abc$198$li1_li1 ;
  wire \$auto$clkbufmap.cc:298:execute$451 ;
  wire \$iopadmap$clk ;
  wire [1:0] \$iopadmap$data_input ;
  wire \$iopadmap$enable ;
  wire \$iopadmap$output_data ;
  wire \$iopadmap$reset ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:5.9-5.12" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:5.9-5.12" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:2.15-2.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:2.15-2.25" *)
  wire [1:0] data_input;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:4.9-4.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:4.9-4.15" *)
  wire enable;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:9.13-9.16" *)
  wire [1:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:6.14-6.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:6.14-6.25" *)
  wire output_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:3.9-3.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:3.9-3.14" *)
  wire reset;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$198$auto$blifparse.cc:362:parse_blif$199  (
    .C(\$auto$clkbufmap.cc:298:execute$451 ),
    .D(\$abc$198$li0_li0 ),
    .E(1'h1),
    .Q(out[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$198$auto$blifparse.cc:362:parse_blif$200  (
    .C(\$auto$clkbufmap.cc:298:execute$451 ),
    .D(\$abc$198$li1_li1 ),
    .E(1'h1),
    .Q(out[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$446$auto$blifparse.cc:515:parse_blif$447  (
    .A({ \$iopadmap$data_input [0], \$iopadmap$reset  }),
    .Y(\$abc$198$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$446$auto$blifparse.cc:515:parse_blif$448  (
    .A({ \$iopadmap$data_input [1], \$iopadmap$reset  }),
    .Y(\$abc$198$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:265:execute$449  (
    .I(\$iopadmap$clk ),
    .O(\$auto$clkbufmap.cc:298:execute$451 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$o_ddr_primitive_inst.clk  (
    .EN(1'h1),
    .I(clk),
    .O(\$iopadmap$clk )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$o_ddr_primitive_inst.data_input  (
    .EN(1'h1),
    .I(data_input[0]),
    .O(\$iopadmap$data_input [0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$o_ddr_primitive_inst.data_input_1  (
    .EN(1'h1),
    .I(data_input[1]),
    .O(\$iopadmap$data_input [1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$o_ddr_primitive_inst.enable  (
    .EN(1'h1),
    .I(enable),
    .O(\$iopadmap$enable )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$o_ddr_primitive_inst.output_data  (
    .I(\$iopadmap$output_data ),
    .O(output_data)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$o_ddr_primitive_inst.reset  (
    .EN(1'h1),
    .I(reset),
    .O(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:11.9-17.4" *)
  O_DDR o_ddr_inst (
    .C(\$auto$clkbufmap.cc:298:execute$451 ),
    .D(out),
    .E(\$iopadmap$enable ),
    .Q(\$iopadmap$output_data ),
    .R(\$iopadmap$reset )
  );
endmodule
