Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: hethong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hethong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hethong"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : hethong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : hethong.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../THAM KHAO/Board_demo4/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/new/THAM KHAO/Board_demo4/ipcore_dir/fifo_16x10.vhd" in Library work.
Architecture fifo_16x10_a of Entity fifo_16x10 is up to date.
Compiling vhdl file "E:/new/hoanchinh/tx_uart.vhd" in Library work.
Architecture bhv of Entity tx_uart is up to date.
Compiling vhdl file "E:/new/hoanchinh/rx_uart.vhd" in Library work.
Architecture bhv of Entity rx_uart is up to date.
Compiling vhdl file "E:/new/hoanchinh/clk_div.vhd" in Library work.
Architecture behavioral of Entity clk_div is up to date.
Compiling vhdl file "E:/new/hoanchinh/uart.vhd" in Library work.
Architecture atk of Entity uart is up to date.
Compiling vhdl file "E:/new/hoanchinh/lcd_driver.vhd" in Library work.
Architecture behavioral of Entity lcd_driver is up to date.
Compiling vhdl file "E:/new/hoanchinh/ghep.vhd" in Library work.
Entity <hethong> compiled.
Entity <hethong> (Architecture <at>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hethong> in library <work> (architecture <at>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <atk>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>) with generics.
	baud = "00011000"

Analyzing hierarchy for entity <lcd_driver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Tx_uart> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <Rx_uart> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>) with generics.
	baud = "00000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hethong> in library <work> (Architecture <at>).
Entity <hethong> analyzed. Unit <hethong> generated.

Analyzing Entity <UART> in library <work> (Architecture <atk>).
Entity <UART> analyzed. Unit <UART> generated.

Analyzing Entity <Tx_uart> in library <work> (Architecture <bhv>).
Entity <Tx_uart> analyzed. Unit <Tx_uart> generated.

Analyzing Entity <Rx_uart> in library <work> (Architecture <bhv>).
Entity <Rx_uart> analyzed. Unit <Rx_uart> generated.

Analyzing generic Entity <clk_div.2> in library <work> (Architecture <behavioral>).
	baud = "00000010"
Entity <clk_div.2> analyzed. Unit <clk_div.2> generated.

Analyzing generic Entity <clk_div.1> in library <work> (Architecture <behavioral>).
	baud = "00011000"
Entity <clk_div.1> analyzed. Unit <clk_div.1> generated.

Analyzing Entity <lcd_driver> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "E:/new/hoanchinh/lcd_driver.vhd" line 75: Instantiating black box module <fifo_16x10>.
INFO:Xst:1561 - "E:/new/hoanchinh/lcd_driver.vhd" line 124: Mux is complete : default of case is discarded
Entity <lcd_driver> analyzed. Unit <lcd_driver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div_1>.
    Related source file is "E:/new/hoanchinh/clk_div.vhd".
    Found 1-bit register for signal <clk_temp>.
    Found 8-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div_1> synthesized.


Synthesizing Unit <Tx_uart>.
    Related source file is "E:/new/hoanchinh/tx_uart.vhd".
    Found finite state machine <FSM_0> for signal <txfsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | tx_en                     (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <donetx>.
    Found 32-bit register for signal <cnt_div>.
    Found 32-bit adder for signal <cnt_div$addsub0000> created at line 57.
    Found 8-bit register for signal <regdin>.
    Found 13-bit register for signal <tx_reg>.
    Found 32-bit register for signal <txbitcnt>.
    Found 32-bit subtractor for signal <txbitcnt$addsub0000> created at line 48.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  86 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Tx_uart> synthesized.


Synthesizing Unit <Rx_uart>.
    Related source file is "E:/new/hoanchinh/rx_uart.vhd".
    Found finite state machine <FSM_1> for signal <rxfsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | rx_en                     (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <donerx>.
    Found 32-bit register for signal <div_cnt>.
    Found 32-bit adder for signal <div_cnt$share0000> created at line 32.
    Found 8-bit register for signal <rx_reg>.
    Found 32-bit register for signal <rxbitcnt>.
    Found 32-bit adder for signal <rxbitcnt$addsub0000> created at line 61.
    Found 32-bit comparator less for signal <rxfsm$cmp_lt0000> created at line 55.
    Found 1-bit register for signal <srx>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  74 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Rx_uart> synthesized.


Synthesizing Unit <clk_div_2>.
    Related source file is "E:/new/hoanchinh/clk_div.vhd".
    Found 1-bit register for signal <clk_temp>.
    Found 8-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div_2> synthesized.


Synthesizing Unit <UART>.
    Related source file is "E:/new/hoanchinh/uart.vhd".
    Found 8-bit register for signal <reg>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit comparator greater for signal <cnt$cmp_gt0000> created at line 65.
    Found 32-bit comparator less for signal <cnt$cmp_lt0000> created at line 67.
    Found 32-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <donetx1>.
    Found 32-bit comparator greater for signal <donetx1$cmp_gt0000> created at line 78.
    Found 32-bit comparator less for signal <donetx1$cmp_lt0000> created at line 80.
    Found 1-bit register for signal <entx>.
    Summary:
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <UART> synthesized.


Synthesizing Unit <lcd_driver>.
    Related source file is "E:/new/hoanchinh/lcd_driver.vhd".
    Register <lcd_state> equivalent to <cnt_enable> has been removed
    Found 1-bit register for signal <lcd_e>.
    Found 6-bit up counter for signal <cnt>.
    Found 18-bit up counter for signal <cnt_cmd>.
    Found 1-bit register for signal <cnt_enable>.
    Found 1-bit register for signal <cnt_reset>.
    Found 10-bit register for signal <lcd_code>.
    Found 1-bit xor2 for signal <lcd_e$xor0000> created at line 118.
    Found 1-bit register for signal <rd_en>.
    Summary:
	inferred   2 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <lcd_driver> synthesized.


Synthesizing Unit <hethong>.
    Related source file is "E:/new/hoanchinh/ghep.vhd".
    Found 20-bit up counter for signal <counter20>.
    Found 4-bit up counter for signal <second>.
    Found 1-bit register for signal <wchar_reg>.
    Found 1-bit register for signal <we_sig>.
    Found 1-bit register for signal <we_sig1>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <hethong> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Counters                                             : 8
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 30
 1-bit register                                        : 22
 10-bit register                                       : 1
 13-bit register                                       : 1
 32-bit register                                       : 4
 8-bit register                                        : 2
# Comparators                                          : 5
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u/cRx_uart/rxfsm/FSM> on signal <rxfsm[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 start_rx | 01
 shift_rx | 10
 stop_rx  | 11
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u/cTX_uart/txfsm/FSM> on signal <txfsm[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 load_tx  | 01
 shift_tx | 11
 stop_tx  | 10
----------------------
Reading core <../../THAM KHAO/Board_demo4/ipcore_dir/fifo_16x10.ngc>.
Loading core <fifo_16x10> for timing and area information for instance <ff>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Counters                                             : 7
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 32-bit up counter                                     : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 189
 Flip-Flops                                            : 189
# Comparators                                          : 5
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hethong> ...

Optimizing unit <Tx_uart> ...
WARNING:Xst:1710 - FF/Latch <tx_reg_12> (without init value) has a constant value of 1 in block <Tx_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_reg_11> (without init value) has a constant value of 1 in block <Tx_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_reg_11> (without init value) has a constant value of 1 in block <Tx_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_reg_10> (without init value) has a constant value of 1 in block <Tx_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_reg_11> (without init value) has a constant value of 1 in block <Tx_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_reg_11> (without init value) has a constant value of 1 in block <Tx_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_reg_10> (without init value) has a constant value of 1 in block <Tx_uart>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Rx_uart> ...

Optimizing unit <lcd_driver> ...

Optimizing unit <UART> ...

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <u/cTX_uart/tx_reg_9> (without init value) has a constant value of 1 in block <hethong>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hethong, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 313
 Flip-Flops                                            : 313

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hethong.ngr
Top Level Output File Name         : hethong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 1260
#      GND                         : 2
#      INV                         : 56
#      LUT1                        : 209
#      LUT2                        : 34
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 37
#      LUT3_D                      : 7
#      LUT3_L                      : 11
#      LUT4                        : 289
#      LUT4_D                      : 17
#      LUT4_L                      : 17
#      MUXCY                       : 320
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 246
# FlipFlops/Latches                : 343
#      FD                          : 26
#      FDC                         : 2
#      FDCE                        : 196
#      FDE                         : 19
#      FDP                         : 6
#      FDPE                        : 13
#      FDR                         : 17
#      FDRE                        : 64
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 4
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                      361  out of   4656     7%  
 Number of Slice Flip Flops:            343  out of   9312     3%  
 Number of 4 input LUTs:                681  out of   9312     7%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    158    15%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cd/clk_temp1                       | BUFG                   | 92    |
clk                                | BUFGP                  | 18    |
u/U6/clk_temp1                     | BUFG                   | 234   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Control Signal                                                                           | Buffer(FF name)                                             | Load  |
-----------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
u/nreset(u/nreset1:O)                                                                    | NONE(u/cRx_uart/div_cnt_0)                                  | 158   |
nreset(u/Reset_inv1_INV_0:O)                                                             | NONE(lcd_x/cnt_cmd_0)                                       | 29    |
lcd_x/ff/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(lcd_x/ff/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(lcd_x/ff/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i)| 10    |
lcd_x/ff/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(lcd_x/ff/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(lcd_x/ff/BU2/U0/grf.rf/gl0.wr/wpntr/count_0)           | 8     |
lcd_x/cnt_reset(lcd_x/cnt_reset:Q)                                                       | NONE(lcd_x/cnt_0)                                           | 6     |
lcd_x/ff/BU2/U0/grf.rf/rstblk/rd_rst_comb(lcd_x/ff/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(lcd_x/ff/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)            | 2     |
lcd_x/ff/BU2/U0/grf.rf/rstblk/wr_rst_comb(lcd_x/ff/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(lcd_x/ff/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)            | 2     |
lcd_x/ff/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(lcd_x/ff/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(lcd_x/ff/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i) | 2     |
-----------------------------------------------------------------------------------------+-------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.397ns (Maximum Frequency: 119.085MHz)
   Minimum input arrival time before clock: 7.645ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cd/clk_temp1'
  Clock period: 8.397ns (frequency: 119.085MHz)
  Total number of paths / destination ports: 1997 / 151
-------------------------------------------------------------------------
Delay:               8.397ns (Levels of Logic = 8)
  Source:            lcd_x/cnt_cmd_13 (FF)
  Destination:       lcd_x/ff/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i (FF)
  Source Clock:      cd/clk_temp1 rising
  Destination Clock: cd/clk_temp1 rising

  Data Path: lcd_x/cnt_cmd_13 to lcd_x/ff/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.514   0.988  lcd_x/cnt_cmd_13 (lcd_x/cnt_cmd_13)
     LUT4:I0->O            1   0.612   0.426  lcd_x/wr_en242 (lcd_x/wr_en242)
     LUT3:I1->O            1   0.612   0.360  lcd_x/wr_en270 (lcd_x/wr_en270)
     LUT4_L:I3->LO         1   0.612   0.103  lcd_x/wr_en2216 (lcd_x/wr_en2216)
     LUT4:I3->O            2   0.612   0.532  lcd_x/wr_en2324 (lcd_x/wr_en2)
     begin scope: 'lcd_x/ff'
     begin scope: 'BU2'
     LUT2:I0->O           12   0.612   0.820  U0/grf.rf/gl0.wr/ram_wr_en_i1 (U0/grf.rf/gl0.wr/wpntr/count_not0001)
     LUT4_L:I3->LO         1   0.612   0.103  U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000079 (U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000079)
     LUT4:I3->O            2   0.612   0.000  U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000092 (U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000)
     FDP:D                     0.268          U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i
    ----------------------------------------
    Total                      8.397ns (5.066ns logic, 3.331ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.271ns (frequency: 234.140MHz)
  Total number of paths / destination ports: 218 / 36
-------------------------------------------------------------------------
Delay:               4.271ns (Levels of Logic = 2)
  Source:            cd/cnt_3 (FF)
  Destination:       cd/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cd/cnt_3 to cd/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  cd/cnt_3 (cd/cnt_3)
     LUT4:I0->O            1   0.612   0.509  cd/cnt_cmp_eq000011 (cd/cnt_cmp_eq000011)
     LUT2:I0->O            9   0.612   0.697  cd/cnt_cmp_eq000024 (cd/cnt_cmp_eq0000)
     FDR:R                     0.795          cd/cnt_0
    ----------------------------------------
    Total                      4.271ns (2.533ns logic, 1.738ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u/U6/clk_temp1'
  Clock period: 7.271ns (frequency: 137.537MHz)
  Total number of paths / destination ports: 21489 / 457
-------------------------------------------------------------------------
Delay:               7.271ns (Levels of Logic = 12)
  Source:            u/cRx_uart/div_cnt_23 (FF)
  Destination:       u/cRx_uart/div_cnt_1 (FF)
  Source Clock:      u/U6/clk_temp1 rising
  Destination Clock: u/U6/clk_temp1 rising

  Data Path: u/cRx_uart/div_cnt_23 to u/cRx_uart/div_cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.603  u/cRx_uart/div_cnt_23 (u/cRx_uart/div_cnt_23)
     LUT2:I0->O            1   0.612   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_lut<0> (u/cRx_uart/rxfsm_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<0> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<1> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<2> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<3> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<4> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<5> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<6> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O           6   0.399   0.599  u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<7> (u/cRx_uart/rxfsm_cmp_eq00001_wg_cy<7>)
     LUT3_D:I2->O          4   0.612   0.651  u/cRx_uart/rxfsm_cmp_eq00001 (u/cRx_uart/rxfsm_cmp_eq0000)
     LUT4_D:I0->O         30   0.612   1.075  u/cRx_uart/div_cnt_mux0000<0>2 (u/cRx_uart/N10)
     LUT4:I3->O            1   0.612   0.000  u/cRx_uart/div_cnt_mux0000<8>1 (u/cRx_uart/div_cnt_mux0000<8>)
     FDCE:D                    0.268          u/cRx_uart/div_cnt_23
    ----------------------------------------
    Total                      7.271ns (4.343ns logic, 2.928ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cd/clk_temp1'
  Total number of paths / destination ports: 30 / 28
-------------------------------------------------------------------------
Offset:              7.645ns (Levels of Logic = 8)
  Source:            wchar (PAD)
  Destination:       lcd_x/ff/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination Clock: cd/clk_temp1 rising

  Data Path: wchar to lcd_x/ff/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  wchar_IBUF (wchar_IBUF)
     LUT3_L:I0->LO         1   0.612   0.103  lcd_x/wr_en211_SW0 (N75)
     LUT4:I3->O            1   0.612   0.509  lcd_x/wr_en211 (lcd_x/wr_en211)
     LUT4:I0->O            2   0.612   0.532  lcd_x/wr_en2324 (lcd_x/wr_en2)
     begin scope: 'lcd_x/ff'
     begin scope: 'BU2'
     LUT2:I0->O           12   0.612   0.820  U0/grf.rf/gl0.wr/ram_wr_en_i1 (U0/grf.rf/gl0.wr/wpntr/count_not0001)
     LUT4_L:I3->LO         1   0.612   0.103  U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000079 (U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000079)
     LUT4:I3->O            2   0.612   0.000  U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000092 (U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux0000)
     FDP:D                     0.268          U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i
    ----------------------------------------
    Total                      7.645ns (5.046ns logic, 2.599ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u/U6/clk_temp1'
  Total number of paths / destination ports: 162 / 151
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 5)
  Source:            Rx (PAD)
  Destination:       u/cRx_uart/rx_reg_1 (FF)
  Destination Clock: u/U6/clk_temp1 rising

  Data Path: Rx to u/cRx_uart/rx_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.605  Rx_IBUF (Rx_IBUF)
     LUT4:I3->O            1   0.612   0.426  u/cRx_uart/rxbitcnt_mux0000<0>1_SW1 (N12)
     LUT4_D:I1->O         40   0.612   1.144  u/cRx_uart/rxbitcnt_mux0000<0>1 (u/cRx_uart/N01)
     LUT4_L:I1->LO         1   0.612   0.169  u/cRx_uart/rx_reg_1_mux000019_SW0 (N52)
     LUT4:I1->O            1   0.612   0.000  u/cRx_uart/rx_reg_1_mux000019 (u/cRx_uart/rx_reg_1_mux0000)
     FDCE:D                    0.268          u/cRx_uart/rx_reg_1
    ----------------------------------------
    Total                      6.166ns (3.822ns logic, 2.344ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cd/clk_temp1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            lcd_x/lcd_e (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      cd/clk_temp1 rising

  Data Path: lcd_x/lcd_e to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  lcd_x/lcd_e (lcd_x/lcd_e)
     OBUF:I->O                 3.169          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u/U6/clk_temp1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            u/cTX_uart/tx_reg_0 (FF)
  Destination:       Tx (PAD)
  Source Clock:      u/U6/clk_temp1 rising

  Data Path: u/cTX_uart/tx_reg_0 to Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.514   0.380  u/cTX_uart/tx_reg_0 (u/cTX_uart/tx_reg_0)
     OBUF:I->O                 3.169          Tx_OBUF (Tx)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.09 secs
 
--> 

Total memory usage is 279536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   10 (   0 filtered)

