<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 27. ISCA 2000</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2000">27. ISCA 2000:
Vancouver, BC, Canada</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2000">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2000">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2000">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2000">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
<li id="SteffanCZM00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Steffan:J=_Gregory">J. Gregory Steffan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Colohan:Christopher_B=">Christopher B. Colohan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhai:Antonia">Antonia Zhai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>:<br /><b>A scalable approach to thread-level speculation.</b> 1-12<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854372"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SteffanCZM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SteffanCZM00.xml">XML</a></small></small></li>
<li id="CintraMT00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cintra:Marcelo_H=">Marcelo H. Cintra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Architectural support for scalable speculative parallelization in shared-memory multiprocessors.</b> 13-24<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854373"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CintraMT00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CintraMT00.xml">XML</a></small></small></li>
<li id="ReinhardtM00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>:<br /><b>Transient fault detection via simultaneous multithreading.</b> 25-36<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854375"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ReinhardtM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ReinhardtM00.xml">XML</a></small></small></li>
<li id="JacobsonS00"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jacobson:Quinn">Quinn Jacobson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Trace preconstruction.</b> 37-46<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854376"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JacobsonS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JacobsonS00.xml">XML</a></small></small></li>
<li id="RakvicBS00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rakvic:Ryan">Ryan Rakvic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Black:Bryan">Bryan Black</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Completion time multiple branch prediction for enhancing trace cache performance.</b> 47-58<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854377"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RakvicBS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RakvicBS00.xml">XML</a></small></small></li>
<li id="MertenTNBH00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Merten:Matthew_C=">Matthew C. Merten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Trick:Andrew_R=">Andrew R. Trick</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nystrom:Erik_M=">Erik M. Nystrom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barnes:Ronald_D=">Ronald D. Barnes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>A hardware mechanism for dynamic extraction and relayout of program hot spots.</b> 59-70<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854378"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MertenTNBH00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MertenTNBH00.xml">XML</a></small></small></li>
<li id="OskinCF00"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>:<br /><b>HLS: combining statistical and symbolic simulation to guide microprocessor designs.</b> 71-82<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854379"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/OskinCF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/OskinCF00.xml">XML</a></small></small></li>
<li id="BrooksTM00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Vivek">Vivek Tiwari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Wattch: a framework for architectural-level power analysis and optimizations.</b> 83-94<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854380"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BrooksTM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BrooksTM00.xml">XML</a></small></small></li>
<li id="VijaykrishnanKIKY00"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyun_Suk">Hyun Suk Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Ye:Wu">Wu Ye</a>:<br /><b>Energy-driven integrated hardware-software optimizations using SimplePower.</b> 95-106<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854381"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VijaykrishnanKIKY00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VijaykrishnanKIKY00.xml">XML</a></small></small></li>
<li id="HallnorR00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hallnor:Erik_G=">Erik G. Hallnor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>A fully associative software-managed cache design.</b> 107-116<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854382"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HallnorR00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HallnorR00.xml">XML</a></small></small></li>
<li id="SaulsburyDS00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Saulsbury:Ashley">Ashley Saulsbury</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dahlgren:Fredrik">Fredrik Dahlgren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Recency-based TLB preloading.</b> 117-127<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854383"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SaulsburyDS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SaulsburyDS00.xml">XML</a></small></small></li>
<li id="RixnerDKMO00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rixner:Scott">Scott Rixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kapasi:Ujval_J=">Ujval J. Kapasi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mattson:Peter_R=">Peter R. Mattson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Owens:John_D=">John D. Owens</a>:<br /><b>Memory access scheduling.</b> 128-138<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854384"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RixnerDKMO00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RixnerDKMO00.xml">XML</a></small></small></li>
<li id="LaiF00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:An=Chow">An-Chow Lai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Selective, accurate, and timely self-invalidation using last-touch prediction.</b> 139-148<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854385"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LaiF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LaiF00.xml">XML</a></small></small></li>
<li id="Margolus00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Margolus:Norman">Norman Margolus</a>:<br /><b>An embedded DRAM architecture for large-scale spatial-lattice computations.</b> 149-160<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854386"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Margolus00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Margolus00.xml">XML</a></small></small></li>
<li id="MaiPJHDH00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mai:Ken">Ken Mai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Paaske:Tim">Tim Paaske</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jayasena:Nuwan">Nuwan Jayasena</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Ho:Ron">Ron Ho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Smart Memories: a modular reconfigurable architecture.</b> 161-171<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854387"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MaiPJHDH00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MaiPJHDH00.xml">XML</a></small></small></li>
<li id="ZillesS00"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zilles:Craig_B=">Craig B. Zilles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Understanding the backward slices of performance degrading instructions.</b> 172-181<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854388"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZillesS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZillesS00.xml">XML</a></small></small></li>
<li id="LepakL00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lepak:Kevin_M=">Kevin M. Lepak</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>On the value locality of store instructions.</b> 182-191<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854389"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LepakL00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LepakL00.xml">XML</a></small></small></li>
<li id="CvetanovicK00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cvetanovic:Zarka">Zarka Cvetanovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kessler:Richard_E=">Richard E. Kessler</a>:<br /><b>Performance analysis of the Alpha 21264-based Compaq ES40 system.</b> 192-202<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854390"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CvetanovicK00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CvetanovicK00.xml">XML</a></small></small></li>
<li id="FaraboschiBFDH00"><a href="http://dblp.dagstuhl.de/pers/hc/f/Faraboschi:Paolo">Paolo Faraboschi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brown:Geoffrey">Geoffrey Brown</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fisher:Joseph_A=">Joseph A. Fisher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Desoli:Giuseppe">Giuseppe Desoli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Homewood:Fred">Fred Homewood</a>:<br /><b>Lx: a technology platform for customizable VLIW embedded processing.</b> 203-213<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854391"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FaraboschiBFDH00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FaraboschiBFDH00.xml">XML</a></small></small></li>
<li id="RanganathanAJ00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>Reconfigurable caches and their application to media processing.</b> 214-224<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854392"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RanganathanAJ00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RanganathanAJ00.xml">XML</a></small></small></li>
<li id="YeMHB00"><a href="http://dblp.dagstuhl.de/pers/hc/y/Ye:Zhi_Alex">Zhi Alex Ye</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hauck:Scott">Scott Hauck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Banerjee:Prithviraj">Prithviraj Banerjee</a>:<br /><b>CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit.</b> 225-235<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854393"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YeMHB00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YeMHB00.xml">XML</a></small></small></li>
<li id="HenryKLS00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Henry:Dana_S=">Dana S. Henry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kuszmaul:Bradley_C=">Bradley C. Kuszmaul</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sami:Rahul">Rahul Sami</a>:<br /><b>Circuits for wide-window superscalar processors.</b> 236-247<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854394"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HenryKLS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HenryKLS00.xml">XML</a></small></small></li>
<li id="AgarwalHKB00"><a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Vikas">Vikas Agarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hrishikesh:M=_S=">M. S. Hrishikesh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>:<br /><b>Clock rate versus IPC: the end of the road for conventional microarchitectures.</b> 248-259<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854395"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AgarwalHKB00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AgarwalHKB00.xml">XML</a></small></small></li>
<li id="SmithFS00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Faanes:Greg">Greg Faanes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sugumar:Rabin_A=">Rabin A. Sugumar</a>:<br /><b>Vector instruction set support for conditional operations.</b> 260-269<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854396"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SmithFS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SmithFS00.xml">XML</a></small></small></li>
<li id="ChouS00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chou:Yuan_C=">Yuan C. Chou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Instruction path coprocessors.</b> 270-281<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854397"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChouS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChouS00.xml">XML</a></small></small></li>
<li id="BarrosoGMNQSSSV00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barroso:Luiz_Andr=eacute=">Luiz Andr&#233; Barroso</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gharachorloo:Kourosh">Kourosh Gharachorloo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McNamara:Robert">Robert McNamara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nowatzyk:Andreas">Andreas Nowatzyk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qadeer:Shaz">Shaz Qadeer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sano:Barton">Barton Sano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Scott">Scott Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stets:Robert">Robert Stets</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Verghese:Ben">Ben Verghese</a>:<br /><b>Piranha: a scalable architecture based on single-chip multiprocessing.</b> 282-293<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854398"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BarrosoGMNQSSSV00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BarrosoGMNQSSSV00.xml">XML</a></small></small></li>
<li id="RadhakrishnanTJ00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Radhakrishnan:Ramesh">Ramesh Radhakrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Talla:Deependra">Deependra Talla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>Allowing for ILP in an embedded Java processor.</b> 294-305<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854399"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RadhakrishnanTJ00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RadhakrishnanTJ00.xml">XML</a></small></small></li>
<li id="BekermanYGJKR00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bekerman:Michael">Michael Bekerman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoaz:Adi">Adi Yoaz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gabbay:Freddy">Freddy Gabbay</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jourdan:St=eacute=phan">St&#233;phan Jourdan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kalaev:Maxim">Maxim Kalaev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ronen:Ronny">Ronny Ronen</a>:<br /><b>Early load address resolution via register tracking.</b> 306-315<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2000.854400"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BekermanYGJKR00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BekermanYGJKR00.xml">XML</a></small></small></li>
<li id="CruzGVT00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cruz:Jos=eacute==Lorenzo">Jos&#233;-Lorenzo Cruz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Topham:Nigel_P=">Nigel P. Topham</a>:<br /><b>Multiple-banked register file architectures.</b> 316-325<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854401"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CruzGVT00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CruzGVT00.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
