Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Oct 03 21:21:51 2018
| Host         : SERVICE-1SJ9R7O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              58 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |              42 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | counterPrescaleLed_reg[13]                 | reset_i_IBUF     |                1 |              1 |
|  clk_i_IBUF_BUFG | ss_o[7]_i_1_n_0                            |                  |                2 |              7 |
|  clk_i_IBUF_BUFG | sw_db[15]_i_1_n_0                          |                  |                4 |              8 |
|  clk_i_IBUF_BUFG | sel                                        | reset_i_IBUF     |                4 |             14 |
|  clk_i_IBUF_BUFG | i_counter/s_counter_period_cnt[26]_i_1_n_0 | reset_i_IBUF     |                6 |             27 |
|  clk_i_IBUF_BUFG |                                            | reset_i_IBUF     |               25 |             58 |
+------------------+--------------------------------------------+------------------+------------------+----------------+


