WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2580038 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2580039 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2580039 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 27257376 heartbeat IPC: 0.4052 cumulative IPC: 0.4052 (Simulation time: 00 hr 04 min 55 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 24677338 cumulative IPC: 0.4052 (Simulation time: 00 hr 04 min 55 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 24677338 cumulative IPC: 0.4052 (Simulation time: 00 hr 04 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bwaves_1609B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4052 instructions: 10000000 cycles: 24677338
CPU 0 Branch Prediction Accuracy: 96.83% MPKI: 0.9487 Average ROB Occupancy at Mispredict: 350.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.949
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     233722 HIT:       6002 MISS:     227720
LLC LOAD         ACCESS:     221833 HIT:          4 MISS:     221829
LLC RFO          ACCESS:       5838 HIT:          0 MISS:       5838
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5966 HIT:       5937 MISS:         29
LLC TRANSLATION  ACCESS:         85 HIT:         61 MISS:         24
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1011 cycles
cpu0_DTLB TOTAL        ACCESS:    2854582 HIT:    2839774 MISS:      14808
cpu0_DTLB LOAD         ACCESS:    2854582 HIT:    2839774 MISS:      14808
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 48.53 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3375390 HIT:    2896221 MISS:     479169
cpu0_L1D LOAD         ACCESS:    3091358 HIT:    2632728 MISS:     458630
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     280574 HIT:     263482 MISS:      17092
cpu0_L1D TRANSLATION  ACCESS:       3458 HIT:         11 MISS:       3447
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 321.4 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     251979 HIT:      24122 MISS:     227857
cpu0_L2C LOAD         ACCESS:     236164 HIT:      14331 MISS:     221833
cpu0_L2C RFO          ACCESS:       5928 HIT:         90 MISS:       5838
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6440 HIT:       6339 MISS:        101
cpu0_L2C TRANSLATION  ACCESS:       3447 HIT:       3362 MISS:         85
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1031 cycles
cpu0_STLB TOTAL        ACCESS:       8768 HIT:       5315 MISS:       3453
cpu0_STLB LOAD         ACCESS:       8768 HIT:       5315 MISS:       3453
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 250.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     159580
  ROW_BUFFER_MISS:      68111
 AVG DBUS CONGESTED CYCLE: 3.733
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3334
  FULL:       2546
