

================================================================
== Vivado HLS Report for 'sha_stream'
================================================================
* Date:           Sat Apr 23 16:59:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Raise_dse
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.985|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_sha_transform_fu_124  |sha_transform  |   44|   44|   44|   44|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     3|    no    |
        |- Loop 2  |   13|   13|         1|          -|          -|    13|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      124|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      -|     6253|    25378|    0|
|Memory               |        4|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      302|    -|
|Register             |        -|      -|       74|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        6|      0|     6327|    25804|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |        6|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+------+-------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +--------------------------+---------------+---------+-------+------+-------+-----+
    |grp_sha_transform_fu_124  |sha_transform  |        2|      0|  6253|  25378|    0|
    +--------------------------+---------------+---------+-------+------+-------+-----+
    |Total                     |               |        2|      0|  6253|  25378|    0|
    +--------------------------+---------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |sha_info_data_U    |sha_stream_sha_inbkb  |        2|  0|   0|    0|    16|   32|     1|          512|
    |sha_info_digest_U  |sha_stream_sha_incud  |        2|  0|   0|    0|     5|   32|     1|          160|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  0|   0|    0|    21|   64|     2|          672|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln66_fu_169_p2    |     +    |      0|  0|  71|           1|          64|
    |j_fu_138_p2           |     +    |      0|  0|   9|           2|           1|
    |sum_i_fu_148_p2       |     +    |      0|  0|  15|           1|           6|
    |icmp_ln210_fu_132_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln64_fu_163_p2   |   icmp   |      0|  0|  20|          32|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 124|          38|          78|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  41|          8|    1|          8|
    |j_0_reg_102               |   9|          2|    2|          4|
    |p_1_rec_i_reg_113         |   9|          2|   64|        128|
    |sha_info_data_address0    |  27|          5|    4|         20|
    |sha_info_data_address1    |  15|          3|    4|         12|
    |sha_info_data_ce0         |  15|          3|    1|          3|
    |sha_info_data_ce1         |  15|          3|    1|          3|
    |sha_info_data_d0          |  15|          3|   32|         96|
    |sha_info_digest_address0  |  27|          5|    3|         15|
    |sha_info_digest_address1  |  21|          4|    3|         12|
    |sha_info_digest_ce0       |  15|          3|    1|          3|
    |sha_info_digest_ce1       |  15|          3|    1|          3|
    |sha_info_digest_d0        |  27|          5|   32|        160|
    |sha_info_digest_d1        |  21|          4|   32|        128|
    |sha_info_digest_we0       |  15|          3|    1|          3|
    |sha_info_digest_we1       |  15|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 302|         59|  183|        601|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   7|   0|    7|          0|
    |grp_sha_transform_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |j_0_reg_102                            |   2|   0|    2|          0|
    |p_1_rec_i_reg_113                      |  64|   0|   64|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  74|   0|   74|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |  sha_stream  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |  sha_stream  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |  sha_stream  | return value |
|ap_done   | out |    1| ap_ctrl_hs |  sha_stream  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |  sha_stream  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |  sha_stream  | return value |
+----------+-----+-----+------------+--------------+--------------+

