

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sat Jun 27 14:15:54 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      397|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      680|      474|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       69|    -|
|Register             |        -|     -|      357|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     1037|     1036|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |urem_11ns_4ns_8_15_1_U78  |urem_11ns_4ns_8_15_1  |        0|   0|  340|  237|    0|
    |urem_11ns_4ns_8_15_1_U79  |urem_11ns_4ns_8_15_1  |        0|   0|  340|  237|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   0|  680|  474|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_18ns_20ns_37_4_1_U80  |mul_mul_18ns_20ns_37_4_1  |    i0 * i1|
    |mul_mul_18ns_20ns_37_4_1_U81  |mul_mul_18ns_20ns_37_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1350_1_fu_357_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln1350_2_fu_225_p2  |         +|   0|  0|  19|          11|          11|
    |add_ln1350_3_fu_231_p2  |         +|   0|  0|  19|          11|          11|
    |add_ln1350_4_fu_492_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln1350_5_fu_501_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln1350_fu_367_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln870_1_fu_292_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln870_2_fu_180_p2   |         +|   0|  0|  19|          11|          11|
    |add_ln870_3_fu_186_p2   |         +|   0|  0|  19|          11|          11|
    |add_ln870_4_fu_451_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_5_fu_460_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_fu_302_p2     |         +|   0|  0|  25|          18|          18|
    |grp_fu_150_p2           |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln31_1_fu_529_p2   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln31_fu_253_p2     |      icmp|   0|  0|  29|          64|          64|
    |or_ln1350_1_fu_515_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln1350_fu_389_p2     |        or|   0|  0|  18|           7|          18|
    |or_ln870_1_fu_474_p2    |        or|   0|  0|  12|          12|           4|
    |or_ln870_fu_398_p2      |        or|   0|  0|  18|           7|          18|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 397|         375|         319|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_143_p4      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_reg_139  |   9|          2|    1|          2|
    |wsp1_2_address0                     |  14|          3|   12|         36|
    |wsp1_2_address1                     |  14|          3|   12|         36|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  69|         15|   28|         81|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln1350_reg_603                  |  11|   0|   18|          7|
    |add_ln870_reg_593                   |  11|   0|   18|          7|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_empty_reg_139  |   1|   0|    1|          0|
    |icmp_ln31_reg_589                   |   1|   0|    1|          0|
    |reg_156                             |  64|   0|   64|          0|
    |rhs_11_reg_648                      |   1|   0|    1|          0|
    |rhs_reg_584                         |   1|   0|    1|          0|
    |tmp_58_reg_633                      |   6|   0|    6|          0|
    |udiv_ln3_cast_reg_628               |   8|   0|    8|          0|
    |urem_ln870_reg_623                  |   8|   0|    8|          0|
    |wsp11_read_reg_563                  |   3|   0|    3|          0|
    |wsp11_read_reg_563_pp0_iter1_reg    |   3|   0|    3|          0|
    |wsp1_read_reg_568                   |   8|   0|    8|          0|
    |wsp1_read_reg_568_pp0_iter1_reg     |   8|   0|    8|          0|
    |wsp23_read_reg_552                  |   3|   0|    3|          0|
    |wsp2_read_reg_557                   |   8|   0|    8|          0|
    |add_ln1350_reg_603                  |  64|  32|   18|          7|
    |add_ln870_reg_593                   |  64|  32|   18|          7|
    |icmp_ln31_reg_589                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 357|  96|  216|         28|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|wsp1_2_address0  |  out|   12|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce0       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q0        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1_2_address1  |  out|   12|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce1       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q1        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1             |   in|    8|     ap_none|                      wsp1|        scalar|
|wsp11            |   in|    3|     ap_none|                     wsp11|        scalar|
|wsp2             |   in|    8|     ap_none|                      wsp2|        scalar|
|wsp23            |   in|    3|     ap_none|                     wsp23|        scalar|
+-----------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wsp23_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp23"   --->   Operation 21 'read' 'wsp23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 22 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 23 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 24 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wsp23_cast = zext i3 %wsp23_read"   --->   Operation 25 'zext' 'wsp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln870_4 = zext i8 %wsp2_read"   --->   Operation 26 'zext' 'zext_ln870_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp2_read, i2 0"   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln870_5 = zext i10 %tmp"   --->   Operation 28 'zext' 'zext_ln870_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_2 = add i11 %zext_ln870_5, i11 %zext_ln870_4"   --->   Operation 29 'add' 'add_ln870_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln870_3 = add i11 %add_ln870_2, i11 %wsp23_cast"   --->   Operation 30 'add' 'add_ln870_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln870_3, i4 0"   --->   Operation 31 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln870_6 = zext i15 %tmp_55"   --->   Operation 32 'zext' 'zext_ln870_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_6"   --->   Operation 33 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 34 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1350_4 = zext i8 %wsp1_read"   --->   Operation 35 'zext' 'zext_ln1350_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp1_read, i2 0"   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1350_5 = zext i10 %tmp_s"   --->   Operation 37 'zext' 'zext_ln1350_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1350_2 = add i11 %zext_ln1350_5, i11 %zext_ln1350_4"   --->   Operation 38 'add' 'add_ln1350_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 39 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1350_3 = add i11 %add_ln1350_2, i11 %wsp11_cast"   --->   Operation 39 'add' 'add_ln1350_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln1350_3, i4 0"   --->   Operation 40 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1350_6 = zext i15 %tmp_56"   --->   Operation 41 'zext' 'zext_ln1350_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln1350_6"   --->   Operation 42 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr"   --->   Operation 43 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_1 : Operation 44 [2/2] (1.64ns)   --->   "%lhs_V = load i12 %wsp1_2_addr_1"   --->   Operation 44 'load' 'lhs_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 45 [1/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr"   --->   Operation 45 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 46 [1/1] (1.06ns)   --->   "%rhs = icmp_eq  i64 %wsp1_2_load, i64 0"   --->   Operation 46 'icmp' 'rhs' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (1.64ns)   --->   "%lhs_V = load i12 %wsp1_2_addr_1"   --->   Operation 47 'load' 'lhs_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %rhs"   --->   Operation 49 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.06ns)   --->   "%icmp_ln31 = icmp_eq  i64 %lhs_V, i64 %zext_ln215" [patchMaker.cpp:31]   --->   Operation 50 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void, void %._crit_edge" [patchMaker.cpp:31]   --->   Operation 51 'br' 'br_ln31' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp2_read, i9 0"   --->   Operation 52 'bitconcatenate' 'shl_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i17 %shl_ln870_1"   --->   Operation 53 'zext' 'zext_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln870_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp2_read, i7 0"   --->   Operation 54 'bitconcatenate' 'shl_ln870_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i15 %shl_ln870_2"   --->   Operation 55 'zext' 'zext_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp23_read, i7 0"   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i10 %shl_ln"   --->   Operation 57 'zext' 'zext_ln870_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln870_1 = add i16 %zext_ln870_1, i16 %zext_ln870_2"   --->   Operation 58 'add' 'add_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln870_3 = zext i16 %add_ln870_1"   --->   Operation 59 'zext' 'zext_ln870_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.79ns)   --->   "%add_ln870 = add i18 %zext_ln870_3, i18 %zext_ln870"   --->   Operation 60 'add' 'add_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln870, i32 7, i32 17"   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 62 [15/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 62 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 63 [14/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 63 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1350_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp1_read, i9 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1350 = zext i17 %shl_ln1350_1"   --->   Operation 65 'zext' 'zext_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1350_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp1_read, i7 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1350_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1350_1 = zext i15 %shl_ln1350_2"   --->   Operation 67 'zext' 'zext_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp11_read, i7 0"   --->   Operation 68 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1350_2 = zext i10 %shl_ln1"   --->   Operation 69 'zext' 'zext_ln1350_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln1350_1 = add i16 %zext_ln1350_1, i16 %zext_ln1350_2"   --->   Operation 70 'add' 'add_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1350_3 = zext i16 %add_ln1350_1"   --->   Operation 71 'zext' 'zext_ln1350_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln1350 = add i18 %zext_ln1350_3, i18 %zext_ln1350"   --->   Operation 72 'add' 'add_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln1350, i32 7, i32 17"   --->   Operation 73 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 74 [15/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 74 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 75 [13/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 75 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [14/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 76 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 77 [12/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 77 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [13/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 78 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 79 [11/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 79 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [12/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 80 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 81 [10/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 81 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [11/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 82 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 83 [9/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 83 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [10/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 84 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 85 [8/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 85 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [9/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 86 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 87 [7/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 87 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [8/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 88 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 89 [6/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 89 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [7/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 90 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 91 [5/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 91 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [6/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 92 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 93 [4/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 93 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln1350 = or i18 %add_ln1350, i18 120"   --->   Operation 94 'or' 'or_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1350_7 = zext i18 %or_ln1350"   --->   Operation 95 'zext' 'zext_ln1350_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 96 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 96 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 97 [5/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 97 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln870 = or i18 %add_ln870, i18 120"   --->   Operation 98 'or' 'or_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln870_7 = zext i18 %or_ln870"   --->   Operation 99 'zext' 'zext_ln870_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 100 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 100 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 101 [3/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 101 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 102 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 103 [4/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 103 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 104 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 104 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 105 [2/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 105 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 106 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 107 [3/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 107 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 108 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 108 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 109 [1/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 109 'urem' 'urem_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1350 = mul i37 %zext_ln1350_7, i37 419431"   --->   Operation 110 'mul' 'mul_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%udiv_ln3_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln1350, i32 28, i32 35"   --->   Operation 111 'partselect' 'udiv_ln3_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln1350, i32 28, i32 33"   --->   Operation 112 'partselect' 'tmp_58' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 113 [2/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 113 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.44>
ST_18 : Operation 114 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_7, i37 419431"   --->   Operation 114 'mul' 'mul_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln870, i32 28, i32 35"   --->   Operation 115 'partselect' 'udiv_ln_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln870, i32 28, i32 33"   --->   Operation 116 'partselect' 'tmp_57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_128_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_57, i2 0"   --->   Operation 117 'bitconcatenate' 'tmp_128_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_4 = add i8 %tmp_128_cast, i8 %udiv_ln_cast"   --->   Operation 118 'add' 'add_ln870_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i8 %urem_ln870"   --->   Operation 119 'trunc' 'trunc_ln870' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_5 = add i8 %add_ln870_4, i8 %trunc_ln870"   --->   Operation 120 'add' 'add_ln870_5' <Predicate = (!icmp_ln31)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_130_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln870_5, i4 0"   --->   Operation 121 'bitconcatenate' 'tmp_130_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln870_1 = or i12 %tmp_130_cast, i12 15"   --->   Operation 122 'or' 'or_ln870_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln870_8 = zext i12 %or_ln870_1"   --->   Operation 123 'zext' 'zext_ln870_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%wsp2_1_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_8"   --->   Operation 124 'getelementptr' 'wsp2_1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 125 [2/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 125 'load' 'wsp2_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_132_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_58, i2 0"   --->   Operation 126 'bitconcatenate' 'tmp_132_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1350_4 = add i8 %tmp_132_cast, i8 %udiv_ln3_cast"   --->   Operation 127 'add' 'add_ln1350_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 128 [1/15] (0.95ns)   --->   "%urem_ln1350 = urem i11 %trunc_ln1, i11 5"   --->   Operation 128 'urem' 'urem_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1350 = trunc i8 %urem_ln1350"   --->   Operation 129 'trunc' 'trunc_ln1350' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1350_5 = add i8 %add_ln1350_4, i8 %trunc_ln1350"   --->   Operation 130 'add' 'add_ln1350_5' <Predicate = (!icmp_ln31)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_134_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln1350_5, i4 0"   --->   Operation 131 'bitconcatenate' 'tmp_134_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln1350_1 = or i12 %tmp_134_cast, i12 15"   --->   Operation 132 'or' 'or_ln1350_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1350_8 = zext i12 %or_ln1350_1"   --->   Operation 133 'zext' 'zext_ln1350_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%wsp2_1_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln1350_8"   --->   Operation 134 'getelementptr' 'wsp2_1_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_18 : Operation 135 [2/2] (1.64ns)   --->   "%lhs_V_7 = load i12 %wsp2_1_addr_1"   --->   Operation 135 'load' 'lhs_V_7' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 19 <SV = 18> <Delay = 2.71>
ST_19 : Operation 136 [1/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 136 'load' 'wsp2_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 137 [1/1] (1.06ns)   --->   "%rhs_11 = icmp_eq  i64 %wsp2_1_load, i64 0"   --->   Operation 137 'icmp' 'rhs_11' <Predicate = (!icmp_ln31)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/2] (1.64ns)   --->   "%lhs_V_7 = load i12 %wsp2_1_addr_1"   --->   Operation 138 'load' 'lhs_V_7' <Predicate = (!icmp_ln31)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i1 %rhs_11"   --->   Operation 139 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (1.06ns)   --->   "%icmp_ln31_1 = icmp_ne  i64 %lhs_V_7, i64 %zext_ln215_1" [patchMaker.cpp:31]   --->   Operation 140 'icmp' 'icmp_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 141 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln31_1, void, i1 0, void" [patchMaker.cpp:31]   --->   Operation 142 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i1 %empty" [patchMaker.cpp:31]   --->   Operation 143 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wsp1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp23_read        (read          ) [ 011100000000000000000]
wsp2_read         (read          ) [ 011100000000000000000]
wsp11_read        (read          ) [ 011110000000000000000]
wsp1_read         (read          ) [ 011110000000000000000]
wsp23_cast        (zext          ) [ 000000000000000000000]
zext_ln870_4      (zext          ) [ 000000000000000000000]
tmp               (bitconcatenate) [ 000000000000000000000]
zext_ln870_5      (zext          ) [ 000000000000000000000]
add_ln870_2       (add           ) [ 000000000000000000000]
add_ln870_3       (add           ) [ 000000000000000000000]
tmp_55            (bitconcatenate) [ 000000000000000000000]
zext_ln870_6      (zext          ) [ 000000000000000000000]
wsp1_2_addr       (getelementptr ) [ 001000000000000000000]
wsp11_cast        (zext          ) [ 000000000000000000000]
zext_ln1350_4     (zext          ) [ 000000000000000000000]
tmp_s             (bitconcatenate) [ 000000000000000000000]
zext_ln1350_5     (zext          ) [ 000000000000000000000]
add_ln1350_2      (add           ) [ 000000000000000000000]
add_ln1350_3      (add           ) [ 000000000000000000000]
tmp_56            (bitconcatenate) [ 000000000000000000000]
zext_ln1350_6     (zext          ) [ 000000000000000000000]
wsp1_2_addr_1     (getelementptr ) [ 001000000000000000000]
wsp1_2_load       (load          ) [ 000000000000000000000]
rhs               (icmp          ) [ 010100000000000000000]
lhs_V             (load          ) [ 010100000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000]
zext_ln215        (zext          ) [ 000000000000000000000]
icmp_ln31         (icmp          ) [ 011111111111111111111]
br_ln31           (br            ) [ 011111111111111111111]
shl_ln870_1       (bitconcatenate) [ 000000000000000000000]
zext_ln870        (zext          ) [ 000000000000000000000]
shl_ln870_2       (bitconcatenate) [ 000000000000000000000]
zext_ln870_1      (zext          ) [ 000000000000000000000]
shl_ln            (bitconcatenate) [ 000000000000000000000]
zext_ln870_2      (zext          ) [ 000000000000000000000]
add_ln870_1       (add           ) [ 000000000000000000000]
zext_ln870_3      (zext          ) [ 000000000000000000000]
add_ln870         (add           ) [ 011011111111111100000]
trunc_ln          (partselect    ) [ 011011111111111111000]
shl_ln1350_1      (bitconcatenate) [ 000000000000000000000]
zext_ln1350       (zext          ) [ 000000000000000000000]
shl_ln1350_2      (bitconcatenate) [ 000000000000000000000]
zext_ln1350_1     (zext          ) [ 000000000000000000000]
shl_ln1           (bitconcatenate) [ 000000000000000000000]
zext_ln1350_2     (zext          ) [ 000000000000000000000]
add_ln1350_1      (add           ) [ 000000000000000000000]
zext_ln1350_3     (zext          ) [ 000000000000000000000]
add_ln1350        (add           ) [ 011001111111111000000]
trunc_ln1         (partselect    ) [ 011001111111111111100]
or_ln1350         (or            ) [ 000000000000000000000]
zext_ln1350_7     (zext          ) [ 011000000000000111000]
or_ln870          (or            ) [ 000000000000000000000]
zext_ln870_7      (zext          ) [ 011000000000000011100]
urem_ln870        (urem          ) [ 001000000000000000100]
mul_ln1350        (mul           ) [ 000000000000000000000]
udiv_ln3_cast     (partselect    ) [ 001000000000000000100]
tmp_58            (partselect    ) [ 001000000000000000100]
mul_ln870         (mul           ) [ 000000000000000000000]
udiv_ln_cast      (partselect    ) [ 000000000000000000000]
tmp_57            (partselect    ) [ 000000000000000000000]
tmp_128_cast      (bitconcatenate) [ 000000000000000000000]
add_ln870_4       (add           ) [ 000000000000000000000]
trunc_ln870       (trunc         ) [ 000000000000000000000]
add_ln870_5       (add           ) [ 000000000000000000000]
tmp_130_cast      (bitconcatenate) [ 000000000000000000000]
or_ln870_1        (or            ) [ 000000000000000000000]
zext_ln870_8      (zext          ) [ 000000000000000000000]
wsp2_1_addr       (getelementptr ) [ 010000000000000000010]
tmp_132_cast      (bitconcatenate) [ 000000000000000000000]
add_ln1350_4      (add           ) [ 000000000000000000000]
urem_ln1350       (urem          ) [ 000000000000000000000]
trunc_ln1350      (trunc         ) [ 000000000000000000000]
add_ln1350_5      (add           ) [ 000000000000000000000]
tmp_134_cast      (bitconcatenate) [ 000000000000000000000]
or_ln1350_1       (or            ) [ 000000000000000000000]
zext_ln1350_8     (zext          ) [ 000000000000000000000]
wsp2_1_addr_1     (getelementptr ) [ 010000000000000000010]
wsp2_1_load       (load          ) [ 000000000000000000000]
rhs_11            (icmp          ) [ 001000000000000000001]
lhs_V_7           (load          ) [ 001000000000000000001]
zext_ln215_1      (zext          ) [ 000000000000000000000]
icmp_ln31_1       (icmp          ) [ 000000000000000000000]
br_ln0            (br            ) [ 000000000000000000000]
empty             (phi           ) [ 011011111111111111111]
ret_ln31          (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wsp1_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wsp23">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp23"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="17"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="wsp23_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp23_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="wsp2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="wsp11_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp11_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="wsp1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="wsp1_2_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="15" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="wsp1_2_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="15" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="1"/>
<pin id="120" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wsp1_2_load/1 lhs_V/1 wsp2_1_load/18 lhs_V_7/18 "/>
</bind>
</comp>

<comp id="123" class="1004" name="wsp2_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_1_addr/18 "/>
</bind>
</comp>

<comp id="131" class="1004" name="wsp2_1_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_1_addr_1/18 "/>
</bind>
</comp>

<comp id="139" class="1005" name="empty_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="17"/>
<pin id="141" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="empty_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="17"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/20 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rhs/2 rhs_11/19 "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V lhs_V_7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="wsp23_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp23_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln870_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_4/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln870_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_5/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln870_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln870_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_55_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln870_6_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_6/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="wsp11_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp11_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln1350_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_4/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln1350_5_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_5/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln1350_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln1350_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_3/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_56_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1350_6_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_6/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln215_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln31_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shl_ln870_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="17" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="2"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln870_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="0"/>
<pin id="268" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="shl_ln870_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="2"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_2/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln870_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_1/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="2"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln870_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_2/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln870_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="0" index="1" bw="10" slack="0"/>
<pin id="295" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln870_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_3/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln870_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="17" slack="0"/>
<pin id="305" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="18" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln870/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln1350_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="17" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="3"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1350_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln1350_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="17" slack="0"/>
<pin id="333" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln1350_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="15" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="3"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1350_2/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln1350_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="15" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="shl_ln1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="3"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln1350_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln1350_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_1/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln1350_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_3/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln1350_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="17" slack="0"/>
<pin id="370" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="18" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln1350/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln1350_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="18" slack="10"/>
<pin id="391" dir="0" index="1" bw="18" slack="0"/>
<pin id="392" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1350/14 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1350_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="18" slack="0"/>
<pin id="396" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_7/14 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln870_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="18" slack="12"/>
<pin id="400" dir="0" index="1" bw="18" slack="0"/>
<pin id="401" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870/15 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln870_7_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="18" slack="0"/>
<pin id="405" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_7/15 "/>
</bind>
</comp>

<comp id="407" class="1004" name="udiv_ln3_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="37" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln3_cast/17 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_58_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="37" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/17 "/>
</bind>
</comp>

<comp id="425" class="1004" name="udiv_ln_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="37" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="0" index="3" bw="7" slack="0"/>
<pin id="430" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln_cast/18 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_57_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="37" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/18 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_128_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_128_cast/18 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln870_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_4/18 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln870_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870/18 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln870_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_5/18 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_130_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_130_cast/18 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln870_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870_1/18 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln870_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_8/18 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_132_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="6" slack="1"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_132_cast/18 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln1350_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="1"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_4/18 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln1350_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1350/18 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln1350_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_5/18 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_134_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_134_cast/18 "/>
</bind>
</comp>

<comp id="515" class="1004" name="or_ln1350_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="0" index="1" bw="12" slack="0"/>
<pin id="518" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1350_1/18 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln1350_8_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_8/18 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln215_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/20 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln31_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/20 "/>
</bind>
</comp>

<comp id="536" class="1007" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="18" slack="0"/>
<pin id="538" dir="0" index="1" bw="37" slack="0"/>
<pin id="539" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1350/14 "/>
</bind>
</comp>

<comp id="544" class="1007" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="18" slack="0"/>
<pin id="546" dir="0" index="1" bw="37" slack="0"/>
<pin id="547" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln870/15 "/>
</bind>
</comp>

<comp id="552" class="1005" name="wsp23_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="2"/>
<pin id="554" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="wsp23_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="wsp2_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="2"/>
<pin id="559" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="wsp2_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="wsp11_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="3"/>
<pin id="565" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="wsp11_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="wsp1_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="3"/>
<pin id="570" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="wsp1_read "/>
</bind>
</comp>

<comp id="574" class="1005" name="wsp1_2_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="1"/>
<pin id="576" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="wsp1_2_addr_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="1"/>
<pin id="581" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="rhs_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln31_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="593" class="1005" name="add_ln870_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="18" slack="12"/>
<pin id="595" dir="1" index="1" bw="18" slack="12"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="1"/>
<pin id="600" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln1350_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="18" slack="10"/>
<pin id="605" dir="1" index="1" bw="18" slack="10"/>
</pin_list>
<bind>
<opset="add_ln1350 "/>
</bind>
</comp>

<comp id="608" class="1005" name="trunc_ln1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="1"/>
<pin id="610" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="zext_ln1350_7_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="37" slack="1"/>
<pin id="615" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1350_7 "/>
</bind>
</comp>

<comp id="618" class="1005" name="zext_ln870_7_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="37" slack="1"/>
<pin id="620" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln870_7 "/>
</bind>
</comp>

<comp id="623" class="1005" name="urem_ln870_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln870 "/>
</bind>
</comp>

<comp id="628" class="1005" name="udiv_ln3_cast_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln3_cast "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_58_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="1"/>
<pin id="635" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="638" class="1005" name="wsp2_1_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="1"/>
<pin id="640" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_1_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="wsp2_1_addr_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="12" slack="1"/>
<pin id="645" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_1_addr_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="rhs_11_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rhs_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="98" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="112" pin="7"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="112" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="74" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="80" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="80" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="164" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="160" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="208"><net_src comp="86" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="92" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="92" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="209" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="205" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="257"><net_src comp="156" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="277" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="266" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="322"><net_src comp="308" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="342" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="331" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="373" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="64" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="431"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="60" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="440"><net_src comp="62" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="58" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="64" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="434" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="16" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="425" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="464"><net_src comp="451" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="68" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="20" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="16" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="383" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="68" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="20" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="533"><net_src comp="156" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="540"><net_src comp="394" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="543"><net_src comp="536" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="548"><net_src comp="403" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="551"><net_src comp="544" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="555"><net_src comp="74" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="560"><net_src comp="80" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="566"><net_src comp="86" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="571"><net_src comp="92" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="577"><net_src comp="98" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="582"><net_src comp="105" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="587"><net_src comp="150" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="592"><net_src comp="253" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="302" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="601"><net_src comp="308" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="606"><net_src comp="367" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="611"><net_src comp="373" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="616"><net_src comp="394" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="621"><net_src comp="403" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="626"><net_src comp="318" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="631"><net_src comp="407" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="636"><net_src comp="416" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="641"><net_src comp="123" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="646"><net_src comp="131" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="651"><net_src comp="150" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="526" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wsp1_2 | {}
	Port: wsp1 | {}
	Port: wsp11 | {}
	Port: wsp2 | {}
	Port: wsp23 | {}
 - Input state : 
	Port: areWedgeSuperPointsEqual : wsp1_2 | {1 2 18 19 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp11 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
	Port: areWedgeSuperPointsEqual : wsp23 | {1 }
  - Chain level:
	State 1
		zext_ln870_5 : 1
		add_ln870_2 : 2
		add_ln870_3 : 3
		tmp_55 : 4
		zext_ln870_6 : 5
		wsp1_2_addr : 6
		zext_ln1350_5 : 1
		add_ln1350_2 : 2
		add_ln1350_3 : 3
		tmp_56 : 4
		zext_ln1350_6 : 5
		wsp1_2_addr_1 : 6
		wsp1_2_load : 7
		lhs_V : 7
	State 2
		rhs : 1
	State 3
		icmp_ln31 : 1
		br_ln31 : 2
		zext_ln870 : 1
		zext_ln870_1 : 1
		zext_ln870_2 : 1
		add_ln870_1 : 2
		zext_ln870_3 : 3
		add_ln870 : 4
		trunc_ln : 5
		urem_ln870 : 6
	State 4
		zext_ln1350 : 1
		zext_ln1350_1 : 1
		zext_ln1350_2 : 1
		add_ln1350_1 : 2
		zext_ln1350_3 : 3
		add_ln1350 : 4
		trunc_ln1 : 5
		urem_ln1350 : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mul_ln1350 : 1
	State 15
		mul_ln870 : 1
	State 16
	State 17
		udiv_ln3_cast : 1
		tmp_58 : 1
	State 18
		udiv_ln_cast : 1
		tmp_57 : 1
		tmp_128_cast : 2
		add_ln870_4 : 3
		add_ln870_5 : 4
		tmp_130_cast : 5
		or_ln870_1 : 6
		zext_ln870_8 : 6
		wsp2_1_addr : 7
		wsp2_1_load : 8
		add_ln1350_4 : 1
		trunc_ln1350 : 1
		add_ln1350_5 : 2
		tmp_134_cast : 3
		or_ln1350_1 : 4
		zext_ln1350_8 : 4
		wsp2_1_addr_1 : 5
		lhs_V_7 : 6
	State 19
		rhs_11 : 1
	State 20
		icmp_ln31_1 : 1
		empty : 2
		ret_ln31 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   urem   |       grp_fu_318      |    0    |   340   |   237   |
|          |       grp_fu_383      |    0    |   340   |   237   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln870_2_fu_180  |    0    |    0    |    19   |
|          |   add_ln870_3_fu_186  |    0    |    0    |    19   |
|          |  add_ln1350_2_fu_225  |    0    |    0    |    19   |
|          |  add_ln1350_3_fu_231  |    0    |    0    |    19   |
|          |   add_ln870_1_fu_292  |    0    |    0    |    22   |
|    add   |    add_ln870_fu_302   |    0    |    0    |    24   |
|          |  add_ln1350_1_fu_357  |    0    |    0    |    22   |
|          |   add_ln1350_fu_367   |    0    |    0    |    24   |
|          |   add_ln870_4_fu_451  |    0    |    0    |    19   |
|          |   add_ln870_5_fu_460  |    0    |    0    |    19   |
|          |  add_ln1350_4_fu_492  |    0    |    0    |    19   |
|          |  add_ln1350_5_fu_501  |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_150      |    0    |    0    |    29   |
|   icmp   |    icmp_ln31_fu_253   |    0    |    0    |    29   |
|          |   icmp_ln31_1_fu_529  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_536      |    1    |    0    |    0    |
|          |       grp_fu_544      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | wsp23_read_read_fu_74 |    0    |    0    |    0    |
|   read   |  wsp2_read_read_fu_80 |    0    |    0    |    0    |
|          | wsp11_read_read_fu_86 |    0    |    0    |    0    |
|          |  wsp1_read_read_fu_92 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   wsp23_cast_fu_160   |    0    |    0    |    0    |
|          |  zext_ln870_4_fu_164  |    0    |    0    |    0    |
|          |  zext_ln870_5_fu_176  |    0    |    0    |    0    |
|          |  zext_ln870_6_fu_200  |    0    |    0    |    0    |
|          |   wsp11_cast_fu_205   |    0    |    0    |    0    |
|          |  zext_ln1350_4_fu_209 |    0    |    0    |    0    |
|          |  zext_ln1350_5_fu_221 |    0    |    0    |    0    |
|          |  zext_ln1350_6_fu_245 |    0    |    0    |    0    |
|          |   zext_ln215_fu_250   |    0    |    0    |    0    |
|          |   zext_ln870_fu_266   |    0    |    0    |    0    |
|   zext   |  zext_ln870_1_fu_277  |    0    |    0    |    0    |
|          |  zext_ln870_2_fu_288  |    0    |    0    |    0    |
|          |  zext_ln870_3_fu_298  |    0    |    0    |    0    |
|          |   zext_ln1350_fu_331  |    0    |    0    |    0    |
|          |  zext_ln1350_1_fu_342 |    0    |    0    |    0    |
|          |  zext_ln1350_2_fu_353 |    0    |    0    |    0    |
|          |  zext_ln1350_3_fu_363 |    0    |    0    |    0    |
|          |  zext_ln1350_7_fu_394 |    0    |    0    |    0    |
|          |  zext_ln870_7_fu_403  |    0    |    0    |    0    |
|          |  zext_ln870_8_fu_480  |    0    |    0    |    0    |
|          |  zext_ln1350_8_fu_521 |    0    |    0    |    0    |
|          |  zext_ln215_1_fu_526  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_168      |    0    |    0    |    0    |
|          |     tmp_55_fu_192     |    0    |    0    |    0    |
|          |      tmp_s_fu_213     |    0    |    0    |    0    |
|          |     tmp_56_fu_237     |    0    |    0    |    0    |
|          |   shl_ln870_1_fu_259  |    0    |    0    |    0    |
|          |   shl_ln870_2_fu_270  |    0    |    0    |    0    |
|bitconcatenate|     shl_ln_fu_281     |    0    |    0    |    0    |
|          |  shl_ln1350_1_fu_324  |    0    |    0    |    0    |
|          |  shl_ln1350_2_fu_335  |    0    |    0    |    0    |
|          |     shl_ln1_fu_346    |    0    |    0    |    0    |
|          |  tmp_128_cast_fu_443  |    0    |    0    |    0    |
|          |  tmp_130_cast_fu_466  |    0    |    0    |    0    |
|          |  tmp_132_cast_fu_485  |    0    |    0    |    0    |
|          |  tmp_134_cast_fu_507  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    trunc_ln_fu_308    |    0    |    0    |    0    |
|          |    trunc_ln1_fu_373   |    0    |    0    |    0    |
|partselect|  udiv_ln3_cast_fu_407 |    0    |    0    |    0    |
|          |     tmp_58_fu_416     |    0    |    0    |    0    |
|          |  udiv_ln_cast_fu_425  |    0    |    0    |    0    |
|          |     tmp_57_fu_434     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln1350_fu_389   |    0    |    0    |    0    |
|    or    |    or_ln870_fu_398    |    0    |    0    |    0    |
|          |   or_ln870_1_fu_474   |    0    |    0    |    0    |
|          |   or_ln1350_1_fu_515  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln870_fu_457  |    0    |    0    |    0    |
|          |  trunc_ln1350_fu_497  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   680   |   805   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln1350_reg_603 |   18   |
|  add_ln870_reg_593  |   18   |
|    empty_reg_139    |    1   |
|  icmp_ln31_reg_589  |    1   |
|       reg_156       |   64   |
|    rhs_11_reg_648   |    1   |
|     rhs_reg_584     |    1   |
|    tmp_58_reg_633   |    6   |
|  trunc_ln1_reg_608  |   11   |
|   trunc_ln_reg_598  |   11   |
|udiv_ln3_cast_reg_628|    8   |
|  urem_ln870_reg_623 |    8   |
|  wsp11_read_reg_563 |    3   |
|wsp1_2_addr_1_reg_579|   12   |
| wsp1_2_addr_reg_574 |   12   |
|  wsp1_read_reg_568  |    8   |
|  wsp23_read_reg_552 |    3   |
|wsp2_1_addr_1_reg_643|   12   |
| wsp2_1_addr_reg_638 |   12   |
|  wsp2_read_reg_557  |    8   |
|zext_ln1350_7_reg_613|   37   |
| zext_ln870_7_reg_618|   37   |
+---------------------+--------+
|        Total        |   292  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_112 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_318    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_383    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_536    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_544    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  || 2.45343 ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   680  |   805  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   76   |
|  Register |    -   |    -   |   292  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   972  |   881  |
+-----------+--------+--------+--------+--------+
