--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Nov 01 13:47:53 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 83.333333 -name clk0 [get_nets clk_out_c_c]
            301 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 44.267ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              cnt_15__i0  (from clk_out_c_c +)
   Destination:    SB_DFF     D              cnt_15__i23  (to clk_out_c_c +)

   Delay:                  38.933ns  (26.1% logic, 73.9% route), 25 logic levels.

 Constraint Details:

     38.933ns data_path cnt_15__i0 to cnt_15__i23 meets
     83.333ns delay constraint less
      0.133ns L_S requirement (totaling 83.200ns) by 44.267ns

 Path Details: cnt_15__i0 to cnt_15__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              cnt_15__i0 (from clk_out_c_c)
Route         2   e 1.258                                  n24
LUT4        ---     0.408             I1 to CO             cnt_15_add_4_2
Route         2   e 1.158                                  n134
LUT4        ---     0.408             CI to CO             cnt_15_add_4_3
Route         2   e 1.158                                  n135
LUT4        ---     0.408             CI to CO             cnt_15_add_4_4
Route         2   e 1.158                                  n136
LUT4        ---     0.408             CI to CO             cnt_15_add_4_5
Route         2   e 1.158                                  n137
LUT4        ---     0.408             CI to CO             cnt_15_add_4_6
Route         2   e 1.158                                  n138
LUT4        ---     0.408             CI to CO             cnt_15_add_4_7
Route         2   e 1.158                                  n139
LUT4        ---     0.408             CI to CO             cnt_15_add_4_8
Route         2   e 1.158                                  n140
LUT4        ---     0.408             CI to CO             cnt_15_add_4_9
Route         2   e 1.158                                  n141
LUT4        ---     0.408             CI to CO             cnt_15_add_4_10
Route         2   e 1.158                                  n142
LUT4        ---     0.408             CI to CO             cnt_15_add_4_11
Route         2   e 1.158                                  n143
LUT4        ---     0.408             CI to CO             cnt_15_add_4_12
Route         2   e 1.158                                  n144
LUT4        ---     0.408             CI to CO             cnt_15_add_4_13
Route         2   e 1.158                                  n145
LUT4        ---     0.408             CI to CO             cnt_15_add_4_14
Route         2   e 1.158                                  n146
LUT4        ---     0.408             CI to CO             cnt_15_add_4_15
Route         2   e 1.158                                  n147
LUT4        ---     0.408             CI to CO             cnt_15_add_4_16
Route         2   e 1.158                                  n148
LUT4        ---     0.408             CI to CO             cnt_15_add_4_17
Route         2   e 1.158                                  n149
LUT4        ---     0.408             CI to CO             cnt_15_add_4_18
Route         2   e 1.158                                  n150
LUT4        ---     0.408             CI to CO             cnt_15_add_4_19
Route         2   e 1.158                                  n151
LUT4        ---     0.408             CI to CO             cnt_15_add_4_20
Route         2   e 1.158                                  n152
LUT4        ---     0.408             CI to CO             cnt_15_add_4_21
Route         2   e 1.158                                  n153
LUT4        ---     0.408             CI to CO             cnt_15_add_4_22
Route         2   e 1.158                                  n154
LUT4        ---     0.408             CI to CO             cnt_15_add_4_23
Route         2   e 1.158                                  n155
LUT4        ---     0.408             CI to CO             cnt_15_add_4_24
Route         1   e 1.020                                  n156
LUT4        ---     0.408             I3 to O              cnt_15_add_4_25_lut
Route         1   e 1.020                                  n102
                  --------
                   38.933  (26.1% logic, 73.9% route), 25 logic levels.


Passed:  The following path meets requirements by 45.695ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              cnt_15__i0  (from clk_out_c_c +)
   Destination:    SB_DFF     D              cnt_15__i22  (to clk_out_c_c +)

   Delay:                  37.505ns  (26.0% logic, 74.0% route), 24 logic levels.

 Constraint Details:

     37.505ns data_path cnt_15__i0 to cnt_15__i22 meets
     83.333ns delay constraint less
      0.133ns L_S requirement (totaling 83.200ns) by 45.695ns

 Path Details: cnt_15__i0 to cnt_15__i22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              cnt_15__i0 (from clk_out_c_c)
Route         2   e 1.258                                  n24
LUT4        ---     0.408             I1 to CO             cnt_15_add_4_2
Route         2   e 1.158                                  n134
LUT4        ---     0.408             CI to CO             cnt_15_add_4_3
Route         2   e 1.158                                  n135
LUT4        ---     0.408             CI to CO             cnt_15_add_4_4
Route         2   e 1.158                                  n136
LUT4        ---     0.408             CI to CO             cnt_15_add_4_5
Route         2   e 1.158                                  n137
LUT4        ---     0.408             CI to CO             cnt_15_add_4_6
Route         2   e 1.158                                  n138
LUT4        ---     0.408             CI to CO             cnt_15_add_4_7
Route         2   e 1.158                                  n139
LUT4        ---     0.408             CI to CO             cnt_15_add_4_8
Route         2   e 1.158                                  n140
LUT4        ---     0.408             CI to CO             cnt_15_add_4_9
Route         2   e 1.158                                  n141
LUT4        ---     0.408             CI to CO             cnt_15_add_4_10
Route         2   e 1.158                                  n142
LUT4        ---     0.408             CI to CO             cnt_15_add_4_11
Route         2   e 1.158                                  n143
LUT4        ---     0.408             CI to CO             cnt_15_add_4_12
Route         2   e 1.158                                  n144
LUT4        ---     0.408             CI to CO             cnt_15_add_4_13
Route         2   e 1.158                                  n145
LUT4        ---     0.408             CI to CO             cnt_15_add_4_14
Route         2   e 1.158                                  n146
LUT4        ---     0.408             CI to CO             cnt_15_add_4_15
Route         2   e 1.158                                  n147
LUT4        ---     0.408             CI to CO             cnt_15_add_4_16
Route         2   e 1.158                                  n148
LUT4        ---     0.408             CI to CO             cnt_15_add_4_17
Route         2   e 1.158                                  n149
LUT4        ---     0.408             CI to CO             cnt_15_add_4_18
Route         2   e 1.158                                  n150
LUT4        ---     0.408             CI to CO             cnt_15_add_4_19
Route         2   e 1.158                                  n151
LUT4        ---     0.408             CI to CO             cnt_15_add_4_20
Route         2   e 1.158                                  n152
LUT4        ---     0.408             CI to CO             cnt_15_add_4_21
Route         2   e 1.158                                  n153
LUT4        ---     0.408             CI to CO             cnt_15_add_4_22
Route         2   e 1.158                                  n154
LUT4        ---     0.408             CI to CO             cnt_15_add_4_23
Route         2   e 1.158                                  n155
LUT4        ---     0.408             I3 to O              cnt_15_add_4_24_lut
Route         1   e 1.020                                  n103
                  --------
                   37.505  (26.0% logic, 74.0% route), 24 logic levels.


Passed:  The following path meets requirements by 45.833ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              cnt_15__i1  (from clk_out_c_c +)
   Destination:    SB_DFF     D              cnt_15__i23  (to clk_out_c_c +)

   Delay:                  37.367ns  (26.1% logic, 73.9% route), 24 logic levels.

 Constraint Details:

     37.367ns data_path cnt_15__i1 to cnt_15__i23 meets
     83.333ns delay constraint less
      0.133ns L_S requirement (totaling 83.200ns) by 45.833ns

 Path Details: cnt_15__i1 to cnt_15__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              cnt_15__i1 (from clk_out_c_c)
Route         2   e 1.258                                  n23
LUT4        ---     0.408             I1 to CO             cnt_15_add_4_3
Route         2   e 1.158                                  n135
LUT4        ---     0.408             CI to CO             cnt_15_add_4_4
Route         2   e 1.158                                  n136
LUT4        ---     0.408             CI to CO             cnt_15_add_4_5
Route         2   e 1.158                                  n137
LUT4        ---     0.408             CI to CO             cnt_15_add_4_6
Route         2   e 1.158                                  n138
LUT4        ---     0.408             CI to CO             cnt_15_add_4_7
Route         2   e 1.158                                  n139
LUT4        ---     0.408             CI to CO             cnt_15_add_4_8
Route         2   e 1.158                                  n140
LUT4        ---     0.408             CI to CO             cnt_15_add_4_9
Route         2   e 1.158                                  n141
LUT4        ---     0.408             CI to CO             cnt_15_add_4_10
Route         2   e 1.158                                  n142
LUT4        ---     0.408             CI to CO             cnt_15_add_4_11
Route         2   e 1.158                                  n143
LUT4        ---     0.408             CI to CO             cnt_15_add_4_12
Route         2   e 1.158                                  n144
LUT4        ---     0.408             CI to CO             cnt_15_add_4_13
Route         2   e 1.158                                  n145
LUT4        ---     0.408             CI to CO             cnt_15_add_4_14
Route         2   e 1.158                                  n146
LUT4        ---     0.408             CI to CO             cnt_15_add_4_15
Route         2   e 1.158                                  n147
LUT4        ---     0.408             CI to CO             cnt_15_add_4_16
Route         2   e 1.158                                  n148
LUT4        ---     0.408             CI to CO             cnt_15_add_4_17
Route         2   e 1.158                                  n149
LUT4        ---     0.408             CI to CO             cnt_15_add_4_18
Route         2   e 1.158                                  n150
LUT4        ---     0.408             CI to CO             cnt_15_add_4_19
Route         2   e 1.158                                  n151
LUT4        ---     0.408             CI to CO             cnt_15_add_4_20
Route         2   e 1.158                                  n152
LUT4        ---     0.408             CI to CO             cnt_15_add_4_21
Route         2   e 1.158                                  n153
LUT4        ---     0.408             CI to CO             cnt_15_add_4_22
Route         2   e 1.158                                  n154
LUT4        ---     0.408             CI to CO             cnt_15_add_4_23
Route         2   e 1.158                                  n155
LUT4        ---     0.408             CI to CO             cnt_15_add_4_24
Route         1   e 1.020                                  n156
LUT4        ---     0.408             I3 to O              cnt_15_add_4_25_lut
Route         1   e 1.020                                  n102
                  --------
                   37.367  (26.1% logic, 73.9% route), 24 logic levels.

Report: 39.066 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.333333 -name    |             |             |
clk0 [get_nets clk_out_c_c]             |    83.333 ns|    39.066 ns|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  301 paths, 72 nets, and 142 connections (94.0% coverage)


Peak memory: 60407808 bytes, TRCE: 1150976 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
