
Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis

# Written on Thu Sep  6 14:24:34 2018

##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      "C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_ddr\designer\TOP\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 2 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                      Ending                                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                        CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     |     10.000           |     No paths         |     No paths         |     No paths                         
System                                                        COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     |     10.000           |     No paths         |     10.000           |     No paths                         
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     System                                                        |     10.000           |     No paths         |     No paths         |     No paths                         
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     |     10.000           |     No paths         |     No paths         |     No paths                         
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     DDR3_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock          |     Diff grp         |     No paths         |     No paths         |     No paths                         
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
DDR3_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock          CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     |     Diff grp         |     No paths         |     No paths         |     No paths                         
DDR3_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock          DDR3_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock          |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     System                                                        |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     |     10.000           |     10.000           |     5.000            |     5.000                            
=======================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:A[0]
p:A[1]
p:A[2]
p:A[3]
p:A[4]
p:A[5]
p:A[6]
p:A[7]
p:A[8]
p:A[9]
p:A[10]
p:A[11]
p:A[12]
p:A[13]
p:A[14]
p:A[15]
p:BA[0]
p:BA[1]
p:BA[2]
p:CAS_N
p:CK0
p:CK0_N
p:CKE
p:CS_N
p:DM[0]
p:DM[1]
p:DQS[0] (bidir end point)
p:DQS[0] (bidir start point)
p:DQS[1] (bidir end point)
p:DQS[1] (bidir start point)
p:DQS_N[0] (bidir end point)
p:DQS_N[0] (bidir start point)
p:DQS_N[1] (bidir end point)
p:DQS_N[1] (bidir start point)
p:DQ[0] (bidir end point)
p:DQ[0] (bidir start point)
p:DQ[1] (bidir end point)
p:DQ[1] (bidir start point)
p:DQ[2] (bidir end point)
p:DQ[2] (bidir start point)
p:DQ[3] (bidir end point)
p:DQ[3] (bidir start point)
p:DQ[4] (bidir end point)
p:DQ[4] (bidir start point)
p:DQ[5] (bidir end point)
p:DQ[5] (bidir start point)
p:DQ[6] (bidir end point)
p:DQ[6] (bidir start point)
p:DQ[7] (bidir end point)
p:DQ[7] (bidir start point)
p:DQ[8] (bidir end point)
p:DQ[8] (bidir start point)
p:DQ[9] (bidir end point)
p:DQ[9] (bidir start point)
p:DQ[10] (bidir end point)
p:DQ[10] (bidir start point)
p:DQ[11] (bidir end point)
p:DQ[11] (bidir start point)
p:DQ[12] (bidir end point)
p:DQ[12] (bidir start point)
p:DQ[13] (bidir end point)
p:DQ[13] (bidir start point)
p:DQ[14] (bidir end point)
p:DQ[14] (bidir start point)
p:DQ[15] (bidir end point)
p:DQ[15] (bidir start point)
p:GPIO_OUT[0]
p:GPIO_OUT[1]
p:GPIO_OUT[2]
p:GPIO_OUT[3]
p:INT_RESET_N
p:ODT
p:RAS_N
p:RESET_N
p:RESET_N_0
p:SHIELD0
p:SHIELD1
p:SPISCLKO
p:SPISDI
p:SPISDO
p:SPISS
p:TCK
p:TDI
p:TDO
p:TMS
p:TRSTB
p:UART_RX
p:UART_TX
p:WE_N


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
