============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 09 2025  04:47:25 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (784 ps) Setup Check with Pin reg_latch_reg[6][23][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[4][23][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][23][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     234                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     784                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0       0    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  reg_latch_reg[4][23][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[4][23][7]/CLK -       -      R     (arrival)   2048    -     1     0       0    (-,-) 
  reg_latch_reg[4][23][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.0    37   113     113    (-,-) 
  reg_latch[4][23][7]         -       -      -     (net)          -    -     -     -       -    (-,-) 
  g117769/X                   -       D0->X  F     mux2_1x        2  5.4    47   119     232    (-,-) 
  n_1482                      -       -      -     (net)          -    -     -     -       -    (-,-) 
  reg_latch_reg[6][23][7]/D   <<<     -      F     sdffrq_1x      2    -     -     0     232    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   2048  0.0     1     0    1250    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  reg_latch_reg[6][23][7]/CLK <<<     -     R     sdffrq_1x   2048    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------


