Emile Aarts , Jan Korst, Simulated annealing and Boltzmann machines: a stochastic approach to combinatorial optimization and neural computing, John Wiley & Sons, Inc., New York, NY, 1989
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Preston Briggs , Keith D. Cooper , Linda Torczon, Improvements to graph coloring register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.3, p.428-455, May 1994[doi>10.1145/177492.177575]
Chaitin, G.J., Auslander, M. A., Chandra, A. K., Cocke, J., Hopkins, M. E., and Markstein, P. 1981. Register allocation via coloring. Computer Language, 6, 47--57.
Jeonghun Cho , Yunheung Paek , David Whalley, Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513853]
Keith D. Cooper , Timothy J. Harvey, Compiler-controlled memory, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.2-11, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291010]
Keith D. Cooper , Nathaniel McIntosh, Enhanced code compression for embedded RISC processors, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.139-149, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301655]
Jack W. Davidson , Sanjay Jinturkar, Memory access coalescing: a technique for eliminating redundant memory accesses, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.186-195, June 20-24, 1994, Orlando, Florida, USA[doi>10.1145/178243.178259]
Lal George , Andrew W. Appel, Iterated register coalescing, Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.208-218, January 21-24, 1996, St. Petersburg Beach, Florida, USA[doi>10.1145/237721.237777]
Jonathan Gross , Jay Yellen, Graph theory and its applications, CRC Press, Inc., Boca Raton, FL, 1999
Jens Knoop , Oliver RÃ¼thing , Bernhard Steffen, Lazy code motion, Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, p.224-234, June 15-19, 1992, San Francisco, California, USA[doi>10.1145/143095.143136]
R. Leupers , D. Kotte, Variable partitioning for dual memory bank DSPs, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.1121-1124, May 07-11, 2001[doi>10.1109/ICASSP.2001.941118]
Mach-SUIF Backend Compiler, 2000. The Machine-SUIF 2.1 compiler documentation set. Harvard University, Sept. http://ececs.harvard.edu/hube/research/machsuif.html.
Christos H. Papadimitriou , Kenneth Steiglitz, Combinatorial optimization: algorithms and complexity, Prentice-Hall, Inc., Upper Saddle River, NJ, 1982
Powell, B., Lee, E.A., and Newman, W.C. 1992. Direct synthesis of optimized DSP assembly code from signal flow block diagrams. Proceedings International Conference on Acoustics, Speech, and Signal Processing. 553--556.
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.234-243, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237193]
Stanford SUIF Compiler Infrastructure, 2000. The SUIF 2 Compiler Documentation Set, Stanford University, Sep. http://suif.stanford.edu/suif/index.html.
Ashok Sudarsanam , Sharad Malik, Simultaneous reference allocation in code generation for dual data memory bank ASIPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.242-264, April 2000[doi>10.1145/335043.335047]
Xiaotong Zhuang , Santosh Pande , John S. Greenland, Jr., A Framework for Parallelizing Load/Stores on Embedded Processors, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.68, September 22-25, 2002
