m255
K4
z2
!s12c _opt1
Z0 !s99 nomlopt
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/taka/RISCV/mmRISC-1/simulation/modelsim/riscv-tests
T_opt
!s110 1698028021
VbYblOl0U`3Z_dm8LKzHK[3
Z2 04 6 4 work tb_TOP fast 0
=1-001c42dda4a5-6535d9f5-67-990
!s124 OEM10U141 
Z3 o-quiet -auto_acc_if_foreign -work work -L altera_mf_ver +acc
Z4 tCvgOpt 0
n@_opt
OL;O;2021.2;73
R1
T_opt1
!s110 1723530941
Vj@CT`=5PkN>XIJS6ZYWi]0
R2
=1-001c42dda4a5-66bafebd-11-1a1c
R0
!s12b OEM100
!s124 OEM10U140 
R3
R4
n@_opt1
OL;O;2023.3;77
vAHB_ARB
Z5 2../../../verilog/chip/chip_top_wrap.v|../../../verilog/chip/chip_top.v|../../../verilog/cjtag/cjtag_2_jtag.v|../../../verilog/cjtag/cjtag_adapter.v|../../../verilog/ram/ram.v|../../../verilog/port/port.v|../../../verilog/uart/uart.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/i2c/i2c.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v|../../../verilog/i2c/i2c_slave_model.v|../../../verilog/spi/spi.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v|../../../verilog/int_gen/int_gen.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/cpu/cpu_top.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fpu32.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/debug/debug_top.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dm.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v|../../../verilog/ahb_sdram/model/sdr.v|./tb_TOP.v
Z6 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z7 !s110 1723530940
!i10b 1
!s100 eaN94b>U]PA5R74FbKhHa3
I6WenfAGc2FI@4jGH_UVBN1
S1
Z8 dZ:/Documents/CQ/RISCV/mmRISC/mmRISC-1/simulation/modelsim/riscv-tests
Z9 w1681220345
Z10 8../../../verilog/ahb_matrix/ahb_arb.v
Z11 F../../../verilog/ahb_matrix/ahb_arb.v
!i122 3
L0 16 188
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 OL;L;2023.3;77
r1
!s85 0
31
Z14 !s108 1723530939.000000
Z15 !s107 ../../../verilog/ahb_sdram/model/sdr_parameters.vh|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/timescale.v|../../../verilog/common/defines_core.v|../../../verilog/common/defines_chip.v|./tb_TOP.v|../../../verilog/ahb_sdram/model/sdr.v|../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/debug/debug_dm.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_top.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_fpu32.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_top.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/int_gen/int_gen.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v|../../../verilog/spi/spi.v|../../../verilog/i2c/i2c_slave_model.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v|../../../verilog/i2c/i2c.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/uart.v|../../../verilog/port/port.v|../../../verilog/ram/ram.v|../../../verilog/cjtag/cjtag_adapter.v|../../../verilog/cjtag/cjtag_2_jtag.v|../../../verilog/chip/chip_top.v|../../../verilog/chip/chip_top_wrap.v|
Z16 !s90 -reportprogress|300|-work|work|-sv|+incdir+../../../verilog/common|+incdir+../../../verilog/ahb_sdram/model|+incdir+../../../verilog/i2c/i2c/trunk/rtl/verilog|-timescale=1ns/100ps|+define+RISCV_TESTS|+define+SIMULATION|+define+den512Mb|+define+sg75|+define+x16|+define+BUS_INTERVENTION_01|+define+TOHOST=32'h90001000|../../../verilog/chip/chip_top_wrap.v|../../../verilog/chip/chip_top.v|../../../verilog/cjtag/cjtag_2_jtag.v|../../../verilog/cjtag/cjtag_adapter.v|../../../verilog/ram/ram.v|../../../verilog/port/port.v|../../../verilog/uart/uart.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/i2c/i2c.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v|../../../verilog/i2c/i2c_slave_model.v|../../../verilog/spi/spi.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v|../../../verilog/int_gen/int_gen.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/cpu/cpu_top.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fpu32.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/debug/debug_top.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dm.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v|../../../verilog/ahb_sdram/model/sdr.v|./tb_TOP.v|
!i113 0
Z17 o-work work -sv -timescale=1ns/100ps -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z18 !s92 -work work -sv +incdir+../../../verilog/common +incdir+../../../verilog/ahb_sdram/model +incdir+../../../verilog/i2c/i2c/trunk/rtl/verilog -timescale=1ns/100ps +define+RISCV_TESTS +define+SIMULATION +define+den512Mb +define+sg75 +define+x16 +define+BUS_INTERVENTION_01 +define+TOHOST=32'h90001000 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@a@h@b_@a@r@b
vAHB_ARB_RB
R5
R6
R7
!i10b 1
!s100 AZ7fP0fVd>ieWXamQ5;5k1
I;Fcmm8J4Q38bnoUdJ4zVn0
S1
R8
R9
R10
R11
!i122 3
L0 208 73
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@a@h@b_@a@r@b_@r@b
vAHB_INTERCONNECT
R5
R6
R7
!i10b 1
!s100 fNYem:X9g8KQa>:<Kz;2j2
IK;Ro^Z[9feSHJc@PCdkfY3
S1
R8
R9
8../../../verilog/ahb_matrix/ahb_interconnect.v
F../../../verilog/ahb_matrix/ahb_interconnect.v
!i122 3
L0 16 420
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@a@h@b_@i@n@t@e@r@c@o@n@n@e@c@t
vahb_lite_sdram
R5
R6
R7
!i10b 1
!s100 afo3CY_@W]=lY]l0^UccV0
IX^2D_=TLX=d:=k[M]5RJz3
S1
R8
Z19 w1681023139
8../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v
F../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v
!i122 3
L0 6 304
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vAHB_MASTER_PORT
R5
R6
R7
!i10b 1
!s100 6mS;d_e[9^X35odV@MIl@0
I^6k>:>MYUb`e5W<U>4KGN1
S1
R8
R19
8../../../verilog/ahb_matrix/ahb_master_port.v
F../../../verilog/ahb_matrix/ahb_master_port.v
!i122 3
L0 16 179
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@a@h@b_@m@a@s@t@e@r_@p@o@r@t
vAHB_MATRIX
R5
R6
R7
!i10b 1
!s100 CMJnW33J9jM5eANA9ZezC2
I9oE:RPJn1g?dNSzZc<ILY2
S1
R8
R19
8../../../verilog/ahb_matrix/ahb_top.v
F../../../verilog/ahb_matrix/ahb_top.v
!i122 3
L0 16 249
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@a@h@b_@m@a@t@r@i@x
vAHB_SLAVE_PORT
R5
R6
R7
!i10b 1
!s100 VGhV_RB>Yi2EV<?SY`@dA3
I<HP?F]odNf3D>Xl^eR=233
S1
R8
R19
8../../../verilog/ahb_matrix/ahb_slave_port.v
F../../../verilog/ahb_matrix/ahb_slave_port.v
!i122 3
L0 16 194
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@a@h@b_@s@l@a@v@e_@p@o@r@t
vBEFF
R6
!s110 1698028020
!i10b 1
!s100 ^FTR>knmH]=UYGcYff1VL0
ITAjHAWX7?IHmXS46=mgkV1
S1
R8
w1696508577
Z20 8../../../verilog/cjtag/cjtag_2_jtag.v
Z21 F../../../verilog/cjtag/cjtag_2_jtag.v
!i122 2
L0 316 30
R12
OL;L;2021.2;73
r1
!s85 0
31
!s108 1698028020.000000
R15
R16
!i113 0
R17
R18
R4
n@b@e@f@f
vBUS_M_AHB
R5
R6
R7
!i10b 1
!s100 ?U@UaZ:O8@aFb`e1ed<L;0
IDEY;9@QY0_h>MN6YMPD[d0
S1
R8
w1698026543
8../../../verilog/mmRISC/bus_m_ahb.v
F../../../verilog/mmRISC/bus_m_ahb.v
!i122 3
L0 16 251
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@b@u@s_@m_@a@h@b
vCHECK_FTYPE
R5
R6
R7
!i10b 1
!s100 H9=GT4=olN760jjLEYF^`2
IOK?g<V3hdCz^gK5G0PYZa3
S1
R8
Z22 w1722598824
Z23 8../../../verilog/cpu/cpu_fpu32.v
Z24 F../../../verilog/cpu/cpu_fpu32.v
!i122 3
L0 2413 44
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@h@e@c@k_@f@t@y@p@e
vCHIP_TOP
R5
R6
Z25 !s110 1723530939
!i10b 1
!s100 kgRzQ`UW?QR1:i0:Kn8zf0
IE<;=QiP<;aS8fi_nGUIHR3
S1
R8
w1722091031
8../../../verilog/chip/chip_top.v
F../../../verilog/chip/chip_top.v
!i122 3
L0 206 1130
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@h@i@p_@t@o@p
vCHIP_TOP_WRAP
R5
R6
R25
!i10b 1
!s100 zMXn^P`VTKoEO13fL82zO3
I9;]3<hJTkNJ[5kEo]RAYa1
S1
R8
w1722090986
8../../../verilog/chip/chip_top_wrap.v
F../../../verilog/chip/chip_top_wrap.v
!i122 3
L0 202 193
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@h@i@p_@t@o@p_@w@r@a@p
vCJTAG_2_JTAG
R5
R6
R25
!i10b 1
!s100 ]1M@jfo74d]`WMTY<l:PY2
IoK@fFK`21F>:A[lz`Fd1N1
S1
R8
w1722091639
R20
R21
!i122 3
L0 89 277
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@j@t@a@g_2_@j@t@a@g
vCJTAG_ADAPTER
R5
R6
R25
!i10b 1
!s100 :UG`5e8Mn9QPT0DWN1h[H2
I?>Q2g:k67cCIn_V0C8lbX3
S1
R8
w1722091650
8../../../verilog/cjtag/cjtag_adapter.v
F../../../verilog/cjtag/cjtag_adapter.v
!i122 3
L0 19 32
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@j@t@a@g_@a@d@a@p@t@e@r
vCPU_CSR
R5
R6
R7
!i10b 1
!s100 3jg3Z=9@0KP>fI;iadMRc0
I4LNSVA_hde?BkIi]3C_h=3
S1
R8
R9
8../../../verilog/cpu/cpu_csr.v
F../../../verilog/cpu/cpu_csr.v
!i122 3
L0 168 788
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@c@s@r
vCPU_CSR_DBG
R5
R6
R7
!i10b 1
!s100 Q606Qc1TMGbzf^eIG=khz2
I31h@2LDgI5@Ag1zbY@ek23
S1
R8
w1722439107
8../../../verilog/cpu/cpu_csr_dbg.v
F../../../verilog/cpu/cpu_csr_dbg.v
!i122 3
L0 82 905
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@c@s@r_@d@b@g
vCPU_CSR_INT
R5
R6
R7
!i10b 1
!s100 3INMJ_^f4=Pa@D_XkIKo@2
I7J3II0X6i5DI3CH=g5jQn3
S1
R8
w1699861139
8../../../verilog/cpu/cpu_csr_int.v
F../../../verilog/cpu/cpu_csr_int.v
!i122 3
L0 50 557
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@c@s@r_@i@n@t
vCPU_DATAPATH
R5
R6
R7
!i10b 1
!s100 mmMOm`z0c;dh>nec>R74:3
I6OoolzZP5:>MI>M:?X:ij2
S1
R8
w1694133864
8../../../verilog/cpu/cpu_datapath.v
F../../../verilog/cpu/cpu_datapath.v
!i122 3
L0 18 815
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@d@a@t@a@p@a@t@h
vCPU_DEBUG
R5
R6
R7
!i10b 1
!s100 MBS6<K3kK:=>;Tz@P0]4`1
IaJ;hZOAWD@50G6mGW<NGz0
S1
R8
w1722764793
8../../../verilog/cpu/cpu_debug.v
F../../../verilog/cpu/cpu_debug.v
!i122 3
L0 18 794
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@d@e@b@u@g
vCPU_FETCH
R5
R6
R7
!i10b 1
!s100 4D6b:MgWBF;gfaMB>c^4z3
IVkH[>`L2XZ1FoFZPU7?J;3
S1
R8
w1710726065
8../../../verilog/cpu/cpu_fetch.v
F../../../verilog/cpu/cpu_fetch.v
!i122 3
L0 128 582
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@f@e@t@c@h
vCPU_FPU32
R5
R6
R7
!i10b 1
!s100 eiX^noHWKNF:FH7Y9@m@Q3
IaO1@hFkGKQYF@82<dLZQ83
S1
R8
R22
R23
R24
!i122 3
L0 89 2319
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@f@p@u32
vCPU_PIPELINE
R5
R6
R7
!i10b 1
!s100 SX[LNYoM71;T;CT_^YUac2
IY;D_;D]ZT9S@L[S[EDL<^1
S1
R8
w1722764362
8../../../verilog/cpu/cpu_pipeline.v
F../../../verilog/cpu/cpu_pipeline.v
!i122 3
L0 80 2583
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@p@i@p@e@l@i@n@e
vCPU_TOP
R5
R6
R7
!i10b 1
!s100 KX][XJBSa=C<[gPBIk5n?2
I>0:5YGIW600AR2]Z1_ij^3
S1
R8
w1722764543
8../../../verilog/cpu/cpu_top.v
F../../../verilog/cpu/cpu_top.v
!i122 3
L0 20 1010
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@p@u_@t@o@p
vCSR_MTIME
R5
R6
R7
!i10b 1
!s100 1[n`kQ]:>7ST?fX[KagQj2
IAFDef^F8o@_3@S1lj@Z;j2
S1
R8
R19
8../../../verilog/mmRISC/csr_mtime.v
F../../../verilog/mmRISC/csr_mtime.v
!i122 3
L0 59 307
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@c@s@r_@m@t@i@m@e
vDEBUG_CDC
R5
R6
R7
!i10b 1
!s100 KFRF:l`9?@mbj^GFMCY9a2
Ih[Ug1VA>LTaQ]c80^amWn1
S1
R8
R19
8../../../verilog/debug/debug_cdc.v
F../../../verilog/debug/debug_cdc.v
!i122 3
L0 14 111
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@d@e@b@u@g_@c@d@c
vDEBUG_DM
R5
R6
R7
!i10b 1
!s100 7AA`V];XSKW0FFF_3zzVJ0
InF>Z^KBU630QET9=7QKf;2
S1
R8
w1694143364
8../../../verilog/debug/debug_dm.v
F../../../verilog/debug/debug_dm.v
!i122 3
L0 99 1403
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@d@e@b@u@g_@d@m
vDEBUG_DTM_JTAG
R5
R6
R7
!i10b 1
!s100 DV98;heJb0JXlGMjPTNEB2
I1D5V:a<hZ;TFDz_cE8el82
S1
R8
w1722082957
8../../../verilog/debug/debug_dtm_jtag.v
F../../../verilog/debug/debug_dtm_jtag.v
!i122 3
L0 33 504
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@d@e@b@u@g_@d@t@m_@j@t@a@g
vDEBUG_TOP
R5
R6
R7
!i10b 1
!s100 jGKBT6=E@T9L<UHER1De90
I;DUbmEzm=F>^RDQKlJ__O3
S1
R8
w1686052427
8../../../verilog/debug/debug_top.v
F../../../verilog/debug/debug_top.v
!i122 3
L0 95 196
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@d@e@b@u@g_@t@o@p
vFADD_CORE
R5
R6
R7
!i10b 1
!s100 cV2gk4;]hHSbi=86;i53H2
IB4gWmTGESb@@>gki0_]PY3
S1
R8
R22
R23
R24
!i122 3
L0 3741 172
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@a@d@d_@c@o@r@e
vFADD_SPECIAL_NUMBER
R5
R6
R7
!i10b 1
!s100 o7W8KI^VQGE8D<C9cb28f3
I2=@NQF50fMj?@]VM=[S1]3
S1
R8
R22
R23
R24
!i122 3
L0 2461 134
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@a@d@d_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFCVT_F2I
R5
R6
R7
!i10b 1
!s100 Aihz<C=zM?a:Y6NAYJHPo0
IbAP5^jK^_Ub[EE61_3GcI2
S1
R8
R22
R23
R24
!i122 3
L0 4080 190
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@c@v@t_@f2@i
vFCVT_I2F
R5
R6
R7
!i10b 1
!s100 L[_a326`_?zlA5ioIJfS=3
IaTz=W8k0L_jT:6RoKm>=Q1
S1
R8
R22
R23
R24
!i122 3
L0 4297 97
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@c@v@t_@i2@f
vFDIV_SPECIAL_NUMBER
R5
R6
R7
!i10b 1
!s100 DLJO^bjIA<INUY345bohF2
IENeABh[Kk71Kag353kQk52
S1
R8
R22
R23
R24
!i122 3
L0 2804 142
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@d@i@v_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vfifo4
R5
R6
R25
!i10b 1
!s100 o<@ON_za9@T;azlHYGaMS0
IR:R7d88e[1PGE7IP3K[4m1
S1
R8
R19
8../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v
F../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v
Z26 8../../../verilog/i2c/i2c/trunk/rtl/verilog/timescale.v
Z27 F../../../verilog/i2c/i2c/trunk/rtl/verilog/timescale.v
!i122 3
L0 59 73
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vFIND_1ST_ONE_IN_FRAC27
R5
R6
R7
!i10b 1
!s100 SzodiFbXO76R7ZYRYWV4e1
I3a_hFi?M<FPg^4MZ67Dlo1
S1
R8
R22
R23
R24
!i122 3
L0 3027 31
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c27
vFIND_1ST_ONE_IN_FRAC66
R5
R6
R7
!i10b 1
!s100 dQd@N8Z@12`?:GzXd;BnE1
ILFRHJGZ8K5Q0FKfjScWe<2
S1
R8
R22
R23
R24
!i122 3
L0 3063 31
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c66
vFIND_1ST_ONE_IN_FRAC70
R5
R6
R7
!i10b 1
!s100 WTghnS0IeC;gdn89ffO9h2
I?M4ZEVeROUiLAkHj];mPC2
S1
R8
R22
R23
R24
!i122 3
L0 3099 31
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c70
vFLOAT32_FROM_INNER79
R5
R6
R7
!i10b 1
!s100 =eN@YVNe>7cJgAMVnN=V51
I1MFf1zQG4]zOEdXbDN=Tf3
S1
R8
R22
R23
R24
!i122 3
L0 3452 282
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@l@o@a@t32_@f@r@o@m_@i@n@n@e@r79
vFMADD_SPECIAL_NUMBER
R5
R6
R7
!i10b 1
!s100 _V1z;?@XKl0c<YLd>XQG=3
IXOE5M_T9lYEZ1k`TEP7MD2
S1
R8
R22
R23
R24
!i122 3
L0 2748 52
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@m@a@d@d_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFMUL_CORE
R5
R6
R7
!i10b 1
!s100 7T]@8:O;=zQbSb`[Rm:eY0
IJ`EcTPib0H3Q31fU]2`E>3
S1
R8
R22
R23
R24
!i122 3
L0 3920 104
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@m@u@l_@c@o@r@e
vFMUL_SPECIAL_NUMBER
R5
R6
R7
!i10b 1
!s100 WjcB?iDO8TU1DJlHcC81i3
IMl6ilo6hONm_U7YS99nWz3
S1
R8
R22
R23
R24
!i122 3
L0 2600 127
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@m@u@l_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFRAC27_ROUND_FRAC66
R5
R6
R7
!i10b 1
!s100 @MzN_VJ3HlzoCmz520=8?3
IbflE7?Kj2@i_X?V2SbfOT1
S1
R8
R22
R23
R24
!i122 3
L0 3286 43
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@r@a@c27_@r@o@u@n@d_@f@r@a@c66
vFRAC70_ROUND_FRAC132
R5
R6
R7
!i10b 1
!s100 nI2:P@bfJDHCD8;@[R[n?2
IUzVo`DHO78UH:QzSY5]M53
S1
R8
R22
R23
R24
!i122 3
L0 3335 43
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@r@a@c70_@r@o@u@n@d_@f@r@a@c132
vFSQRT_SPECIAL_NUMBER
R5
R6
R7
!i10b 1
!s100 ;=iK2hiWb3_bLXIROjeK@2
I[gG>@13A6PoEoRS>2F0z>1
S1
R8
R22
R23
R24
!i122 3
L0 2950 72
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@f@s@q@r@t_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vI2C
R5
R6
R25
!i10b 1
!s100 :9RTf84<UMH^J6<]MZHGC1
IPekB?70bX^Rd<mKGX7no]3
S1
R8
R19
8../../../verilog/i2c/i2c.v
F../../../verilog/i2c/i2c.v
!i122 3
L0 55 104
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@i2@c
vi2c_master_bit_ctrl
R5
R6
R25
!i10b 1
!s100 5GT9@M<TH_CPLXlA14j]K0
IE@H?SEEHJ>095efZb`YkD2
S1
R8
R19
8../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
F../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
R26
R27
!i122 3
L0 143 434
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vi2c_master_byte_ctrl
R5
R6
R25
!i10b 1
!s100 >3Gmf:d1R;6>mboZD>lih3
IOeOzk5kL@_<Q5;0W8EJc<0
S1
R8
R19
8../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
F../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
R26
R27
!i122 3
L0 75 270
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vi2c_master_top
R5
R6
R25
!i10b 1
!s100 Bk;O0CR3I^gY8[SflQeUC2
ILiK@FOVN[3dVzCc:Zmi6C2
S1
R8
R19
8../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
F../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
R26
R27
!i122 3
L0 78 223
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vi2c_slave_model
R5
R6
R25
!i10b 1
!s100 3FDHj?>b1oGbT3j^^0Q@f1
IXCHAPfMH`9l]D2z2nl5aJ0
S1
R8
R19
8../../../verilog/i2c/i2c_slave_model.v
F../../../verilog/i2c/i2c_slave_model.v
R26
R27
!i122 3
L0 71 299
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vINNER79_FROM_FLOAT32
R5
R6
R7
!i10b 1
!s100 6UYcQo2]=e:6JTQ9B^@190
IDj`g>lNecB1z:dGmVo8KB0
S1
R8
R22
R23
R24
!i122 3
L0 3388 54
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@i@n@n@e@r79_@f@r@o@m_@f@l@o@a@t32
vINT_GEN
R5
R6
R7
!i10b 1
!s100 _=G`?1D:HZnz<;:>fDb0W2
IPlI6<;iAf95Wa<eX8^`hi0
S1
R8
R19
8../../../verilog/int_gen/int_gen.v
F../../../verilog/int_gen/int_gen.v
!i122 3
L0 32 113
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@i@n@t_@g@e@n
vmmRISC
R5
R6
R7
!i10b 1
!s100 0fDgQRjd^g4T?WF::Pe[B3
IGc8l3B[Fia^Z_?VengPFl3
S1
R8
w1688261347
8../../../verilog/mmRISC/mmRISC.v
F../../../verilog/mmRISC/mmRISC.v
!i122 3
L0 20 518
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
nmm@r@i@s@c
vPORT
R5
R6
R25
!i10b 1
!s100 :W[:Mc2MBSX;clDTX`gU[0
IPg90<EQGC]ojFCSYb0P=m0
S1
R8
R19
8../../../verilog/port/port.v
F../../../verilog/port/port.v
!i122 3
L0 35 150
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@p@o@r@t
vRAM
R5
R6
R25
!i10b 1
!s100 N?lN^@4gfC_h<V9dU3m8P0
Ij6K>fG7bUQzN[fI8271hY0
S1
R8
R19
8../../../verilog/ram/ram.v
F../../../verilog/ram/ram.v
!i122 3
L0 16 261
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@r@a@m
vROUND_JUDGMENT
R5
R6
R7
!i10b 1
!s100 cNCK4<ZZ7]fY`5Rh:<gnM3
IanMMMbDI[9X1OIFO<>XS]3
S1
R8
R22
R23
R24
!i122 3
L0 3215 65
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@r@o@u@n@d_@j@u@d@g@m@e@n@t
vsasc_brg
R5
R6
R25
!i10b 1
!s100 W<0`ZTDQjKVmgJSdeP8;K0
IoGe7TGcLm[YQF9CV3nLRU2
S1
R8
R19
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
R26
R27
!i122 3
L0 84 72
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vsasc_fifo4
R5
R6
R25
!i10b 1
!s100 S6fmYY2@bUN5V^VFZ:XGG2
IF8^31B5cjUkEDZL350ZBT0
S1
R8
R19
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
R26
R27
!i122 3
L0 60 71
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vsasc_top
R5
R6
R25
!i10b 1
!s100 gn1K2_L2TB:@An=S=BeAe1
IgR5?08>gD@nZITGgCDoW=0
S1
R8
R19
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
R26
R27
!i122 3
L0 73 232
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vsdr
R5
R6
R7
!i10b 1
!s100 ?5TKMQHbRGJBc6o:1KaOo0
I=87L@BK?M8E[RLo4;YX>90
S1
R8
R19
8../../../verilog/ahb_sdram/model/sdr.v
F../../../verilog/ahb_sdram/model/sdr.v
F../../../verilog/ahb_sdram/model/sdr_parameters.vh
!i122 3
L0 48 1230
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vSHIFT_RIGHT_FRAC27
R5
R6
R7
!i10b 1
!s100 ?7B=YoACc=2adz[`<2l7S1
Inf>Pn1gBT[LUVm?LWOT7>1
S1
R8
R22
R23
R24
!i122 3
L0 3135 22
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c27
vSHIFT_RIGHT_FRAC66
R5
R6
R7
!i10b 1
!s100 llYbA3`g<cQe<8;;63hOH3
INkaS2<QlKk3[I_D]AII253
S1
R8
R22
R23
R24
!i122 3
L0 3162 22
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c66
vSHIFT_RIGHT_FRAC70
R5
R6
R7
!i10b 1
!s100 C2gBiFlkcRdXhiNOiNajj0
IP]jGPjNgjzJCnA2`2W?zh2
S1
R8
R22
R23
R24
!i122 3
L0 3189 22
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c70
vsimple_spi_top
R5
R6
R25
!i10b 1
!s100 8j2ad;d44m5B=U1OBWj7n0
Im597oV:UR2JM;;;NHXA:e0
S1
R8
R19
8../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v
F../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v
R26
R27
!i122 3
L0 73 252
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
vSPI
R5
R6
R25
!i10b 1
!s100 W;S>eGc_o76LW8T7f8T`J2
IB]=ClXj[AP:ObV=LF_Eaz3
S1
R8
R19
8../../../verilog/spi/spi.v
F../../../verilog/spi/spi.v
!i122 3
L0 60 148
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@s@p@i
vtb_TOP
R5
R6
R7
!i10b 1
!s100 Z2ZlWzO:7T0z35ILbZhNm3
ImGe3n6cCYTk:Cg`k11=bh0
S1
R8
w1723530918
8./tb_TOP.v
F./tb_TOP.v
!i122 3
L0 36 383
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
ntb_@t@o@p
vUART
R5
R6
R25
!i10b 1
!s100 ;DfS9VR=VC<lMC7bZbZ[l0
IfRLD@jQWR:b[OCY]NAo6>2
S1
R8
R19
8../../../verilog/uart/uart.v
F../../../verilog/uart/uart.v
!i122 3
L0 53 216
R12
R13
r1
!s85 0
31
R14
R15
R16
!i113 0
R17
R18
R4
n@u@a@r@t
