
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000195e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  0000195e  000019f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000011c  00800060  00800060  000019f2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000019f2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001a50  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000028  00000000  00000000  00001a90  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003669  00000000  00000000  00001ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006ed  00000000  00000000  00005121  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000198f  00000000  00000000  0000580e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000378  00000000  00000000  000071a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006a1  00000000  00000000  00007518  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000275f  00000000  00000000  00007bb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  0000a318  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	10 c0       	rjmp	.+32     	; 0x22 <__ctors_end>
       2:	1f c0       	rjmp	.+62     	; 0x42 <__bad_interrupt>
       4:	1e c0       	rjmp	.+60     	; 0x42 <__bad_interrupt>
       6:	1d c0       	rjmp	.+58     	; 0x42 <__bad_interrupt>
       8:	1c c0       	rjmp	.+56     	; 0x42 <__bad_interrupt>
       a:	1b c0       	rjmp	.+54     	; 0x42 <__bad_interrupt>
       c:	1a c0       	rjmp	.+52     	; 0x42 <__bad_interrupt>
       e:	19 c0       	rjmp	.+50     	; 0x42 <__bad_interrupt>
      10:	18 c0       	rjmp	.+48     	; 0x42 <__bad_interrupt>
      12:	17 c0       	rjmp	.+46     	; 0x42 <__bad_interrupt>
      14:	16 c0       	rjmp	.+44     	; 0x42 <__bad_interrupt>
      16:	15 c0       	rjmp	.+42     	; 0x42 <__bad_interrupt>
      18:	14 c0       	rjmp	.+40     	; 0x42 <__bad_interrupt>
      1a:	13 c0       	rjmp	.+38     	; 0x42 <__bad_interrupt>
      1c:	12 c0       	rjmp	.+36     	; 0x42 <__bad_interrupt>
      1e:	11 c0       	rjmp	.+34     	; 0x42 <__bad_interrupt>
      20:	10 c0       	rjmp	.+32     	; 0x42 <__bad_interrupt>

00000022 <__ctors_end>:
      22:	11 24       	eor	r1, r1
      24:	1f be       	out	0x3f, r1	; 63
      26:	cf e5       	ldi	r28, 0x5F	; 95
      28:	d2 e0       	ldi	r29, 0x02	; 2
      2a:	de bf       	out	0x3e, r29	; 62
      2c:	cd bf       	out	0x3d, r28	; 61

0000002e <__do_clear_bss>:
      2e:	21 e0       	ldi	r18, 0x01	; 1
      30:	a0 e6       	ldi	r26, 0x60	; 96
      32:	b0 e0       	ldi	r27, 0x00	; 0
      34:	01 c0       	rjmp	.+2      	; 0x38 <.do_clear_bss_start>

00000036 <.do_clear_bss_loop>:
      36:	1d 92       	st	X+, r1

00000038 <.do_clear_bss_start>:
      38:	ac 37       	cpi	r26, 0x7C	; 124
      3a:	b2 07       	cpc	r27, r18
      3c:	e1 f7       	brne	.-8      	; 0x36 <.do_clear_bss_loop>
      3e:	b4 d3       	rcall	.+1896   	; 0x7a8 <main>
      40:	8c cc       	rjmp	.-1768   	; 0xfffff95a <__eeprom_end+0xff7ef95a>

00000042 <__bad_interrupt>:
      42:	de cf       	rjmp	.-68     	; 0x0 <__vectors>

00000044 <USART_Receive>:
uint8_t lastBankAccessed = 0;


// Receive USART data
uint8_t USART_Receive(void) {
	while ( !(UCSRA & (1<<RXC)) ); // Wait for data to be received
      44:	5f 9b       	sbis	0x0b, 7	; 11
      46:	fe cf       	rjmp	.-4      	; 0x44 <USART_Receive>
	return UDR; // Get and return received data from buffer
      48:	8c b1       	in	r24, 0x0c	; 12
}
      4a:	08 95       	ret

0000004c <USART_Transmit>:

// Transmit USART data
void USART_Transmit(unsigned char data) {
	while ( !( UCSRA & (1<<UDRE)) ); // Wait for empty transmit buffer
      4c:	5d 9b       	sbis	0x0b, 5	; 11
      4e:	fe cf       	rjmp	.-4      	; 0x4c <USART_Transmit>
	UDR = data;
      50:	8c b9       	out	0x0c, r24	; 12
      52:	08 95       	ret

00000054 <usart_read_bytes>:
}

// Read 1-256 bytes from the USART 
void usart_read_bytes(int count) {
      54:	0f 93       	push	r16
      56:	1f 93       	push	r17
      58:	cf 93       	push	r28
      5a:	df 93       	push	r29
      5c:	8c 01       	movw	r16, r24
	for (int x = 0; x < count; x++) {
      5e:	c0 e7       	ldi	r28, 0x70	; 112
      60:	d0 e0       	ldi	r29, 0x00	; 0
      62:	ce 01       	movw	r24, r28
      64:	80 57       	subi	r24, 0x70	; 112
      66:	90 40       	sbci	r25, 0x00	; 0
      68:	80 17       	cp	r24, r16
      6a:	91 07       	cpc	r25, r17
      6c:	1c f4       	brge	.+6      	; 0x74 <usart_read_bytes+0x20>
		receivedBuffer[x] = USART_Receive();
      6e:	ea df       	rcall	.-44     	; 0x44 <USART_Receive>
      70:	89 93       	st	Y+, r24
      72:	f7 cf       	rjmp	.-18     	; 0x62 <usart_read_bytes+0xe>
	}
}
      74:	df 91       	pop	r29
      76:	cf 91       	pop	r28
      78:	1f 91       	pop	r17
      7a:	0f 91       	pop	r16
      7c:	08 95       	ret

0000007e <usart_read_chars>:

// Read the USART until a 0 (string terminator byte) is received
void usart_read_chars(void) {
      7e:	cf 93       	push	r28
      80:	df 93       	push	r29
      82:	c0 e7       	ldi	r28, 0x70	; 112
      84:	d0 e0       	ldi	r29, 0x00	; 0
	int x = 0;
	while (1) {
		receivedBuffer[x] = USART_Receive();
      86:	de df       	rcall	.-68     	; 0x44 <USART_Receive>
      88:	89 93       	st	Y+, r24
		if (receivedBuffer[x] == 0) {
      8a:	81 11       	cpse	r24, r1
      8c:	fc cf       	rjmp	.-8      	; 0x86 <usart_read_chars+0x8>
			break;
		}
		x++;
	}
}
      8e:	df 91       	pop	r29
      90:	cf 91       	pop	r28
      92:	08 95       	ret

00000094 <rd_wr_csmreq_cs2_reset>:

// Turn RD, WR, CS/MREQ and CS2 to high so they are deselected (reset state)
void rd_wr_csmreq_cs2_reset(void) {
	cs2Pin_high; // CS2 off
      94:	3a 9a       	sbi	0x07, 2	; 7
	cs_mreqPin_high; // CS/MREQ off
      96:	94 9a       	sbi	0x12, 4	; 18
	rdPin_high; // RD off
      98:	95 9a       	sbi	0x12, 5	; 18
	wrPin_high; // WR off
      9a:	96 9a       	sbi	0x12, 6	; 18
      9c:	08 95       	ret

0000009e <gb_mode>:
// ****** Gameboy / Gameboy Colour functions ******

// Set Gameboy mode
void gb_mode(void) {
	// Set inputs
	PORT_DATA7_0 = 0;
      9e:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
      a0:	14 ba       	out	0x14, r1	; 20
	
	// Set outputs
	PORT_ADDR7_0 = 0;
      a2:	18 ba       	out	0x18, r1	; 24
	PORT_ADDR15_8 = 0;
      a4:	1b ba       	out	0x1b, r1	; 27
	DDR_ADDR7_0 = 0xFF;
      a6:	8f ef       	ldi	r24, 0xFF	; 255
      a8:	87 bb       	out	0x17, r24	; 23
	DDR_ADDR15_8 = 0xFF;
      aa:	8a bb       	out	0x1a, r24	; 26
      ac:	08 95       	ret

000000ae <set_16bit_address>:
}

// Set the 16 bit address on A15-0
void set_16bit_address(uint16_t address) {
	PORT_ADDR15_8 = (address >> 8);
      ae:	9b bb       	out	0x1b, r25	; 27
	PORT_ADDR7_0 = (address & 0xFF);
      b0:	88 bb       	out	0x18, r24	; 24
      b2:	08 95       	ret

000000b4 <read_8bit_data>:
}

// Set the address and read a byte from the 8 bit data line
uint8_t read_8bit_data(uint16_t address) {
	set_16bit_address(address);
      b4:	fc df       	rcall	.-8      	; 0xae <set_16bit_address>
	
	cs_mreqPin_low;
      b6:	94 98       	cbi	0x12, 4	; 18
	rdPin_low;
      b8:	95 98       	cbi	0x12, 5	; 18
	
	asm volatile("nop"); // Delay a little (minimum needed is 1 nops, 2 nops for GB camera)
      ba:	00 00       	nop
	asm volatile("nop");
      bc:	00 00       	nop
	uint8_t data = PIN_DATA7_0; // Read data
      be:	83 b3       	in	r24, 0x13	; 19
	
	rdPin_high;
      c0:	95 9a       	sbi	0x12, 5	; 18
	cs_mreqPin_high;
      c2:	94 9a       	sbi	0x12, 4	; 18
	
	return data;
}
      c4:	08 95       	ret

000000c6 <write_8bit_data>:

// Set the address and write a byte to the 8 bit data line and pulse cs/mREQ if writing to RAM
void write_8bit_data(uint16_t address, uint8_t data, uint8_t type) {
      c6:	cf 93       	push	r28
      c8:	df 93       	push	r29
      ca:	d6 2f       	mov	r29, r22
      cc:	c4 2f       	mov	r28, r20
	set_16bit_address(address);
      ce:	ef df       	rcall	.-34     	; 0xae <set_16bit_address>
	
	DDR_DATA7_0 = 0xFF; // Set data pins as outputs
      d0:	8f ef       	ldi	r24, 0xFF	; 255
      d2:	84 bb       	out	0x14, r24	; 20
	PORT_DATA7_0 = data; // Set data
      d4:	d5 bb       	out	0x15, r29	; 21
	
	// Pulse WR and mREQ if the type matches
	wrPin_low;
      d6:	96 98       	cbi	0x12, 6	; 18
	if (type == MEMORY_WRITE) {
      d8:	c1 30       	cpi	r28, 0x01	; 1
      da:	09 f4       	brne	.+2      	; 0xde <write_8bit_data+0x18>
		cs_mreqPin_low;
      dc:	94 98       	cbi	0x12, 4	; 18
	}
	
	asm volatile("nop");
      de:	00 00       	nop
	
	if (type == MEMORY_WRITE) {
      e0:	c1 30       	cpi	r28, 0x01	; 1
      e2:	09 f4       	brne	.+2      	; 0xe6 <write_8bit_data+0x20>
		cs_mreqPin_high;
      e4:	94 9a       	sbi	0x12, 4	; 18
	}
	wrPin_high;
      e6:	96 9a       	sbi	0x12, 6	; 18
	
	// Clear data outputs and set data pins as inputs
	PORT_DATA7_0 = 0;
      e8:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
      ea:	14 ba       	out	0x14, r1	; 20
}
      ec:	df 91       	pop	r29
      ee:	cf 91       	pop	r28
      f0:	08 95       	ret

000000f2 <gba_mode>:
// ****** Gameboy Advance functions ****** 

// Set GBA mode
void gba_mode(void) {
	// Set outputs for reading ROM addresses as default
	GBA_PORT_ROM_ADDR7_0 = 0;
      f2:	18 ba       	out	0x18, r1	; 24
	GBA_PORT_ROM_ADDR15_8 = 0;
      f4:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_ADDR23_16 = 0;
      f6:	15 ba       	out	0x15, r1	; 21
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
      f8:	8f ef       	ldi	r24, 0xFF	; 255
      fa:	87 bb       	out	0x17, r24	; 23
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
      fc:	8a bb       	out	0x1a, r24	; 26
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
      fe:	84 bb       	out	0x14, r24	; 20
     100:	08 95       	ret

00000102 <gba_set_24bit_address>:
}

// Set the 24 bit address on A23-0
void gba_set_24bit_address(uint32_t address) {	
     102:	0f 93       	push	r16
     104:	1f 93       	push	r17
	GBA_PORT_ROM_ADDR23_16 = 0; // Set 0-23 address lines low and set as outputs
     106:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0;
     108:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_ADDR7_0 = 0;
     10a:	18 ba       	out	0x18, r1	; 24
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
     10c:	2f ef       	ldi	r18, 0xFF	; 255
     10e:	24 bb       	out	0x14, r18	; 20
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
     110:	2a bb       	out	0x1a, r18	; 26
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
     112:	27 bb       	out	0x17, r18	; 23
	
	GBA_PORT_ROM_ADDR23_16 = (address >> 16);
     114:	8c 01       	movw	r16, r24
     116:	22 27       	eor	r18, r18
     118:	33 27       	eor	r19, r19
     11a:	05 bb       	out	0x15, r16	; 21
	GBA_PORT_ROM_ADDR15_8 = (address >> 8);
     11c:	07 2f       	mov	r16, r23
     11e:	18 2f       	mov	r17, r24
     120:	29 2f       	mov	r18, r25
     122:	33 27       	eor	r19, r19
     124:	0b bb       	out	0x1b, r16	; 27
	GBA_PORT_ROM_ADDR7_0 = (address & 0xFF);
     126:	68 bb       	out	0x18, r22	; 24
}
     128:	1f 91       	pop	r17
     12a:	0f 91       	pop	r16
     12c:	08 95       	ret

0000012e <gba_read_16bit_data>:

// ---------- ROM/SRAM ----------

// Read a byte from the 16 bit data line non-sequentially
uint16_t gba_read_16bit_data(uint32_t address) {
	gba_set_24bit_address(address);
     12e:	e9 df       	rcall	.-46     	; 0x102 <gba_set_24bit_address>
	
	cs_mreqPin_low;
     130:	94 98       	cbi	0x12, 4	; 18
	
	GBA_PORT_ROM_ADDR15_8 = 0; // Set A16-A0 address lines low and set as inputs for the data to be read out
     132:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_ADDR7_0 = 0;
     134:	18 ba       	out	0x18, r1	; 24
	GBA_DDR_ROM_ADDR15_8 = 0;
     136:	1a ba       	out	0x1a, r1	; 26
	GBA_DDR_ROM_ADDR7_0 = 0;
     138:	17 ba       	out	0x17, r1	; 23
	
	rdPin_low;
     13a:	95 98       	cbi	0x12, 5	; 18
	asm volatile("nop");
     13c:	00 00       	nop
	
	uint16_t data = (GBA_PIN_ROM_DATA15_8 << 8) | GBA_PIN_ROM_DATA7_0; // Read data
     13e:	29 b3       	in	r18, 0x19	; 25
     140:	86 b3       	in	r24, 0x16	; 22
	
	rdPin_high;
     142:	95 9a       	sbi	0x12, 5	; 18
	cs_mreqPin_high;
     144:	94 9a       	sbi	0x12, 4	; 18
	
	return data;
     146:	90 e0       	ldi	r25, 0x00	; 0
}
     148:	92 2b       	or	r25, r18
     14a:	08 95       	ret

0000014c <gba_read_ram_8bit_data>:

// Set the address and read a byte from the 8 bit data line
uint8_t gba_read_ram_8bit_data(uint16_t address) {
	set_16bit_address(address);
     14c:	b0 df       	rcall	.-160    	; 0xae <set_16bit_address>
	
	cs2Pin_low; // CS2 pin low for SRAM/Flash select
     14e:	3a 98       	cbi	0x07, 2	; 7
	rdPin_low;
     150:	95 98       	cbi	0x12, 5	; 18
	
	asm volatile("nop"); // Delay a little (minimum needed is 2)
     152:	00 00       	nop
	asm volatile("nop");
     154:	00 00       	nop
	
	uint8_t data = GBA_PIN_RAM_DATA7_0; // Read data
     156:	83 b3       	in	r24, 0x13	; 19
	
	rdPin_high;
     158:	95 9a       	sbi	0x12, 5	; 18
	cs2Pin_high;
     15a:	3a 9a       	sbi	0x07, 2	; 7
	
	return data;
}
     15c:	08 95       	ret

0000015e <gba_write_ram_8bit_data>:

// Set the address and write a byte to the 8 bit data line 
void gba_write_ram_8bit_data(uint16_t address, uint8_t data) {
     15e:	cf 93       	push	r28
     160:	c6 2f       	mov	r28, r22
	set_16bit_address(address);
     162:	a5 df       	rcall	.-182    	; 0xae <set_16bit_address>
	
	GBA_DDR_RAM_DATA7_0 = 0xFF; // Set data pins as outputs
     164:	8f ef       	ldi	r24, 0xFF	; 255
     166:	84 bb       	out	0x14, r24	; 20
	GBA_PORT_RAM_DATA7_0 = data; // Set data
     168:	c5 bb       	out	0x15, r28	; 21
	
	// Pulse WR
	cs2Pin_low; // CS2 pin low for SRAM/Flash select
     16a:	3a 98       	cbi	0x07, 2	; 7
	wrPin_low;
     16c:	96 98       	cbi	0x12, 6	; 18
	
	asm volatile("nop");
     16e:	00 00       	nop
	asm volatile("nop");
     170:	00 00       	nop
	
	wrPin_high;
     172:	96 9a       	sbi	0x12, 6	; 18
	cs2Pin_high;
     174:	3a 9a       	sbi	0x07, 2	; 7
	
	// Clear data outputs and set data pins as inputs
	GBA_PORT_RAM_DATA7_0 = 0;
     176:	15 ba       	out	0x15, r1	; 21
	GBA_DDR_RAM_DATA7_0 = 0;
     178:	14 ba       	out	0x14, r1	; 20
}
     17a:	cf 91       	pop	r28
     17c:	08 95       	ret

0000017e <gba_eeprom_mode>:

// ---------- EEPROM ----------

// Set address/data all high (includes AD0/A23)
void gba_eeprom_mode (void) {
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	87 bb       	out	0x17, r24	; 23
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
     182:	8a bb       	out	0x1a, r24	; 26
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
     184:	84 bb       	out	0x14, r24	; 20
	GBA_PORT_ROM_ADDR7_0 = 0x80;
     186:	90 e8       	ldi	r25, 0x80	; 128
     188:	98 bb       	out	0x18, r25	; 24
	GBA_PORT_ROM_ADDR15_8 = 0xFF;
     18a:	8b bb       	out	0x1b, r24	; 27
	GBA_PORT_ROM_ADDR23_16 = 0xFF;
     18c:	85 bb       	out	0x15, r24	; 21
     18e:	08 95       	ret

00000190 <gba_eeprom_set_address>:
}

// Send out EEPROM address serially (WR clock, AD0 data out)
void gba_eeprom_set_address(uint16_t address, uint8_t eepromSize, uint8_t command) {
	cs_mreqPin_low;
     190:	94 98       	cbi	0x12, 4	; 18
	
	int8_t x = 0;
	if (eepromSize == EEPROM_64KBIT) {
     192:	62 30       	cpi	r22, 0x02	; 2
     194:	49 f4       	brne	.+18     	; 0x1a8 <gba_eeprom_set_address+0x18>
		if (command == EEPROM_READ) {
     196:	41 11       	cpse	r20, r1
     198:	05 c0       	rjmp	.+10     	; 0x1a4 <gba_eeprom_set_address+0x14>
			address |= (1<<15) | (1<<14); // Set upper 2 bits high for read request
     19a:	90 6c       	ori	r25, 0xC0	; 192
		}
		else {
			address |= (1<<15); // Set upper 1 bit high for write request
		}
		x = 15;
     19c:	2f e0       	ldi	r18, 0x0F	; 15
		x = 7;
	}
	
	// Loop through address, 8 or 16 bits depending on EEPROM (includes the 2 bits for request type)
	while (x >= 0) {
		if (address & (1<<x)) {
     19e:	e1 e0       	ldi	r30, 0x01	; 1
     1a0:	f0 e0       	ldi	r31, 0x00	; 0
     1a2:	13 c0       	rjmp	.+38     	; 0x1ca <gba_eeprom_set_address+0x3a>
	if (eepromSize == EEPROM_64KBIT) {
		if (command == EEPROM_READ) {
			address |= (1<<15) | (1<<14); // Set upper 2 bits high for read request
		}
		else {
			address |= (1<<15); // Set upper 1 bit high for write request
     1a4:	90 68       	ori	r25, 0x80	; 128
     1a6:	fa cf       	rjmp	.-12     	; 0x19c <gba_eeprom_set_address+0xc>
		}
		x = 15;
	}
	else {
		if (command == EEPROM_READ) {
     1a8:	41 11       	cpse	r20, r1
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <gba_eeprom_set_address+0x20>
			address |= (1<<7) | (1<<6);
     1ac:	80 6c       	ori	r24, 0xC0	; 192
     1ae:	01 c0       	rjmp	.+2      	; 0x1b2 <gba_eeprom_set_address+0x22>
		}
		else {
			address |= (1<<7);
     1b0:	80 68       	ori	r24, 0x80	; 128
		}
		x = 7;
     1b2:	27 e0       	ldi	r18, 0x07	; 7
     1b4:	f4 cf       	rjmp	.-24     	; 0x19e <gba_eeprom_set_address+0xe>
	while (x >= 0) {
		if (address & (1<<x)) {
			ad0Pin_high;
		}
		else {
			ad0Pin_low;
     1b6:	c0 98       	cbi	0x18, 0	; 24
		}
		
		wrPin_low; // CLK
     1b8:	96 98       	cbi	0x12, 6	; 18
		asm ("nop");
     1ba:	00 00       	nop
		asm ("nop");
     1bc:	00 00       	nop
		wrPin_high; 
     1be:	96 9a       	sbi	0x12, 6	; 18
		asm ("nop");
     1c0:	00 00       	nop
		asm ("nop");
     1c2:	00 00       	nop
     1c4:	21 50       	subi	r18, 0x01	; 1
		}
		x = 7;
	}
	
	// Loop through address, 8 or 16 bits depending on EEPROM (includes the 2 bits for request type)
	while (x >= 0) {
     1c6:	27 fd       	sbrc	r18, 7
     1c8:	0d c0       	rjmp	.+26     	; 0x1e4 <gba_eeprom_set_address+0x54>
		if (address & (1<<x)) {
     1ca:	bf 01       	movw	r22, r30
     1cc:	02 2e       	mov	r0, r18
     1ce:	02 c0       	rjmp	.+4      	; 0x1d4 <gba_eeprom_set_address+0x44>
     1d0:	66 0f       	add	r22, r22
     1d2:	77 1f       	adc	r23, r23
     1d4:	0a 94       	dec	r0
     1d6:	e2 f7       	brpl	.-8      	; 0x1d0 <gba_eeprom_set_address+0x40>
     1d8:	68 23       	and	r22, r24
     1da:	79 23       	and	r23, r25
     1dc:	67 2b       	or	r22, r23
     1de:	59 f3       	breq	.-42     	; 0x1b6 <gba_eeprom_set_address+0x26>
			ad0Pin_high;
     1e0:	c0 9a       	sbi	0x18, 0	; 24
     1e2:	ea cf       	rjmp	.-44     	; 0x1b8 <gba_eeprom_set_address+0x28>
		
		x--;
	}
	
	// Only send stop bit (0) and WR/CS high if reading, as writing is done in 1 continuous chunk
	if (command == EEPROM_READ) {  
     1e4:	41 11       	cpse	r20, r1
     1e6:	07 c0       	rjmp	.+14     	; 0x1f6 <gba_eeprom_set_address+0x66>
		ad0Pin_low;
     1e8:	c0 98       	cbi	0x18, 0	; 24
		asm ("nop");
     1ea:	00 00       	nop
		wrPin_low;
     1ec:	96 98       	cbi	0x12, 6	; 18
		asm ("nop");
     1ee:	00 00       	nop
		asm ("nop");
     1f0:	00 00       	nop
		
		wrPin_high;
     1f2:	96 9a       	sbi	0x12, 6	; 18
		cs_mreqPin_high;
     1f4:	94 9a       	sbi	0x12, 4	; 18
     1f6:	08 95       	ret

000001f8 <gba_eeprom_read>:
	}
}

// Read 8 bytes from the EEPROM address, data is valid on rising edge
void gba_eeprom_read(uint16_t address, uint8_t eepromSize) {
	gba_eeprom_set_address(address, eepromSize, EEPROM_READ);
     1f8:	40 e0       	ldi	r20, 0x00	; 0
     1fa:	ca df       	rcall	.-108    	; 0x190 <gba_eeprom_set_address>
	
	// Set AD0 pin as input
	GBA_PORT_EEPROM_DATA7_0 &= ~(1<<AD0);
     1fc:	c0 98       	cbi	0x18, 0	; 24
	GBA_DDR_EEPROM_DATA7_0 &= ~(1<<AD0);
     1fe:	b8 98       	cbi	0x17, 0	; 23
	
	cs_mreqPin_low;
     200:	94 98       	cbi	0x12, 4	; 18
     202:	84 e0       	ldi	r24, 0x04	; 4
	
	// Ignore first 4 bits
	for (int8_t x = 0; x < 4; x++) {
		rdPin_low; // CLK
     204:	95 98       	cbi	0x12, 5	; 18
		asm ("nop");
     206:	00 00       	nop
		asm ("nop");
     208:	00 00       	nop
		rdPin_high; 
     20a:	95 9a       	sbi	0x12, 5	; 18
		asm ("nop");
     20c:	00 00       	nop
		asm ("nop");
     20e:	00 00       	nop
     210:	81 50       	subi	r24, 0x01	; 1
	GBA_DDR_EEPROM_DATA7_0 &= ~(1<<AD0);
	
	cs_mreqPin_low;
	
	// Ignore first 4 bits
	for (int8_t x = 0; x < 4; x++) {
     212:	c1 f7       	brne	.-16     	; 0x204 <gba_eeprom_read+0xc>
     214:	e1 e7       	ldi	r30, 0x71	; 113
     216:	f1 e0       	ldi	r31, 0x01	; 1
			asm ("nop");
			asm ("nop");
			rdPin_high;
			
			if (GBA_PIN_EEPROM_DATA7_0 & (1<<AD0)) {
				data |= (1<<x);
     218:	41 e0       	ldi	r20, 0x01	; 1
     21a:	50 e0       	ldi	r21, 0x00	; 0
	
	// Set AD0 pin as input
	GBA_PORT_EEPROM_DATA7_0 &= ~(1<<AD0);
	GBA_DDR_EEPROM_DATA7_0 &= ~(1<<AD0);
	
	cs_mreqPin_low;
     21c:	87 e0       	ldi	r24, 0x07	; 7
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	20 e0       	ldi	r18, 0x00	; 0
	
	// Read out 64 bits
	for (uint8_t c = 0; c < 8; c++) {
		uint8_t data = 0;
		for (int8_t x = 7; x >= 0; x--) {
			rdPin_low; // CLK
     222:	95 98       	cbi	0x12, 5	; 18
			asm ("nop");
     224:	00 00       	nop
			asm ("nop");
     226:	00 00       	nop
			rdPin_high;
     228:	95 9a       	sbi	0x12, 5	; 18
			
			if (GBA_PIN_EEPROM_DATA7_0 & (1<<AD0)) {
     22a:	b0 9b       	sbis	0x16, 0	; 22
     22c:	07 c0       	rjmp	.+14     	; 0x23c <gba_eeprom_read+0x44>
				data |= (1<<x);
     22e:	ba 01       	movw	r22, r20
     230:	08 2e       	mov	r0, r24
     232:	01 c0       	rjmp	.+2      	; 0x236 <gba_eeprom_read+0x3e>
     234:	66 0f       	add	r22, r22
     236:	0a 94       	dec	r0
     238:	ea f7       	brpl	.-6      	; 0x234 <gba_eeprom_read+0x3c>
     23a:	26 2b       	or	r18, r22
     23c:	01 97       	sbiw	r24, 0x01	; 1
     23e:	88 f7       	brcc	.-30     	; 0x222 <gba_eeprom_read+0x2a>
			}
		}
		eepromBuffer[c] = data;
     240:	21 93       	st	Z+, r18
		asm ("nop");
		asm ("nop");
	}
	
	// Read out 64 bits
	for (uint8_t c = 0; c < 8; c++) {
     242:	81 e0       	ldi	r24, 0x01	; 1
     244:	e9 37       	cpi	r30, 0x79	; 121
     246:	f8 07       	cpc	r31, r24
     248:	49 f7       	brne	.-46     	; 0x21c <gba_eeprom_read+0x24>
			}
		}
		eepromBuffer[c] = data;
	}
	
	cs_mreqPin_high;
     24a:	94 9a       	sbi	0x12, 4	; 18
	
	// Set AD0 pin as output
	GBA_PORT_EEPROM_DATA7_0 |= (1<<AD0);
     24c:	c0 9a       	sbi	0x18, 0	; 24
	GBA_DDR_EEPROM_DATA7_0 |= (1<<AD0);
     24e:	b8 9a       	sbi	0x17, 0	; 23
     250:	08 95       	ret

00000252 <gba_eeprom_write>:
}

// Write 8 bytes to the EEPROM address
void gba_eeprom_write(uint16_t address, uint8_t eepromSize) {
	gba_eeprom_set_address(address, eepromSize, EEPROM_WRITE);
     252:	41 e0       	ldi	r20, 0x01	; 1
     254:	9d df       	rcall	.-198    	; 0x190 <gba_eeprom_set_address>
     256:	e1 e7       	ldi	r30, 0x71	; 113
     258:	f1 e0       	ldi	r31, 0x01	; 1
     25a:	48 e0       	ldi	r20, 0x08	; 8
	GBA_PORT_EEPROM_DATA7_0 |= (1<<AD0);
	GBA_DDR_EEPROM_DATA7_0 |= (1<<AD0);
}

// Write 8 bytes to the EEPROM address
void gba_eeprom_write(uint16_t address, uint8_t eepromSize) {
     25c:	27 e0       	ldi	r18, 0x07	; 7
     25e:	30 e0       	ldi	r19, 0x00	; 0
	gba_eeprom_set_address(address, eepromSize, EEPROM_WRITE);
	
	// Write 64 bits
	for (uint8_t c = 0; c < 8; c++) {
		for (int8_t x = 7; x >= 0; x--) {
			if (eepromBuffer[c] & (1<<x)) {
     260:	80 81       	ld	r24, Z
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	02 2e       	mov	r0, r18
     266:	02 c0       	rjmp	.+4      	; 0x26c <__stack+0xd>
     268:	95 95       	asr	r25
     26a:	87 95       	ror	r24
     26c:	0a 94       	dec	r0
     26e:	e2 f7       	brpl	.-8      	; 0x268 <__stack+0x9>
     270:	80 ff       	sbrs	r24, 0
     272:	02 c0       	rjmp	.+4      	; 0x278 <__stack+0x19>
				ad0Pin_high;
     274:	c0 9a       	sbi	0x18, 0	; 24
     276:	01 c0       	rjmp	.+2      	; 0x27a <__stack+0x1b>
			}
			else {
				ad0Pin_low;
     278:	c0 98       	cbi	0x18, 0	; 24
			}
			
			wrPin_low; // CLK
     27a:	96 98       	cbi	0x12, 6	; 18
			asm ("nop");
     27c:	00 00       	nop
			asm ("nop");
     27e:	00 00       	nop
			wrPin_high; 
     280:	96 9a       	sbi	0x12, 6	; 18
			asm ("nop");
     282:	00 00       	nop
			asm ("nop");
     284:	00 00       	nop
     286:	21 50       	subi	r18, 0x01	; 1
     288:	31 09       	sbc	r19, r1
     28a:	50 f7       	brcc	.-44     	; 0x260 <__stack+0x1>
     28c:	41 50       	subi	r20, 0x01	; 1
     28e:	31 96       	adiw	r30, 0x01	; 1
// Write 8 bytes to the EEPROM address
void gba_eeprom_write(uint16_t address, uint8_t eepromSize) {
	gba_eeprom_set_address(address, eepromSize, EEPROM_WRITE);
	
	// Write 64 bits
	for (uint8_t c = 0; c < 8; c++) {
     290:	41 11       	cpse	r20, r1
     292:	e4 cf       	rjmp	.-56     	; 0x25c <gba_eeprom_write+0xa>
			asm ("nop");
		}
	}
	
	// Last bit low
	ad0Pin_low;
     294:	c0 98       	cbi	0x18, 0	; 24
	wrPin_low; // CLK
     296:	96 98       	cbi	0x12, 6	; 18
	asm ("nop");
     298:	00 00       	nop
	asm ("nop");
     29a:	00 00       	nop
	wrPin_high; 
     29c:	96 9a       	sbi	0x12, 6	; 18
	asm ("nop");
     29e:	00 00       	nop
	asm ("nop");
     2a0:	00 00       	nop
	
	cs_mreqPin_high;
     2a2:	94 9a       	sbi	0x12, 4	; 18
     2a4:	08 95       	ret

000002a6 <flash_write_bus_cycle>:


// ---------- FLASH ----------

// Set the address and data for the write byte cycle to the flash
void flash_write_bus_cycle(uint16_t address, uint8_t data) {
     2a6:	cf 93       	push	r28
     2a8:	c6 2f       	mov	r28, r22
	GBA_DDR_RAM_DATA7_0 = 0xFF; // Set data pins as outputs
     2aa:	2f ef       	ldi	r18, 0xFF	; 255
     2ac:	24 bb       	out	0x14, r18	; 20
	set_16bit_address(address);
     2ae:	ff de       	rcall	.-514    	; 0xae <set_16bit_address>
	GBA_PORT_RAM_DATA7_0 = data;
     2b0:	c5 bb       	out	0x15, r28	; 21
	
	cs2Pin_low;
     2b2:	3a 98       	cbi	0x07, 2	; 7
	wrPin_low;
     2b4:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     2b6:	00 00       	nop
	cs2Pin_high;
     2b8:	3a 9a       	sbi	0x07, 2	; 7
	wrPin_high;
     2ba:	96 9a       	sbi	0x12, 6	; 18
}
     2bc:	cf 91       	pop	r28
     2be:	08 95       	ret

000002c0 <flash_read_chip_id>:

// Read the flash manufacturer and device ID (Software ID)
void flash_read_chip_id(void) {
     2c0:	cf 93       	push	r28
     2c2:	df 93       	push	r29
	flash_write_bus_cycle(0x5555, 0xAA);
     2c4:	6a ea       	ldi	r22, 0xAA	; 170
     2c6:	85 e5       	ldi	r24, 0x55	; 85
     2c8:	95 e5       	ldi	r25, 0x55	; 85
     2ca:	ed df       	rcall	.-38     	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
     2cc:	65 e5       	ldi	r22, 0x55	; 85
     2ce:	8a ea       	ldi	r24, 0xAA	; 170
     2d0:	9a e2       	ldi	r25, 0x2A	; 42
     2d2:	e9 df       	rcall	.-46     	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0x90); // Software ID entry
     2d4:	60 e9       	ldi	r22, 0x90	; 144
     2d6:	85 e5       	ldi	r24, 0x55	; 85
     2d8:	95 e5       	ldi	r25, 0x55	; 85
     2da:	e5 df       	rcall	.-54     	; 0x2a6 <flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2dc:	8f e3       	ldi	r24, 0x3F	; 63
     2de:	9c e9       	ldi	r25, 0x9C	; 156
     2e0:	01 97       	sbiw	r24, 0x01	; 1
     2e2:	f1 f7       	brne	.-4      	; 0x2e0 <flash_read_chip_id+0x20>
     2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <flash_read_chip_id+0x26>
     2e6:	00 00       	nop
	_delay_ms(20); // Wait a little (for Atmel chip)
	
	// Set data as inputs
	GBA_PORT_RAM_DATA7_0 = 0;
     2e8:	15 ba       	out	0x15, r1	; 21
	GBA_DDR_RAM_DATA7_0 = 0;
     2ea:	14 ba       	out	0x14, r1	; 20
	
	// Read and transmit the 2 bytes
	flashChipIdBuffer[0] = gba_read_ram_8bit_data(0x0000);
     2ec:	80 e0       	ldi	r24, 0x00	; 0
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	2d df       	rcall	.-422    	; 0x14c <gba_read_ram_8bit_data>
     2f2:	ce e6       	ldi	r28, 0x6E	; 110
     2f4:	d0 e0       	ldi	r29, 0x00	; 0
     2f6:	88 83       	st	Y, r24
	flashChipIdBuffer[1] = gba_read_ram_8bit_data(0x0001);
     2f8:	81 e0       	ldi	r24, 0x01	; 1
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	27 df       	rcall	.-434    	; 0x14c <gba_read_ram_8bit_data>
     2fe:	89 83       	std	Y+1, r24	; 0x01
	
	flash_write_bus_cycle(0x5555, 0xAA);
     300:	6a ea       	ldi	r22, 0xAA	; 170
     302:	85 e5       	ldi	r24, 0x55	; 85
     304:	95 e5       	ldi	r25, 0x55	; 85
     306:	cf df       	rcall	.-98     	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
     308:	65 e5       	ldi	r22, 0x55	; 85
     30a:	8a ea       	ldi	r24, 0xAA	; 170
     30c:	9a e2       	ldi	r25, 0x2A	; 42
     30e:	cb df       	rcall	.-106    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xF0); // Software ID exit
     310:	60 ef       	ldi	r22, 0xF0	; 240
     312:	85 e5       	ldi	r24, 0x55	; 85
     314:	95 e5       	ldi	r25, 0x55	; 85
     316:	c7 df       	rcall	.-114    	; 0x2a6 <flash_write_bus_cycle>
     318:	8f e3       	ldi	r24, 0x3F	; 63
     31a:	9c e9       	ldi	r25, 0x9C	; 156
     31c:	01 97       	sbiw	r24, 0x01	; 1
     31e:	f1 f7       	brne	.-4      	; 0x31c <flash_read_chip_id+0x5c>
     320:	00 c0       	rjmp	.+0      	; 0x322 <flash_read_chip_id+0x62>
     322:	00 00       	nop
	_delay_ms(20); // Wait a little (for Atmel chip)
}
     324:	df 91       	pop	r29
     326:	cf 91       	pop	r28
     328:	08 95       	ret

0000032a <flash_switch_bank>:

// Switch banks on the Flash
void flash_switch_bank(uint8_t bank) {
     32a:	cf 93       	push	r28
     32c:	c8 2f       	mov	r28, r24
	flash_write_bus_cycle(0x5555, 0xAA);
     32e:	6a ea       	ldi	r22, 0xAA	; 170
     330:	85 e5       	ldi	r24, 0x55	; 85
     332:	95 e5       	ldi	r25, 0x55	; 85
     334:	b8 df       	rcall	.-144    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
     336:	65 e5       	ldi	r22, 0x55	; 85
     338:	8a ea       	ldi	r24, 0xAA	; 170
     33a:	9a e2       	ldi	r25, 0x2A	; 42
     33c:	b4 df       	rcall	.-152    	; 0x2a6 <flash_write_bus_cycle>
	
	flash_write_bus_cycle(0x5555, 0xB0);
     33e:	60 eb       	ldi	r22, 0xB0	; 176
     340:	85 e5       	ldi	r24, 0x55	; 85
     342:	95 e5       	ldi	r25, 0x55	; 85
     344:	b0 df       	rcall	.-160    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x0000, bank);
     346:	6c 2f       	mov	r22, r28
     348:	80 e0       	ldi	r24, 0x00	; 0
     34a:	90 e0       	ldi	r25, 0x00	; 0
}
     34c:	cf 91       	pop	r28
void flash_switch_bank(uint8_t bank) {
	flash_write_bus_cycle(0x5555, 0xAA);
	flash_write_bus_cycle(0x2AAA, 0x55);
	
	flash_write_bus_cycle(0x5555, 0xB0);
	flash_write_bus_cycle(0x0000, bank);
     34e:	ab cf       	rjmp	.-170    	; 0x2a6 <flash_write_bus_cycle>

00000350 <flash_erase_4k_sector>:
}

// Erase 4K sector on Flash, expects first sector to start at 0, left shifts by 12 (A15-A12 to select sector for 512Kbit)
// Takes 25ms after last command to erase sector
void flash_erase_4k_sector(uint8_t sector) {
     350:	cf 93       	push	r28
     352:	c8 2f       	mov	r28, r24
	flash_write_bus_cycle(0x5555, 0xAA);
     354:	6a ea       	ldi	r22, 0xAA	; 170
     356:	85 e5       	ldi	r24, 0x55	; 85
     358:	95 e5       	ldi	r25, 0x55	; 85
     35a:	a5 df       	rcall	.-182    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
     35c:	65 e5       	ldi	r22, 0x55	; 85
     35e:	8a ea       	ldi	r24, 0xAA	; 170
     360:	9a e2       	ldi	r25, 0x2A	; 42
     362:	a1 df       	rcall	.-190    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0x80);
     364:	60 e8       	ldi	r22, 0x80	; 128
     366:	85 e5       	ldi	r24, 0x55	; 85
     368:	95 e5       	ldi	r25, 0x55	; 85
     36a:	9d df       	rcall	.-198    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xAA);
     36c:	6a ea       	ldi	r22, 0xAA	; 170
     36e:	85 e5       	ldi	r24, 0x55	; 85
     370:	95 e5       	ldi	r25, 0x55	; 85
     372:	99 df       	rcall	.-206    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
     374:	65 e5       	ldi	r22, 0x55	; 85
     376:	8a ea       	ldi	r24, 0xAA	; 170
     378:	9a e2       	ldi	r25, 0x2A	; 42
     37a:	95 df       	rcall	.-214    	; 0x2a6 <flash_write_bus_cycle>
	
	flash_write_bus_cycle((uint16_t) sector << 12, 0x30);
     37c:	60 e3       	ldi	r22, 0x30	; 48
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	9c 2f       	mov	r25, r28
     382:	92 95       	swap	r25
     384:	90 7f       	andi	r25, 0xF0	; 240
     386:	8f df       	rcall	.-226    	; 0x2a6 <flash_write_bus_cycle>
     388:	8f e4       	ldi	r24, 0x4F	; 79
     38a:	93 ec       	ldi	r25, 0xC3	; 195
     38c:	01 97       	sbiw	r24, 0x01	; 1
     38e:	f1 f7       	brne	.-4      	; 0x38c <flash_erase_4k_sector+0x3c>
     390:	00 c0       	rjmp	.+0      	; 0x392 <flash_erase_4k_sector+0x42>
     392:	00 00       	nop
	_delay_ms(25); // Wait 25ms for sector erase
}
     394:	cf 91       	pop	r28
     396:	08 95       	ret

00000398 <flash_write_byte>:

// Write a single byte to the Flash address
// Takes 20us to program Flash
void flash_write_byte(uint16_t address, uint8_t data) {
     398:	1f 93       	push	r17
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	ec 01       	movw	r28, r24
     3a0:	16 2f       	mov	r17, r22
	flash_write_bus_cycle(0x5555, 0xAA);
     3a2:	6a ea       	ldi	r22, 0xAA	; 170
     3a4:	85 e5       	ldi	r24, 0x55	; 85
     3a6:	95 e5       	ldi	r25, 0x55	; 85
     3a8:	7e df       	rcall	.-260    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
     3aa:	65 e5       	ldi	r22, 0x55	; 85
     3ac:	8a ea       	ldi	r24, 0xAA	; 170
     3ae:	9a e2       	ldi	r25, 0x2A	; 42
     3b0:	7a df       	rcall	.-268    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xA0);
     3b2:	60 ea       	ldi	r22, 0xA0	; 160
     3b4:	85 e5       	ldi	r24, 0x55	; 85
     3b6:	95 e5       	ldi	r25, 0x55	; 85
     3b8:	76 df       	rcall	.-276    	; 0x2a6 <flash_write_bus_cycle>
	
	flash_write_bus_cycle(address, data);
     3ba:	61 2f       	mov	r22, r17
     3bc:	ce 01       	movw	r24, r28
     3be:	73 df       	rcall	.-282    	; 0x2a6 <flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3c0:	85 e3       	ldi	r24, 0x35	; 53
     3c2:	8a 95       	dec	r24
     3c4:	f1 f7       	brne	.-4      	; 0x3c2 <flash_write_byte+0x2a>
     3c6:	00 00       	nop
	_delay_us(20); // Wait byte program time
}
     3c8:	df 91       	pop	r29
     3ca:	cf 91       	pop	r28
     3cc:	1f 91       	pop	r17
     3ce:	08 95       	ret

000003d0 <flash_write_sector>:

// Write a sector (128 bytes) to the Atmel flash
// Takes 20ms for write cycle
void flash_write_sector(uint16_t sector) {
     3d0:	ef 92       	push	r14
     3d2:	ff 92       	push	r15
     3d4:	0f 93       	push	r16
     3d6:	1f 93       	push	r17
     3d8:	cf 93       	push	r28
     3da:	df 93       	push	r29
     3dc:	8c 01       	movw	r16, r24
	flash_write_bus_cycle(0x5555, 0xAA);
     3de:	6a ea       	ldi	r22, 0xAA	; 170
     3e0:	85 e5       	ldi	r24, 0x55	; 85
     3e2:	95 e5       	ldi	r25, 0x55	; 85
     3e4:	60 df       	rcall	.-320    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x2AAA, 0x55);
     3e6:	65 e5       	ldi	r22, 0x55	; 85
     3e8:	8a ea       	ldi	r24, 0xAA	; 170
     3ea:	9a e2       	ldi	r25, 0x2A	; 42
     3ec:	5c df       	rcall	.-328    	; 0x2a6 <flash_write_bus_cycle>
	flash_write_bus_cycle(0x5555, 0xA0);
     3ee:	60 ea       	ldi	r22, 0xA0	; 160
     3f0:	85 e5       	ldi	r24, 0x55	; 85
     3f2:	95 e5       	ldi	r25, 0x55	; 85
     3f4:	58 df       	rcall	.-336    	; 0x2a6 <flash_write_bus_cycle>
	
	// Write the bytes (A0-A6 byte address, A7-A15 sector address)
	for (uint8_t x = 0; x < 128; x++) {
		flash_write_bus_cycle((uint16_t) (sector << 7) | (uint16_t) x, receivedBuffer[x]);
     3f6:	16 95       	lsr	r17
     3f8:	10 2f       	mov	r17, r16
     3fa:	00 27       	eor	r16, r16
     3fc:	17 95       	ror	r17
     3fe:	07 95       	ror	r16
     400:	90 e7       	ldi	r25, 0x70	; 112
     402:	e9 2e       	mov	r14, r25
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	f9 2e       	mov	r15, r25
     408:	c0 e0       	ldi	r28, 0x00	; 0
     40a:	d0 e0       	ldi	r29, 0x00	; 0
     40c:	f7 01       	movw	r30, r14
     40e:	61 91       	ld	r22, Z+
     410:	7f 01       	movw	r14, r30
     412:	ce 01       	movw	r24, r28
     414:	80 2b       	or	r24, r16
     416:	91 2b       	or	r25, r17
     418:	46 df       	rcall	.-372    	; 0x2a6 <flash_write_bus_cycle>
     41a:	21 96       	adiw	r28, 0x01	; 1
	flash_write_bus_cycle(0x5555, 0xAA);
	flash_write_bus_cycle(0x2AAA, 0x55);
	flash_write_bus_cycle(0x5555, 0xA0);
	
	// Write the bytes (A0-A6 byte address, A7-A15 sector address)
	for (uint8_t x = 0; x < 128; x++) {
     41c:	c0 38       	cpi	r28, 0x80	; 128
     41e:	d1 05       	cpc	r29, r1
     420:	a9 f7       	brne	.-22     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     422:	8f e3       	ldi	r24, 0x3F	; 63
     424:	9c e9       	ldi	r25, 0x9C	; 156
     426:	01 97       	sbiw	r24, 0x01	; 1
     428:	f1 f7       	brne	.-4      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     42a:	00 c0       	rjmp	.+0      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     42c:	00 00       	nop
		flash_write_bus_cycle((uint16_t) (sector << 7) | (uint16_t) x, receivedBuffer[x]);
	}
	_delay_ms(20); // Wait sector program time
}
     42e:	df 91       	pop	r29
     430:	cf 91       	pop	r28
     432:	1f 91       	pop	r17
     434:	0f 91       	pop	r16
     436:	ff 90       	pop	r15
     438:	ef 90       	pop	r14
     43a:	08 95       	ret

0000043c <gb_flash_read_byte>:

// ---------- GB FLASH CARTS ----------

// Read a byte from the flash (No CS pin pulse)
uint8_t gb_flash_read_byte(uint16_t address) {
	PORT_DATA7_0 = 0;
     43c:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
     43e:	14 ba       	out	0x14, r1	; 20
	
	set_16bit_address(address);
     440:	36 de       	rcall	.-916    	; 0xae <set_16bit_address>
	
	rdPin_low;
     442:	95 98       	cbi	0x12, 5	; 18
	asm volatile("nop"); // Delay a little
     444:	00 00       	nop
	asm volatile("nop");
     446:	00 00       	nop
	uint8_t data = PIN_DATA7_0; // Read data
     448:	83 b3       	in	r24, 0x13	; 19
	rdPin_high;
     44a:	95 9a       	sbi	0x12, 5	; 18
	
	return data;
}
     44c:	08 95       	ret

0000044e <gb_flash_write_bus_cycle>:

// Set the address and data for the write byte cycle to the flash
void gb_flash_write_bus_cycle(uint16_t address, uint8_t data) {
     44e:	cf 93       	push	r28
     450:	c6 2f       	mov	r28, r22
	DDR_DATA7_0 = 0xFF; // Set data pins as outputs
     452:	2f ef       	ldi	r18, 0xFF	; 255
     454:	24 bb       	out	0x14, r18	; 20
	set_16bit_address(address);
     456:	2b de       	rcall	.-938    	; 0xae <set_16bit_address>
	PORT_DATA7_0 = data;
     458:	c5 bb       	out	0x15, r28	; 21
	
	if (flashWriteWePin == WE_AS_AUDIO_PIN) { // Audio pin
     45a:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <flashWriteWePin>
     45e:	81 34       	cpi	r24, 0x41	; 65
     460:	31 f4       	brne	.+12     	; 0x46e <gb_flash_write_bus_cycle+0x20>
		audioPin_low; // WE low
     462:	39 98       	cbi	0x07, 1	; 7
		asm volatile("nop");
     464:	00 00       	nop
		asm volatile("nop");
     466:	00 00       	nop
		asm volatile("nop");
     468:	00 00       	nop
		audioPin_high; // WE high
     46a:	39 9a       	sbi	0x07, 1	; 7
     46c:	05 c0       	rjmp	.+10     	; 0x478 <gb_flash_write_bus_cycle+0x2a>
	}
	else { // WR pin
		wrPin_low; // WE low
     46e:	96 98       	cbi	0x12, 6	; 18
		asm volatile("nop");
     470:	00 00       	nop
		asm volatile("nop");
     472:	00 00       	nop
		asm volatile("nop");
     474:	00 00       	nop
		wrPin_high; // WE high
     476:	96 9a       	sbi	0x12, 6	; 18
	}
	
	// Clear data outputs and set data pins as inputs
	PORT_DATA7_0 = 0;
     478:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
     47a:	14 ba       	out	0x14, r1	; 20
}
     47c:	cf 91       	pop	r28
     47e:	08 95       	ret

00000480 <gb_flash_write_byte>:

// Write a single byte to the Flash address. Takes 10-50us to program each byte.
void gb_flash_write_byte(uint16_t address, uint8_t data) {
     480:	1f 93       	push	r17
     482:	cf 93       	push	r28
     484:	df 93       	push	r29
     486:	ec 01       	movw	r28, r24
     488:	16 2f       	mov	r17, r22
	gb_flash_write_bus_cycle(flashWriteCycle[0][0], flashWriteCycle[0][1]);
     48a:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <flashWriteCycle+0x2>
     48e:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <flashWriteCycle>
     492:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <flashWriteCycle+0x1>
     496:	db df       	rcall	.-74     	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(flashWriteCycle[1][0], flashWriteCycle[1][1]);
     498:	60 91 68 00 	lds	r22, 0x0068	; 0x800068 <flashWriteCycle+0x6>
     49c:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <flashWriteCycle+0x4>
     4a0:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <flashWriteCycle+0x5>
     4a4:	d4 df       	rcall	.-88     	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(flashWriteCycle[2][0], flashWriteCycle[2][1]);
     4a6:	60 91 6c 00 	lds	r22, 0x006C	; 0x80006c <flashWriteCycle+0xa>
     4aa:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <flashWriteCycle+0x8>
     4ae:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <flashWriteCycle+0x9>
     4b2:	cd df       	rcall	.-102    	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(address, data);
     4b4:	61 2f       	mov	r22, r17
     4b6:	ce 01       	movw	r24, r28
     4b8:	ca df       	rcall	.-108    	; 0x44e <gb_flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4ba:	8a e1       	ldi	r24, 0x1A	; 26
     4bc:	8a 95       	dec	r24
     4be:	f1 f7       	brne	.-4      	; 0x4bc <gb_flash_write_byte+0x3c>
     4c0:	00 c0       	rjmp	.+0      	; 0x4c2 <gb_flash_write_byte+0x42>
	_delay_us(10); // Wait byte program time
	
	// Set data pins inputs
	PORT_DATA7_0 = 0;
     4c2:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
     4c4:	14 ba       	out	0x14, r1	; 20
	
	// Verify data
	uint8_t dataVerify = gb_flash_read_byte(address);
     4c6:	ce 01       	movw	r24, r28
     4c8:	b9 df       	rcall	.-142    	; 0x43c <gb_flash_read_byte>
	while (data != dataVerify) {
     4ca:	81 17       	cp	r24, r17
     4cc:	39 f0       	breq	.+14     	; 0x4dc <gb_flash_write_byte+0x5c>
		dataVerify = gb_flash_read_byte(address);
     4ce:	ce 01       	movw	r24, r28
     4d0:	b5 df       	rcall	.-150    	; 0x43c <gb_flash_read_byte>
     4d2:	9d e0       	ldi	r25, 0x0D	; 13
     4d4:	9a 95       	dec	r25
     4d6:	f1 f7       	brne	.-4      	; 0x4d4 <gb_flash_write_byte+0x54>
     4d8:	00 00       	nop
     4da:	f7 cf       	rjmp	.-18     	; 0x4ca <gb_flash_write_byte+0x4a>
		_delay_us(5);
	}
}
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	1f 91       	pop	r17
     4e2:	08 95       	ret

000004e4 <gb_flash_write_byte_special>:

// Set the bank, write a single byte to the Flash address and pulse the reset pin
void gb_flash_write_byte_special(uint16_t address, uint8_t data) {
     4e4:	1f 93       	push	r17
     4e6:	cf 93       	push	r28
     4e8:	df 93       	push	r29
     4ea:	ec 01       	movw	r28, r24
     4ec:	16 2f       	mov	r17, r22
	// Set bank back
	if (flashBank1CommandWrites == 1) {
     4ee:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <flashBank1CommandWrites>
     4f2:	81 30       	cpi	r24, 0x01	; 1
     4f4:	51 f4       	brne	.+20     	; 0x50a <gb_flash_write_byte_special+0x26>
		write_8bit_data(0x2100, lastBankAccessed, BANK_WRITE);
     4f6:	40 e0       	ldi	r20, 0x00	; 0
     4f8:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <_edata>
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	91 e2       	ldi	r25, 0x21	; 33
     500:	e2 dd       	rcall	.-1084   	; 0xc6 <write_8bit_data>
     502:	85 e8       	ldi	r24, 0x85	; 133
     504:	8a 95       	dec	r24
     506:	f1 f7       	brne	.-4      	; 0x504 <gb_flash_write_byte_special+0x20>
     508:	00 00       	nop
		_delay_us(50);
	}
	
	// Write
	gb_flash_write_bus_cycle(flashWriteCycle[0][0], flashWriteCycle[0][1]);
     50a:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <flashWriteCycle+0x2>
     50e:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <flashWriteCycle>
     512:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <flashWriteCycle+0x1>
     516:	9b df       	rcall	.-202    	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(flashWriteCycle[1][0], flashWriteCycle[1][1]);
     518:	60 91 68 00 	lds	r22, 0x0068	; 0x800068 <flashWriteCycle+0x6>
     51c:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <flashWriteCycle+0x4>
     520:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <flashWriteCycle+0x5>
     524:	94 df       	rcall	.-216    	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(flashWriteCycle[2][0], flashWriteCycle[2][1]);
     526:	60 91 6c 00 	lds	r22, 0x006C	; 0x80006c <flashWriteCycle+0xa>
     52a:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <flashWriteCycle+0x8>
     52e:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <flashWriteCycle+0x9>
     532:	8d df       	rcall	.-230    	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(address, data);
     534:	61 2f       	mov	r22, r17
     536:	ce 01       	movw	r24, r28
     538:	8a df       	rcall	.-236    	; 0x44e <gb_flash_write_bus_cycle>
     53a:	83 ef       	ldi	r24, 0xF3	; 243
     53c:	91 e0       	ldi	r25, 0x01	; 1
     53e:	01 97       	sbiw	r24, 0x01	; 1
     540:	f1 f7       	brne	.-4      	; 0x53e <gb_flash_write_byte_special+0x5a>
     542:	00 c0       	rjmp	.+0      	; 0x544 <gb_flash_write_byte_special+0x60>
     544:	00 00       	nop
	_delay_us(250); // Wait byte program time
	
	// Set data pins inputs
	PORT_DATA7_0 = 0;
     546:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
     548:	14 ba       	out	0x14, r1	; 20
	
	// Pulse reset
	PORTE &= ~(1<<CS2_PIN);
     54a:	3a 98       	cbi	0x07, 2	; 7
     54c:	95 e8       	ldi	r25, 0x85	; 133
     54e:	9a 95       	dec	r25
     550:	f1 f7       	brne	.-4      	; 0x54e <gb_flash_write_byte_special+0x6a>
     552:	00 00       	nop
	_delay_us(50);
	PORTE |= (1<<CS2_PIN);
     554:	3a 9a       	sbi	0x07, 2	; 7
     556:	85 e8       	ldi	r24, 0x85	; 133
     558:	8a 95       	dec	r24
     55a:	f1 f7       	brne	.-4      	; 0x558 <gb_flash_write_byte_special+0x74>
     55c:	00 00       	nop
	_delay_us(50);
}
     55e:	df 91       	pop	r29
     560:	cf 91       	pop	r28
     562:	1f 91       	pop	r17
     564:	08 95       	ret

00000566 <gb_flash_write_byte_bank1_commands>:

// Write a single byte to the Flash address. Takes 10-50us to program each byte. 
// Switch to bank 1 to issue flash commands, then switch back to the bank we were at before
void gb_flash_write_byte_bank1_commands(uint16_t address, uint8_t data) {
     566:	ff 92       	push	r15
     568:	0f 93       	push	r16
     56a:	1f 93       	push	r17
     56c:	cf 93       	push	r28
     56e:	df 93       	push	r29
     570:	ec 01       	movw	r28, r24
     572:	16 2f       	mov	r17, r22
	// Set bank 1
	DDR_DATA7_0 = 0xFF;
     574:	ff 24       	eor	r15, r15
     576:	fa 94       	dec	r15
     578:	f4 ba       	out	0x14, r15	; 20
	DDR_ADDR15_8 = 0xFF;
}

// Set the 16 bit address on A15-0
void set_16bit_address(uint16_t address) {
	PORT_ADDR15_8 = (address >> 8);
     57a:	01 e2       	ldi	r16, 0x21	; 33
     57c:	0b bb       	out	0x1b, r16	; 27
	PORT_ADDR7_0 = (address & 0xFF);
     57e:	18 ba       	out	0x18, r1	; 24
// Switch to bank 1 to issue flash commands, then switch back to the bank we were at before
void gb_flash_write_byte_bank1_commands(uint16_t address, uint8_t data) {
	// Set bank 1
	DDR_DATA7_0 = 0xFF;
	set_16bit_address(0x2100);
	PORT_DATA7_0 = 1;
     580:	81 e0       	ldi	r24, 0x01	; 1
     582:	85 bb       	out	0x15, r24	; 21
	wrPin_low; // Pulse WR
     584:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     586:	00 00       	nop
	wrPin_high;
     588:	96 9a       	sbi	0x12, 6	; 18
	
	gb_flash_write_bus_cycle(flashWriteCycle[0][0], flashWriteCycle[0][1]);
     58a:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <flashWriteCycle+0x2>
     58e:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <flashWriteCycle>
     592:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <flashWriteCycle+0x1>
     596:	5b df       	rcall	.-330    	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(flashWriteCycle[1][0], flashWriteCycle[1][1]);
     598:	60 91 68 00 	lds	r22, 0x0068	; 0x800068 <flashWriteCycle+0x6>
     59c:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <flashWriteCycle+0x4>
     5a0:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <flashWriteCycle+0x5>
     5a4:	54 df       	rcall	.-344    	; 0x44e <gb_flash_write_bus_cycle>
	gb_flash_write_bus_cycle(flashWriteCycle[2][0], flashWriteCycle[2][1]);
     5a6:	60 91 6c 00 	lds	r22, 0x006C	; 0x80006c <flashWriteCycle+0xa>
     5aa:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <flashWriteCycle+0x8>
     5ae:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <flashWriteCycle+0x9>
     5b2:	4d df       	rcall	.-358    	; 0x44e <gb_flash_write_bus_cycle>
	
	
	// Set bank back
	DDR_DATA7_0 = 0xFF;
     5b4:	f4 ba       	out	0x14, r15	; 20
	DDR_ADDR15_8 = 0xFF;
}

// Set the 16 bit address on A15-0
void set_16bit_address(uint16_t address) {
	PORT_ADDR15_8 = (address >> 8);
     5b6:	0b bb       	out	0x1b, r16	; 27
	PORT_ADDR7_0 = (address & 0xFF);
     5b8:	18 ba       	out	0x18, r1	; 24
	
	
	// Set bank back
	DDR_DATA7_0 = 0xFF;
	set_16bit_address(0x2100);
	PORT_DATA7_0 = lastBankAccessed;
     5ba:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
     5be:	85 bb       	out	0x15, r24	; 21
	wrPin_low; // Pulse WR
     5c0:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     5c2:	00 00       	nop
	wrPin_high;
     5c4:	96 9a       	sbi	0x12, 6	; 18
	
	gb_flash_write_bus_cycle(address, data);
     5c6:	61 2f       	mov	r22, r17
     5c8:	ce 01       	movw	r24, r28
     5ca:	41 df       	rcall	.-382    	; 0x44e <gb_flash_write_bus_cycle>
     5cc:	8a e1       	ldi	r24, 0x1A	; 26
     5ce:	8a 95       	dec	r24
     5d0:	f1 f7       	brne	.-4      	; 0x5ce <gb_flash_write_byte_bank1_commands+0x68>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <gb_flash_write_byte_bank1_commands+0x6e>
	_delay_us(10); // Wait byte program time
	
	// Set data pins inputs
	PORT_DATA7_0 = 0;
     5d4:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
     5d6:	14 ba       	out	0x14, r1	; 20
	
	// Verify data
	uint8_t dataVerify = gb_flash_read_byte(address);
     5d8:	ce 01       	movw	r24, r28
     5da:	30 df       	rcall	.-416    	; 0x43c <gb_flash_read_byte>
	while (data != dataVerify) {
     5dc:	81 17       	cp	r24, r17
     5de:	39 f0       	breq	.+14     	; 0x5ee <gb_flash_write_byte_bank1_commands+0x88>
		dataVerify = gb_flash_read_byte(address);
     5e0:	ce 01       	movw	r24, r28
     5e2:	2c df       	rcall	.-424    	; 0x43c <gb_flash_read_byte>
     5e4:	9d e0       	ldi	r25, 0x0D	; 13
     5e6:	9a 95       	dec	r25
     5e8:	f1 f7       	brne	.-4      	; 0x5e6 <gb_flash_write_byte_bank1_commands+0x80>
     5ea:	00 00       	nop
     5ec:	f7 cf       	rjmp	.-18     	; 0x5dc <gb_flash_write_byte_bank1_commands+0x76>
		_delay_us(5);
	}
}
     5ee:	df 91       	pop	r29
     5f0:	cf 91       	pop	r28
     5f2:	1f 91       	pop	r17
     5f4:	0f 91       	pop	r16
     5f6:	ff 90       	pop	r15
     5f8:	08 95       	ret

000005fa <gba_flash_write_bus_cycle>:


// ---------- GBA FLASH CARTS ----------

// Set the 24 bit address and 16 bit data for the write byte cycle to the flash (pulse WR pin)
void gba_flash_write_bus_cycle(uint32_t address, uint16_t data) {
     5fa:	0f 93       	push	r16
     5fc:	1f 93       	push	r17
	GBA_PORT_ROM_ADDR23_16 = (address >> 16);
     5fe:	8c 01       	movw	r16, r24
     600:	22 27       	eor	r18, r18
     602:	33 27       	eor	r19, r19
     604:	05 bb       	out	0x15, r16	; 21
	GBA_PORT_ROM_ADDR15_8 = (address >> 8);
     606:	07 2f       	mov	r16, r23
     608:	18 2f       	mov	r17, r24
     60a:	29 2f       	mov	r18, r25
     60c:	33 27       	eor	r19, r19
     60e:	0b bb       	out	0x1b, r16	; 27
	GBA_PORT_ROM_ADDR7_0 = (address & 0xFF);
     610:	68 bb       	out	0x18, r22	; 24
	
	cs_mreqPin_low;
     612:	94 98       	cbi	0x12, 4	; 18
	
	GBA_PORT_ROM_DATA15_8 = data >> 8; // Set data
     614:	5b bb       	out	0x1b, r21	; 27
	GBA_PORT_ROM_DATA7_0 = data & 0xFF;
     616:	48 bb       	out	0x18, r20	; 24
	
	wrPin_low;
     618:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     61a:	00 00       	nop
	asm volatile("nop");
     61c:	00 00       	nop
	asm volatile("nop");
     61e:	00 00       	nop
	wrPin_high;
     620:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
     622:	94 9a       	sbi	0x12, 4	; 18
}
     624:	1f 91       	pop	r17
     626:	0f 91       	pop	r16
     628:	08 95       	ret

0000062a <gba_flash_write_cycle_start_swapped>:

// Send the first 3 write cycles to the flash (swapped D0/D1)
void gba_flash_write_cycle_start_swapped(void) {
	// Set outputs
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
     62a:	8f ef       	ldi	r24, 0xFF	; 255
     62c:	84 bb       	out	0x14, r24	; 20
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
     62e:	8a bb       	out	0x1a, r24	; 26
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
     630:	87 bb       	out	0x17, r24	; 23
	
	// 0x555, 0xA9
	GBA_PORT_ROM_ADDR23_16 = 0;
     632:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0x05;
     634:	95 e0       	ldi	r25, 0x05	; 5
     636:	9b bb       	out	0x1b, r25	; 27
	GBA_PORT_ROM_ADDR7_0 = 0x55;
     638:	85 e5       	ldi	r24, 0x55	; 85
     63a:	88 bb       	out	0x18, r24	; 24
	cs_mreqPin_low;
     63c:	94 98       	cbi	0x12, 4	; 18
	GBA_PORT_ROM_DATA15_8 = 0; // Set data
     63e:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_DATA7_0 = 0xA9;
     640:	29 ea       	ldi	r18, 0xA9	; 169
     642:	28 bb       	out	0x18, r18	; 24
	wrPin_low;
     644:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     646:	00 00       	nop
	asm volatile("nop");
     648:	00 00       	nop
	asm volatile("nop");
     64a:	00 00       	nop
	wrPin_high;
     64c:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
     64e:	94 9a       	sbi	0x12, 4	; 18
	
	// 0x2AA, 0x56
	GBA_PORT_ROM_ADDR23_16 = 0;
     650:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0x02;
     652:	22 e0       	ldi	r18, 0x02	; 2
     654:	2b bb       	out	0x1b, r18	; 27
	GBA_PORT_ROM_ADDR7_0 = 0xAA;
     656:	2a ea       	ldi	r18, 0xAA	; 170
     658:	28 bb       	out	0x18, r18	; 24
	cs_mreqPin_low;
     65a:	94 98       	cbi	0x12, 4	; 18
	GBA_PORT_ROM_DATA15_8 = 0; // Set data
     65c:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_DATA7_0 = 0x56;
     65e:	26 e5       	ldi	r18, 0x56	; 86
     660:	28 bb       	out	0x18, r18	; 24
	wrPin_low;
     662:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     664:	00 00       	nop
	asm volatile("nop");
     666:	00 00       	nop
	asm volatile("nop");
     668:	00 00       	nop
	wrPin_high;
     66a:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
     66c:	94 9a       	sbi	0x12, 4	; 18
	
	// 0x555, 0xA0;
	GBA_PORT_ROM_ADDR23_16 = 0;
     66e:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0x05;
     670:	9b bb       	out	0x1b, r25	; 27
	GBA_PORT_ROM_ADDR7_0 = 0x55;
     672:	88 bb       	out	0x18, r24	; 24
	cs_mreqPin_low;
     674:	94 98       	cbi	0x12, 4	; 18
	GBA_PORT_ROM_DATA15_8 = 0; // Set data
     676:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_DATA7_0 = 0xA0;
     678:	80 ea       	ldi	r24, 0xA0	; 160
     67a:	88 bb       	out	0x18, r24	; 24
	wrPin_low;
     67c:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     67e:	00 00       	nop
	asm volatile("nop");
     680:	00 00       	nop
	asm volatile("nop");
     682:	00 00       	nop
	wrPin_high;
     684:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
     686:	94 9a       	sbi	0x12, 4	; 18
     688:	08 95       	ret

0000068a <gba_flash_write_cycle_start>:


// Send the first 3 write cycles to the flash
void gba_flash_write_cycle_start(void) {
	// Set outputs
	GBA_DDR_ROM_ADDR23_16 = 0xFF;
     68a:	8f ef       	ldi	r24, 0xFF	; 255
     68c:	84 bb       	out	0x14, r24	; 20
	GBA_DDR_ROM_ADDR15_8 = 0xFF;
     68e:	8a bb       	out	0x1a, r24	; 26
	GBA_DDR_ROM_ADDR7_0 = 0xFF;
     690:	87 bb       	out	0x17, r24	; 23
	
	// 0x555, 0xAA
	GBA_PORT_ROM_ADDR23_16 = 0;
     692:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0x05;
     694:	95 e0       	ldi	r25, 0x05	; 5
     696:	9b bb       	out	0x1b, r25	; 27
	GBA_PORT_ROM_ADDR7_0 = 0x55;
     698:	85 e5       	ldi	r24, 0x55	; 85
     69a:	88 bb       	out	0x18, r24	; 24
	cs_mreqPin_low;
     69c:	94 98       	cbi	0x12, 4	; 18
	GBA_PORT_ROM_DATA15_8 = 0; // Set data
     69e:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_DATA7_0 = 0xAA;
     6a0:	2a ea       	ldi	r18, 0xAA	; 170
     6a2:	28 bb       	out	0x18, r18	; 24
	wrPin_low;
     6a4:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     6a6:	00 00       	nop
	asm volatile("nop");
     6a8:	00 00       	nop
	asm volatile("nop");
     6aa:	00 00       	nop
	wrPin_high;
     6ac:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
     6ae:	94 9a       	sbi	0x12, 4	; 18
	
	// 0x2AA, 0x55
	GBA_PORT_ROM_ADDR23_16 = 0;
     6b0:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0x02;
     6b2:	32 e0       	ldi	r19, 0x02	; 2
     6b4:	3b bb       	out	0x1b, r19	; 27
	GBA_PORT_ROM_ADDR7_0 = 0xAA;
     6b6:	28 bb       	out	0x18, r18	; 24
	cs_mreqPin_low;
     6b8:	94 98       	cbi	0x12, 4	; 18
	GBA_PORT_ROM_DATA15_8 = 0; // Set data
     6ba:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_DATA7_0 = 0x55;
     6bc:	88 bb       	out	0x18, r24	; 24
	wrPin_low;
     6be:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     6c0:	00 00       	nop
	asm volatile("nop");
     6c2:	00 00       	nop
	asm volatile("nop");
     6c4:	00 00       	nop
	wrPin_high;
     6c6:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
     6c8:	94 9a       	sbi	0x12, 4	; 18
	
	// 0x555, 0xA0;
	GBA_PORT_ROM_ADDR23_16 = 0;
     6ca:	15 ba       	out	0x15, r1	; 21
	GBA_PORT_ROM_ADDR15_8 = 0x05;
     6cc:	9b bb       	out	0x1b, r25	; 27
	GBA_PORT_ROM_ADDR7_0 = 0x55;
     6ce:	88 bb       	out	0x18, r24	; 24
	cs_mreqPin_low;
     6d0:	94 98       	cbi	0x12, 4	; 18
	GBA_PORT_ROM_DATA15_8 = 0; // Set data
     6d2:	1b ba       	out	0x1b, r1	; 27
	GBA_PORT_ROM_DATA7_0 = 0xA0;
     6d4:	80 ea       	ldi	r24, 0xA0	; 160
     6d6:	88 bb       	out	0x18, r24	; 24
	wrPin_low;
     6d8:	96 98       	cbi	0x12, 6	; 18
	asm volatile("nop");
     6da:	00 00       	nop
	asm volatile("nop");
     6dc:	00 00       	nop
	asm volatile("nop");
     6de:	00 00       	nop
	wrPin_high;
     6e0:	96 9a       	sbi	0x12, 6	; 18
	cs_mreqPin_high;
     6e2:	94 9a       	sbi	0x12, 4	; 18
     6e4:	08 95       	ret

000006e6 <gba_flash_write_byte>:
}	


// Write 2 bytes to the Flash address. Time to wait depends on Flash, we will query it to verify the correct data has been written.
// Address is divided by 2 as we are in GBA mode. 
void gba_flash_write_byte(uint32_t address, uint16_t data, uint8_t isD0D1Swapped) {
     6e6:	cf 92       	push	r12
     6e8:	df 92       	push	r13
     6ea:	ef 92       	push	r14
     6ec:	ff 92       	push	r15
     6ee:	cf 93       	push	r28
     6f0:	df 93       	push	r29
     6f2:	6b 01       	movw	r12, r22
     6f4:	7c 01       	movw	r14, r24
     6f6:	ea 01       	movw	r28, r20
	if (isD0D1Swapped == 0) {
     6f8:	21 11       	cpse	r18, r1
     6fa:	02 c0       	rjmp	.+4      	; 0x700 <gba_flash_write_byte+0x1a>
		gba_flash_write_cycle_start();
     6fc:	c6 df       	rcall	.-116    	; 0x68a <gba_flash_write_cycle_start>
     6fe:	01 c0       	rjmp	.+2      	; 0x702 <gba_flash_write_byte+0x1c>
	}
	else {
		gba_flash_write_cycle_start_swapped();
     700:	94 df       	rcall	.-216    	; 0x62a <gba_flash_write_cycle_start_swapped>
	}
	gba_flash_write_bus_cycle(address, data);
     702:	ae 01       	movw	r20, r28
     704:	c7 01       	movw	r24, r14
     706:	b6 01       	movw	r22, r12
     708:	78 df       	rcall	.-272    	; 0x5fa <gba_flash_write_bus_cycle>
     70a:	25 e0       	ldi	r18, 0x05	; 5
     70c:	2a 95       	dec	r18
     70e:	f1 f7       	brne	.-4      	; 0x70c <gba_flash_write_byte+0x26>
     710:	00 00       	nop
	_delay_us(2); // Wait byte program time
	
	// Verify data
	uint16_t dataVerify = gba_read_16bit_data(address);
     712:	c7 01       	movw	r24, r14
     714:	b6 01       	movw	r22, r12
     716:	0b dd       	rcall	.-1514   	; 0x12e <gba_read_16bit_data>
	while (data != dataVerify) {
     718:	8c 17       	cp	r24, r28
     71a:	9d 07       	cpc	r25, r29
     71c:	41 f0       	breq	.+16     	; 0x72e <gba_flash_write_byte+0x48>
		dataVerify = gba_read_16bit_data(address);
     71e:	c7 01       	movw	r24, r14
     720:	b6 01       	movw	r22, r12
     722:	05 dd       	rcall	.-1526   	; 0x12e <gba_read_16bit_data>
     724:	25 e0       	ldi	r18, 0x05	; 5
     726:	2a 95       	dec	r18
     728:	f1 f7       	brne	.-4      	; 0x726 <gba_flash_write_byte+0x40>
     72a:	00 00       	nop
     72c:	f5 cf       	rjmp	.-22     	; 0x718 <gba_flash_write_byte+0x32>
		_delay_us(2);
	}
}
     72e:	df 91       	pop	r29
     730:	cf 91       	pop	r28
     732:	ff 90       	pop	r15
     734:	ef 90       	pop	r14
     736:	df 90       	pop	r13
     738:	cf 90       	pop	r12
     73a:	08 95       	ret

0000073c <setup>:


// Setup
void setup(void) {
	// Turn off watchdog
	MCUCSR &= ~(1<<WDRF);
     73c:	84 b7       	in	r24, 0x34	; 52
     73e:	87 7f       	andi	r24, 0xF7	; 247
     740:	84 bf       	out	0x34, r24	; 52
	WDTCR = (1<<WDCE) | (1<<WDE);
     742:	88 e1       	ldi	r24, 0x18	; 24
     744:	81 bd       	out	0x21, r24	; 33
	WDTCR = 0;
     746:	11 bc       	out	0x21, r1	; 33
	
	// Reset common lines
	rd_wr_csmreq_cs2_reset();
     748:	a5 dc       	rcall	.-1718   	; 0x94 <rd_wr_csmreq_cs2_reset>
	
	// Set outputs
	DDRD |= (1<<ACTIVITY_LED) | (1<<WR_PIN) | (1<<RD_PIN) | (1<<CS_MREQ_PIN) | (1<<LED_5V);
     74a:	81 b3       	in	r24, 0x11	; 17
     74c:	88 6f       	ori	r24, 0xF8	; 248
     74e:	81 bb       	out	0x11, r24	; 17
	DDRE |= (1<<CS2_PIN) | (1<<LED_3V);
     750:	86 b1       	in	r24, 0x06	; 6
     752:	85 60       	ori	r24, 0x05	; 5
     754:	86 b9       	out	0x06, r24	; 6
	
	// Set all pins as inputs
	PORT_DATA7_0 = 0;
     756:	15 ba       	out	0x15, r1	; 21
	DDR_DATA7_0 = 0;
     758:	14 ba       	out	0x14, r1	; 20
	PORT_ADDR7_0 = 0;
     75a:	18 ba       	out	0x18, r1	; 24
	DDR_ADDR7_0 = 0;
     75c:	17 ba       	out	0x17, r1	; 23
	PORT_ADDR15_8 = 0;
     75e:	1b ba       	out	0x1b, r1	; 27
	DDR_ADDR15_8 = 0;
     760:	1a ba       	out	0x1a, r1	; 26
	
	// Light up 3.3V or 5V
	if (PIND & (1<<SWITCH_DETECT)) {
     762:	82 9b       	sbis	0x10, 2	; 16
     764:	0e c0       	rjmp	.+28     	; 0x782 <setup+0x46>
		PORTD |= (1<<LED_5V);
     766:	97 9a       	sbi	0x12, 7	; 18
		PORTE &= ~(1<<LED_3V);
     768:	38 98       	cbi	0x07, 0	; 7
		
		// Set Reset low for 50ms to reset the cart (also for CPLD carts to initialise properly)
		cs2Pin_low;
     76a:	3a 98       	cbi	0x07, 2	; 7
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     76c:	2f e7       	ldi	r18, 0x7F	; 127
     76e:	88 e3       	ldi	r24, 0x38	; 56
     770:	91 e0       	ldi	r25, 0x01	; 1
     772:	21 50       	subi	r18, 0x01	; 1
     774:	80 40       	sbci	r24, 0x00	; 0
     776:	90 40       	sbci	r25, 0x00	; 0
     778:	e1 f7       	brne	.-8      	; 0x772 <setup+0x36>
     77a:	00 c0       	rjmp	.+0      	; 0x77c <setup+0x40>
     77c:	00 00       	nop
		_delay_ms(50);
		cs2Pin_high;
     77e:	3a 9a       	sbi	0x07, 2	; 7
     780:	02 c0       	rjmp	.+4      	; 0x786 <setup+0x4a>
	}
	else {
		PORTE |= (1<<LED_3V);
     782:	38 9a       	sbi	0x07, 0	; 7
		PORTD &= ~(1<<LED_5V);
     784:	97 98       	cbi	0x12, 7	; 18
	}
	
	// Light LED
	PORTD |= (1<<ACTIVITY_LED);
     786:	93 9a       	sbi	0x12, 3	; 18
     788:	2f ef       	ldi	r18, 0xFF	; 255
     78a:	84 e3       	ldi	r24, 0x34	; 52
     78c:	9c e0       	ldi	r25, 0x0C	; 12
     78e:	21 50       	subi	r18, 0x01	; 1
     790:	80 40       	sbci	r24, 0x00	; 0
     792:	90 40       	sbci	r25, 0x00	; 0
     794:	e1 f7       	brne	.-8      	; 0x78e <setup+0x52>
     796:	00 c0       	rjmp	.+0      	; 0x798 <setup+0x5c>
     798:	00 00       	nop
	_delay_ms(500);
	PORTD &= ~(1<<ACTIVITY_LED);
     79a:	93 98       	cbi	0x12, 3	; 18
	
	// Setup USART
	UBRRL = 0; // 1Mbps Baud rate
     79c:	19 b8       	out	0x09, r1	; 9
	sbi(UCSRA, U2X); // Double rate
     79e:	59 9a       	sbi	0x0b, 1	; 11
	sbi(UCSRB, TXEN); // Transmitter enable
     7a0:	53 9a       	sbi	0x0a, 3	; 10
	sbi(UCSRB, RXEN); // Receiver enable
     7a2:	54 9a       	sbi	0x0a, 4	; 10
	
	// Turn on interrupts
	sei();
     7a4:	78 94       	sei
     7a6:	08 95       	ret

000007a8 <main>:
#include <stdlib.h>
#include <string.h>
#include "setup.c" // See defines, variables, constants, functions here


int main(void) {
     7a8:	cf 93       	push	r28
     7aa:	df 93       	push	r29
     7ac:	cd b7       	in	r28, 0x3d	; 61
     7ae:	de b7       	in	r29, 0x3e	; 62
     7b0:	28 97       	sbiw	r28, 0x08	; 8
     7b2:	0f b6       	in	r0, 0x3f	; 63
     7b4:	f8 94       	cli
     7b6:	de bf       	out	0x3e, r29	; 62
     7b8:	0f be       	out	0x3f, r0	; 63
     7ba:	cd bf       	out	0x3d, r28	; 61
	setup();
     7bc:	bf df       	rcall	.-130    	; 0x73c <setup>
	
	uint32_t address = 0;
	uint8_t eepromSize = EEPROM_4KBIT;
	uint8_t cartMode = GB_MODE;
	uint8_t resetCommonLines = 1;
     7be:	21 e0       	ldi	r18, 0x01	; 1
     7c0:	2d 83       	std	Y+5, r18	; 0x05

int main(void) {
	setup();
	
	uint32_t address = 0;
	uint8_t eepromSize = EEPROM_4KBIT;
     7c2:	81 e0       	ldi	r24, 0x01	; 1
     7c4:	88 87       	std	Y+8, r24	; 0x08


int main(void) {
	setup();
	
	uint32_t address = 0;
     7c6:	c1 2c       	mov	r12, r1
     7c8:	d1 2c       	mov	r13, r1
     7ca:	76 01       	movw	r14, r12
	uint8_t eepromSize = EEPROM_4KBIT;
	uint8_t cartMode = GB_MODE;
	uint8_t resetCommonLines = 1;
	
	while(1) {
		if (resetCommonLines == 1) {
     7cc:	ad 81       	ldd	r26, Y+5	; 0x05
     7ce:	a1 30       	cpi	r26, 0x01	; 1
     7d0:	09 f4       	brne	.+2      	; 0x7d4 <main+0x2c>
			rd_wr_csmreq_cs2_reset();
     7d2:	60 dc       	rcall	.-1856   	; 0x94 <rd_wr_csmreq_cs2_reset>
		}
		receivedChar = USART_Receive(); // Wait for 1 byte of data
     7d4:	37 dc       	rcall	.-1938   	; 0x44 <USART_Receive>
     7d6:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <receivedChar>
		
		// Read the pin to find out which mode we are in, if it reads high, we are powered by 5V
		if (PIND & (1<<SWITCH_DETECT)) {
     7da:	82 9b       	sbis	0x10, 2	; 16
     7dc:	04 c0       	rjmp	.+8      	; 0x7e6 <main+0x3e>
			cartMode = GB_MODE;
			PORTD |= (1<<LED_5V);
     7de:	97 9a       	sbi	0x12, 7	; 18
			PORTE &= ~(1<<LED_3V);
     7e0:	38 98       	cbi	0x07, 0	; 7
		}
		receivedChar = USART_Receive(); // Wait for 1 byte of data
		
		// Read the pin to find out which mode we are in, if it reads high, we are powered by 5V
		if (PIND & (1<<SWITCH_DETECT)) {
			cartMode = GB_MODE;
     7e2:	81 e0       	ldi	r24, 0x01	; 1
     7e4:	03 c0       	rjmp	.+6      	; 0x7ec <main+0x44>
			PORTD |= (1<<LED_5V);
			PORTE &= ~(1<<LED_3V);
		}
		else {
			cartMode = GBA_MODE;
			PORTE |= (1<<LED_3V);
     7e6:	38 9a       	sbi	0x07, 0	; 7
			PORTD &= ~(1<<LED_5V);
     7e8:	97 98       	cbi	0x12, 7	; 18
			cartMode = GB_MODE;
			PORTD |= (1<<LED_5V);
			PORTE &= ~(1<<LED_3V);
		}
		else {
			cartMode = GBA_MODE;
     7ea:	82 e0       	ldi	r24, 0x02	; 2
			PORTE |= (1<<LED_3V);
			PORTD &= ~(1<<LED_5V);
		}
		
		// Return the cart mode in use
		if (receivedChar == CART_MODE) {
     7ec:	90 91 70 01 	lds	r25, 0x0170	; 0x800170 <receivedChar>
     7f0:	93 34       	cpi	r25, 0x43	; 67
     7f2:	09 f4       	brne	.+2      	; 0x7f6 <main+0x4e>
     7f4:	d4 c6       	rjmp	.+3496   	; 0x159e <main+0xdf6>
			USART_Transmit(cartMode);
		}
		
		// Change to GB mode or GBA mode if requested
		else if (receivedChar == GB_CART_MODE) {
     7f6:	97 34       	cpi	r25, 0x47	; 71
     7f8:	11 f4       	brne	.+4      	; 0x7fe <main+0x56>
			gb_mode();
     7fa:	51 dc       	rcall	.-1886   	; 0x9e <gb_mode>
     7fc:	e7 cf       	rjmp	.-50     	; 0x7cc <main+0x24>
		}
		else if (receivedChar == GBA_CART_MODE) {
     7fe:	97 36       	cpi	r25, 0x67	; 103
     800:	09 f4       	brne	.+2      	; 0x804 <main+0x5c>
     802:	e7 c0       	rjmp	.+462    	; 0x9d2 <main+0x22a>
			gba_mode();
		}
		
		// Set address
		else if (receivedChar == SET_START_ADDRESS) {
     804:	91 34       	cpi	r25, 0x41	; 65
     806:	59 f4       	brne	.+22     	; 0x81e <main+0x76>
			usart_read_chars(); // Read start address
     808:	3a dc       	rcall	.-1932   	; 0x7e <usart_read_chars>
			address = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
     80a:	40 e1       	ldi	r20, 0x10	; 16
     80c:	50 e0       	ldi	r21, 0x00	; 0
     80e:	60 e0       	ldi	r22, 0x00	; 0
     810:	70 e0       	ldi	r23, 0x00	; 0
     812:	80 e7       	ldi	r24, 0x70	; 112
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	e2 d6       	rcall	.+3524   	; 0x15dc <strtol>
     818:	6b 01       	movw	r12, r22
     81a:	7c 01       	movw	r14, r24
     81c:	d7 cf       	rjmp	.-82     	; 0x7cc <main+0x24>
		
		
		// ****** Gameboy / Gameboy Colour ******
		
		// Read 64 bytes of ROM/RAM from address (and increment) until anything but 1 is received
		else if (receivedChar == READ_ROM_RAM) {
     81e:	92 35       	cpi	r25, 0x52	; 82
     820:	f9 f4       	brne	.+62     	; 0x860 <main+0xb8>
			gb_mode();
     822:	3d dc       	rcall	.-1926   	; 0x9e <gb_mode>
			receivedChar = '1';
     824:	b1 e3       	ldi	r27, 0x31	; 49
     826:	b0 93 70 01 	sts	0x0170, r27	; 0x800170 <receivedChar>
			while (receivedChar == '1') {
     82a:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <receivedChar>
     82e:	81 33       	cpi	r24, 0x31	; 49
     830:	69 f6       	brne	.-102    	; 0x7cc <main+0x24>
				PORTD |= (1<<ACTIVITY_LED);
     832:	93 9a       	sbi	0x12, 3	; 18
     834:	00 e0       	ldi	r16, 0x00	; 0
     836:	10 e0       	ldi	r17, 0x00	; 0
				for (uint8_t x = 0; x < 64; x++) {
					USART_Transmit(read_8bit_data(address));
     838:	c8 01       	movw	r24, r16
     83a:	8c 0d       	add	r24, r12
     83c:	9d 1d       	adc	r25, r13
     83e:	3a dc       	rcall	.-1932   	; 0xb4 <read_8bit_data>
     840:	05 dc       	rcall	.-2038   	; 0x4c <USART_Transmit>
     842:	0f 5f       	subi	r16, 0xFF	; 255
     844:	1f 4f       	sbci	r17, 0xFF	; 255
		else if (receivedChar == READ_ROM_RAM) {
			gb_mode();
			receivedChar = '1';
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				for (uint8_t x = 0; x < 64; x++) {
     846:	00 34       	cpi	r16, 0x40	; 64
     848:	11 05       	cpc	r17, r1
     84a:	b1 f7       	brne	.-20     	; 0x838 <main+0x90>
     84c:	e0 e4       	ldi	r30, 0x40	; 64
     84e:	ce 0e       	add	r12, r30
     850:	d1 1c       	adc	r13, r1
     852:	e1 1c       	adc	r14, r1
     854:	f1 1c       	adc	r15, r1
					USART_Transmit(read_8bit_data(address));
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
     856:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
     858:	f5 db       	rcall	.-2070   	; 0x44 <USART_Receive>
     85a:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <receivedChar>
     85e:	e5 cf       	rjmp	.-54     	; 0x82a <main+0x82>
			}
		}
		
		// Write 64 bytes to RAM on address (and increment)
		else if (receivedChar == WRITE_RAM) {
     860:	97 35       	cpi	r25, 0x57	; 87
     862:	f1 f4       	brne	.+60     	; 0x8a0 <main+0xf8>
			gb_mode();
     864:	1c dc       	rcall	.-1992   	; 0x9e <gb_mode>
			
			// Read 64 bytes first as CH340G sends them all at once
			usart_read_bytes(64);
     866:	80 e4       	ldi	r24, 0x40	; 64
     868:	90 e0       	ldi	r25, 0x00	; 0
     86a:	f4 db       	rcall	.-2072   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
     86c:	93 9a       	sbi	0x12, 3	; 18
     86e:	50 e7       	ldi	r21, 0x70	; 112
     870:	a5 2e       	mov	r10, r21
     872:	50 e0       	ldi	r21, 0x00	; 0
     874:	b5 2e       	mov	r11, r21
     876:	00 e0       	ldi	r16, 0x00	; 0
     878:	10 e0       	ldi	r17, 0x00	; 0
			for (uint8_t x = 0; x < 64; x++) {
				write_8bit_data(address, receivedBuffer[x], MEMORY_WRITE);
     87a:	d5 01       	movw	r26, r10
     87c:	6d 91       	ld	r22, X+
     87e:	5d 01       	movw	r10, r26
     880:	c8 01       	movw	r24, r16
     882:	8c 0d       	add	r24, r12
     884:	9d 1d       	adc	r25, r13
     886:	41 e0       	ldi	r20, 0x01	; 1
     888:	1e dc       	rcall	.-1988   	; 0xc6 <write_8bit_data>
     88a:	0f 5f       	subi	r16, 0xFF	; 255
     88c:	1f 4f       	sbci	r17, 0xFF	; 255
			
			// Read 64 bytes first as CH340G sends them all at once
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
     88e:	00 34       	cpi	r16, 0x40	; 64
     890:	11 05       	cpc	r17, r1
     892:	99 f7       	brne	.-26     	; 0x87a <main+0xd2>
     894:	b0 e4       	ldi	r27, 0x40	; 64
     896:	cb 0e       	add	r12, r27
     898:	d1 1c       	adc	r13, r1
     89a:	e1 1c       	adc	r14, r1
     89c:	f1 1c       	adc	r15, r1
     89e:	98 c3       	rjmp	.+1840   	; 0xfd0 <main+0x828>
			PORTD &= ~(1<<ACTIVITY_LED);
			USART_Transmit(SEND_ACK); // Send back acknowledgement
		}
		
		// Set bank address and write a byte
		else if (receivedChar == SET_BANK) {
     8a0:	92 34       	cpi	r25, 0x42	; 66
     8a2:	e1 f4       	brne	.+56     	; 0x8dc <main+0x134>
			gb_mode();
     8a4:	fc db       	rcall	.-2056   	; 0x9e <gb_mode>
			
			usart_read_chars(); // Read start address
     8a6:	eb db       	rcall	.-2090   	; 0x7e <usart_read_chars>
			uint16_t bankaddress = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
     8a8:	40 e1       	ldi	r20, 0x10	; 16
     8aa:	50 e0       	ldi	r21, 0x00	; 0
     8ac:	60 e0       	ldi	r22, 0x00	; 0
     8ae:	70 e0       	ldi	r23, 0x00	; 0
     8b0:	80 e7       	ldi	r24, 0x70	; 112
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	93 d6       	rcall	.+3366   	; 0x15dc <strtol>
     8b6:	4b 01       	movw	r8, r22
     8b8:	5c 01       	movw	r10, r24
			
			receivedChar = USART_Receive(); // Wait for bank number
     8ba:	c4 db       	rcall	.-2168   	; 0x44 <USART_Receive>
     8bc:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <receivedChar>
			if (receivedChar == 'B') {
     8c0:	82 34       	cpi	r24, 0x42	; 66
     8c2:	09 f0       	breq	.+2      	; 0x8c6 <main+0x11e>
     8c4:	83 cf       	rjmp	.-250    	; 0x7cc <main+0x24>
				usart_read_chars(); // Read data
     8c6:	db db       	rcall	.-2122   	; 0x7e <usart_read_chars>
				uint8_t data = atoi(receivedBuffer); // Convert data string to dec
     8c8:	80 e7       	ldi	r24, 0x70	; 112
     8ca:	90 e0       	ldi	r25, 0x00	; 0
     8cc:	98 d7       	rcall	.+3888   	; 0x17fe <atoi>
				lastBankAccessed = data; // Store the last bank accessed (used for flash carts that need it)
     8ce:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
				
				write_8bit_data(bankaddress, data, BANK_WRITE);
     8d2:	40 e0       	ldi	r20, 0x00	; 0
     8d4:	68 2f       	mov	r22, r24
     8d6:	c4 01       	movw	r24, r8
     8d8:	f6 db       	rcall	.-2068   	; 0xc6 <write_8bit_data>
     8da:	78 cf       	rjmp	.-272    	; 0x7cc <main+0x24>
		
		// ****** Gameboy Advance ******
		
		// ---------- ROM ----------
		// Read one 16bit byte from ROM using address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_ROM || receivedChar == GBA_READ_ROM_256BYTE) {
     8dc:	92 37       	cpi	r25, 0x72	; 114
     8de:	11 f0       	breq	.+4      	; 0x8e4 <main+0x13c>
     8e0:	9a 36       	cpi	r25, 0x6A	; 106
     8e2:	b9 f5       	brne	.+110    	; 0x952 <main+0x1aa>
			gba_mode();
     8e4:	06 dc       	rcall	.-2036   	; 0xf2 <gba_mode>
			
			uint8_t readEnd = 32;
			if (receivedChar == GBA_READ_ROM_256BYTE) {
     8e6:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <receivedChar>
     8ea:	8a 36       	cpi	r24, 0x6A	; 106
     8ec:	11 f4       	brne	.+4      	; 0x8f2 <main+0x14a>
				readEnd = 128;
     8ee:	10 e8       	ldi	r17, 0x80	; 128
     8f0:	01 c0       	rjmp	.+2      	; 0x8f4 <main+0x14c>
		// ---------- ROM ----------
		// Read one 16bit byte from ROM using address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_ROM || receivedChar == GBA_READ_ROM_256BYTE) {
			gba_mode();
			
			uint8_t readEnd = 32;
     8f2:	10 e2       	ldi	r17, 0x20	; 32
			if (receivedChar == GBA_READ_ROM_256BYTE) {
				readEnd = 128;
			}
			
			receivedChar = '1';
     8f4:	e1 e3       	ldi	r30, 0x31	; 49
     8f6:	e0 93 70 01 	sts	0x0170, r30	; 0x800170 <receivedChar>
     8fa:	88 24       	eor	r8, r8
     8fc:	8a 94       	dec	r8
     8fe:	81 0e       	add	r8, r17
     900:	91 2c       	mov	r9, r1
     902:	a1 2c       	mov	r10, r1
     904:	b1 2c       	mov	r11, r1
     906:	ff ef       	ldi	r31, 0xFF	; 255
     908:	8f 1a       	sub	r8, r31
     90a:	9f 0a       	sbc	r9, r31
     90c:	af 0a       	sbc	r10, r31
     90e:	bf 0a       	sbc	r11, r31
			while (receivedChar == '1') {
     910:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <receivedChar>
     914:	81 33       	cpi	r24, 0x31	; 49
     916:	09 f0       	breq	.+2      	; 0x91a <main+0x172>
     918:	59 cf       	rjmp	.-334    	; 0x7cc <main+0x24>
				PORTD |= (1<<ACTIVITY_LED);
     91a:	93 9a       	sbi	0x12, 3	; 18
     91c:	26 01       	movw	r4, r12
     91e:	37 01       	movw	r6, r14
				
				for (uint8_t x = 0; x < readEnd; x++) {
					uint16_t dataRead = gba_read_16bit_data(address);
     920:	c3 01       	movw	r24, r6
     922:	b2 01       	movw	r22, r4
     924:	04 dc       	rcall	.-2040   	; 0x12e <gba_read_16bit_data>
     926:	09 2f       	mov	r16, r25
					
					// Low byte & High byte
					USART_Transmit(dataRead & 0xFF);
     928:	91 db       	rcall	.-2270   	; 0x4c <USART_Transmit>
					USART_Transmit(dataRead >> 8);
     92a:	80 2f       	mov	r24, r16
     92c:	8f db       	rcall	.-2274   	; 0x4c <USART_Transmit>
					
					address++;
     92e:	2f ef       	ldi	r18, 0xFF	; 255
     930:	42 1a       	sub	r4, r18
     932:	52 0a       	sbc	r5, r18
     934:	62 0a       	sbc	r6, r18
     936:	72 0a       	sbc	r7, r18
			
			receivedChar = '1';
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				
				for (uint8_t x = 0; x < readEnd; x++) {
     938:	84 2d       	mov	r24, r4
     93a:	8c 19       	sub	r24, r12
     93c:	81 17       	cp	r24, r17
     93e:	80 f3       	brcs	.-32     	; 0x920 <main+0x178>
     940:	c8 0c       	add	r12, r8
     942:	d9 1c       	adc	r13, r9
     944:	ea 1c       	adc	r14, r10
     946:	fb 1c       	adc	r15, r11
					USART_Transmit(dataRead >> 8);
					
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
     948:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
     94a:	7c db       	rcall	.-2312   	; 0x44 <USART_Receive>
     94c:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <receivedChar>
     950:	df cf       	rjmp	.-66     	; 0x910 <main+0x168>
			}
		}
		
		// ---------- SRAM ----------
		// Read RAM from address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_SRAM) {
     952:	9d 36       	cpi	r25, 0x6D	; 109
     954:	e9 f4       	brne	.+58     	; 0x990 <main+0x1e8>
			gb_mode(); // Set GB mode as it uses 16 bit address with 8 bit data
     956:	a3 db       	rcall	.-2234   	; 0x9e <gb_mode>
			
			receivedChar = '1';
     958:	81 e3       	ldi	r24, 0x31	; 49
					USART_Transmit(gba_read_ram_8bit_data(address));
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
				receivedChar = USART_Receive();
     95a:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <receivedChar>
		// Read RAM from address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_SRAM) {
			gb_mode(); // Set GB mode as it uses 16 bit address with 8 bit data
			
			receivedChar = '1';
			while (receivedChar == '1') {
     95e:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <receivedChar>
     962:	81 33       	cpi	r24, 0x31	; 49
     964:	b1 f5       	brne	.+108    	; 0x9d2 <main+0x22a>
				PORTD |= (1<<ACTIVITY_LED);
     966:	93 9a       	sbi	0x12, 3	; 18
     968:	00 e0       	ldi	r16, 0x00	; 0
     96a:	10 e0       	ldi	r17, 0x00	; 0
				for (uint8_t x = 0; x < 64; x++) {
					USART_Transmit(gba_read_ram_8bit_data(address));
     96c:	c8 01       	movw	r24, r16
     96e:	8c 0d       	add	r24, r12
     970:	9d 1d       	adc	r25, r13
     972:	ec db       	rcall	.-2088   	; 0x14c <gba_read_ram_8bit_data>
     974:	6b db       	rcall	.-2346   	; 0x4c <USART_Transmit>
     976:	0f 5f       	subi	r16, 0xFF	; 255
     978:	1f 4f       	sbci	r17, 0xFF	; 255
			gb_mode(); // Set GB mode as it uses 16 bit address with 8 bit data
			
			receivedChar = '1';
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				for (uint8_t x = 0; x < 64; x++) {
     97a:	00 34       	cpi	r16, 0x40	; 64
     97c:	11 05       	cpc	r17, r1
     97e:	b1 f7       	brne	.-20     	; 0x96c <main+0x1c4>
     980:	90 e4       	ldi	r25, 0x40	; 64
     982:	c9 0e       	add	r12, r25
     984:	d1 1c       	adc	r13, r1
     986:	e1 1c       	adc	r14, r1
     988:	f1 1c       	adc	r15, r1
					USART_Transmit(gba_read_ram_8bit_data(address));
					address++;
				}
				
				PORTD &= ~(1<<ACTIVITY_LED);
     98a:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
     98c:	5b db       	rcall	.-2378   	; 0x44 <USART_Receive>
     98e:	e5 cf       	rjmp	.-54     	; 0x95a <main+0x1b2>
			
			gba_mode(); // Set back
		}
		
		// Write to RAM on address (and increment) with 64 bytes of data
		else if (receivedChar == GBA_WRITE_SRAM) {
     990:	97 37       	cpi	r25, 0x77	; 119
     992:	09 f5       	brne	.+66     	; 0x9d6 <main+0x22e>
			gb_mode();
     994:	84 db       	rcall	.-2296   	; 0x9e <gb_mode>
			
			usart_read_bytes(64);
     996:	80 e4       	ldi	r24, 0x40	; 64
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	5c db       	rcall	.-2376   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
     99c:	93 9a       	sbi	0x12, 3	; 18
     99e:	40 e7       	ldi	r20, 0x70	; 112
     9a0:	a4 2e       	mov	r10, r20
     9a2:	40 e0       	ldi	r20, 0x00	; 0
     9a4:	b4 2e       	mov	r11, r20
     9a6:	00 e0       	ldi	r16, 0x00	; 0
     9a8:	10 e0       	ldi	r17, 0x00	; 0
			for (uint8_t x = 0; x < 64; x++) {
				gba_write_ram_8bit_data(address, receivedBuffer[x]);
     9aa:	d5 01       	movw	r26, r10
     9ac:	6d 91       	ld	r22, X+
     9ae:	5d 01       	movw	r10, r26
     9b0:	c8 01       	movw	r24, r16
     9b2:	8c 0d       	add	r24, r12
     9b4:	9d 1d       	adc	r25, r13
     9b6:	d3 db       	rcall	.-2138   	; 0x15e <gba_write_ram_8bit_data>
     9b8:	0f 5f       	subi	r16, 0xFF	; 255
     9ba:	1f 4f       	sbci	r17, 0xFF	; 255
			gb_mode();
			
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
     9bc:	00 34       	cpi	r16, 0x40	; 64
     9be:	11 05       	cpc	r17, r1
     9c0:	a1 f7       	brne	.-24     	; 0x9aa <main+0x202>
     9c2:	b0 e4       	ldi	r27, 0x40	; 64
     9c4:	cb 0e       	add	r12, r27
     9c6:	d1 1c       	adc	r13, r1
     9c8:	e1 1c       	adc	r14, r1
     9ca:	f1 1c       	adc	r15, r1
				gba_write_ram_8bit_data(address, receivedBuffer[x]);
				address++;
			}
			USART_Transmit(SEND_ACK); // Send back acknowledgement
     9cc:	81 e3       	ldi	r24, 0x31	; 49
     9ce:	3e db       	rcall	.-2436   	; 0x4c <USART_Transmit>
			
			PORTD &= ~(1<<ACTIVITY_LED);
     9d0:	93 98       	cbi	0x12, 3	; 18
			gba_mode(); // Set back
     9d2:	8f db       	rcall	.-2274   	; 0xf2 <gba_mode>
     9d4:	fb ce       	rjmp	.-522    	; 0x7cc <main+0x24>
		}
		
		// Write 1 byte to SRAM address
		else if (receivedChar == GBA_WRITE_ONE_BYTE_SRAM) {
     9d6:	9f 36       	cpi	r25, 0x6F	; 111
     9d8:	31 f4       	brne	.+12     	; 0x9e6 <main+0x23e>
			gb_mode();
     9da:	61 db       	rcall	.-2366   	; 0x9e <gb_mode>
			
			uint8_t data = USART_Receive();
     9dc:	33 db       	rcall	.-2458   	; 0x44 <USART_Receive>
			gba_write_ram_8bit_data(address, data);
     9de:	68 2f       	mov	r22, r24
     9e0:	c6 01       	movw	r24, r12
     9e2:	bd db       	rcall	.-2182   	; 0x15e <gba_write_ram_8bit_data>
     9e4:	23 c0       	rjmp	.+70     	; 0xa2c <main+0x284>
		}
		
		
		// ---------- FLASH ----------
		// Read the Flash Manufacturer and Device ID
		else if (receivedChar == GBA_FLASH_READ_ID) {
     9e6:	99 36       	cpi	r25, 0x69	; 105
     9e8:	49 f4       	brne	.+18     	; 0x9fc <main+0x254>
			gb_mode();
     9ea:	59 db       	rcall	.-2382   	; 0x9e <gb_mode>
			
			flash_read_chip_id();
     9ec:	69 dc       	rcall	.-1838   	; 0x2c0 <flash_read_chip_id>
			USART_Transmit(flashChipIdBuffer[0]);
     9ee:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <flashChipIdBuffer>
     9f2:	2c db       	rcall	.-2472   	; 0x4c <USART_Transmit>
			USART_Transmit(flashChipIdBuffer[1]);
     9f4:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <flashChipIdBuffer+0x1>
     9f8:	29 db       	rcall	.-2478   	; 0x4c <USART_Transmit>
     9fa:	eb cf       	rjmp	.-42     	; 0x9d2 <main+0x22a>
			
			gba_mode(); // Set back
		}
		
		// Change bank
		else if (receivedChar == GBA_FLASH_SET_BANK) {
     9fc:	9b 36       	cpi	r25, 0x6B	; 107
     9fe:	49 f4       	brne	.+18     	; 0xa12 <main+0x26a>
			usart_read_chars(); // Read data
     a00:	3e db       	rcall	.-2436   	; 0x7e <usart_read_chars>
			uint8_t bank = atoi(receivedBuffer); // Convert data string to dec
     a02:	80 e7       	ldi	r24, 0x70	; 112
     a04:	90 e0       	ldi	r25, 0x00	; 0
     a06:	fb d6       	rcall	.+3574   	; 0x17fe <atoi>
     a08:	18 2f       	mov	r17, r24
			
			gb_mode();
     a0a:	49 db       	rcall	.-2414   	; 0x9e <gb_mode>
			flash_switch_bank(bank);
     a0c:	81 2f       	mov	r24, r17
     a0e:	8d dc       	rcall	.-1766   	; 0x32a <flash_switch_bank>
     a10:	e0 cf       	rjmp	.-64     	; 0x9d2 <main+0x22a>
			
			gba_mode(); // Set back
		}
		
		// Erase 4K sector on Flash (sector 0 to 15 for 512Kbit)
		else if (receivedChar == GBA_FLASH_4K_SECTOR_ERASE) {
     a12:	93 37       	cpi	r25, 0x73	; 115
     a14:	69 f4       	brne	.+26     	; 0xa30 <main+0x288>
			gb_mode();
     a16:	43 db       	rcall	.-2426   	; 0x9e <gb_mode>
			
			usart_read_chars(); // Read sector
     a18:	32 db       	rcall	.-2460   	; 0x7e <usart_read_chars>
			uint8_t sectorAddress = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
     a1a:	40 e1       	ldi	r20, 0x10	; 16
     a1c:	50 e0       	ldi	r21, 0x00	; 0
     a1e:	60 e0       	ldi	r22, 0x00	; 0
     a20:	70 e0       	ldi	r23, 0x00	; 0
     a22:	80 e7       	ldi	r24, 0x70	; 112
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	da d5       	rcall	.+2996   	; 0x15dc <strtol>
     a28:	86 2f       	mov	r24, r22
			
			flash_erase_4k_sector(sectorAddress);
     a2a:	92 dc       	rcall	.-1756   	; 0x350 <flash_erase_4k_sector>
			USART_Transmit(SEND_ACK); // Send back acknowledgement
     a2c:	81 e3       	ldi	r24, 0x31	; 49
     a2e:	e4 cf       	rjmp	.-56     	; 0x9f8 <main+0x250>
			
			gba_mode(); // Set back
		}
		
		// Write 64 bytes to Flash address one byte write at a time (and increment)
		else if (receivedChar == GBA_FLASH_WRITE_BYTE) {
     a30:	92 36       	cpi	r25, 0x62	; 98
     a32:	e9 f4       	brne	.+58     	; 0xa6e <main+0x2c6>
			gb_mode();
     a34:	34 db       	rcall	.-2456   	; 0x9e <gb_mode>
			
			usart_read_bytes(64);
     a36:	80 e4       	ldi	r24, 0x40	; 64
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	0c db       	rcall	.-2536   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
     a3c:	93 9a       	sbi	0x12, 3	; 18
     a3e:	30 e7       	ldi	r19, 0x70	; 112
     a40:	a3 2e       	mov	r10, r19
     a42:	30 e0       	ldi	r19, 0x00	; 0
     a44:	b3 2e       	mov	r11, r19
     a46:	00 e0       	ldi	r16, 0x00	; 0
     a48:	10 e0       	ldi	r17, 0x00	; 0
			for (uint8_t x = 0; x < 64; x++) {
				flash_write_byte(address, receivedBuffer[x]);
     a4a:	f5 01       	movw	r30, r10
     a4c:	61 91       	ld	r22, Z+
     a4e:	5f 01       	movw	r10, r30
     a50:	c8 01       	movw	r24, r16
     a52:	8c 0d       	add	r24, r12
     a54:	9d 1d       	adc	r25, r13
     a56:	a0 dc       	rcall	.-1728   	; 0x398 <flash_write_byte>
     a58:	0f 5f       	subi	r16, 0xFF	; 255
     a5a:	1f 4f       	sbci	r17, 0xFF	; 255
			gb_mode();
			
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
     a5c:	00 34       	cpi	r16, 0x40	; 64
     a5e:	11 05       	cpc	r17, r1
     a60:	a1 f7       	brne	.-24     	; 0xa4a <main+0x2a2>
     a62:	f0 e4       	ldi	r31, 0x40	; 64
     a64:	cf 0e       	add	r12, r31
     a66:	d1 1c       	adc	r13, r1
     a68:	e1 1c       	adc	r14, r1
     a6a:	f1 1c       	adc	r15, r1
     a6c:	af cf       	rjmp	.-162    	; 0x9cc <main+0x224>
			PORTD &= ~(1<<ACTIVITY_LED);
			gba_mode(); // Set back
		}
		
		// Write 128 bytes to flash sector for Atmel flash (and increment)
		else if (receivedChar == GBA_FLASH_WRITE_ATMEL) {
     a6e:	91 36       	cpi	r25, 0x61	; 97
     a70:	69 f4       	brne	.+26     	; 0xa8c <main+0x2e4>
			gb_mode();
     a72:	15 db       	rcall	.-2518   	; 0x9e <gb_mode>
			
			usart_read_bytes(128);
     a74:	80 e8       	ldi	r24, 0x80	; 128
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	ed da       	rcall	.-2598   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
     a7a:	93 9a       	sbi	0x12, 3	; 18
			flash_write_sector(address); // Address used as sector number
     a7c:	c6 01       	movw	r24, r12
     a7e:	a8 dc       	rcall	.-1712   	; 0x3d0 <flash_write_sector>
			address++;
     a80:	2f ef       	ldi	r18, 0xFF	; 255
     a82:	c2 1a       	sub	r12, r18
     a84:	d2 0a       	sbc	r13, r18
     a86:	e2 0a       	sbc	r14, r18
     a88:	f2 0a       	sbc	r15, r18
     a8a:	a0 cf       	rjmp	.-192    	; 0x9cc <main+0x224>
		}
		
		
		// ---------- EEPROM ----------
		// Set EEPROM size
		else if (receivedChar == GBA_SET_EEPROM_SIZE) {
     a8c:	93 35       	cpi	r25, 0x53	; 83
     a8e:	51 f4       	brne	.+20     	; 0xaa4 <main+0x2fc>
			usart_read_chars(); // Read size
     a90:	f6 da       	rcall	.-2580   	; 0x7e <usart_read_chars>
			eepromSize = strtol(receivedBuffer, NULL, 16); // Convert size to dec
     a92:	40 e1       	ldi	r20, 0x10	; 16
     a94:	50 e0       	ldi	r21, 0x00	; 0
     a96:	60 e0       	ldi	r22, 0x00	; 0
     a98:	70 e0       	ldi	r23, 0x00	; 0
     a9a:	80 e7       	ldi	r24, 0x70	; 112
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	9e d5       	rcall	.+2876   	; 0x15dc <strtol>
     aa0:	68 87       	std	Y+8, r22	; 0x08
     aa2:	94 ce       	rjmp	.-728    	; 0x7cc <main+0x24>
		}
		
		// Read the EEPROM on address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_EEPROM) {
     aa4:	95 36       	cpi	r25, 0x65	; 101
     aa6:	01 f5       	brne	.+64     	; 0xae8 <main+0x340>
			gba_eeprom_mode();
     aa8:	6a db       	rcall	.-2348   	; 0x17e <gba_eeprom_mode>
			
			receivedChar = '1';
     aaa:	81 e3       	ldi	r24, 0x31	; 49
					USART_Transmit(eepromBuffer[c]);
				}
				address++; // Increment to next 8 bytes
				
				PORTD &= ~(1<<ACTIVITY_LED);
				receivedChar = USART_Receive();
     aac:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <receivedChar>
		// Read the EEPROM on address (and increment) until anything but 1 is received
		else if (receivedChar == GBA_READ_EEPROM) {
			gba_eeprom_mode();
			
			receivedChar = '1';
			while (receivedChar == '1') {
     ab0:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <receivedChar>
     ab4:	81 33       	cpi	r24, 0x31	; 49
     ab6:	09 f0       	breq	.+2      	; 0xaba <main+0x312>
     ab8:	8c cf       	rjmp	.-232    	; 0x9d2 <main+0x22a>
				PORTD |= (1<<ACTIVITY_LED);
     aba:	93 9a       	sbi	0x12, 3	; 18
				gba_eeprom_read(address, eepromSize);
     abc:	68 85       	ldd	r22, Y+8	; 0x08
     abe:	c6 01       	movw	r24, r12
     ac0:	9b db       	rcall	.-2250   	; 0x1f8 <gba_eeprom_read>
     ac2:	01 e7       	ldi	r16, 0x71	; 113
     ac4:	11 e0       	ldi	r17, 0x01	; 1
				
				// Send back the 8 bytes of data
				for (uint8_t c = 0; c < 8; c++) {
					USART_Transmit(eepromBuffer[c]);
     ac6:	d8 01       	movw	r26, r16
     ac8:	8d 91       	ld	r24, X+
     aca:	8d 01       	movw	r16, r26
     acc:	bf da       	rcall	.-2690   	; 0x4c <USART_Transmit>
			while (receivedChar == '1') {
				PORTD |= (1<<ACTIVITY_LED);
				gba_eeprom_read(address, eepromSize);
				
				// Send back the 8 bytes of data
				for (uint8_t c = 0; c < 8; c++) {
     ace:	e9 e7       	ldi	r30, 0x79	; 121
     ad0:	f1 e0       	ldi	r31, 0x01	; 1
     ad2:	e0 17       	cp	r30, r16
     ad4:	f1 07       	cpc	r31, r17
     ad6:	b9 f7       	brne	.-18     	; 0xac6 <main+0x31e>
					USART_Transmit(eepromBuffer[c]);
				}
				address++; // Increment to next 8 bytes
     ad8:	ff ef       	ldi	r31, 0xFF	; 255
     ada:	cf 1a       	sub	r12, r31
     adc:	df 0a       	sbc	r13, r31
     ade:	ef 0a       	sbc	r14, r31
     ae0:	ff 0a       	sbc	r15, r31
				
				PORTD &= ~(1<<ACTIVITY_LED);
     ae2:	93 98       	cbi	0x12, 3	; 18
				receivedChar = USART_Receive();
     ae4:	af da       	rcall	.-2722   	; 0x44 <USART_Receive>
     ae6:	e2 cf       	rjmp	.-60     	; 0xaac <main+0x304>
			
			gba_mode(); // Set back
		}
		
		// Write 8 bytes to the EEPROM address (and increment)
		else if (receivedChar == GBA_WRITE_EEPROM) {
     ae8:	90 37       	cpi	r25, 0x70	; 112
     aea:	e1 f4       	brne	.+56     	; 0xb24 <main+0x37c>
			gba_eeprom_mode();
     aec:	48 db       	rcall	.-2416   	; 0x17e <gba_eeprom_mode>
     aee:	01 e7       	ldi	r16, 0x71	; 113
     af0:	11 e0       	ldi	r17, 0x01	; 1
			
			// Read 8 bytes from USART and place in buffer
			for (uint8_t x = 0; x < 8; x++) {
				eepromBuffer[x] = USART_Receive();
     af2:	a8 da       	rcall	.-2736   	; 0x44 <USART_Receive>
     af4:	d8 01       	movw	r26, r16
     af6:	8d 93       	st	X+, r24
     af8:	8d 01       	movw	r16, r26
		// Write 8 bytes to the EEPROM address (and increment)
		else if (receivedChar == GBA_WRITE_EEPROM) {
			gba_eeprom_mode();
			
			// Read 8 bytes from USART and place in buffer
			for (uint8_t x = 0; x < 8; x++) {
     afa:	e9 e7       	ldi	r30, 0x79	; 121
     afc:	f1 e0       	ldi	r31, 0x01	; 1
     afe:	ea 17       	cp	r30, r26
     b00:	fb 07       	cpc	r31, r27
     b02:	b9 f7       	brne	.-18     	; 0xaf2 <main+0x34a>
				eepromBuffer[x] = USART_Receive();
			}
			PORTD |= (1<<ACTIVITY_LED);
     b04:	93 9a       	sbi	0x12, 3	; 18
			
			gba_eeprom_write(address, eepromSize);
     b06:	68 85       	ldd	r22, Y+8	; 0x08
     b08:	c6 01       	movw	r24, r12
     b0a:	a3 db       	rcall	.-2234   	; 0x252 <gba_eeprom_write>
			address++;
     b0c:	ff ef       	ldi	r31, 0xFF	; 255
     b0e:	cf 1a       	sub	r12, r31
     b10:	df 0a       	sbc	r13, r31
     b12:	ef 0a       	sbc	r14, r31
     b14:	ff 0a       	sbc	r15, r31
     b16:	8f e7       	ldi	r24, 0x7F	; 127
     b18:	9e e3       	ldi	r25, 0x3E	; 62
     b1a:	01 97       	sbiw	r24, 0x01	; 1
     b1c:	f1 f7       	brne	.-4      	; 0xb1a <main+0x372>
     b1e:	00 c0       	rjmp	.+0      	; 0xb20 <main+0x378>
     b20:	00 00       	nop
     b22:	54 cf       	rjmp	.-344    	; 0x9cc <main+0x224>
		}
		
		
		// ---------- GB FLASH CARTS ----------
		// Select which pin need to pulse as WE (Audio or WR)
		else if (receivedChar == GB_FLASH_WE_PIN) {
     b24:	90 35       	cpi	r25, 0x50	; 80
     b26:	49 f4       	brne	.+18     	; 0xb3a <main+0x392>
			flashWriteWePin = USART_Receive();
     b28:	8d da       	rcall	.-2790   	; 0x44 <USART_Receive>
     b2a:	80 93 79 01 	sts	0x0179, r24	; 0x800179 <flashWriteWePin>
			
			if (flashWriteWePin == WE_AS_AUDIO_PIN) {
     b2e:	81 34       	cpi	r24, 0x41	; 65
     b30:	09 f0       	breq	.+2      	; 0xb34 <main+0x38c>
     b32:	4c ce       	rjmp	.-872    	; 0x7cc <main+0x24>
				DDRE |= (1<<AUDIO_PIN);
     b34:	31 9a       	sbi	0x06, 1	; 6
				audioPin_high;
     b36:	39 9a       	sbi	0x07, 1	; 7
     b38:	49 ce       	rjmp	.-878    	; 0x7cc <main+0x24>
			}
		}
		
		// Some flash carts may require changing the bank back to 1 in order to accept flash chip commands
		else if (receivedChar == GB_FLASH_BANK_1_COMMAND_WRITES) {
     b3a:	9e 34       	cpi	r25, 0x4E	; 78
     b3c:	21 f4       	brne	.+8      	; 0xb46 <main+0x39e>
			flashBank1CommandWrites = 1;
     b3e:	91 e0       	ldi	r25, 0x01	; 1
     b40:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <flashBank1CommandWrites>
     b44:	43 ce       	rjmp	.-890    	; 0x7cc <main+0x24>
		}
		
		// Load the program method to use
		else if (receivedChar == GB_FLASH_PROGRAM_METHOD) {
     b46:	95 34       	cpi	r25, 0x45	; 69
     b48:	19 f5       	brne	.+70     	; 0xb90 <main+0x3e8>
     b4a:	02 e6       	ldi	r16, 0x62	; 98
     b4c:	10 e0       	ldi	r17, 0x00	; 0
			for (uint8_t x = 0; x < 3; x++) {
				usart_read_chars(); // Address
     b4e:	97 da       	rcall	.-2770   	; 0x7e <usart_read_chars>
				flashWriteCycle[x][0] = strtol(receivedBuffer, NULL, 16);
     b50:	40 e1       	ldi	r20, 0x10	; 16
     b52:	50 e0       	ldi	r21, 0x00	; 0
     b54:	60 e0       	ldi	r22, 0x00	; 0
     b56:	70 e0       	ldi	r23, 0x00	; 0
     b58:	80 e7       	ldi	r24, 0x70	; 112
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	3f d5       	rcall	.+2686   	; 0x15dc <strtol>
     b5e:	d8 01       	movw	r26, r16
     b60:	6d 93       	st	X+, r22
     b62:	7c 93       	st	X, r23
				USART_Transmit(SEND_ACK);
     b64:	81 e3       	ldi	r24, 0x31	; 49
     b66:	72 da       	rcall	.-2844   	; 0x4c <USART_Transmit>
				
				usart_read_chars(); // Data
     b68:	8a da       	rcall	.-2796   	; 0x7e <usart_read_chars>
				flashWriteCycle[x][1] = strtol(receivedBuffer, NULL, 16);
     b6a:	40 e1       	ldi	r20, 0x10	; 16
     b6c:	50 e0       	ldi	r21, 0x00	; 0
     b6e:	60 e0       	ldi	r22, 0x00	; 0
     b70:	70 e0       	ldi	r23, 0x00	; 0
     b72:	80 e7       	ldi	r24, 0x70	; 112
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	32 d5       	rcall	.+2660   	; 0x15dc <strtol>
     b78:	f8 01       	movw	r30, r16
     b7a:	73 83       	std	Z+3, r23	; 0x03
     b7c:	62 83       	std	Z+2, r22	; 0x02
				USART_Transmit(SEND_ACK);
     b7e:	81 e3       	ldi	r24, 0x31	; 49
     b80:	65 da       	rcall	.-2870   	; 0x4c <USART_Transmit>
     b82:	0c 5f       	subi	r16, 0xFC	; 252
     b84:	1f 4f       	sbci	r17, 0xFF	; 255
			flashBank1CommandWrites = 1;
		}
		
		// Load the program method to use
		else if (receivedChar == GB_FLASH_PROGRAM_METHOD) {
			for (uint8_t x = 0; x < 3; x++) {
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	0e 36       	cpi	r16, 0x6E	; 110
     b8a:	1f 07       	cpc	r17, r31
     b8c:	01 f7       	brne	.-64     	; 0xb4e <main+0x3a6>
     b8e:	1e ce       	rjmp	.-964    	; 0x7cc <main+0x24>
				USART_Transmit(SEND_ACK);
			}
		}
		
		// Write address and one byte to Flash, pulse a pin
		else if (receivedChar == GB_FLASH_WRITE_BYTE) {
     b90:	96 34       	cpi	r25, 0x46	; 70
     b92:	b1 f4       	brne	.+44     	; 0xbc0 <main+0x418>
			usart_read_chars(); // Read address
     b94:	74 da       	rcall	.-2840   	; 0x7e <usart_read_chars>
			uint16_t flashAddress = strtol(receivedBuffer, NULL, 16);
     b96:	40 e1       	ldi	r20, 0x10	; 16
     b98:	50 e0       	ldi	r21, 0x00	; 0
     b9a:	60 e0       	ldi	r22, 0x00	; 0
     b9c:	70 e0       	ldi	r23, 0x00	; 0
     b9e:	80 e7       	ldi	r24, 0x70	; 112
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	1c d5       	rcall	.+2616   	; 0x15dc <strtol>
     ba4:	4b 01       	movw	r8, r22
     ba6:	5c 01       	movw	r10, r24
			
			usart_read_chars(); // Read data byte
     ba8:	6a da       	rcall	.-2860   	; 0x7e <usart_read_chars>
			uint8_t flashByte = strtol(receivedBuffer, NULL, 16);
     baa:	40 e1       	ldi	r20, 0x10	; 16
     bac:	50 e0       	ldi	r21, 0x00	; 0
     bae:	60 e0       	ldi	r22, 0x00	; 0
     bb0:	70 e0       	ldi	r23, 0x00	; 0
     bb2:	80 e7       	ldi	r24, 0x70	; 112
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	12 d5       	rcall	.+2596   	; 0x15dc <strtol>
			
			PORTD |= (1<<ACTIVITY_LED);
     bb8:	93 9a       	sbi	0x12, 3	; 18
			gb_flash_write_bus_cycle(flashAddress, flashByte);
     bba:	c4 01       	movw	r24, r8
     bbc:	48 dc       	rcall	.-1904   	; 0x44e <gb_flash_write_bus_cycle>
     bbe:	08 c2       	rjmp	.+1040   	; 0xfd0 <main+0x828>
			
			USART_Transmit(SEND_ACK); // Send back acknowledgement
		}
		
		// Write 64 bytes to Flash address one byte write at a time (and increment), pulse a pin
		else if (receivedChar == GB_FLASH_WRITE_64BYTE) {
     bc0:	94 35       	cpi	r25, 0x54	; 84
     bc2:	89 f5       	brne	.+98     	; 0xc26 <main+0x47e>
			usart_read_bytes(64);
     bc4:	80 e4       	ldi	r24, 0x40	; 64
     bc6:	90 e0       	ldi	r25, 0x00	; 0
     bc8:	45 da       	rcall	.-2934   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
     bca:	93 9a       	sbi	0x12, 3	; 18
			if (flashBank1CommandWrites == 0) {
     bcc:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <flashBank1CommandWrites>
     bd0:	20 e7       	ldi	r18, 0x70	; 112
     bd2:	a2 2e       	mov	r10, r18
     bd4:	20 e0       	ldi	r18, 0x00	; 0
     bd6:	b2 2e       	mov	r11, r18
     bd8:	00 e0       	ldi	r16, 0x00	; 0
     bda:	10 e0       	ldi	r17, 0x00	; 0
     bdc:	81 11       	cpse	r24, r1
     bde:	0f c0       	rjmp	.+30     	; 0xbfe <main+0x456>
				for (uint8_t x = 0; x < 64; x++) {
					if (receivedBuffer[x] != 0xFF) {
     be0:	d5 01       	movw	r26, r10
     be2:	6d 91       	ld	r22, X+
     be4:	5d 01       	movw	r10, r26
     be6:	6f 3f       	cpi	r22, 0xFF	; 255
     be8:	21 f0       	breq	.+8      	; 0xbf2 <main+0x44a>
						gb_flash_write_byte(address, receivedBuffer[x]);
     bea:	c8 01       	movw	r24, r16
     bec:	8c 0d       	add	r24, r12
     bee:	9d 1d       	adc	r25, r13
     bf0:	47 dc       	rcall	.-1906   	; 0x480 <gb_flash_write_byte>
     bf2:	0f 5f       	subi	r16, 0xFF	; 255
     bf4:	1f 4f       	sbci	r17, 0xFF	; 255
		else if (receivedChar == GB_FLASH_WRITE_64BYTE) {
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			if (flashBank1CommandWrites == 0) {
				for (uint8_t x = 0; x < 64; x++) {
     bf6:	00 34       	cpi	r16, 0x40	; 64
     bf8:	11 05       	cpc	r17, r1
     bfa:	91 f7       	brne	.-28     	; 0xbe0 <main+0x438>
     bfc:	86 c0       	rjmp	.+268    	; 0xd0a <main+0x562>
					address++;
				}
			}
			else { // Some flash carts need to change to bank 1 to issue flash commands
				for (uint8_t x = 0; x < 64; x++) {
					if (receivedBuffer[x] != 0xFF) {
     bfe:	f5 01       	movw	r30, r10
     c00:	61 91       	ld	r22, Z+
     c02:	5f 01       	movw	r10, r30
     c04:	6f 3f       	cpi	r22, 0xFF	; 255
     c06:	21 f0       	breq	.+8      	; 0xc10 <main+0x468>
						gb_flash_write_byte_bank1_commands(address, receivedBuffer[x]);
     c08:	c8 01       	movw	r24, r16
     c0a:	8c 0d       	add	r24, r12
     c0c:	9d 1d       	adc	r25, r13
     c0e:	ab dc       	rcall	.-1706   	; 0x566 <gb_flash_write_byte_bank1_commands>
     c10:	0f 5f       	subi	r16, 0xFF	; 255
     c12:	1f 4f       	sbci	r17, 0xFF	; 255
					}
					address++;
				}
			}
			else { // Some flash carts need to change to bank 1 to issue flash commands
				for (uint8_t x = 0; x < 64; x++) {
     c14:	00 34       	cpi	r16, 0x40	; 64
     c16:	11 05       	cpc	r17, r1
     c18:	91 f7       	brne	.-28     	; 0xbfe <main+0x456>
     c1a:	f0 e4       	ldi	r31, 0x40	; 64
     c1c:	cf 0e       	add	r12, r31
     c1e:	d1 1c       	adc	r13, r1
     c20:	e1 1c       	adc	r14, r1
     c22:	f1 1c       	adc	r15, r1
     c24:	e0 c3       	rjmp	.+1984   	; 0x13e6 <main+0xc3e>
			USART_Transmit(SEND_ACK); // Send back acknowledgement
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Buffered programming, write 32 bytes to Flash address
		else if (receivedChar == GB_FLASH_WRITE_BUFFERED_32BYTE) {
     c26:	99 35       	cpi	r25, 0x59	; 89
     c28:	09 f0       	breq	.+2      	; 0xc2c <main+0x484>
     c2a:	55 c0       	rjmp	.+170    	; 0xcd6 <main+0x52e>
			usart_read_bytes(32);
     c2c:	80 e2       	ldi	r24, 0x20	; 32
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	11 da       	rcall	.-3038   	; 0x54 <usart_read_bytes>
			PORTD |= (1<<ACTIVITY_LED);
     c32:	93 9a       	sbi	0x12, 3	; 18
			
			// Setup buffered write
			gb_flash_write_bus_cycle(0xAAA, 0xAA);
     c34:	6a ea       	ldi	r22, 0xAA	; 170
     c36:	8a ea       	ldi	r24, 0xAA	; 170
     c38:	9a e0       	ldi	r25, 0x0A	; 10
     c3a:	09 dc       	rcall	.-2030   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x555, 0x55);
     c3c:	65 e5       	ldi	r22, 0x55	; 85
     c3e:	85 e5       	ldi	r24, 0x55	; 85
     c40:	95 e0       	ldi	r25, 0x05	; 5
     c42:	05 dc       	rcall	.-2038   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(address, 0x25);
     c44:	56 01       	movw	r10, r12
     c46:	65 e2       	ldi	r22, 0x25	; 37
     c48:	c6 01       	movw	r24, r12
     c4a:	01 dc       	rcall	.-2046   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(address, 0x1F); // Length
     c4c:	6f e1       	ldi	r22, 0x1F	; 31
     c4e:	c6 01       	movw	r24, r12
     c50:	fe db       	rcall	.-2052   	; 0x44e <gb_flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c52:	22 e0       	ldi	r18, 0x02	; 2
     c54:	2a 95       	dec	r18
     c56:	f1 f7       	brne	.-4      	; 0xc54 <main+0x4ac>
     c58:	00 c0       	rjmp	.+0      	; 0xc5a <main+0x4b2>
     c5a:	00 e7       	ldi	r16, 0x70	; 112
     c5c:	10 e0       	ldi	r17, 0x00	; 0
     c5e:	81 2c       	mov	r8, r1
     c60:	91 2c       	mov	r9, r1
			_delay_us(1);
			
			// Write data
			for (uint8_t x = 0; x < 32; x++) {
				gb_flash_write_bus_cycle(address, receivedBuffer[x]);
     c62:	d8 01       	movw	r26, r16
     c64:	6d 91       	ld	r22, X+
     c66:	8d 01       	movw	r16, r26
     c68:	c4 01       	movw	r24, r8
     c6a:	8a 0d       	add	r24, r10
     c6c:	9b 1d       	adc	r25, r11
     c6e:	ef db       	rcall	.-2082   	; 0x44e <gb_flash_write_bus_cycle>
     c70:	bf ef       	ldi	r27, 0xFF	; 255
     c72:	8b 1a       	sub	r8, r27
     c74:	9b 0a       	sbc	r9, r27
			gb_flash_write_bus_cycle(address, 0x25);
			gb_flash_write_bus_cycle(address, 0x1F); // Length
			_delay_us(1);
			
			// Write data
			for (uint8_t x = 0; x < 32; x++) {
     c76:	e0 e2       	ldi	r30, 0x20	; 32
     c78:	8e 16       	cp	r8, r30
     c7a:	91 04       	cpc	r9, r1
     c7c:	91 f7       	brne	.-28     	; 0xc62 <main+0x4ba>
     c7e:	f0 e2       	ldi	r31, 0x20	; 32
     c80:	cf 0e       	add	r12, r31
     c82:	d1 1c       	adc	r13, r1
     c84:	e1 1c       	adc	r14, r1
     c86:	f1 1c       	adc	r15, r1
				gb_flash_write_bus_cycle(address, receivedBuffer[x]);
				address++;
			}
			
			// Write buffer to flash
			gb_flash_write_bus_cycle(address-32, 0x29);
     c88:	c6 01       	movw	r24, r12
     c8a:	80 97       	sbiw	r24, 0x20	; 32
     c8c:	69 e2       	ldi	r22, 0x29	; 41
     c8e:	df db       	rcall	.-2114   	; 0x44e <gb_flash_write_bus_cycle>
     c90:	8f e8       	ldi	r24, 0x8F	; 143
     c92:	91 e0       	ldi	r25, 0x01	; 1
     c94:	01 97       	sbiw	r24, 0x01	; 1
     c96:	f1 f7       	brne	.-4      	; 0xc94 <main+0x4ec>
     c98:	00 c0       	rjmp	.+0      	; 0xc9a <main+0x4f2>
     c9a:	00 00       	nop
			_delay_us(200);
			
			// Verify last byte written
			uint8_t dataVerify = gb_flash_read_byte(address-1);
     c9c:	86 01       	movw	r16, r12
     c9e:	01 50       	subi	r16, 0x01	; 1
     ca0:	11 09       	sbc	r17, r1
     ca2:	c8 01       	movw	r24, r16
     ca4:	cb db       	rcall	.-2154   	; 0x43c <gb_flash_read_byte>
			uint8_t verifyCount = 0;
			while (dataVerify != receivedBuffer[31]) {
     ca6:	98 ec       	ldi	r25, 0xC8	; 200
     ca8:	b9 2e       	mov	r11, r25
     caa:	90 91 8f 00 	lds	r25, 0x008F	; 0x80008f <receivedBuffer+0x1f>
     cae:	89 17       	cp	r24, r25
     cb0:	09 f4       	brne	.+2      	; 0xcb4 <main+0x50c>
     cb2:	99 c3       	rjmp	.+1842   	; 0x13e6 <main+0xc3e>
				dataVerify = gb_flash_read_byte(address-1);
     cb4:	c8 01       	movw	r24, r16
     cb6:	c2 db       	rcall	.-2172   	; 0x43c <gb_flash_read_byte>
     cb8:	9d e0       	ldi	r25, 0x0D	; 13
     cba:	9a 95       	dec	r25
     cbc:	f1 f7       	brne	.-4      	; 0xcba <main+0x512>
     cbe:	00 00       	nop
     cc0:	ba 94       	dec	r11
				_delay_us(5);
				verifyCount++;
				
				if (verifyCount >= 200) {
     cc2:	b1 10       	cpse	r11, r1
     cc4:	f2 cf       	rjmp	.-28     	; 0xcaa <main+0x502>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cc6:	af ef       	ldi	r26, 0xFF	; 255
     cc8:	b4 e3       	ldi	r27, 0x34	; 52
     cca:	ec e0       	ldi	r30, 0x0C	; 12
     ccc:	a1 50       	subi	r26, 0x01	; 1
     cce:	b0 40       	sbci	r27, 0x00	; 0
     cd0:	e0 40       	sbci	r30, 0x00	; 0
     cd2:	e1 f7       	brne	.-8      	; 0xccc <main+0x524>
     cd4:	1e c1       	rjmp	.+572    	; 0xf12 <main+0x76a>
			USART_Transmit(SEND_ACK); // Send back acknowledgement
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Write 64 bytes to Flash address one byte write at a time, increment and pulse the reset pin after, keep setting bank after bank 1
		else if (receivedChar == GB_FLASH_WRITE_64BYTE_PULSE_RESET) {
     cd6:	9a 34       	cpi	r25, 0x4A	; 74
     cd8:	f1 f4       	brne	.+60     	; 0xd16 <main+0x56e>
			usart_read_bytes(64);
     cda:	80 e4       	ldi	r24, 0x40	; 64
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	ba d9       	rcall	.-3212   	; 0x54 <usart_read_bytes>
			
			PORTD |= (1<<ACTIVITY_LED);
     ce0:	93 9a       	sbi	0x12, 3	; 18
     ce2:	10 e7       	ldi	r17, 0x70	; 112
     ce4:	a1 2e       	mov	r10, r17
     ce6:	10 e0       	ldi	r17, 0x00	; 0
     ce8:	b1 2e       	mov	r11, r17
     cea:	00 e0       	ldi	r16, 0x00	; 0
     cec:	10 e0       	ldi	r17, 0x00	; 0
			for (uint8_t x = 0; x < 64; x++) {
				if (receivedBuffer[x] != 0xFF) {
     cee:	d5 01       	movw	r26, r10
     cf0:	6d 91       	ld	r22, X+
     cf2:	5d 01       	movw	r10, r26
     cf4:	6f 3f       	cpi	r22, 0xFF	; 255
     cf6:	21 f0       	breq	.+8      	; 0xd00 <main+0x558>
					gb_flash_write_byte_special(address, receivedBuffer[x]);
     cf8:	c8 01       	movw	r24, r16
     cfa:	8c 0d       	add	r24, r12
     cfc:	9d 1d       	adc	r25, r13
     cfe:	f2 db       	rcall	.-2076   	; 0x4e4 <gb_flash_write_byte_special>
     d00:	0f 5f       	subi	r16, 0xFF	; 255
     d02:	1f 4f       	sbci	r17, 0xFF	; 255
		// Write 64 bytes to Flash address one byte write at a time, increment and pulse the reset pin after, keep setting bank after bank 1
		else if (receivedChar == GB_FLASH_WRITE_64BYTE_PULSE_RESET) {
			usart_read_bytes(64);
			
			PORTD |= (1<<ACTIVITY_LED);
			for (uint8_t x = 0; x < 64; x++) {
     d04:	00 34       	cpi	r16, 0x40	; 64
     d06:	11 05       	cpc	r17, r1
     d08:	91 f7       	brne	.-28     	; 0xcee <main+0x546>
     d0a:	b0 e4       	ldi	r27, 0x40	; 64
     d0c:	cb 0e       	add	r12, r27
     d0e:	d1 1c       	adc	r13, r1
     d10:	e1 1c       	adc	r14, r1
     d12:	f1 1c       	adc	r15, r1
     d14:	68 c3       	rjmp	.+1744   	; 0x13e6 <main+0xc3e>
			USART_Transmit(SEND_ACK); // Send back acknowledgement
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Buffered programming, write 256 bytes to Flash address
		else if (receivedChar == GB_FLASH_WRITE_256BYTE) {
     d16:	98 35       	cpi	r25, 0x58	; 88
     d18:	09 f0       	breq	.+2      	; 0xd1c <main+0x574>
     d1a:	42 c0       	rjmp	.+132    	; 0xda0 <main+0x5f8>
			usart_read_bytes(256);
     d1c:	80 e0       	ldi	r24, 0x00	; 0
     d1e:	91 e0       	ldi	r25, 0x01	; 1
     d20:	99 d9       	rcall	.-3278   	; 0x54 <usart_read_bytes>
			PORTD |= (1<<ACTIVITY_LED);
     d22:	93 9a       	sbi	0x12, 3	; 18
			
			// Setup buffered write
			gb_flash_write_bus_cycle(0xAAA, 0xA9);
     d24:	69 ea       	ldi	r22, 0xA9	; 169
     d26:	8a ea       	ldi	r24, 0xAA	; 170
     d28:	9a e0       	ldi	r25, 0x0A	; 10
     d2a:	91 db       	rcall	.-2270   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x555, 0x56);
     d2c:	66 e5       	ldi	r22, 0x56	; 86
     d2e:	85 e5       	ldi	r24, 0x55	; 85
     d30:	95 e0       	ldi	r25, 0x05	; 5
     d32:	8d db       	rcall	.-2278   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(address, 0x26);
     d34:	56 01       	movw	r10, r12
     d36:	66 e2       	ldi	r22, 0x26	; 38
     d38:	c6 01       	movw	r24, r12
     d3a:	89 db       	rcall	.-2286   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(address, 0xFF); // Length
     d3c:	6f ef       	ldi	r22, 0xFF	; 255
     d3e:	c6 01       	movw	r24, r12
     d40:	86 db       	rcall	.-2292   	; 0x44e <gb_flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d42:	e5 e8       	ldi	r30, 0x85	; 133
     d44:	ea 95       	dec	r30
     d46:	f1 f7       	brne	.-4      	; 0xd44 <main+0x59c>
     d48:	00 00       	nop
     d4a:	00 e7       	ldi	r16, 0x70	; 112
     d4c:	10 e0       	ldi	r17, 0x00	; 0
			_delay_us(50);
			
			// Write data
			for (int x = 0; x < 256; x++) {
     d4e:	81 2c       	mov	r8, r1
     d50:	91 2c       	mov	r9, r1
				gb_flash_write_bus_cycle(address, receivedBuffer[x]);
     d52:	d8 01       	movw	r26, r16
     d54:	6d 91       	ld	r22, X+
     d56:	8d 01       	movw	r16, r26
     d58:	c4 01       	movw	r24, r8
     d5a:	8a 0d       	add	r24, r10
     d5c:	9b 1d       	adc	r25, r11
     d5e:	77 db       	rcall	.-2322   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(address, 0x26);
			gb_flash_write_bus_cycle(address, 0xFF); // Length
			_delay_us(50);
			
			// Write data
			for (int x = 0; x < 256; x++) {
     d60:	bf ef       	ldi	r27, 0xFF	; 255
     d62:	8b 1a       	sub	r8, r27
     d64:	9b 0a       	sbc	r9, r27
     d66:	81 14       	cp	r8, r1
     d68:	e1 e0       	ldi	r30, 0x01	; 1
     d6a:	9e 06       	cpc	r9, r30
     d6c:	91 f7       	brne	.-28     	; 0xd52 <main+0x5aa>
     d6e:	ff ef       	ldi	r31, 0xFF	; 255
     d70:	df 1a       	sub	r13, r31
     d72:	ef 0a       	sbc	r14, r31
     d74:	ff 0a       	sbc	r15, r31
				gb_flash_write_bus_cycle(address, receivedBuffer[x]);
				address++;
			}
			
			// Write buffer to flash
			gb_flash_write_bus_cycle(address-256, 0x2A);
     d76:	c6 01       	movw	r24, r12
     d78:	9a 95       	dec	r25
     d7a:	6a e2       	ldi	r22, 0x2A	; 42
     d7c:	68 db       	rcall	.-2352   	; 0x44e <gb_flash_write_bus_cycle>
			
			// Verify last byte written
			uint8_t dataVerify = gb_flash_read_byte(address-1);
     d7e:	86 01       	movw	r16, r12
     d80:	01 50       	subi	r16, 0x01	; 1
     d82:	11 09       	sbc	r17, r1
     d84:	c8 01       	movw	r24, r16
     d86:	5a db       	rcall	.-2380   	; 0x43c <gb_flash_read_byte>
			while (dataVerify != receivedBuffer[255]) {
     d88:	90 91 6f 01 	lds	r25, 0x016F	; 0x80016f <receivedBuffer+0xff>
     d8c:	89 17       	cp	r24, r25
     d8e:	09 f4       	brne	.+2      	; 0xd92 <main+0x5ea>
     d90:	2a c3       	rjmp	.+1620   	; 0x13e6 <main+0xc3e>
				dataVerify = gb_flash_read_byte(address-1);
     d92:	c8 01       	movw	r24, r16
     d94:	53 db       	rcall	.-2394   	; 0x43c <gb_flash_read_byte>
     d96:	2d e0       	ldi	r18, 0x0D	; 13
     d98:	2a 95       	dec	r18
     d9a:	f1 f7       	brne	.-4      	; 0xd98 <main+0x5f0>
     d9c:	00 00       	nop
     d9e:	f4 cf       	rjmp	.-24     	; 0xd88 <main+0x5e0>
			USART_Transmit(SEND_ACK); // Send back acknowledgement
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Nintendo Power 1MB Cart, Write 128 bytes to flash
		else if (receivedChar == GB_FLASH_WRITE_NP_128BYTE) {
     da0:	9a 35       	cpi	r25, 0x5A	; 90
     da2:	09 f0       	breq	.+2      	; 0xda6 <main+0x5fe>
     da4:	b9 c0       	rjmp	.+370    	; 0xf18 <main+0x770>
			usart_read_bytes(128);
     da6:	80 e8       	ldi	r24, 0x80	; 128
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	54 d9       	rcall	.-3416   	; 0x54 <usart_read_bytes>
			PORTD |= (1<<ACTIVITY_LED);
     dac:	93 9a       	sbi	0x12, 3	; 18
			
			// Enable flash chip access
			gb_flash_write_bus_cycle(0x120, 0x09);
     dae:	69 e0       	ldi	r22, 0x09	; 9
     db0:	80 e2       	ldi	r24, 0x20	; 32
     db2:	91 e0       	ldi	r25, 0x01	; 1
     db4:	4c db       	rcall	.-2408   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x121, 0xaa);
     db6:	6a ea       	ldi	r22, 0xAA	; 170
     db8:	81 e2       	ldi	r24, 0x21	; 33
     dba:	91 e0       	ldi	r25, 0x01	; 1
     dbc:	48 db       	rcall	.-2416   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x122, 0x55);
     dbe:	65 e5       	ldi	r22, 0x55	; 85
     dc0:	82 e2       	ldi	r24, 0x22	; 34
     dc2:	91 e0       	ldi	r25, 0x01	; 1
     dc4:	44 db       	rcall	.-2424   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x13f, 0xa5);
     dc6:	65 ea       	ldi	r22, 0xA5	; 165
     dc8:	8f e3       	ldi	r24, 0x3F	; 63
     dca:	91 e0       	ldi	r25, 0x01	; 1
     dcc:	40 db       	rcall	.-2432   	; 0x44e <gb_flash_write_bus_cycle>
     dce:	8d e0       	ldi	r24, 0x0D	; 13
     dd0:	8a 95       	dec	r24
     dd2:	f1 f7       	brne	.-4      	; 0xdd0 <main+0x628>
     dd4:	00 00       	nop
			_delay_us(5);
			
			// Re-Enable writes to MBC registers
			gb_flash_write_bus_cycle(0x120, 0x11);
     dd6:	61 e1       	ldi	r22, 0x11	; 17
     dd8:	80 e2       	ldi	r24, 0x20	; 32
     dda:	91 e0       	ldi	r25, 0x01	; 1
     ddc:	38 db       	rcall	.-2448   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x13f, 0xa5);
     dde:	65 ea       	ldi	r22, 0xA5	; 165
     de0:	8f e3       	ldi	r24, 0x3F	; 63
     de2:	91 e0       	ldi	r25, 0x01	; 1
     de4:	34 db       	rcall	.-2456   	; 0x44e <gb_flash_write_bus_cycle>
     de6:	9d e0       	ldi	r25, 0x0D	; 13
     de8:	9a 95       	dec	r25
     dea:	f1 f7       	brne	.-4      	; 0xde8 <main+0x640>
     dec:	00 00       	nop
			_delay_us(5);
			
			// Bank 1 for commands
			gb_flash_write_bus_cycle(0x2100, 0x01);
     dee:	61 e0       	ldi	r22, 0x01	; 1
     df0:	80 e0       	ldi	r24, 0x00	; 0
     df2:	91 e2       	ldi	r25, 0x21	; 33
     df4:	2c db       	rcall	.-2472   	; 0x44e <gb_flash_write_bus_cycle>
     df6:	ad e0       	ldi	r26, 0x0D	; 13
     df8:	aa 95       	dec	r26
     dfa:	f1 f7       	brne	.-4      	; 0xdf8 <main+0x650>
     dfc:	00 00       	nop
			_delay_us(5);
			
			
			// Write setup
			gb_flash_write_bus_cycle(0x120, 0x0F);
     dfe:	6f e0       	ldi	r22, 0x0F	; 15
     e00:	80 e2       	ldi	r24, 0x20	; 32
     e02:	91 e0       	ldi	r25, 0x01	; 1
     e04:	24 db       	rcall	.-2488   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x125, 0x55);
     e06:	65 e5       	ldi	r22, 0x55	; 85
     e08:	85 e2       	ldi	r24, 0x25	; 37
     e0a:	91 e0       	ldi	r25, 0x01	; 1
     e0c:	20 db       	rcall	.-2496   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x126, 0x55);
     e0e:	65 e5       	ldi	r22, 0x55	; 85
     e10:	86 e2       	ldi	r24, 0x26	; 38
     e12:	91 e0       	ldi	r25, 0x01	; 1
     e14:	1c db       	rcall	.-2504   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x127, 0xAA);
     e16:	6a ea       	ldi	r22, 0xAA	; 170
     e18:	87 e2       	ldi	r24, 0x27	; 39
     e1a:	91 e0       	ldi	r25, 0x01	; 1
     e1c:	18 db       	rcall	.-2512   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x13f, 0xA5);
     e1e:	65 ea       	ldi	r22, 0xA5	; 165
     e20:	8f e3       	ldi	r24, 0x3F	; 63
     e22:	91 e0       	ldi	r25, 0x01	; 1
     e24:	14 db       	rcall	.-2520   	; 0x44e <gb_flash_write_bus_cycle>
     e26:	bd e0       	ldi	r27, 0x0D	; 13
     e28:	ba 95       	dec	r27
     e2a:	f1 f7       	brne	.-4      	; 0xe28 <main+0x680>
     e2c:	00 00       	nop
			_delay_us(5);
			
			gb_flash_write_bus_cycle(0x120, 0x0F);
     e2e:	6f e0       	ldi	r22, 0x0F	; 15
     e30:	80 e2       	ldi	r24, 0x20	; 32
     e32:	91 e0       	ldi	r25, 0x01	; 1
     e34:	0c db       	rcall	.-2536   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x125, 0x2A);
     e36:	6a e2       	ldi	r22, 0x2A	; 42
     e38:	85 e2       	ldi	r24, 0x25	; 37
     e3a:	91 e0       	ldi	r25, 0x01	; 1
     e3c:	08 db       	rcall	.-2544   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x126, 0xAA);
     e3e:	6a ea       	ldi	r22, 0xAA	; 170
     e40:	86 e2       	ldi	r24, 0x26	; 38
     e42:	91 e0       	ldi	r25, 0x01	; 1
     e44:	04 db       	rcall	.-2552   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x127, 0x55);
     e46:	65 e5       	ldi	r22, 0x55	; 85
     e48:	87 e2       	ldi	r24, 0x27	; 39
     e4a:	91 e0       	ldi	r25, 0x01	; 1
     e4c:	00 db       	rcall	.-2560   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x13f, 0xA5);
     e4e:	65 ea       	ldi	r22, 0xA5	; 165
     e50:	8f e3       	ldi	r24, 0x3F	; 63
     e52:	91 e0       	ldi	r25, 0x01	; 1
     e54:	fc da       	rcall	.-2568   	; 0x44e <gb_flash_write_bus_cycle>
     e56:	ed e0       	ldi	r30, 0x0D	; 13
     e58:	ea 95       	dec	r30
     e5a:	f1 f7       	brne	.-4      	; 0xe58 <main+0x6b0>
     e5c:	00 00       	nop
			_delay_us(5);
			
			gb_flash_write_bus_cycle(0x120, 0x0F);
     e5e:	6f e0       	ldi	r22, 0x0F	; 15
     e60:	80 e2       	ldi	r24, 0x20	; 32
     e62:	91 e0       	ldi	r25, 0x01	; 1
     e64:	f4 da       	rcall	.-2584   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x125, 0x55);
     e66:	65 e5       	ldi	r22, 0x55	; 85
     e68:	85 e2       	ldi	r24, 0x25	; 37
     e6a:	91 e0       	ldi	r25, 0x01	; 1
     e6c:	f0 da       	rcall	.-2592   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x126, 0x55);
     e6e:	65 e5       	ldi	r22, 0x55	; 85
     e70:	86 e2       	ldi	r24, 0x26	; 38
     e72:	91 e0       	ldi	r25, 0x01	; 1
     e74:	ec da       	rcall	.-2600   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x127, 0xA0);
     e76:	60 ea       	ldi	r22, 0xA0	; 160
     e78:	87 e2       	ldi	r24, 0x27	; 39
     e7a:	91 e0       	ldi	r25, 0x01	; 1
     e7c:	e8 da       	rcall	.-2608   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x13f, 0xA5);
     e7e:	65 ea       	ldi	r22, 0xA5	; 165
     e80:	8f e3       	ldi	r24, 0x3F	; 63
     e82:	91 e0       	ldi	r25, 0x01	; 1
     e84:	e4 da       	rcall	.-2616   	; 0x44e <gb_flash_write_bus_cycle>
     e86:	fd e0       	ldi	r31, 0x0D	; 13
     e88:	fa 95       	dec	r31
     e8a:	f1 f7       	brne	.-4      	; 0xe88 <main+0x6e0>
     e8c:	00 00       	nop
			_delay_us(5);
			
			// Set bank back
			write_8bit_data(0x2100, lastBankAccessed, BANK_WRITE);
     e8e:	40 e0       	ldi	r20, 0x00	; 0
     e90:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <_edata>
     e94:	80 e0       	ldi	r24, 0x00	; 0
     e96:	91 e2       	ldi	r25, 0x21	; 33
     e98:	16 d9       	rcall	.-3540   	; 0xc6 <write_8bit_data>
     e9a:	2d e0       	ldi	r18, 0x0D	; 13
     e9c:	2a 95       	dec	r18
     e9e:	f1 f7       	brne	.-4      	; 0xe9c <main+0x6f4>
     ea0:	00 00       	nop
			_delay_us(5);
			
			// Disable writes to MBC registers
			gb_flash_write_bus_cycle(0x120, 0x10);
     ea2:	60 e1       	ldi	r22, 0x10	; 16
     ea4:	80 e2       	ldi	r24, 0x20	; 32
     ea6:	91 e0       	ldi	r25, 0x01	; 1
     ea8:	d2 da       	rcall	.-2652   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x13f, 0xa5);
     eaa:	65 ea       	ldi	r22, 0xA5	; 165
     eac:	8f e3       	ldi	r24, 0x3F	; 63
     eae:	91 e0       	ldi	r25, 0x01	; 1
     eb0:	ce da       	rcall	.-2660   	; 0x44e <gb_flash_write_bus_cycle>
     eb2:	8d e0       	ldi	r24, 0x0D	; 13
     eb4:	8a 95       	dec	r24
     eb6:	f1 f7       	brne	.-4      	; 0xeb4 <main+0x70c>
     eb8:	00 00       	nop
			_delay_us(5);
			
			// Undo Wakeup
			gb_flash_write_bus_cycle(0x120, 0x08);
     eba:	68 e0       	ldi	r22, 0x08	; 8
     ebc:	80 e2       	ldi	r24, 0x20	; 32
     ebe:	91 e0       	ldi	r25, 0x01	; 1
     ec0:	c6 da       	rcall	.-2676   	; 0x44e <gb_flash_write_bus_cycle>
			gb_flash_write_bus_cycle(0x13f, 0xa5);
     ec2:	65 ea       	ldi	r22, 0xA5	; 165
     ec4:	8f e3       	ldi	r24, 0x3F	; 63
     ec6:	91 e0       	ldi	r25, 0x01	; 1
     ec8:	c2 da       	rcall	.-2684   	; 0x44e <gb_flash_write_bus_cycle>
     eca:	9d e0       	ldi	r25, 0x0D	; 13
     ecc:	9a 95       	dec	r25
     ece:	f1 f7       	brne	.-4      	; 0xecc <main+0x724>
     ed0:	00 00       	nop
     ed2:	00 e7       	ldi	r16, 0x70	; 112
     ed4:	10 e0       	ldi	r17, 0x00	; 0
			_delay_us(5);
			
			
			// Write data
			for (uint8_t x = 0; x < 128; x++) {
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	00 3f       	cpi	r16, 0xF0	; 240
     eda:	1f 07       	cpc	r17, r31
     edc:	79 f0       	breq	.+30     	; 0xefc <main+0x754>
				gb_flash_write_bus_cycle(address, receivedBuffer[x]);
     ede:	d8 01       	movw	r26, r16
     ee0:	6d 91       	ld	r22, X+
     ee2:	8d 01       	movw	r16, r26
     ee4:	c6 01       	movw	r24, r12
     ee6:	b3 da       	rcall	.-2714   	; 0x44e <gb_flash_write_bus_cycle>
     ee8:	bd e0       	ldi	r27, 0x0D	; 13
     eea:	ba 95       	dec	r27
     eec:	f1 f7       	brne	.-4      	; 0xeea <main+0x742>
     eee:	00 00       	nop
				_delay_us(5);
				address++;
     ef0:	ef ef       	ldi	r30, 0xFF	; 255
     ef2:	ce 1a       	sub	r12, r30
     ef4:	de 0a       	sbc	r13, r30
     ef6:	ee 0a       	sbc	r14, r30
     ef8:	fe 0a       	sbc	r15, r30
     efa:	ed cf       	rjmp	.-38     	; 0xed6 <main+0x72e>
			}
			
			// Write buffer to flash
			address--;
			gb_flash_write_bus_cycle(address, 0xFF);
     efc:	6f ef       	ldi	r22, 0xFF	; 255
     efe:	d7 01       	movw	r26, r14
     f00:	c6 01       	movw	r24, r12
     f02:	01 97       	sbiw	r24, 0x01	; 1
     f04:	a1 09       	sbc	r26, r1
     f06:	b1 09       	sbc	r27, r1
     f08:	a2 da       	rcall	.-2748   	; 0x44e <gb_flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f0a:	8f e1       	ldi	r24, 0x1F	; 31
     f0c:	9e e4       	ldi	r25, 0x4E	; 78
     f0e:	01 97       	sbiw	r24, 0x01	; 1
     f10:	f1 f7       	brne	.-4      	; 0xf0e <main+0x766>
     f12:	00 c0       	rjmp	.+0      	; 0xf14 <main+0x76c>
     f14:	00 00       	nop
     f16:	67 c2       	rjmp	.+1230   	; 0x13e6 <main+0xc3e>
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Buffered programming, write 32 bytes to Flash address
		// Intel chips such as 28F640J5
		else if (receivedChar == GB_FLASH_WRITE_INTEL_BUFFERED_32BYTE) {
     f18:	99 37       	cpi	r25, 0x79	; 121
     f1a:	b9 f5       	brne	.+110    	; 0xf8a <main+0x7e2>
			usart_read_bytes(32);
     f1c:	80 e2       	ldi	r24, 0x20	; 32
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	99 d8       	rcall	.-3790   	; 0x54 <usart_read_bytes>
			PORTD |= (1<<ACTIVITY_LED);
     f22:	93 9a       	sbi	0x12, 3	; 18
			
			// Setup buffered write
			gb_flash_write_bus_cycle(address, 0xE8);
     f24:	56 01       	movw	r10, r12
     f26:	68 ee       	ldi	r22, 0xE8	; 232
     f28:	c6 01       	movw	r24, r12
     f2a:	91 da       	rcall	.-2782   	; 0x44e <gb_flash_write_bus_cycle>
			
			// Wait until ready
			//do { status = gb_flash_read_byte(address); } while(status != 0x80);
			while (gb_flash_read_byte(address) != 0x80);
     f2c:	c5 01       	movw	r24, r10
     f2e:	86 da       	rcall	.-2804   	; 0x43c <gb_flash_read_byte>
     f30:	80 38       	cpi	r24, 0x80	; 128
     f32:	e1 f7       	brne	.-8      	; 0xf2c <main+0x784>
			
			// Set buffer size
			gb_flash_write_bus_cycle(address, 0x1F);
     f34:	6f e1       	ldi	r22, 0x1F	; 31
     f36:	c5 01       	movw	r24, r10
     f38:	8a da       	rcall	.-2796   	; 0x44e <gb_flash_write_bus_cycle>
     f3a:	00 e7       	ldi	r16, 0x70	; 112
     f3c:	10 e0       	ldi	r17, 0x00	; 0
     f3e:	81 2c       	mov	r8, r1
     f40:	91 2c       	mov	r9, r1
			
			// Write data to buffer
			for (uint8_t x = 0; x < 32; x++) {
				gb_flash_write_bus_cycle(address, receivedBuffer[x]);
     f42:	d8 01       	movw	r26, r16
     f44:	6d 91       	ld	r22, X+
     f46:	8d 01       	movw	r16, r26
     f48:	c4 01       	movw	r24, r8
     f4a:	8a 0d       	add	r24, r10
     f4c:	9b 1d       	adc	r25, r11
     f4e:	7f da       	rcall	.-2818   	; 0x44e <gb_flash_write_bus_cycle>
     f50:	bf ef       	ldi	r27, 0xFF	; 255
     f52:	8b 1a       	sub	r8, r27
     f54:	9b 0a       	sbc	r9, r27
			
			// Set buffer size
			gb_flash_write_bus_cycle(address, 0x1F);
			
			// Write data to buffer
			for (uint8_t x = 0; x < 32; x++) {
     f56:	e0 e2       	ldi	r30, 0x20	; 32
     f58:	8e 16       	cp	r8, r30
     f5a:	91 04       	cpc	r9, r1
     f5c:	91 f7       	brne	.-28     	; 0xf42 <main+0x79a>
     f5e:	f0 e2       	ldi	r31, 0x20	; 32
     f60:	cf 0e       	add	r12, r31
     f62:	d1 1c       	adc	r13, r1
     f64:	e1 1c       	adc	r14, r1
     f66:	f1 1c       	adc	r15, r1
				gb_flash_write_bus_cycle(address, receivedBuffer[x]);
				address++;
			}
			
			// Write buffer to flash
			gb_flash_write_bus_cycle(address-32, 0xD0);
     f68:	86 01       	movw	r16, r12
     f6a:	00 52       	subi	r16, 0x20	; 32
     f6c:	11 09       	sbc	r17, r1
     f6e:	60 ed       	ldi	r22, 0xD0	; 208
     f70:	c8 01       	movw	r24, r16
     f72:	6d da       	rcall	.-2854   	; 0x44e <gb_flash_write_bus_cycle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f74:	87 e8       	ldi	r24, 0x87	; 135
     f76:	91 e0       	ldi	r25, 0x01	; 1
     f78:	01 97       	sbiw	r24, 0x01	; 1
     f7a:	f1 f7       	brne	.-4      	; 0xf78 <main+0x7d0>
     f7c:	00 c0       	rjmp	.+0      	; 0xf7e <main+0x7d6>
     f7e:	00 00       	nop
			_delay_us(196);
			
			// Wait until ready
			//do { status = gb_flash_read_byte(address-32); } while(status != 0x80);
			while (gb_flash_read_byte(address-32) != 0x80);
     f80:	c8 01       	movw	r24, r16
     f82:	5c da       	rcall	.-2888   	; 0x43c <gb_flash_read_byte>
     f84:	80 38       	cpi	r24, 0x80	; 128
     f86:	e1 f7       	brne	.-8      	; 0xf80 <main+0x7d8>
     f88:	2e c2       	rjmp	.+1116   	; 0x13e6 <main+0xc3e>
		}
		
		
		// ---------- GBA FLASH CARTS ----------
		// Write 24 bit address, 16 bit data and pulse a pin
		else if (receivedChar == GBA_FLASH_CART_WRITE_BYTE) {
     f8a:	9e 36       	cpi	r25, 0x6E	; 110
     f8c:	21 f5       	brne	.+72     	; 0xfd6 <main+0x82e>
			usart_read_chars(); // Read address
     f8e:	77 d8       	rcall	.-3858   	; 0x7e <usart_read_chars>
			uint32_t flashAddress = strtol(receivedBuffer, NULL, 16); // Convert address string in hex to dec
     f90:	40 e1       	ldi	r20, 0x10	; 16
     f92:	50 e0       	ldi	r21, 0x00	; 0
     f94:	60 e0       	ldi	r22, 0x00	; 0
     f96:	70 e0       	ldi	r23, 0x00	; 0
     f98:	80 e7       	ldi	r24, 0x70	; 112
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	1f d3       	rcall	.+1598   	; 0x15dc <strtol>
     f9e:	4b 01       	movw	r8, r22
     fa0:	5c 01       	movw	r10, r24
			
			receivedChar = USART_Receive(); // Wait for byte
     fa2:	50 d8       	rcall	.-3936   	; 0x44 <USART_Receive>
     fa4:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <receivedChar>
			if (receivedChar == GBA_FLASH_CART_WRITE_BYTE) {
     fa8:	8e 36       	cpi	r24, 0x6E	; 110
     faa:	09 f0       	breq	.+2      	; 0xfae <main+0x806>
     fac:	0f cc       	rjmp	.-2018   	; 0x7cc <main+0x24>
				usart_read_chars(); // Read data
     fae:	67 d8       	rcall	.-3890   	; 0x7e <usart_read_chars>
				uint16_t flashByte = strtol(receivedBuffer, NULL, 16); // Convert data byte in hex to dec
     fb0:	40 e1       	ldi	r20, 0x10	; 16
     fb2:	50 e0       	ldi	r21, 0x00	; 0
     fb4:	60 e0       	ldi	r22, 0x00	; 0
     fb6:	70 e0       	ldi	r23, 0x00	; 0
     fb8:	80 e7       	ldi	r24, 0x70	; 112
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	0f d3       	rcall	.+1566   	; 0x15dc <strtol>
				
				PORTD |= (1<<ACTIVITY_LED);
     fbe:	93 9a       	sbi	0x12, 3	; 18
				GBA_DDR_ROM_ADDR23_16 = 0xFF;
     fc0:	af ef       	ldi	r26, 0xFF	; 255
     fc2:	a4 bb       	out	0x14, r26	; 20
				GBA_DDR_ROM_ADDR15_8 = 0xFF;
     fc4:	aa bb       	out	0x1a, r26	; 26
				GBA_DDR_ROM_ADDR7_0 = 0xFF;
     fc6:	a7 bb       	out	0x17, r26	; 23
				gba_flash_write_bus_cycle(flashAddress, flashByte);
     fc8:	ab 01       	movw	r20, r22
     fca:	c5 01       	movw	r24, r10
     fcc:	b4 01       	movw	r22, r8
     fce:	15 db       	rcall	.-2518   	; 0x5fa <gba_flash_write_bus_cycle>
				PORTD &= ~(1<<ACTIVITY_LED);
     fd0:	93 98       	cbi	0x12, 3	; 18
				
				USART_Transmit(SEND_ACK); // Send back acknowledgement
     fd2:	81 e3       	ldi	r24, 0x31	; 49
     fd4:	e4 c2       	rjmp	.+1480   	; 0x159e <main+0xdf6>
			}
		}
		
		// Write 64 or 256 bytes to Flash address (swapped command data bytes), combine 2 bytes and write one at a time (and increment address by 2), pulse a pin
		else if (receivedChar == GBA_FLASH_WRITE_64BYTE_SWAPPED_D0D1 || receivedChar == GBA_FLASH_WRITE_256BYTE_SWAPPED_D0D1) {
     fd6:	91 37       	cpi	r25, 0x71	; 113
     fd8:	11 f0       	breq	.+4      	; 0xfde <main+0x836>
     fda:	94 37       	cpi	r25, 0x74	; 116
     fdc:	e9 f5       	brne	.+122    	; 0x1058 <main+0x8b0>
			PORTD |= (1<<ACTIVITY_LED);
     fde:	93 9a       	sbi	0x12, 3	; 18
			
			int readLength = 64;
			if (receivedChar == GBA_FLASH_WRITE_256BYTE_SWAPPED_D0D1) {
     fe0:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <receivedChar>
     fe4:	84 37       	cpi	r24, 0x74	; 116
     fe6:	19 f4       	brne	.+6      	; 0xfee <main+0x846>
				readLength = 256;
     fe8:	00 e0       	ldi	r16, 0x00	; 0
     fea:	11 e0       	ldi	r17, 0x01	; 1
     fec:	02 c0       	rjmp	.+4      	; 0xff2 <main+0x84a>
		
		// Write 64 or 256 bytes to Flash address (swapped command data bytes), combine 2 bytes and write one at a time (and increment address by 2), pulse a pin
		else if (receivedChar == GBA_FLASH_WRITE_64BYTE_SWAPPED_D0D1 || receivedChar == GBA_FLASH_WRITE_256BYTE_SWAPPED_D0D1) {
			PORTD |= (1<<ACTIVITY_LED);
			
			int readLength = 64;
     fee:	00 e4       	ldi	r16, 0x40	; 64
     ff0:	10 e0       	ldi	r17, 0x00	; 0
			if (receivedChar == GBA_FLASH_WRITE_256BYTE_SWAPPED_D0D1) {
				readLength = 256;
			}
			usart_read_bytes(readLength);
     ff2:	c8 01       	movw	r24, r16
     ff4:	2f d8       	rcall	.-4002   	; 0x54 <usart_read_bytes>
     ff6:	b0 e7       	ldi	r27, 0x70	; 112
     ff8:	ab 2e       	mov	r10, r27
     ffa:	b0 e0       	ldi	r27, 0x00	; 0
     ffc:	bb 2e       	mov	r11, r27
     ffe:	26 01       	movw	r4, r12
    1000:	37 01       	movw	r6, r14
			
			for (int x = 0; x < readLength; x += 2) {
				uint16_t combinedBytes = (uint16_t) receivedBuffer[x+1] << 8 | (uint16_t) receivedBuffer[x];
    1002:	f5 01       	movw	r30, r10
    1004:	41 81       	ldd	r20, Z+1	; 0x01
    1006:	50 e0       	ldi	r21, 0x00	; 0
    1008:	54 2f       	mov	r21, r20
    100a:	44 27       	eor	r20, r20
    100c:	80 81       	ld	r24, Z
    100e:	48 2b       	or	r20, r24
				if (combinedBytes != 0xFFFF) {
    1010:	4f 3f       	cpi	r20, 0xFF	; 255
    1012:	ff ef       	ldi	r31, 0xFF	; 255
    1014:	5f 07       	cpc	r21, r31
    1016:	21 f0       	breq	.+8      	; 0x1020 <main+0x878>
					gba_flash_write_byte(address, combinedBytes, D0D1_SWAPPED);
    1018:	21 e0       	ldi	r18, 0x01	; 1
    101a:	c3 01       	movw	r24, r6
    101c:	b2 01       	movw	r22, r4
    101e:	63 db       	rcall	.-2362   	; 0x6e6 <gba_flash_write_byte>
				}
				address++;
    1020:	2f ef       	ldi	r18, 0xFF	; 255
    1022:	42 1a       	sub	r4, r18
    1024:	52 0a       	sbc	r5, r18
    1026:	62 0a       	sbc	r6, r18
    1028:	72 0a       	sbc	r7, r18
    102a:	82 e0       	ldi	r24, 0x02	; 2
    102c:	a8 0e       	add	r10, r24
    102e:	b1 1c       	adc	r11, r1
			if (receivedChar == GBA_FLASH_WRITE_256BYTE_SWAPPED_D0D1) {
				readLength = 256;
			}
			usart_read_bytes(readLength);
			
			for (int x = 0; x < readLength; x += 2) {
    1030:	c5 01       	movw	r24, r10
    1032:	80 57       	subi	r24, 0x70	; 112
    1034:	90 40       	sbci	r25, 0x00	; 0
    1036:	80 17       	cp	r24, r16
    1038:	91 07       	cpc	r25, r17
    103a:	1c f3       	brlt	.-58     	; 0x1002 <main+0x85a>
    103c:	9f ef       	ldi	r25, 0xFF	; 255
    103e:	c9 1a       	sub	r12, r25
    1040:	d9 0a       	sbc	r13, r25
    1042:	e9 0a       	sbc	r14, r25
    1044:	f9 0a       	sbc	r15, r25
    1046:	01 50       	subi	r16, 0x01	; 1
    1048:	11 09       	sbc	r17, r1
    104a:	16 95       	lsr	r17
    104c:	07 95       	ror	r16
    104e:	c0 0e       	add	r12, r16
    1050:	d1 1e       	adc	r13, r17
    1052:	e1 1c       	adc	r14, r1
    1054:	f1 1c       	adc	r15, r1
    1056:	c7 c1       	rjmp	.+910    	; 0x13e6 <main+0xc3e>
			
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Write 256 bytes to Flash address, combine 2 bytes and write one at a time (and increment address by 2), pulse a pin
		else if (receivedChar == GBA_FLASH_WRITE_256BYTE) {
    1058:	96 36       	cpi	r25, 0x66	; 102
    105a:	51 f5       	brne	.+84     	; 0x10b0 <main+0x908>
			PORTD |= (1<<ACTIVITY_LED);
    105c:	93 9a       	sbi	0x12, 3	; 18
			
			int readLength = 256;
			usart_read_bytes(readLength);
    105e:	80 e0       	ldi	r24, 0x00	; 0
    1060:	91 e0       	ldi	r25, 0x01	; 1
    1062:	f8 d7       	rcall	.+4080   	; 0x2054 <__TEXT_REGION_LENGTH__+0x54>
    1064:	00 e7       	ldi	r16, 0x70	; 112
    1066:	10 e0       	ldi	r17, 0x00	; 0
    1068:	46 01       	movw	r8, r12
    106a:	57 01       	movw	r10, r14
			
			for (int x = 0; x < readLength; x += 2) {
				uint16_t combinedBytes = (uint16_t) receivedBuffer[x+1] << 8 | (uint16_t) receivedBuffer[x];
    106c:	d8 01       	movw	r26, r16
    106e:	11 96       	adiw	r26, 0x01	; 1
    1070:	4c 91       	ld	r20, X
    1072:	11 97       	sbiw	r26, 0x01	; 1
    1074:	50 e0       	ldi	r21, 0x00	; 0
    1076:	54 2f       	mov	r21, r20
    1078:	44 27       	eor	r20, r20
    107a:	8c 91       	ld	r24, X
    107c:	48 2b       	or	r20, r24
				if (combinedBytes != 0xFFFF) {
    107e:	4f 3f       	cpi	r20, 0xFF	; 255
    1080:	bf ef       	ldi	r27, 0xFF	; 255
    1082:	5b 07       	cpc	r21, r27
    1084:	21 f0       	breq	.+8      	; 0x108e <main+0x8e6>
					gba_flash_write_byte(address, combinedBytes, D0D1_NOT_SWAPPED);
    1086:	20 e0       	ldi	r18, 0x00	; 0
    1088:	c5 01       	movw	r24, r10
    108a:	b4 01       	movw	r22, r8
    108c:	2c db       	rcall	.-2472   	; 0x6e6 <gba_flash_write_byte>
				}
				address++;
    108e:	ef ef       	ldi	r30, 0xFF	; 255
    1090:	8e 1a       	sub	r8, r30
    1092:	9e 0a       	sbc	r9, r30
    1094:	ae 0a       	sbc	r10, r30
    1096:	be 0a       	sbc	r11, r30
    1098:	0e 5f       	subi	r16, 0xFE	; 254
    109a:	1f 4f       	sbci	r17, 0xFF	; 255
			PORTD |= (1<<ACTIVITY_LED);
			
			int readLength = 256;
			usart_read_bytes(readLength);
			
			for (int x = 0; x < readLength; x += 2) {
    109c:	f1 e0       	ldi	r31, 0x01	; 1
    109e:	00 37       	cpi	r16, 0x70	; 112
    10a0:	1f 07       	cpc	r17, r31
    10a2:	21 f7       	brne	.-56     	; 0x106c <main+0x8c4>
    10a4:	20 e8       	ldi	r18, 0x80	; 128
    10a6:	c2 0e       	add	r12, r18
    10a8:	d1 1c       	adc	r13, r1
    10aa:	e1 1c       	adc	r14, r1
    10ac:	f1 1c       	adc	r15, r1
    10ae:	9b c1       	rjmp	.+822    	; 0x13e6 <main+0xc3e>
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Intel flash command based chips
		// Write 64 bytes to Flash address, combine 2 bytes and write one at a time (and increment address by 2), pulse a pin
		else if (receivedChar == GBA_FLASH_WRITE_INTEL_64BYTE) {
    10b0:	9c 36       	cpi	r25, 0x6C	; 108
    10b2:	09 f0       	breq	.+2      	; 0x10b6 <main+0x90e>
    10b4:	74 c0       	rjmp	.+232    	; 0x119e <main+0x9f6>
			PORTD |= (1<<ACTIVITY_LED);
    10b6:	93 9a       	sbi	0x12, 3	; 18
			usart_read_bytes(64);
    10b8:	80 e4       	ldi	r24, 0x40	; 64
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	cb d7       	rcall	.+3990   	; 0x2054 <__TEXT_REGION_LENGTH__+0x54>
			
			// Set address lines as outputs
			GBA_DDR_ROM_ADDR23_16 = 0xFF;
    10be:	8f ef       	ldi	r24, 0xFF	; 255
    10c0:	84 bb       	out	0x14, r24	; 20
			GBA_DDR_ROM_ADDR15_8 = 0xFF;
    10c2:	8a bb       	out	0x1a, r24	; 26
			GBA_DDR_ROM_ADDR7_0 = 0xFF;
    10c4:	87 bb       	out	0x17, r24	; 23
			
			// Unlock
			gba_flash_write_bus_cycle(address, 0x60);
    10c6:	40 e6       	ldi	r20, 0x60	; 96
    10c8:	50 e0       	ldi	r21, 0x00	; 0
    10ca:	c7 01       	movw	r24, r14
    10cc:	b6 01       	movw	r22, r12
    10ce:	95 da       	rcall	.-2774   	; 0x5fa <gba_flash_write_bus_cycle>
			gba_flash_write_bus_cycle(address, 0xD0);
    10d0:	40 ed       	ldi	r20, 0xD0	; 208
    10d2:	50 e0       	ldi	r21, 0x00	; 0
    10d4:	c7 01       	movw	r24, r14
    10d6:	b6 01       	movw	r22, r12
    10d8:	90 da       	rcall	.-2784   	; 0x5fa <gba_flash_write_bus_cycle>
			
			// Buffered write command
			gba_flash_write_bus_cycle(address, 0xE8);
    10da:	48 ee       	ldi	r20, 0xE8	; 232
    10dc:	50 e0       	ldi	r21, 0x00	; 0
    10de:	c7 01       	movw	r24, r14
    10e0:	b6 01       	movw	r22, r12
    10e2:	8b da       	rcall	.-2794   	; 0x5fa <gba_flash_write_bus_cycle>
    10e4:	95 e8       	ldi	r25, 0x85	; 133
    10e6:	9a 95       	dec	r25
    10e8:	f1 f7       	brne	.-4      	; 0x10e6 <main+0x93e>
    10ea:	00 00       	nop
			_delay_us(50);
			
			// Wait for first 2 bytes to be 0x80, 0x00
			uint16_t dataVerify = gba_read_16bit_data(address);
    10ec:	c7 01       	movw	r24, r14
    10ee:	b6 01       	movw	r22, r12
    10f0:	1e d8       	rcall	.-4036   	; 0x12e <gba_read_16bit_data>
			while (dataVerify != 0x0080) {
    10f2:	80 38       	cpi	r24, 0x80	; 128
    10f4:	91 05       	cpc	r25, r1
    10f6:	41 f0       	breq	.+16     	; 0x1108 <main+0x960>
				dataVerify = gba_read_16bit_data(address);
    10f8:	c7 01       	movw	r24, r14
    10fa:	b6 01       	movw	r22, r12
    10fc:	18 d8       	rcall	.-4048   	; 0x12e <gba_read_16bit_data>
    10fe:	a5 e8       	ldi	r26, 0x85	; 133
    1100:	aa 95       	dec	r26
    1102:	f1 f7       	brne	.-4      	; 0x1100 <main+0x958>
    1104:	00 00       	nop
    1106:	f5 cf       	rjmp	.-22     	; 0x10f2 <main+0x94a>
				_delay_us(50);
			}
			
			
			// Set address lines as outputs
			GBA_DDR_ROM_ADDR23_16 = 0xFF;
    1108:	bf ef       	ldi	r27, 0xFF	; 255
    110a:	b4 bb       	out	0x14, r27	; 20
			GBA_DDR_ROM_ADDR15_8 = 0xFF;
    110c:	ba bb       	out	0x1a, r27	; 26
			GBA_DDR_ROM_ADDR7_0 = 0xFF;
    110e:	b7 bb       	out	0x17, r27	; 23
			
			// Set length
			gba_flash_write_bus_cycle(address, 0x1F);
    1110:	4f e1       	ldi	r20, 0x1F	; 31
    1112:	50 e0       	ldi	r21, 0x00	; 0
    1114:	c7 01       	movw	r24, r14
    1116:	b6 01       	movw	r22, r12
    1118:	70 da       	rcall	.-2848   	; 0x5fa <gba_flash_write_bus_cycle>
    111a:	00 e7       	ldi	r16, 0x70	; 112
    111c:	10 e0       	ldi	r17, 0x00	; 0
    111e:	46 01       	movw	r8, r12
    1120:	57 01       	movw	r10, r14
			
			// Write data
			for (int x = 0; x < 64; x += 2) {
				uint16_t combinedBytes = (uint16_t) receivedBuffer[x+1] << 8 | (uint16_t) receivedBuffer[x];
				gba_flash_write_bus_cycle(address, combinedBytes);
    1122:	f8 01       	movw	r30, r16
    1124:	41 81       	ldd	r20, Z+1	; 0x01
    1126:	50 e0       	ldi	r21, 0x00	; 0
    1128:	54 2f       	mov	r21, r20
    112a:	44 27       	eor	r20, r20
    112c:	80 81       	ld	r24, Z
    112e:	48 2b       	or	r20, r24
    1130:	c5 01       	movw	r24, r10
    1132:	b4 01       	movw	r22, r8
    1134:	62 da       	rcall	.-2876   	; 0x5fa <gba_flash_write_bus_cycle>
				address++;
    1136:	ff ef       	ldi	r31, 0xFF	; 255
    1138:	8f 1a       	sub	r8, r31
    113a:	9f 0a       	sbc	r9, r31
    113c:	af 0a       	sbc	r10, r31
    113e:	bf 0a       	sbc	r11, r31
    1140:	0e 5f       	subi	r16, 0xFE	; 254
    1142:	1f 4f       	sbci	r17, 0xFF	; 255
			
			// Set length
			gba_flash_write_bus_cycle(address, 0x1F);
			
			// Write data
			for (int x = 0; x < 64; x += 2) {
    1144:	80 eb       	ldi	r24, 0xB0	; 176
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	80 17       	cp	r24, r16
    114a:	91 07       	cpc	r25, r17
    114c:	51 f7       	brne	.-44     	; 0x1122 <main+0x97a>
    114e:	90 e2       	ldi	r25, 0x20	; 32
    1150:	c9 0e       	add	r12, r25
    1152:	d1 1c       	adc	r13, r1
    1154:	e1 1c       	adc	r14, r1
    1156:	f1 1c       	adc	r15, r1
				gba_flash_write_bus_cycle(address, combinedBytes);
				address++;
			}
			
			// Write buffer to flash
			gba_flash_write_bus_cycle(address, 0xD0);
    1158:	40 ed       	ldi	r20, 0xD0	; 208
    115a:	50 e0       	ldi	r21, 0x00	; 0
    115c:	c7 01       	movw	r24, r14
    115e:	b6 01       	movw	r22, r12
    1160:	4c da       	rcall	.-2920   	; 0x5fa <gba_flash_write_bus_cycle>
    1162:	af e6       	ldi	r26, 0x6F	; 111
    1164:	b3 e0       	ldi	r27, 0x03	; 3
    1166:	11 97       	sbiw	r26, 0x01	; 1
    1168:	f1 f7       	brne	.-4      	; 0x1166 <main+0x9be>
    116a:	00 c0       	rjmp	.+0      	; 0x116c <main+0x9c4>
    116c:	00 00       	nop
			_delay_us(440);
			
			// Wait for first 2 bytes to be 0x80, 0x00
			dataVerify = gba_read_16bit_data(address);
    116e:	c7 01       	movw	r24, r14
    1170:	b6 01       	movw	r22, r12
    1172:	dd d7       	rcall	.+4026   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
			while (dataVerify != 0x0080) {
    1174:	80 38       	cpi	r24, 0x80	; 128
    1176:	91 05       	cpc	r25, r1
    1178:	41 f0       	breq	.+16     	; 0x118a <main+0x9e2>
				dataVerify = gba_read_16bit_data(address);
    117a:	c7 01       	movw	r24, r14
    117c:	b6 01       	movw	r22, r12
    117e:	d7 d7       	rcall	.+4014   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
    1180:	b5 e8       	ldi	r27, 0x85	; 133
    1182:	ba 95       	dec	r27
    1184:	f1 f7       	brne	.-4      	; 0x1182 <main+0x9da>
    1186:	00 00       	nop
    1188:	f5 cf       	rjmp	.-22     	; 0x1174 <main+0x9cc>
				_delay_us(50);
			}
			
			
			// Set address lines as outputs
			GBA_DDR_ROM_ADDR23_16 = 0xFF;
    118a:	ef ef       	ldi	r30, 0xFF	; 255
    118c:	e4 bb       	out	0x14, r30	; 20
			GBA_DDR_ROM_ADDR15_8 = 0xFF;
    118e:	ea bb       	out	0x1a, r30	; 26
			GBA_DDR_ROM_ADDR7_0 = 0xFF;
    1190:	e7 bb       	out	0x17, r30	; 23
			
			// Back to reading mode
			gba_flash_write_bus_cycle(address, 0xFF);
    1192:	4f ef       	ldi	r20, 0xFF	; 255
    1194:	50 e0       	ldi	r21, 0x00	; 0
    1196:	c7 01       	movw	r24, r14
    1198:	b6 01       	movw	r22, r12
    119a:	2f da       	rcall	.-2978   	; 0x5fa <gba_flash_write_bus_cycle>
    119c:	24 c1       	rjmp	.+584    	; 0x13e6 <main+0xc3e>
			USART_Transmit(SEND_ACK); // Send back acknowledgement
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Intel word programming
		else if (receivedChar == GBA_FLASH_WRITE_INTEL_64BYTE_WORD) {
    119e:	95 37       	cpi	r25, 0x75	; 117
    11a0:	09 f0       	breq	.+2      	; 0x11a4 <main+0x9fc>
    11a2:	40 c0       	rjmp	.+128    	; 0x1224 <main+0xa7c>
			PORTD |= (1<<ACTIVITY_LED);
    11a4:	93 9a       	sbi	0x12, 3	; 18
			usart_read_bytes(64);
    11a6:	80 e4       	ldi	r24, 0x40	; 64
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	54 d7       	rcall	.+3752   	; 0x2054 <__TEXT_REGION_LENGTH__+0x54>
    11ac:	50 e7       	ldi	r21, 0x70	; 112
    11ae:	a5 2e       	mov	r10, r21
    11b0:	50 e0       	ldi	r21, 0x00	; 0
    11b2:	b5 2e       	mov	r11, r21
    11b4:	26 01       	movw	r4, r12
    11b6:	37 01       	movw	r6, r14
			
			// Write data
			for (uint8_t x = 0; x < 64; x += 2) {
				// Set address lines as outputs
				GBA_DDR_ROM_ADDR23_16 = 0xFF;
    11b8:	ff ef       	ldi	r31, 0xFF	; 255
    11ba:	f4 bb       	out	0x14, r31	; 20
				GBA_DDR_ROM_ADDR15_8 = 0xFF;
    11bc:	fa bb       	out	0x1a, r31	; 26
				GBA_DDR_ROM_ADDR7_0 = 0xFF;
    11be:	f7 bb       	out	0x17, r31	; 23
				
				uint16_t combinedBytes = (uint16_t) receivedBuffer[x+1] << 8 | (uint16_t) receivedBuffer[x];
    11c0:	d5 01       	movw	r26, r10
    11c2:	11 96       	adiw	r26, 0x01	; 1
    11c4:	0c 91       	ld	r16, X
    11c6:	11 97       	sbiw	r26, 0x01	; 1
    11c8:	10 e0       	ldi	r17, 0x00	; 0
    11ca:	10 2f       	mov	r17, r16
    11cc:	00 27       	eor	r16, r16
    11ce:	8c 91       	ld	r24, X
    11d0:	08 2b       	or	r16, r24
				gba_flash_write_bus_cycle(address, 0x40);
    11d2:	40 e4       	ldi	r20, 0x40	; 64
    11d4:	50 e0       	ldi	r21, 0x00	; 0
    11d6:	c3 01       	movw	r24, r6
    11d8:	b2 01       	movw	r22, r4
    11da:	0f da       	rcall	.-3042   	; 0x5fa <gba_flash_write_bus_cycle>
				gba_flash_write_bus_cycle(address, combinedBytes);
    11dc:	a8 01       	movw	r20, r16
    11de:	c3 01       	movw	r24, r6
    11e0:	b2 01       	movw	r22, r4
    11e2:	0b da       	rcall	.-3050   	; 0x5fa <gba_flash_write_bus_cycle>
				
				// Verify status ok
				uint16_t status = gba_read_16bit_data(address);
    11e4:	c3 01       	movw	r24, r6
    11e6:	b2 01       	movw	r22, r4
    11e8:	a2 d7       	rcall	.+3908   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
				while ((status & 0x80) == 0) {
    11ea:	87 fd       	sbrc	r24, 7
    11ec:	08 c0       	rjmp	.+16     	; 0x11fe <main+0xa56>
					status = gba_read_16bit_data(address);
    11ee:	c3 01       	movw	r24, r6
    11f0:	b2 01       	movw	r22, r4
    11f2:	9d d7       	rcall	.+3898   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
    11f4:	b5 e0       	ldi	r27, 0x05	; 5
    11f6:	ba 95       	dec	r27
    11f8:	f1 f7       	brne	.-4      	; 0x11f6 <main+0xa4e>
    11fa:	00 00       	nop
    11fc:	f6 cf       	rjmp	.-20     	; 0x11ea <main+0xa42>
					_delay_us(2);
				}
				address++;
    11fe:	ef ef       	ldi	r30, 0xFF	; 255
    1200:	4e 1a       	sub	r4, r30
    1202:	5e 0a       	sbc	r5, r30
    1204:	6e 0a       	sbc	r6, r30
    1206:	7e 0a       	sbc	r7, r30
    1208:	f2 e0       	ldi	r31, 0x02	; 2
    120a:	af 0e       	add	r10, r31
    120c:	b1 1c       	adc	r11, r1
		else if (receivedChar == GBA_FLASH_WRITE_INTEL_64BYTE_WORD) {
			PORTD |= (1<<ACTIVITY_LED);
			usart_read_bytes(64);
			
			// Write data
			for (uint8_t x = 0; x < 64; x += 2) {
    120e:	20 eb       	ldi	r18, 0xB0	; 176
    1210:	a2 16       	cp	r10, r18
    1212:	20 e0       	ldi	r18, 0x00	; 0
    1214:	b2 06       	cpc	r11, r18
    1216:	81 f6       	brne	.-96     	; 0x11b8 <main+0xa10>
    1218:	80 e2       	ldi	r24, 0x20	; 32
    121a:	c8 0e       	add	r12, r24
    121c:	d1 1c       	adc	r13, r1
    121e:	e1 1c       	adc	r14, r1
    1220:	f1 1c       	adc	r15, r1
    1222:	e1 c0       	rjmp	.+450    	; 0x13e6 <main+0xc3e>
		}
		
		// Intel flash command based chips, two chips interleaved (Flash2Advance 256M cart)
		// Write 256 bytes to Flash address, combine 2 bytes and write one at a time (and increment address by 2), pulse a pin
		// Thanks to lesserkuma for adding support
		else if (receivedChar == GBA_FLASH_WRITE_INTEL_INTERLEAVED_256BYTE) {
    1224:	96 37       	cpi	r25, 0x76	; 118
    1226:	09 f0       	breq	.+2      	; 0x122a <main+0xa82>
    1228:	94 c0       	rjmp	.+296    	; 0x1352 <main+0xbaa>
			PORTD |= (1<<ACTIVITY_LED);
    122a:	93 9a       	sbi	0x12, 3	; 18
			usart_read_bytes(256);
    122c:	80 e0       	ldi	r24, 0x00	; 0
    122e:	91 e0       	ldi	r25, 0x01	; 1
    1230:	11 d7       	rcall	.+3618   	; 0x2054 <__TEXT_REGION_LENGTH__+0x54>
    1232:	30 e7       	ldi	r19, 0x70	; 112
    1234:	23 2e       	mov	r2, r19
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	33 2e       	mov	r3, r19
    123a:	46 01       	movw	r8, r12
    123c:	57 01       	movw	r10, r14
			
			// Loop four times, transferring 256 bytes over USB at once is faster than doing four transfers
			for (int c = 0; c < 4; c++) {
				// Set address lines as outputs
				GBA_DDR_ROM_ADDR23_16 = 0xFF;
    123e:	9f ef       	ldi	r25, 0xFF	; 255
    1240:	94 bb       	out	0x14, r25	; 20
				GBA_DDR_ROM_ADDR15_8 = 0xFF;
    1242:	9a bb       	out	0x1a, r25	; 26
				GBA_DDR_ROM_ADDR7_0 = 0xFF;
    1244:	97 bb       	out	0x17, r25	; 23
				
				// Setup buffered write
				gba_flash_write_bus_cycle(address, 0xE8);
    1246:	48 ee       	ldi	r20, 0xE8	; 232
    1248:	50 e0       	ldi	r21, 0x00	; 0
    124a:	c5 01       	movw	r24, r10
    124c:	b4 01       	movw	r22, r8
    124e:	d5 d9       	rcall	.-3158   	; 0x5fa <gba_flash_write_bus_cycle>
    1250:	d5 01       	movw	r26, r10
    1252:	c4 01       	movw	r24, r8
    1254:	01 96       	adiw	r24, 0x01	; 1
    1256:	a1 1d       	adc	r26, r1
    1258:	b1 1d       	adc	r27, r1
    125a:	89 83       	std	Y+1, r24	; 0x01
    125c:	9a 83       	std	Y+2, r25	; 0x02
    125e:	ab 83       	std	Y+3, r26	; 0x03
    1260:	bc 83       	std	Y+4, r27	; 0x04
				gba_flash_write_bus_cycle(address+1, 0xE8);
    1262:	48 ee       	ldi	r20, 0xE8	; 232
    1264:	50 e0       	ldi	r21, 0x00	; 0
    1266:	bc 01       	movw	r22, r24
    1268:	cd 01       	movw	r24, r26
    126a:	c7 d9       	rcall	.-3186   	; 0x5fa <gba_flash_write_bus_cycle>
				
				// Wait until both chips are ready
				while (gba_read_16bit_data(address) != 0x80);
    126c:	c5 01       	movw	r24, r10
    126e:	b4 01       	movw	r22, r8
    1270:	5e d7       	rcall	.+3772   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
    1272:	80 38       	cpi	r24, 0x80	; 128
    1274:	91 05       	cpc	r25, r1
    1276:	d1 f7       	brne	.-12     	; 0x126c <main+0xac4>
				while (gba_read_16bit_data(address+1) != 0x80);
    1278:	69 81       	ldd	r22, Y+1	; 0x01
    127a:	7a 81       	ldd	r23, Y+2	; 0x02
    127c:	8b 81       	ldd	r24, Y+3	; 0x03
    127e:	9c 81       	ldd	r25, Y+4	; 0x04
    1280:	56 d7       	rcall	.+3756   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
    1282:	80 38       	cpi	r24, 0x80	; 128
    1284:	91 05       	cpc	r25, r1
    1286:	c1 f7       	brne	.-16     	; 0x1278 <main+0xad0>
				
				//do { status = gba_read_16bit_data(address); } while (status != 0x80);
				//do { status = gba_read_16bit_data(address+1); } while (status != 0x80);
				
				// Set address lines as outputs
				GBA_DDR_ROM_ADDR23_16 = 0xFF;
    1288:	9f ef       	ldi	r25, 0xFF	; 255
    128a:	94 bb       	out	0x14, r25	; 20
				GBA_DDR_ROM_ADDR15_8 = 0xFF;
    128c:	9a bb       	out	0x1a, r25	; 26
				GBA_DDR_ROM_ADDR7_0 = 0xFF;
    128e:	97 bb       	out	0x17, r25	; 23
				
				// Set length (number of words+1 to write)
				gba_flash_write_bus_cycle(address, 0x0F); // 16 words
    1290:	4f e0       	ldi	r20, 0x0F	; 15
    1292:	50 e0       	ldi	r21, 0x00	; 0
    1294:	c5 01       	movw	r24, r10
    1296:	b4 01       	movw	r22, r8
    1298:	b0 d9       	rcall	.-3232   	; 0x5fa <gba_flash_write_bus_cycle>
				gba_flash_write_bus_cycle(address+1, 0x0F); // 16 words
    129a:	4f e0       	ldi	r20, 0x0F	; 15
    129c:	50 e0       	ldi	r21, 0x00	; 0
    129e:	69 81       	ldd	r22, Y+1	; 0x01
    12a0:	7a 81       	ldd	r23, Y+2	; 0x02
    12a2:	8b 81       	ldd	r24, Y+3	; 0x03
    12a4:	9c 81       	ldd	r25, Y+4	; 0x04
    12a6:	a9 d9       	rcall	.-3246   	; 0x5fa <gba_flash_write_bus_cycle>
    12a8:	81 01       	movw	r16, r2
    12aa:	24 01       	movw	r4, r8
    12ac:	35 01       	movw	r6, r10
				
				// Write data (32 words total)
				uint16_t combinedBytes;
				for (int x = 0; x < 64; x += 2) {
    12ae:	1f 82       	std	Y+7, r1	; 0x07
    12b0:	1e 82       	std	Y+6, r1	; 0x06
					combinedBytes = (uint16_t) receivedBuffer[c*64+x+1] << 8 | (uint16_t) receivedBuffer[c*64+x];
					gba_flash_write_bus_cycle(address, combinedBytes);
    12b2:	d8 01       	movw	r26, r16
    12b4:	11 96       	adiw	r26, 0x01	; 1
    12b6:	4c 91       	ld	r20, X
    12b8:	11 97       	sbiw	r26, 0x01	; 1
    12ba:	50 e0       	ldi	r21, 0x00	; 0
    12bc:	54 2f       	mov	r21, r20
    12be:	44 27       	eor	r20, r20
    12c0:	8c 91       	ld	r24, X
    12c2:	48 2b       	or	r20, r24
    12c4:	c3 01       	movw	r24, r6
    12c6:	b2 01       	movw	r22, r4
    12c8:	98 d9       	rcall	.-3280   	; 0x5fa <gba_flash_write_bus_cycle>
					address++;
    12ca:	bf ef       	ldi	r27, 0xFF	; 255
    12cc:	4b 1a       	sub	r4, r27
    12ce:	5b 0a       	sbc	r5, r27
    12d0:	6b 0a       	sbc	r6, r27
    12d2:	7b 0a       	sbc	r7, r27
				gba_flash_write_bus_cycle(address, 0x0F); // 16 words
				gba_flash_write_bus_cycle(address+1, 0x0F); // 16 words
				
				// Write data (32 words total)
				uint16_t combinedBytes;
				for (int x = 0; x < 64; x += 2) {
    12d4:	ee 81       	ldd	r30, Y+6	; 0x06
    12d6:	ff 81       	ldd	r31, Y+7	; 0x07
    12d8:	32 96       	adiw	r30, 0x02	; 2
    12da:	ff 83       	std	Y+7, r31	; 0x07
    12dc:	ee 83       	std	Y+6, r30	; 0x06
    12de:	0e 5f       	subi	r16, 0xFE	; 254
    12e0:	1f 4f       	sbci	r17, 0xFF	; 255
    12e2:	e0 34       	cpi	r30, 0x40	; 64
    12e4:	f1 05       	cpc	r31, r1
    12e6:	29 f7       	brne	.-54     	; 0x12b2 <main+0xb0a>
    12e8:	24 01       	movw	r4, r8
    12ea:	35 01       	movw	r6, r10
    12ec:	f0 e2       	ldi	r31, 0x20	; 32
    12ee:	4f 0e       	add	r4, r31
    12f0:	51 1c       	adc	r5, r1
    12f2:	61 1c       	adc	r6, r1
    12f4:	71 1c       	adc	r7, r1
					gba_flash_write_bus_cycle(address, combinedBytes);
					address++;
				}
				
				// Write buffer to flash
				gba_flash_write_bus_cycle(address-32, 0xD0);
    12f6:	40 ed       	ldi	r20, 0xD0	; 208
    12f8:	50 e0       	ldi	r21, 0x00	; 0
    12fa:	c5 01       	movw	r24, r10
    12fc:	b4 01       	movw	r22, r8
    12fe:	7d d9       	rcall	.-3334   	; 0x5fa <gba_flash_write_bus_cycle>
				gba_flash_write_bus_cycle(address-32+1, 0xD0);
    1300:	40 ed       	ldi	r20, 0xD0	; 208
    1302:	50 e0       	ldi	r21, 0x00	; 0
    1304:	69 81       	ldd	r22, Y+1	; 0x01
    1306:	7a 81       	ldd	r23, Y+2	; 0x02
    1308:	8b 81       	ldd	r24, Y+3	; 0x03
    130a:	9c 81       	ldd	r25, Y+4	; 0x04
    130c:	76 d9       	rcall	.-3348   	; 0x5fa <gba_flash_write_bus_cycle>
				
				// Wait until ready
				while (gba_read_16bit_data(address) != 0x80);
    130e:	c3 01       	movw	r24, r6
    1310:	b2 01       	movw	r22, r4
    1312:	0d d7       	rcall	.+3610   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
    1314:	80 38       	cpi	r24, 0x80	; 128
    1316:	91 05       	cpc	r25, r1
    1318:	d1 f7       	brne	.-12     	; 0x130e <main+0xb66>
				while (gba_read_16bit_data(address+1) != 0x80);
    131a:	21 e2       	ldi	r18, 0x21	; 33
    131c:	82 0e       	add	r8, r18
    131e:	91 1c       	adc	r9, r1
    1320:	a1 1c       	adc	r10, r1
    1322:	b1 1c       	adc	r11, r1
    1324:	c5 01       	movw	r24, r10
    1326:	b4 01       	movw	r22, r8
    1328:	02 d7       	rcall	.+3588   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
    132a:	80 38       	cpi	r24, 0x80	; 128
    132c:	91 05       	cpc	r25, r1
    132e:	d1 f7       	brne	.-12     	; 0x1324 <main+0xb7c>
    1330:	80 e4       	ldi	r24, 0x40	; 64
    1332:	28 0e       	add	r2, r24
    1334:	31 1c       	adc	r3, r1
		else if (receivedChar == GBA_FLASH_WRITE_INTEL_INTERLEAVED_256BYTE) {
			PORTD |= (1<<ACTIVITY_LED);
			usart_read_bytes(256);
			
			// Loop four times, transferring 256 bytes over USB at once is faster than doing four transfers
			for (int c = 0; c < 4; c++) {
    1336:	90 e7       	ldi	r25, 0x70	; 112
    1338:	29 16       	cp	r2, r25
    133a:	91 e0       	ldi	r25, 0x01	; 1
    133c:	39 06       	cpc	r3, r25
    133e:	19 f0       	breq	.+6      	; 0x1346 <main+0xb9e>
				// Write data (32 words total)
				uint16_t combinedBytes;
				for (int x = 0; x < 64; x += 2) {
					combinedBytes = (uint16_t) receivedBuffer[c*64+x+1] << 8 | (uint16_t) receivedBuffer[c*64+x];
					gba_flash_write_bus_cycle(address, combinedBytes);
					address++;
    1340:	53 01       	movw	r10, r6
    1342:	42 01       	movw	r8, r4
    1344:	7c cf       	rjmp	.-264    	; 0x123e <main+0xa96>
    1346:	a0 e8       	ldi	r26, 0x80	; 128
    1348:	ca 0e       	add	r12, r26
    134a:	d1 1c       	adc	r13, r1
    134c:	e1 1c       	adc	r14, r1
    134e:	f1 1c       	adc	r15, r1
    1350:	4a c0       	rjmp	.+148    	; 0x13e6 <main+0xc3e>
			USART_Transmit(SEND_ACK); // Send back acknowledgement
			PORTD &= ~(1<<ACTIVITY_LED);
		}

		// Sharp LH28F320BJE programming (Thanks to lesserkuma for adding support)
		else if (receivedChar == GBA_FLASH_WRITE_SHARP_64BYTE) {
    1352:	98 37       	cpi	r25, 0x78	; 120
    1354:	09 f0       	breq	.+2      	; 0x1358 <main+0xbb0>
    1356:	49 c0       	rjmp	.+146    	; 0x13ea <main+0xc42>
			uint16_t status = 0;
			
			PORTD |= (1<<ACTIVITY_LED);
    1358:	93 9a       	sbi	0x12, 3	; 18
			usart_read_bytes(64);
    135a:	80 e4       	ldi	r24, 0x40	; 64
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	7a d6       	rcall	.+3316   	; 0x2054 <__TEXT_REGION_LENGTH__+0x54>
    1360:	90 e7       	ldi	r25, 0x70	; 112
    1362:	a9 2e       	mov	r10, r25
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	b9 2e       	mov	r11, r25
    1368:	26 01       	movw	r4, r12
    136a:	37 01       	movw	r6, r14
			PORTD &= ~(1<<ACTIVITY_LED);
		}

		// Sharp LH28F320BJE programming (Thanks to lesserkuma for adding support)
		else if (receivedChar == GBA_FLASH_WRITE_SHARP_64BYTE) {
			uint16_t status = 0;
    136c:	91 2c       	mov	r9, r1
			usart_read_bytes(64);
			
			// Write data
			for (uint8_t x = 0; x < 64; x += 2) {
				// Wait until ready
				while ((status & 0x80) != 0x80) {
    136e:	97 fc       	sbrc	r9, 7
    1370:	0e c0       	rjmp	.+28     	; 0x138e <main+0xbe6>
					// Set address lines as outputs
					GBA_DDR_ROM_ADDR23_16 = 0xFF;
    1372:	bf ef       	ldi	r27, 0xFF	; 255
    1374:	b4 bb       	out	0x14, r27	; 20
					GBA_DDR_ROM_ADDR15_8 = 0xFF;
    1376:	ba bb       	out	0x1a, r27	; 26
					GBA_DDR_ROM_ADDR7_0 = 0xFF;
    1378:	b7 bb       	out	0x17, r27	; 23
					
					gba_flash_write_bus_cycle(address, 0x70); // Query status register
    137a:	40 e7       	ldi	r20, 0x70	; 112
    137c:	50 e0       	ldi	r21, 0x00	; 0
    137e:	c3 01       	movw	r24, r6
    1380:	b2 01       	movw	r22, r4
    1382:	3b d9       	rcall	.-3466   	; 0x5fa <gba_flash_write_bus_cycle>
					status = gba_read_16bit_data(address);
    1384:	c3 01       	movw	r24, r6
    1386:	b2 01       	movw	r22, r4
    1388:	d2 d6       	rcall	.+3492   	; 0x212e <__TEXT_REGION_LENGTH__+0x12e>
    138a:	98 2e       	mov	r9, r24
    138c:	f0 cf       	rjmp	.-32     	; 0x136e <main+0xbc6>
				}
				
				// Set address lines as outputs
				GBA_DDR_ROM_ADDR23_16 = 0xFF;
    138e:	ef ef       	ldi	r30, 0xFF	; 255
    1390:	e4 bb       	out	0x14, r30	; 20
				GBA_DDR_ROM_ADDR15_8 = 0xFF;
    1392:	ea bb       	out	0x1a, r30	; 26
				GBA_DDR_ROM_ADDR7_0 = 0xFF;
    1394:	e7 bb       	out	0x17, r30	; 23
				
				// Write one word to flash
				uint16_t combinedBytes = (uint16_t) receivedBuffer[x+1] << 8 | (uint16_t) receivedBuffer[x];
    1396:	d5 01       	movw	r26, r10
    1398:	11 96       	adiw	r26, 0x01	; 1
    139a:	0c 91       	ld	r16, X
    139c:	11 97       	sbiw	r26, 0x01	; 1
    139e:	10 e0       	ldi	r17, 0x00	; 0
    13a0:	10 2f       	mov	r17, r16
    13a2:	00 27       	eor	r16, r16
    13a4:	8c 91       	ld	r24, X
    13a6:	08 2b       	or	r16, r24
				gba_flash_write_bus_cycle(address, 0x10);
    13a8:	40 e1       	ldi	r20, 0x10	; 16
    13aa:	50 e0       	ldi	r21, 0x00	; 0
    13ac:	c3 01       	movw	r24, r6
    13ae:	b2 01       	movw	r22, r4
    13b0:	24 d9       	rcall	.-3512   	; 0x5fa <gba_flash_write_bus_cycle>
				gba_flash_write_bus_cycle(address, combinedBytes);
    13b2:	a8 01       	movw	r20, r16
    13b4:	c3 01       	movw	r24, r6
    13b6:	b2 01       	movw	r22, r4
    13b8:	20 d9       	rcall	.-3520   	; 0x5fa <gba_flash_write_bus_cycle>
    13ba:	ba e6       	ldi	r27, 0x6A	; 106
    13bc:	ba 95       	dec	r27
    13be:	f1 f7       	brne	.-4      	; 0x13bc <main+0xc14>
    13c0:	00 c0       	rjmp	.+0      	; 0x13c2 <main+0xc1a>
				_delay_us(40);
				
				address++;
    13c2:	ef ef       	ldi	r30, 0xFF	; 255
    13c4:	4e 1a       	sub	r4, r30
    13c6:	5e 0a       	sbc	r5, r30
    13c8:	6e 0a       	sbc	r6, r30
    13ca:	7e 0a       	sbc	r7, r30
    13cc:	f2 e0       	ldi	r31, 0x02	; 2
    13ce:	af 0e       	add	r10, r31
    13d0:	b1 1c       	adc	r11, r1
			
			PORTD |= (1<<ACTIVITY_LED);
			usart_read_bytes(64);
			
			// Write data
			for (uint8_t x = 0; x < 64; x += 2) {
    13d2:	80 eb       	ldi	r24, 0xB0	; 176
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	8a 15       	cp	r24, r10
    13d8:	9b 05       	cpc	r25, r11
    13da:	49 f6       	brne	.-110    	; 0x136e <main+0xbc6>
    13dc:	90 e2       	ldi	r25, 0x20	; 32
    13de:	c9 0e       	add	r12, r25
    13e0:	d1 1c       	adc	r13, r1
    13e2:	e1 1c       	adc	r14, r1
    13e4:	f1 1c       	adc	r15, r1
				_delay_us(40);
				
				address++;
			}
			
			USART_Transmit(SEND_ACK); // Send back acknowledgement
    13e6:	81 e3       	ldi	r24, 0x31	; 49
    13e8:	c3 c0       	rjmp	.+390    	; 0x1570 <main+0xdc8>
		
		
		// ---------- General commands ----------
		// Set any pin as input/output
		// Reads the DDR/PORT (e.g. DDRB/PORTB is 'B') and the hex value that represents pins to set to an input (e.g. PB7 is 0x80)
		else if (receivedChar == SET_INPUT || receivedChar == SET_OUTPUT) {
    13ea:	99 34       	cpi	r25, 0x49	; 73
    13ec:	19 f0       	breq	.+6      	; 0x13f4 <main+0xc4c>
    13ee:	9f 34       	cpi	r25, 0x4F	; 79
    13f0:	09 f0       	breq	.+2      	; 0x13f4 <main+0xc4c>
    13f2:	50 c0       	rjmp	.+160    	; 0x1494 <main+0xcec>
			char portChar = USART_Receive();
    13f4:	27 d6       	rcall	.+3150   	; 0x2044 <__TEXT_REGION_LENGTH__+0x44>
    13f6:	18 2f       	mov	r17, r24
			usart_read_chars();
    13f8:	42 d6       	rcall	.+3204   	; 0x207e <__TEXT_REGION_LENGTH__+0x7e>
			uint8_t setValue = strtol(receivedBuffer, NULL, 16);
    13fa:	40 e1       	ldi	r20, 0x10	; 16
    13fc:	50 e0       	ldi	r21, 0x00	; 0
    13fe:	60 e0       	ldi	r22, 0x00	; 0
    1400:	70 e0       	ldi	r23, 0x00	; 0
    1402:	80 e7       	ldi	r24, 0x70	; 112
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	ea d0       	rcall	.+468    	; 0x15dc <strtol>
			
			PORTD |= (1<<ACTIVITY_LED);
    1408:	93 9a       	sbi	0x12, 3	; 18
			if (receivedChar == SET_INPUT) {
    140a:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <receivedChar>
    140e:	89 34       	cpi	r24, 0x49	; 73
    1410:	f9 f4       	brne	.+62     	; 0x1450 <main+0xca8>
				if (portChar == 'A') {
    1412:	11 34       	cpi	r17, 0x41	; 65
    1414:	21 f4       	brne	.+8      	; 0x141e <main+0xc76>
					DDRA &= ~(setValue);
    1416:	8a b3       	in	r24, 0x1a	; 26
    1418:	60 95       	com	r22
    141a:	68 23       	and	r22, r24
    141c:	20 c0       	rjmp	.+64     	; 0x145e <main+0xcb6>
				}
				else if (portChar == 'B') {
    141e:	12 34       	cpi	r17, 0x42	; 66
    1420:	21 f4       	brne	.+8      	; 0x142a <main+0xc82>
					DDRB &= ~(setValue);
    1422:	87 b3       	in	r24, 0x17	; 23
    1424:	60 95       	com	r22
    1426:	68 23       	and	r22, r24
    1428:	20 c0       	rjmp	.+64     	; 0x146a <main+0xcc2>
				}
				else if (portChar == 'C') {
    142a:	13 34       	cpi	r17, 0x43	; 67
    142c:	21 f4       	brne	.+8      	; 0x1436 <main+0xc8e>
					DDRC &= ~(setValue);
    142e:	84 b3       	in	r24, 0x14	; 20
    1430:	60 95       	com	r22
    1432:	68 23       	and	r22, r24
    1434:	20 c0       	rjmp	.+64     	; 0x1476 <main+0xcce>
				}
				else if (portChar == 'D') {
    1436:	14 34       	cpi	r17, 0x44	; 68
    1438:	21 f4       	brne	.+8      	; 0x1442 <main+0xc9a>
					DDRD &= ~(setValue);
    143a:	81 b3       	in	r24, 0x11	; 17
    143c:	60 95       	com	r22
    143e:	68 23       	and	r22, r24
    1440:	20 c0       	rjmp	.+64     	; 0x1482 <main+0xcda>
				}
				else if (portChar == 'E') {
    1442:	15 34       	cpi	r17, 0x45	; 69
    1444:	09 f0       	breq	.+2      	; 0x1448 <main+0xca0>
    1446:	95 c0       	rjmp	.+298    	; 0x1572 <main+0xdca>
					DDRE &= ~(setValue);
    1448:	86 b1       	in	r24, 0x06	; 6
    144a:	60 95       	com	r22
    144c:	68 23       	and	r22, r24
    144e:	20 c0       	rjmp	.+64     	; 0x1490 <main+0xce8>
				}
			}
			else if (receivedChar == SET_OUTPUT) {
    1450:	8f 34       	cpi	r24, 0x4F	; 79
    1452:	09 f0       	breq	.+2      	; 0x1456 <main+0xcae>
    1454:	8e c0       	rjmp	.+284    	; 0x1572 <main+0xdca>
				if (portChar == 'A') {
    1456:	11 34       	cpi	r17, 0x41	; 65
    1458:	21 f4       	brne	.+8      	; 0x1462 <main+0xcba>
					DDRA |= (setValue);
    145a:	8a b3       	in	r24, 0x1a	; 26
    145c:	68 2b       	or	r22, r24
    145e:	6a bb       	out	0x1a, r22	; 26
    1460:	88 c0       	rjmp	.+272    	; 0x1572 <main+0xdca>
				}
				else if (portChar == 'B') {
    1462:	12 34       	cpi	r17, 0x42	; 66
    1464:	21 f4       	brne	.+8      	; 0x146e <main+0xcc6>
					DDRB |= (setValue);
    1466:	87 b3       	in	r24, 0x17	; 23
    1468:	68 2b       	or	r22, r24
    146a:	67 bb       	out	0x17, r22	; 23
    146c:	82 c0       	rjmp	.+260    	; 0x1572 <main+0xdca>
				}
				else if (portChar == 'C') {
    146e:	13 34       	cpi	r17, 0x43	; 67
    1470:	21 f4       	brne	.+8      	; 0x147a <main+0xcd2>
					DDRC |= (setValue);
    1472:	84 b3       	in	r24, 0x14	; 20
    1474:	68 2b       	or	r22, r24
    1476:	64 bb       	out	0x14, r22	; 20
    1478:	7c c0       	rjmp	.+248    	; 0x1572 <main+0xdca>
				}
				else if (portChar == 'D') {
    147a:	14 34       	cpi	r17, 0x44	; 68
    147c:	21 f4       	brne	.+8      	; 0x1486 <main+0xcde>
					DDRD |= (setValue);
    147e:	81 b3       	in	r24, 0x11	; 17
    1480:	68 2b       	or	r22, r24
    1482:	61 bb       	out	0x11, r22	; 17
    1484:	76 c0       	rjmp	.+236    	; 0x1572 <main+0xdca>
				}
				else if (portChar == 'E') {
    1486:	15 34       	cpi	r17, 0x45	; 69
    1488:	09 f0       	breq	.+2      	; 0x148c <main+0xce4>
    148a:	73 c0       	rjmp	.+230    	; 0x1572 <main+0xdca>
					DDRE |= (setValue);
    148c:	86 b1       	in	r24, 0x06	; 6
    148e:	68 2b       	or	r22, r24
    1490:	66 b9       	out	0x06, r22	; 6
    1492:	6f c0       	rjmp	.+222    	; 0x1572 <main+0xdca>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Set pin output as low
		else if (receivedChar == SET_OUTPUT_LOW) {
    1494:	9c 34       	cpi	r25, 0x4C	; 76
    1496:	51 f5       	brne	.+84     	; 0x14ec <main+0xd44>
			char portChar = USART_Receive();			
    1498:	d5 d5       	rcall	.+2986   	; 0x2044 <__TEXT_REGION_LENGTH__+0x44>
    149a:	18 2f       	mov	r17, r24
			usart_read_chars();
    149c:	f0 d5       	rcall	.+3040   	; 0x207e <__TEXT_REGION_LENGTH__+0x7e>
			uint8_t setValue = strtol(receivedBuffer, NULL, 16);
    149e:	40 e1       	ldi	r20, 0x10	; 16
    14a0:	50 e0       	ldi	r21, 0x00	; 0
    14a2:	60 e0       	ldi	r22, 0x00	; 0
    14a4:	70 e0       	ldi	r23, 0x00	; 0
    14a6:	80 e7       	ldi	r24, 0x70	; 112
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	98 d0       	rcall	.+304    	; 0x15dc <strtol>
			
			PORTD |= (1<<ACTIVITY_LED);
    14ac:	93 9a       	sbi	0x12, 3	; 18
			if (portChar == 'A') {
    14ae:	11 34       	cpi	r17, 0x41	; 65
    14b0:	21 f4       	brne	.+8      	; 0x14ba <main+0xd12>
				PORTA &= ~(setValue);
    14b2:	8b b3       	in	r24, 0x1b	; 27
    14b4:	60 95       	com	r22
    14b6:	68 23       	and	r22, r24
    14b8:	2a c0       	rjmp	.+84     	; 0x150e <main+0xd66>
			}
			else if (portChar == 'B') {
    14ba:	12 34       	cpi	r17, 0x42	; 66
    14bc:	21 f4       	brne	.+8      	; 0x14c6 <main+0xd1e>
				PORTB &= ~(setValue);
    14be:	88 b3       	in	r24, 0x18	; 24
    14c0:	60 95       	com	r22
    14c2:	68 23       	and	r22, r24
    14c4:	2a c0       	rjmp	.+84     	; 0x151a <main+0xd72>
			}
			else if (portChar == 'C') {
    14c6:	13 34       	cpi	r17, 0x43	; 67
    14c8:	21 f4       	brne	.+8      	; 0x14d2 <main+0xd2a>
				PORTC &= ~(setValue);
    14ca:	85 b3       	in	r24, 0x15	; 21
    14cc:	60 95       	com	r22
    14ce:	68 23       	and	r22, r24
    14d0:	2a c0       	rjmp	.+84     	; 0x1526 <main+0xd7e>
			}
			else if (portChar == 'D') {
    14d2:	14 34       	cpi	r17, 0x44	; 68
    14d4:	21 f4       	brne	.+8      	; 0x14de <main+0xd36>
				PORTD &= ~(setValue);
    14d6:	82 b3       	in	r24, 0x12	; 18
    14d8:	60 95       	com	r22
    14da:	68 23       	and	r22, r24
    14dc:	2a c0       	rjmp	.+84     	; 0x1532 <main+0xd8a>
			}
			else if (portChar == 'E') {
    14de:	15 34       	cpi	r17, 0x45	; 69
    14e0:	09 f0       	breq	.+2      	; 0x14e4 <main+0xd3c>
    14e2:	47 c0       	rjmp	.+142    	; 0x1572 <main+0xdca>
				PORTE &= ~(setValue);
    14e4:	87 b1       	in	r24, 0x07	; 7
    14e6:	60 95       	com	r22
    14e8:	68 23       	and	r22, r24
    14ea:	29 c0       	rjmp	.+82     	; 0x153e <main+0xd96>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Set pin output as high
		else if (receivedChar == SET_OUTPUT_HIGH) {
    14ec:	98 34       	cpi	r25, 0x48	; 72
    14ee:	49 f5       	brne	.+82     	; 0x1542 <main+0xd9a>
			char portChar = USART_Receive();			
    14f0:	a9 d5       	rcall	.+2898   	; 0x2044 <__TEXT_REGION_LENGTH__+0x44>
    14f2:	18 2f       	mov	r17, r24
			usart_read_chars();
    14f4:	c4 d5       	rcall	.+2952   	; 0x207e <__TEXT_REGION_LENGTH__+0x7e>
			uint8_t setValue = strtol(receivedBuffer, NULL, 16);
    14f6:	40 e1       	ldi	r20, 0x10	; 16
    14f8:	50 e0       	ldi	r21, 0x00	; 0
    14fa:	60 e0       	ldi	r22, 0x00	; 0
    14fc:	70 e0       	ldi	r23, 0x00	; 0
    14fe:	80 e7       	ldi	r24, 0x70	; 112
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	6c d0       	rcall	.+216    	; 0x15dc <strtol>
			
			PORTD |= (1<<ACTIVITY_LED);
    1504:	93 9a       	sbi	0x12, 3	; 18
			if (portChar == 'A') {
    1506:	11 34       	cpi	r17, 0x41	; 65
    1508:	21 f4       	brne	.+8      	; 0x1512 <main+0xd6a>
				PORTA |= (setValue);
    150a:	8b b3       	in	r24, 0x1b	; 27
    150c:	68 2b       	or	r22, r24
    150e:	6b bb       	out	0x1b, r22	; 27
    1510:	30 c0       	rjmp	.+96     	; 0x1572 <main+0xdca>
			}
			else if (portChar == 'B') {
    1512:	12 34       	cpi	r17, 0x42	; 66
    1514:	21 f4       	brne	.+8      	; 0x151e <main+0xd76>
				PORTB |= (setValue);
    1516:	88 b3       	in	r24, 0x18	; 24
    1518:	68 2b       	or	r22, r24
    151a:	68 bb       	out	0x18, r22	; 24
    151c:	2a c0       	rjmp	.+84     	; 0x1572 <main+0xdca>
			}
			else if (portChar == 'C') {
    151e:	13 34       	cpi	r17, 0x43	; 67
    1520:	21 f4       	brne	.+8      	; 0x152a <main+0xd82>
				PORTC |= (setValue);
    1522:	85 b3       	in	r24, 0x15	; 21
    1524:	68 2b       	or	r22, r24
    1526:	65 bb       	out	0x15, r22	; 21
    1528:	24 c0       	rjmp	.+72     	; 0x1572 <main+0xdca>
			}
			else if (portChar == 'D') {
    152a:	14 34       	cpi	r17, 0x44	; 68
    152c:	21 f4       	brne	.+8      	; 0x1536 <main+0xd8e>
				PORTD |= (setValue);
    152e:	82 b3       	in	r24, 0x12	; 18
    1530:	68 2b       	or	r22, r24
    1532:	62 bb       	out	0x12, r22	; 18
    1534:	1e c0       	rjmp	.+60     	; 0x1572 <main+0xdca>
			}
			else if (portChar == 'E') {
    1536:	15 34       	cpi	r17, 0x45	; 69
    1538:	e1 f4       	brne	.+56     	; 0x1572 <main+0xdca>
				PORTE |= (setValue);
    153a:	87 b1       	in	r24, 0x07	; 7
    153c:	68 2b       	or	r22, r24
    153e:	67 b9       	out	0x07, r22	; 7
    1540:	18 c0       	rjmp	.+48     	; 0x1572 <main+0xdca>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
		}
		
		// Read all pins of a PORT and return the value
		else if (receivedChar == READ_INPUT) {
    1542:	94 34       	cpi	r25, 0x44	; 68
    1544:	c1 f4       	brne	.+48     	; 0x1576 <main+0xdce>
			char portChar = USART_Receive();			
    1546:	7e d5       	rcall	.+2812   	; 0x2044 <__TEXT_REGION_LENGTH__+0x44>
			
			PORTD |= (1<<ACTIVITY_LED);
    1548:	93 9a       	sbi	0x12, 3	; 18
			if (portChar == 'A') {
    154a:	81 34       	cpi	r24, 0x41	; 65
    154c:	11 f4       	brne	.+4      	; 0x1552 <main+0xdaa>
				USART_Transmit(PINA);
    154e:	89 b3       	in	r24, 0x19	; 25
    1550:	0f c0       	rjmp	.+30     	; 0x1570 <main+0xdc8>
			}
			else if (portChar == 'B') {
    1552:	82 34       	cpi	r24, 0x42	; 66
    1554:	11 f4       	brne	.+4      	; 0x155a <main+0xdb2>
				USART_Transmit(PINB);
    1556:	86 b3       	in	r24, 0x16	; 22
    1558:	0b c0       	rjmp	.+22     	; 0x1570 <main+0xdc8>
			}
			else if (portChar == 'C') {
    155a:	83 34       	cpi	r24, 0x43	; 67
    155c:	11 f4       	brne	.+4      	; 0x1562 <main+0xdba>
				USART_Transmit(PINC);
    155e:	83 b3       	in	r24, 0x13	; 19
    1560:	07 c0       	rjmp	.+14     	; 0x1570 <main+0xdc8>
			}
			else if (portChar == 'D') {
    1562:	84 34       	cpi	r24, 0x44	; 68
    1564:	11 f4       	brne	.+4      	; 0x156a <main+0xdc2>
				USART_Transmit(PIND);
    1566:	80 b3       	in	r24, 0x10	; 16
    1568:	03 c0       	rjmp	.+6      	; 0x1570 <main+0xdc8>
			}
			else if (portChar == 'E') {
    156a:	85 34       	cpi	r24, 0x45	; 69
    156c:	11 f4       	brne	.+4      	; 0x1572 <main+0xdca>
				USART_Transmit(PINE);
    156e:	85 b1       	in	r24, 0x05	; 5
    1570:	6d d5       	rcall	.+2778   	; 0x204c <__TEXT_REGION_LENGTH__+0x4c>
			}
			PORTD &= ~(1<<ACTIVITY_LED);
    1572:	93 98       	cbi	0x12, 3	; 18
    1574:	2b c9       	rjmp	.-3498   	; 0x7cc <main+0x24>
		}
		
		// Set the reset common lines variable on or off, useful if you are controlling all the pins directly
		else if (receivedChar == RESET_COMMON_LINES) {
    1576:	9d 34       	cpi	r25, 0x4D	; 77
    1578:	59 f4       	brne	.+22     	; 0x1590 <main+0xde8>
			char commonChar = USART_Receive();
    157a:	64 d5       	rcall	.+2760   	; 0x2044 <__TEXT_REGION_LENGTH__+0x44>
			if (commonChar == '1') {
    157c:	81 33       	cpi	r24, 0x31	; 49
    157e:	19 f4       	brne	.+6      	; 0x1586 <main+0xdde>
				resetCommonLines = 1;
    1580:	91 e0       	ldi	r25, 0x01	; 1
    1582:	9d 83       	std	Y+5, r25	; 0x05
    1584:	26 c9       	rjmp	.-3508   	; 0x7d2 <main+0x2a>
			}
			else if (commonChar == '0') {
    1586:	80 33       	cpi	r24, 0x30	; 48
    1588:	09 f0       	breq	.+2      	; 0x158c <main+0xde4>
    158a:	20 c9       	rjmp	.-3520   	; 0x7cc <main+0x24>
				resetCommonLines = 0;
    158c:	1d 82       	std	Y+5, r1	; 0x05
    158e:	22 c9       	rjmp	.-3516   	; 0x7d4 <main+0x2c>
			}
		}
		
		// Send back the PCB version number
		else if (receivedChar == READ_PCB_VERSION) {
    1590:	98 36       	cpi	r25, 0x68	; 104
    1592:	11 f4       	brne	.+4      	; 0x1598 <main+0xdf0>
			USART_Transmit(PCB_VERSION);
    1594:	82 e0       	ldi	r24, 0x02	; 2
    1596:	03 c0       	rjmp	.+6      	; 0x159e <main+0xdf6>
		}
		
		// Send back the firmware version number
		else if (receivedChar == READ_FIRMWARE_VERSION) {
    1598:	96 35       	cpi	r25, 0x56	; 86
    159a:	19 f4       	brne	.+6      	; 0x15a2 <main+0xdfa>
			USART_Transmit(FIRMWARE_VERSION);
    159c:	82 e1       	ldi	r24, 0x12	; 18
    159e:	56 d5       	rcall	.+2732   	; 0x204c <__TEXT_REGION_LENGTH__+0x4c>
    15a0:	15 c9       	rjmp	.-3542   	; 0x7cc <main+0x24>
		}
		
		// Reset the AVR if it matches the number
		else if (receivedChar == RESET_AVR) {
    15a2:	9a 32       	cpi	r25, 0x2A	; 42
    15a4:	09 f0       	breq	.+2      	; 0x15a8 <main+0xe00>
    15a6:	12 c9       	rjmp	.-3548   	; 0x7cc <main+0x24>
			usart_read_chars();
    15a8:	6a d5       	rcall	.+2772   	; 0x207e <__TEXT_REGION_LENGTH__+0x7e>
			uint32_t resetValue = strtol(receivedBuffer, NULL, 16);
    15aa:	40 e1       	ldi	r20, 0x10	; 16
    15ac:	50 e0       	ldi	r21, 0x00	; 0
    15ae:	60 e0       	ldi	r22, 0x00	; 0
    15b0:	70 e0       	ldi	r23, 0x00	; 0
    15b2:	80 e7       	ldi	r24, 0x70	; 112
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	12 d0       	rcall	.+36     	; 0x15dc <strtol>
			if (resetValue == RESET_VALUE) {
    15b8:	61 3e       	cpi	r22, 0xE1	; 225
    15ba:	75 4e       	sbci	r23, 0xE5	; 229
    15bc:	87 40       	sbci	r24, 0x07	; 7
    15be:	91 05       	cpc	r25, r1
    15c0:	09 f0       	breq	.+2      	; 0x15c4 <main+0xe1c>
    15c2:	04 c9       	rjmp	.-3576   	; 0x7cc <main+0x24>
				// Clear watchdog flag
				MCUCSR &= ~(1<<WDRF);
    15c4:	84 b7       	in	r24, 0x34	; 52
    15c6:	87 7f       	andi	r24, 0xF7	; 247
    15c8:	84 bf       	out	0x34, r24	; 52
				
				// Start timed sequence
				WDTCR = (1<<WDCE) | (1<<WDE);
    15ca:	b8 e1       	ldi	r27, 0x18	; 24
    15cc:	b1 bd       	out	0x21, r27	; 33
				
				// Reset in 250 ms
				WDTCR = (1<<WDP2) | (1<<WDE);
    15ce:	8c e0       	ldi	r24, 0x0C	; 12
    15d0:	81 bd       	out	0x21, r24	; 33
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    15d2:	8f ef       	ldi	r24, 0xFF	; 255
    15d4:	9f ef       	ldi	r25, 0xFF	; 255
    15d6:	01 97       	sbiw	r24, 0x01	; 1
    15d8:	f1 f7       	brne	.-4      	; 0x15d6 <main+0xe2e>
    15da:	f8 c8       	rjmp	.-3600   	; 0x7cc <main+0x24>

000015dc <strtol>:
    15dc:	a0 e0       	ldi	r26, 0x00	; 0
    15de:	b0 e0       	ldi	r27, 0x00	; 0
    15e0:	e3 ef       	ldi	r30, 0xF3	; 243
    15e2:	fa e0       	ldi	r31, 0x0A	; 10
    15e4:	78 c1       	rjmp	.+752    	; 0x18d6 <__prologue_saves__+0x2>
    15e6:	5c 01       	movw	r10, r24
    15e8:	6b 01       	movw	r12, r22
    15ea:	7a 01       	movw	r14, r20
    15ec:	61 15       	cp	r22, r1
    15ee:	71 05       	cpc	r23, r1
    15f0:	19 f0       	breq	.+6      	; 0x15f8 <strtol+0x1c>
    15f2:	fb 01       	movw	r30, r22
    15f4:	91 83       	std	Z+1, r25	; 0x01
    15f6:	80 83       	st	Z, r24
    15f8:	e1 14       	cp	r14, r1
    15fa:	f1 04       	cpc	r15, r1
    15fc:	29 f0       	breq	.+10     	; 0x1608 <strtol+0x2c>
    15fe:	c7 01       	movw	r24, r14
    1600:	02 97       	sbiw	r24, 0x02	; 2
    1602:	83 97       	sbiw	r24, 0x23	; 35
    1604:	08 f0       	brcs	.+2      	; 0x1608 <strtol+0x2c>
    1606:	e2 c0       	rjmp	.+452    	; 0x17cc <strtol+0x1f0>
    1608:	e5 01       	movw	r28, r10
    160a:	21 96       	adiw	r28, 0x01	; 1
    160c:	f5 01       	movw	r30, r10
    160e:	10 81       	ld	r17, Z
    1610:	81 2f       	mov	r24, r17
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	11 d1       	rcall	.+546    	; 0x1838 <isspace>
    1616:	89 2b       	or	r24, r25
    1618:	11 f0       	breq	.+4      	; 0x161e <strtol+0x42>
    161a:	5e 01       	movw	r10, r28
    161c:	f5 cf       	rjmp	.-22     	; 0x1608 <strtol+0x2c>
    161e:	1d 32       	cpi	r17, 0x2D	; 45
    1620:	29 f4       	brne	.+10     	; 0x162c <strtol+0x50>
    1622:	21 96       	adiw	r28, 0x01	; 1
    1624:	f5 01       	movw	r30, r10
    1626:	11 81       	ldd	r17, Z+1	; 0x01
    1628:	01 e0       	ldi	r16, 0x01	; 1
    162a:	07 c0       	rjmp	.+14     	; 0x163a <strtol+0x5e>
    162c:	1b 32       	cpi	r17, 0x2B	; 43
    162e:	21 f4       	brne	.+8      	; 0x1638 <strtol+0x5c>
    1630:	e5 01       	movw	r28, r10
    1632:	22 96       	adiw	r28, 0x02	; 2
    1634:	f5 01       	movw	r30, r10
    1636:	11 81       	ldd	r17, Z+1	; 0x01
    1638:	00 e0       	ldi	r16, 0x00	; 0
    163a:	e1 14       	cp	r14, r1
    163c:	f1 04       	cpc	r15, r1
    163e:	09 f1       	breq	.+66     	; 0x1682 <strtol+0xa6>
    1640:	f0 e1       	ldi	r31, 0x10	; 16
    1642:	ef 16       	cp	r14, r31
    1644:	f1 04       	cpc	r15, r1
    1646:	29 f4       	brne	.+10     	; 0x1652 <strtol+0x76>
    1648:	3e c0       	rjmp	.+124    	; 0x16c6 <strtol+0xea>
    164a:	10 e3       	ldi	r17, 0x30	; 48
    164c:	e1 14       	cp	r14, r1
    164e:	f1 04       	cpc	r15, r1
    1650:	21 f1       	breq	.+72     	; 0x169a <strtol+0xbe>
    1652:	28 e0       	ldi	r18, 0x08	; 8
    1654:	e2 16       	cp	r14, r18
    1656:	f1 04       	cpc	r15, r1
    1658:	01 f1       	breq	.+64     	; 0x169a <strtol+0xbe>
    165a:	54 f4       	brge	.+20     	; 0x1670 <strtol+0x94>
    165c:	e2 e0       	ldi	r30, 0x02	; 2
    165e:	ee 16       	cp	r14, r30
    1660:	f1 04       	cpc	r15, r1
    1662:	21 f5       	brne	.+72     	; 0x16ac <strtol+0xd0>
    1664:	81 2c       	mov	r8, r1
    1666:	91 2c       	mov	r9, r1
    1668:	a1 2c       	mov	r10, r1
    166a:	b0 e4       	ldi	r27, 0x40	; 64
    166c:	bb 2e       	mov	r11, r27
    166e:	3d c0       	rjmp	.+122    	; 0x16ea <strtol+0x10e>
    1670:	fa e0       	ldi	r31, 0x0A	; 10
    1672:	ef 16       	cp	r14, r31
    1674:	f1 04       	cpc	r15, r1
    1676:	39 f0       	breq	.+14     	; 0x1686 <strtol+0xaa>
    1678:	20 e1       	ldi	r18, 0x10	; 16
    167a:	e2 16       	cp	r14, r18
    167c:	f1 04       	cpc	r15, r1
    167e:	b1 f4       	brne	.+44     	; 0x16ac <strtol+0xd0>
    1680:	2f c0       	rjmp	.+94     	; 0x16e0 <strtol+0x104>
    1682:	10 33       	cpi	r17, 0x30	; 48
    1684:	11 f1       	breq	.+68     	; 0x16ca <strtol+0xee>
    1686:	fa e0       	ldi	r31, 0x0A	; 10
    1688:	ef 2e       	mov	r14, r31
    168a:	f1 2c       	mov	r15, r1
    168c:	ac ec       	ldi	r26, 0xCC	; 204
    168e:	8a 2e       	mov	r8, r26
    1690:	98 2c       	mov	r9, r8
    1692:	a8 2c       	mov	r10, r8
    1694:	ac e0       	ldi	r26, 0x0C	; 12
    1696:	ba 2e       	mov	r11, r26
    1698:	28 c0       	rjmp	.+80     	; 0x16ea <strtol+0x10e>
    169a:	78 e0       	ldi	r23, 0x08	; 8
    169c:	e7 2e       	mov	r14, r23
    169e:	f1 2c       	mov	r15, r1
    16a0:	81 2c       	mov	r8, r1
    16a2:	91 2c       	mov	r9, r1
    16a4:	a1 2c       	mov	r10, r1
    16a6:	e0 e1       	ldi	r30, 0x10	; 16
    16a8:	be 2e       	mov	r11, r30
    16aa:	1f c0       	rjmp	.+62     	; 0x16ea <strtol+0x10e>
    16ac:	60 e0       	ldi	r22, 0x00	; 0
    16ae:	70 e0       	ldi	r23, 0x00	; 0
    16b0:	80 e0       	ldi	r24, 0x00	; 0
    16b2:	90 e8       	ldi	r25, 0x80	; 128
    16b4:	97 01       	movw	r18, r14
    16b6:	0f 2c       	mov	r0, r15
    16b8:	00 0c       	add	r0, r0
    16ba:	44 0b       	sbc	r20, r20
    16bc:	55 0b       	sbc	r21, r21
    16be:	de d0       	rcall	.+444    	; 0x187c <__udivmodsi4>
    16c0:	49 01       	movw	r8, r18
    16c2:	5a 01       	movw	r10, r20
    16c4:	12 c0       	rjmp	.+36     	; 0x16ea <strtol+0x10e>
    16c6:	10 33       	cpi	r17, 0x30	; 48
    16c8:	59 f4       	brne	.+22     	; 0x16e0 <strtol+0x104>
    16ca:	88 81       	ld	r24, Y
    16cc:	8f 7d       	andi	r24, 0xDF	; 223
    16ce:	88 35       	cpi	r24, 0x58	; 88
    16d0:	09 f0       	breq	.+2      	; 0x16d4 <strtol+0xf8>
    16d2:	bb cf       	rjmp	.-138    	; 0x164a <strtol+0x6e>
    16d4:	19 81       	ldd	r17, Y+1	; 0x01
    16d6:	22 96       	adiw	r28, 0x02	; 2
    16d8:	02 60       	ori	r16, 0x02	; 2
    16da:	80 e1       	ldi	r24, 0x10	; 16
    16dc:	e8 2e       	mov	r14, r24
    16de:	f1 2c       	mov	r15, r1
    16e0:	81 2c       	mov	r8, r1
    16e2:	91 2c       	mov	r9, r1
    16e4:	a1 2c       	mov	r10, r1
    16e6:	68 e0       	ldi	r22, 0x08	; 8
    16e8:	b6 2e       	mov	r11, r22
    16ea:	40 e0       	ldi	r20, 0x00	; 0
    16ec:	60 e0       	ldi	r22, 0x00	; 0
    16ee:	70 e0       	ldi	r23, 0x00	; 0
    16f0:	cb 01       	movw	r24, r22
    16f2:	27 01       	movw	r4, r14
    16f4:	0f 2c       	mov	r0, r15
    16f6:	00 0c       	add	r0, r0
    16f8:	66 08       	sbc	r6, r6
    16fa:	77 08       	sbc	r7, r7
    16fc:	fe 01       	movw	r30, r28
    16fe:	50 ed       	ldi	r21, 0xD0	; 208
    1700:	35 2e       	mov	r3, r21
    1702:	31 0e       	add	r3, r17
    1704:	29 e0       	ldi	r18, 0x09	; 9
    1706:	23 15       	cp	r18, r3
    1708:	70 f4       	brcc	.+28     	; 0x1726 <strtol+0x14a>
    170a:	2f eb       	ldi	r18, 0xBF	; 191
    170c:	21 0f       	add	r18, r17
    170e:	2a 31       	cpi	r18, 0x1A	; 26
    1710:	18 f4       	brcc	.+6      	; 0x1718 <strtol+0x13c>
    1712:	39 ec       	ldi	r19, 0xC9	; 201
    1714:	33 2e       	mov	r3, r19
    1716:	06 c0       	rjmp	.+12     	; 0x1724 <strtol+0x148>
    1718:	2f e9       	ldi	r18, 0x9F	; 159
    171a:	21 0f       	add	r18, r17
    171c:	2a 31       	cpi	r18, 0x1A	; 26
    171e:	10 f5       	brcc	.+68     	; 0x1764 <strtol+0x188>
    1720:	29 ea       	ldi	r18, 0xA9	; 169
    1722:	32 2e       	mov	r3, r18
    1724:	31 0e       	add	r3, r17
    1726:	23 2d       	mov	r18, r3
    1728:	30 e0       	ldi	r19, 0x00	; 0
    172a:	2e 15       	cp	r18, r14
    172c:	3f 05       	cpc	r19, r15
    172e:	d4 f4       	brge	.+52     	; 0x1764 <strtol+0x188>
    1730:	47 fd       	sbrc	r20, 7
    1732:	15 c0       	rjmp	.+42     	; 0x175e <strtol+0x182>
    1734:	86 16       	cp	r8, r22
    1736:	97 06       	cpc	r9, r23
    1738:	a8 06       	cpc	r10, r24
    173a:	b9 06       	cpc	r11, r25
    173c:	68 f0       	brcs	.+26     	; 0x1758 <strtol+0x17c>
    173e:	a3 01       	movw	r20, r6
    1740:	92 01       	movw	r18, r4
    1742:	8d d0       	rcall	.+282    	; 0x185e <__mulsi3>
    1744:	63 0d       	add	r22, r3
    1746:	71 1d       	adc	r23, r1
    1748:	81 1d       	adc	r24, r1
    174a:	91 1d       	adc	r25, r1
    174c:	61 30       	cpi	r22, 0x01	; 1
    174e:	71 05       	cpc	r23, r1
    1750:	81 05       	cpc	r24, r1
    1752:	20 e8       	ldi	r18, 0x80	; 128
    1754:	92 07       	cpc	r25, r18
    1756:	10 f0       	brcs	.+4      	; 0x175c <strtol+0x180>
    1758:	4f ef       	ldi	r20, 0xFF	; 255
    175a:	01 c0       	rjmp	.+2      	; 0x175e <strtol+0x182>
    175c:	41 e0       	ldi	r20, 0x01	; 1
    175e:	21 96       	adiw	r28, 0x01	; 1
    1760:	10 81       	ld	r17, Z
    1762:	cc cf       	rjmp	.-104    	; 0x16fc <strtol+0x120>
    1764:	20 2f       	mov	r18, r16
    1766:	21 70       	andi	r18, 0x01	; 1
    1768:	c1 14       	cp	r12, r1
    176a:	d1 04       	cpc	r13, r1
    176c:	71 f0       	breq	.+28     	; 0x178a <strtol+0x1ae>
    176e:	44 23       	and	r20, r20
    1770:	29 f0       	breq	.+10     	; 0x177c <strtol+0x1a0>
    1772:	21 97       	sbiw	r28, 0x01	; 1
    1774:	f6 01       	movw	r30, r12
    1776:	d1 83       	std	Z+1, r29	; 0x01
    1778:	c0 83       	st	Z, r28
    177a:	07 c0       	rjmp	.+14     	; 0x178a <strtol+0x1ae>
    177c:	01 ff       	sbrs	r16, 1
    177e:	19 c0       	rjmp	.+50     	; 0x17b2 <strtol+0x1d6>
    1780:	22 97       	sbiw	r28, 0x02	; 2
    1782:	f6 01       	movw	r30, r12
    1784:	d1 83       	std	Z+1, r29	; 0x01
    1786:	c0 83       	st	Z, r28
    1788:	14 c0       	rjmp	.+40     	; 0x17b2 <strtol+0x1d6>
    178a:	47 ff       	sbrs	r20, 7
    178c:	12 c0       	rjmp	.+36     	; 0x17b2 <strtol+0x1d6>
    178e:	22 23       	and	r18, r18
    1790:	29 f0       	breq	.+10     	; 0x179c <strtol+0x1c0>
    1792:	60 e0       	ldi	r22, 0x00	; 0
    1794:	70 e0       	ldi	r23, 0x00	; 0
    1796:	80 e0       	ldi	r24, 0x00	; 0
    1798:	90 e8       	ldi	r25, 0x80	; 128
    179a:	04 c0       	rjmp	.+8      	; 0x17a4 <strtol+0x1c8>
    179c:	6f ef       	ldi	r22, 0xFF	; 255
    179e:	7f ef       	ldi	r23, 0xFF	; 255
    17a0:	8f ef       	ldi	r24, 0xFF	; 255
    17a2:	9f e7       	ldi	r25, 0x7F	; 127
    17a4:	22 e2       	ldi	r18, 0x22	; 34
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	30 93 7b 01 	sts	0x017B, r19	; 0x80017b <errno+0x1>
    17ac:	20 93 7a 01 	sts	0x017A, r18	; 0x80017a <errno>
    17b0:	09 c0       	rjmp	.+18     	; 0x17c4 <strtol+0x1e8>
    17b2:	22 23       	and	r18, r18
    17b4:	81 f0       	breq	.+32     	; 0x17d6 <strtol+0x1fa>
    17b6:	90 95       	com	r25
    17b8:	80 95       	com	r24
    17ba:	70 95       	com	r23
    17bc:	61 95       	neg	r22
    17be:	7f 4f       	sbci	r23, 0xFF	; 255
    17c0:	8f 4f       	sbci	r24, 0xFF	; 255
    17c2:	9f 4f       	sbci	r25, 0xFF	; 255
    17c4:	46 2f       	mov	r20, r22
    17c6:	37 2f       	mov	r19, r23
    17c8:	28 2f       	mov	r18, r24
    17ca:	12 c0       	rjmp	.+36     	; 0x17f0 <strtol+0x214>
    17cc:	40 e0       	ldi	r20, 0x00	; 0
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	20 e0       	ldi	r18, 0x00	; 0
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	0d c0       	rjmp	.+26     	; 0x17f0 <strtol+0x214>
    17d6:	97 ff       	sbrs	r25, 7
    17d8:	f5 cf       	rjmp	.-22     	; 0x17c4 <strtol+0x1e8>
    17da:	82 e2       	ldi	r24, 0x22	; 34
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	90 93 7b 01 	sts	0x017B, r25	; 0x80017b <errno+0x1>
    17e2:	80 93 7a 01 	sts	0x017A, r24	; 0x80017a <errno>
    17e6:	6f ef       	ldi	r22, 0xFF	; 255
    17e8:	7f ef       	ldi	r23, 0xFF	; 255
    17ea:	8f ef       	ldi	r24, 0xFF	; 255
    17ec:	9f e7       	ldi	r25, 0x7F	; 127
    17ee:	ea cf       	rjmp	.-44     	; 0x17c4 <strtol+0x1e8>
    17f0:	64 2f       	mov	r22, r20
    17f2:	73 2f       	mov	r23, r19
    17f4:	82 2f       	mov	r24, r18
    17f6:	cd b7       	in	r28, 0x3d	; 61
    17f8:	de b7       	in	r29, 0x3e	; 62
    17fa:	e1 e1       	ldi	r30, 0x11	; 17
    17fc:	88 c0       	rjmp	.+272    	; 0x190e <__epilogue_restores__+0x2>

000017fe <atoi>:
    17fe:	fc 01       	movw	r30, r24
    1800:	88 27       	eor	r24, r24
    1802:	99 27       	eor	r25, r25
    1804:	e8 94       	clt
    1806:	21 91       	ld	r18, Z+
    1808:	20 32       	cpi	r18, 0x20	; 32
    180a:	e9 f3       	breq	.-6      	; 0x1806 <atoi+0x8>
    180c:	29 30       	cpi	r18, 0x09	; 9
    180e:	10 f0       	brcs	.+4      	; 0x1814 <atoi+0x16>
    1810:	2e 30       	cpi	r18, 0x0E	; 14
    1812:	c8 f3       	brcs	.-14     	; 0x1806 <atoi+0x8>
    1814:	2b 32       	cpi	r18, 0x2B	; 43
    1816:	39 f0       	breq	.+14     	; 0x1826 <atoi+0x28>
    1818:	2d 32       	cpi	r18, 0x2D	; 45
    181a:	31 f4       	brne	.+12     	; 0x1828 <atoi+0x2a>
    181c:	68 94       	set
    181e:	03 c0       	rjmp	.+6      	; 0x1826 <atoi+0x28>
    1820:	13 d0       	rcall	.+38     	; 0x1848 <__mulhi_const_10>
    1822:	82 0f       	add	r24, r18
    1824:	91 1d       	adc	r25, r1
    1826:	21 91       	ld	r18, Z+
    1828:	20 53       	subi	r18, 0x30	; 48
    182a:	2a 30       	cpi	r18, 0x0A	; 10
    182c:	c8 f3       	brcs	.-14     	; 0x1820 <atoi+0x22>
    182e:	1e f4       	brtc	.+6      	; 0x1836 <atoi+0x38>
    1830:	90 95       	com	r25
    1832:	81 95       	neg	r24
    1834:	9f 4f       	sbci	r25, 0xFF	; 255
    1836:	08 95       	ret

00001838 <isspace>:
    1838:	91 11       	cpse	r25, r1
    183a:	0e c0       	rjmp	.+28     	; 0x1858 <__ctype_isfalse>
    183c:	80 32       	cpi	r24, 0x20	; 32
    183e:	19 f0       	breq	.+6      	; 0x1846 <isspace+0xe>
    1840:	89 50       	subi	r24, 0x09	; 9
    1842:	85 50       	subi	r24, 0x05	; 5
    1844:	d0 f7       	brcc	.-12     	; 0x183a <isspace+0x2>
    1846:	08 95       	ret

00001848 <__mulhi_const_10>:
    1848:	7a e0       	ldi	r23, 0x0A	; 10
    184a:	97 9f       	mul	r25, r23
    184c:	90 2d       	mov	r25, r0
    184e:	87 9f       	mul	r24, r23
    1850:	80 2d       	mov	r24, r0
    1852:	91 0d       	add	r25, r1
    1854:	11 24       	eor	r1, r1
    1856:	08 95       	ret

00001858 <__ctype_isfalse>:
    1858:	99 27       	eor	r25, r25
    185a:	88 27       	eor	r24, r24

0000185c <__ctype_istrue>:
    185c:	08 95       	ret

0000185e <__mulsi3>:
    185e:	db 01       	movw	r26, r22
    1860:	8f 93       	push	r24
    1862:	9f 93       	push	r25
    1864:	2d d0       	rcall	.+90     	; 0x18c0 <__muluhisi3>
    1866:	bf 91       	pop	r27
    1868:	af 91       	pop	r26
    186a:	a2 9f       	mul	r26, r18
    186c:	80 0d       	add	r24, r0
    186e:	91 1d       	adc	r25, r1
    1870:	a3 9f       	mul	r26, r19
    1872:	90 0d       	add	r25, r0
    1874:	b2 9f       	mul	r27, r18
    1876:	90 0d       	add	r25, r0
    1878:	11 24       	eor	r1, r1
    187a:	08 95       	ret

0000187c <__udivmodsi4>:
    187c:	a1 e2       	ldi	r26, 0x21	; 33
    187e:	1a 2e       	mov	r1, r26
    1880:	aa 1b       	sub	r26, r26
    1882:	bb 1b       	sub	r27, r27
    1884:	fd 01       	movw	r30, r26
    1886:	0d c0       	rjmp	.+26     	; 0x18a2 <__udivmodsi4_ep>

00001888 <__udivmodsi4_loop>:
    1888:	aa 1f       	adc	r26, r26
    188a:	bb 1f       	adc	r27, r27
    188c:	ee 1f       	adc	r30, r30
    188e:	ff 1f       	adc	r31, r31
    1890:	a2 17       	cp	r26, r18
    1892:	b3 07       	cpc	r27, r19
    1894:	e4 07       	cpc	r30, r20
    1896:	f5 07       	cpc	r31, r21
    1898:	20 f0       	brcs	.+8      	; 0x18a2 <__udivmodsi4_ep>
    189a:	a2 1b       	sub	r26, r18
    189c:	b3 0b       	sbc	r27, r19
    189e:	e4 0b       	sbc	r30, r20
    18a0:	f5 0b       	sbc	r31, r21

000018a2 <__udivmodsi4_ep>:
    18a2:	66 1f       	adc	r22, r22
    18a4:	77 1f       	adc	r23, r23
    18a6:	88 1f       	adc	r24, r24
    18a8:	99 1f       	adc	r25, r25
    18aa:	1a 94       	dec	r1
    18ac:	69 f7       	brne	.-38     	; 0x1888 <__udivmodsi4_loop>
    18ae:	60 95       	com	r22
    18b0:	70 95       	com	r23
    18b2:	80 95       	com	r24
    18b4:	90 95       	com	r25
    18b6:	9b 01       	movw	r18, r22
    18b8:	ac 01       	movw	r20, r24
    18ba:	bd 01       	movw	r22, r26
    18bc:	cf 01       	movw	r24, r30
    18be:	08 95       	ret

000018c0 <__muluhisi3>:
    18c0:	40 d0       	rcall	.+128    	; 0x1942 <__umulhisi3>
    18c2:	a5 9f       	mul	r26, r21
    18c4:	90 0d       	add	r25, r0
    18c6:	b4 9f       	mul	r27, r20
    18c8:	90 0d       	add	r25, r0
    18ca:	a4 9f       	mul	r26, r20
    18cc:	80 0d       	add	r24, r0
    18ce:	91 1d       	adc	r25, r1
    18d0:	11 24       	eor	r1, r1
    18d2:	08 95       	ret

000018d4 <__prologue_saves__>:
    18d4:	2f 92       	push	r2
    18d6:	3f 92       	push	r3
    18d8:	4f 92       	push	r4
    18da:	5f 92       	push	r5
    18dc:	6f 92       	push	r6
    18de:	7f 92       	push	r7
    18e0:	8f 92       	push	r8
    18e2:	9f 92       	push	r9
    18e4:	af 92       	push	r10
    18e6:	bf 92       	push	r11
    18e8:	cf 92       	push	r12
    18ea:	df 92       	push	r13
    18ec:	ef 92       	push	r14
    18ee:	ff 92       	push	r15
    18f0:	0f 93       	push	r16
    18f2:	1f 93       	push	r17
    18f4:	cf 93       	push	r28
    18f6:	df 93       	push	r29
    18f8:	cd b7       	in	r28, 0x3d	; 61
    18fa:	de b7       	in	r29, 0x3e	; 62
    18fc:	ca 1b       	sub	r28, r26
    18fe:	db 0b       	sbc	r29, r27
    1900:	0f b6       	in	r0, 0x3f	; 63
    1902:	f8 94       	cli
    1904:	de bf       	out	0x3e, r29	; 62
    1906:	0f be       	out	0x3f, r0	; 63
    1908:	cd bf       	out	0x3d, r28	; 61
    190a:	09 94       	ijmp

0000190c <__epilogue_restores__>:
    190c:	2a 88       	ldd	r2, Y+18	; 0x12
    190e:	39 88       	ldd	r3, Y+17	; 0x11
    1910:	48 88       	ldd	r4, Y+16	; 0x10
    1912:	5f 84       	ldd	r5, Y+15	; 0x0f
    1914:	6e 84       	ldd	r6, Y+14	; 0x0e
    1916:	7d 84       	ldd	r7, Y+13	; 0x0d
    1918:	8c 84       	ldd	r8, Y+12	; 0x0c
    191a:	9b 84       	ldd	r9, Y+11	; 0x0b
    191c:	aa 84       	ldd	r10, Y+10	; 0x0a
    191e:	b9 84       	ldd	r11, Y+9	; 0x09
    1920:	c8 84       	ldd	r12, Y+8	; 0x08
    1922:	df 80       	ldd	r13, Y+7	; 0x07
    1924:	ee 80       	ldd	r14, Y+6	; 0x06
    1926:	fd 80       	ldd	r15, Y+5	; 0x05
    1928:	0c 81       	ldd	r16, Y+4	; 0x04
    192a:	1b 81       	ldd	r17, Y+3	; 0x03
    192c:	aa 81       	ldd	r26, Y+2	; 0x02
    192e:	b9 81       	ldd	r27, Y+1	; 0x01
    1930:	ce 0f       	add	r28, r30
    1932:	d1 1d       	adc	r29, r1
    1934:	0f b6       	in	r0, 0x3f	; 63
    1936:	f8 94       	cli
    1938:	de bf       	out	0x3e, r29	; 62
    193a:	0f be       	out	0x3f, r0	; 63
    193c:	cd bf       	out	0x3d, r28	; 61
    193e:	ed 01       	movw	r28, r26
    1940:	08 95       	ret

00001942 <__umulhisi3>:
    1942:	a2 9f       	mul	r26, r18
    1944:	b0 01       	movw	r22, r0
    1946:	b3 9f       	mul	r27, r19
    1948:	c0 01       	movw	r24, r0
    194a:	a3 9f       	mul	r26, r19
    194c:	01 d0       	rcall	.+2      	; 0x1950 <__umulhisi3+0xe>
    194e:	b2 9f       	mul	r27, r18
    1950:	70 0d       	add	r23, r0
    1952:	81 1d       	adc	r24, r1
    1954:	11 24       	eor	r1, r1
    1956:	91 1d       	adc	r25, r1
    1958:	08 95       	ret

0000195a <_exit>:
    195a:	f8 94       	cli

0000195c <__stop_program>:
    195c:	ff cf       	rjmp	.-2      	; 0x195c <__stop_program>
