Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Feb  9 20:25:54 2026
| Host         : LAPTOP-MRHU30BR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file x4_bd_wrapper_control_sets_placed.rpt
| Design       : x4_bd_wrapper
| Device       : xc7z010i
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   336 |
|    Minimum number of control sets                        |   336 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   924 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   336 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |    61 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     6 |
| >= 16              |   123 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2638 |          649 |
| No           | No                    | Yes                    |             226 |           77 |
| No           | Yes                   | No                     |             520 |          205 |
| Yes          | No                    | No                     |            1237 |          382 |
| Yes          | No                    | Yes                    |            1018 |          272 |
| Yes          | Yes                   | No                     |             949 |          275 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[1]                                                                                                                                                        | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_d1_reg_0[0]                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                  | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                     | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_we_int0                                                                                                                                        |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                            | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                3 |              4 |         1.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                             | x4_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              4 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                          | x4_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/rsp_valid_reg_1[0]                                                                                                                                                                                             | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                       | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                           |                1 |              5 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                       | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                           |                1 |              5 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/sel                                                                                                                                                                                                   | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                   | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                2 |              5 |         2.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/sel                                                                                                                                                                                                        | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                2 |              5 |         2.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/fifoaddr[4]_i_1_n_0                                                                                                            | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              5 |         2.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/sel                                                                                                                                                                                                    | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                1 |              5 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_writes[0]                                                                                                                  | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              6 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | x4_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |              6 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_bursts_read[0]                                                                                                             | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              6 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | x4_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                           |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/E[0]                                                                                                                           | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              6 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_writes_resp[0]                                                                                                             | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              6 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/coeff_cnt_reg[6][0]                                                                                                                                                                                           | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/read_bytes[6]_i_1_n_0                                                                                                                      | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[212][0]                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[200][0]                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[107][0]                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/sh_tx[15]_i_1_n_0                                                                                                                                                                                          | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/state_reg_2[0]                                                                                                                                                                                         | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                1 |              8 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                               |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/state_reg_2[0]                                                                                                                                                                                        | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/si_rd_count[7]_i_1_n_0                                                                                                                     | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |              8 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/first_rd_iterations[7]_i_1_n_0                                                                                                             | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/pif27_new_0[0]                                                                                                                                                                                                             | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                1 |              8 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/FSM_onehot_t_st_reg[50][0]                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                1 |              8 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/buf_cnt_reg[0][0]                                                                                                                                                                                          | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/E[0]                                                                                                                                                                                                       | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                1 |              8 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/sh_rx[7]_i_1__0_n_0                                                                                                                                                                                    | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                1 |              8 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/done_i_1__0_n_0                                                                                                                                                                                        | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rsp_valid_reg_4[0]                                                                                                                                                                                            | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rsp_valid_reg_3[0]                                                                                                                                                                                            | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rsp_valid_reg_2[0]                                                                                                                                                                                            | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rd_idx_reg[0][0]                                                                                                                                                                                              | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rsp_valid_reg_1[0]                                                                                                                                                                                            | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rd2_idx_reg[0][0]                                                                                                                                                                                             | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rd2_idx_reg[1][0]                                                                                                                                                                                             | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rd3_idx_reg[0]                                                                                                                                                                                                | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rd_idx_reg[2][0]                                                                                                                                                                                              | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rd_idx_reg[1]_0[0]                                                                                                                                                                                            | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rd_idx_reg[1][0]                                                                                                                                                                                              | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[51][0]                                                                                                                                                                                      | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[79][0]                                                                                                                                                                                      | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[21][0]                                                                                                                                                                                      | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[224][0]                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/b_cnt[8]_i_1_n_0                                                                                                                           | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |              9 |         4.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/gen_srls[9].srl_nx1/shift                                                                                                      |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_cnt[8]_i_1_n_0                                                                                                                           | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              9 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/gen_pipelined.load_mesg                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                5 |             10 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                        | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_d1_reg_0[0]                                                                                                                               |                5 |             10 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/aw_done_reg[0]                                                                                                                 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                2 |             10 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/next_araddr_i[0]                                                                                                                           | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                3 |             10 |         3.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                                                              |                5 |             10 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/FSM_onehot_st_reg[188][0]                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_rvalid_i_i_1_n_0                                                                                                                         | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                6 |             11 |         1.83 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_cnt[10]_i_1_n_0                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                5 |             11 |         2.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/next_awaddr_i[0]                                                                                                                           | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |             12 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/conv_addr_i[11]_i_1_n_0                                                                                                                    | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                5 |             12 |         2.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | x4_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             12 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/conv_araddr[11]_i_1_n_0                                                                                                                    | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/bram_addr[11]_i_1_n_0                                                                                                                                                                                              | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                2 |             12 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                               | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                               | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_wrap_last_awaddr[0]                                                                                                                      | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |             12 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                            | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_wrap_awaddr[0]                                                                                                                           | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |             12 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                                                                      | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_wrap_last_araddr[0]                                                                                                                      | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |             12 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/state_reg_0[0]                                                                                                                                                                                        | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                9 |             14 |         1.56 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/state_reg_1[0]                                                                                                                                                                                        | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/state_reg_1[0]                                                                                                                                                                                         | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                2 |             14 |         7.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/burst_start_reg[0]                                                                                                                                                                                         | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                5 |             14 |         2.80 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/state_reg_0[0]                                                                                                                                                                                         | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                5 |             14 |         2.80 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/max_read_bytes[0]                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |             15 |         3.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/done_i_1_n_0                                                                                                                                                                                          | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/sh_rx[15]_i_1_n_0                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/sh_tx[15]_i_1_n_0                                                                                                                                                                                     | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/done_reg_0[0]                                                                                                                                                                                         | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rsp_valid_reg_5[0]                                                                                                                                                                                            | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/sh_tx[15]_i_1__0_n_0                                                                                                                                                                                   | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                3 |             16 |         5.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/wr_wait_cnt_reg[15][0]                                                                                                                                                                                         | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                6 |             16 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/done_i_1_n_0                                                                                                                                                                                               | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                3 |             16 |         5.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                6 |             16 |         2.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/sh_rx[15]_i_1_n_0                                                                                                                                                                                          | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |         2.29 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                8 |             17 |         2.12 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             17 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | x4_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             19 |         3.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_burst_bytes[0]                                                                                                                           | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |             20 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aw_user[0]                                                                                                                                 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                9 |             21 |         2.33 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/outstanding_awid[0]                                                                                                                        | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                5 |             22 |         4.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |               16 |             23 |         1.44 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/por_cnt[0]_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/por_cnt[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                9 |             23 |         2.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/buf_cnt_reg[1]_0[0]                                                                                                                                                                                        | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                7 |             26 |         3.71 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                7 |             26 |         3.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user[0]                                                                                                                                 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                8 |             28 |         3.50 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                               |               18 |             31 |         1.72 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                         | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg0                                                          |                8 |             32 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/rsp_valid_reg_0[0]                                                                                                                                                                                            | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_burst/bram_en_i_1_n_0                                                                                                                                                                                                    | x4_bd_i/radar_ctrl_top_0/inst/u_burst/u_spi16/rst_n_r_reg                                                                                                                                                                               |                5 |             32 |         6.40 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                       | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                                               |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/rsp_valid_reg_0[0]                                                                                                                                                                                             | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |                7 |             32 |         4.57 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | x4_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |               18 |             40 |         2.22 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                7 |             41 |         5.86 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               10 |             43 |         4.30 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             48 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             57 |         7.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             63 |         3.32 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               41 |             94 |         2.29 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/E[0]                                                                                                                                                                                                   | x4_bd_i/radar_ctrl_top_0/inst/u_sweep_srv/u_spi16/rst_n_r_reg                                                                                                                                                                           |               29 |            101 |         3.48 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 | x4_bd_i/radar_ctrl_top_0/inst/u_init/u_srv/u_spi16/E[0]                                                                                                                                                                                                  | x4_bd_i/radar_ctrl_top_0/inst/state_i_2_n_0                                                                                                                                                                                             |               65 |            234 |         3.60 |
|  x4_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              632 |           2810 |         4.45 |
+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


