
fuse_model:à
ò
Thresholding_Batch_12_out0
global_out$StreamingDataflowPartition_2_IODMA_0"IODMA*
NumChannels†*
backend"fpgadataflow†*
dataType"UINT8†*
	direction"out†*
	intfWidth@†*
numInputVectors@@@@Ä†*
streamWidth†*
slrˇˇˇˇˇˇˇˇˇ†*
partition_id†*h
code_gen_dir_ipgen"O/workspace/results/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_zj3l3xa0†*ç

ipgen_path"|/workspace/results/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_zj3l3xa0/project_StreamingDataflowPartition_2_IODMA_0†*ò
ip_path"â/workspace/results/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_zj3l3xa0/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip†*E
ip_vlnv"7xilinx.com:hls:StreamingDataflowPartition_2_IODMA_0:1.0†:finn.custom_op.fpgadataflow
fuse-graphZ5
Thresholding_Batch_12_out0




Äb%

global_out




ÄrK

global_out%
tensor_layout['N', 'H', 'W', 'C']
finn_datatypeUINT4r4
Thresholding_Batch_12_out0
finn_datatypeUINT4BrD
vivado_stitch_proj./workspace/results/vivado_stitch_proj_73rx618sr
clk_ns10.0r¥
wrapper_filenameü/workspace/results/vivado_stitch_proj_73rx618s/finn_vivado_stitch_proj.gen/sources_1/bd/StreamingDataflowPartition_2/hdl/StreamingDataflowPartition_2_wrapper.vrG
vivado_stitch_vlnv1xilinx_finn:finn:StreamingDataflowPartition_2:1.0r≠
vivado_stitch_ifnamesì{"clk": ["ap_clk"], "rst": ["ap_rst_n"], "s_axis": [["s_axis_0", 8]], "m_axis": [], "aximm": [["m_axi_gmem0", 64]], "axilite": ["s_axi_control_0"]}r
	exec_modertlsimrL
floorplan_json:/workspace/results/vitis_floorplan_duemvwz4/floorplan.jsonr
platform
zynq-iodma