    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LED_B
LED_B__0__DM__MASK EQU 0xE00
LED_B__0__DM__SHIFT EQU 9
LED_B__0__DR EQU CYREG_PRT0_DR
LED_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_B__0__HSIOM_MASK EQU 0x0000F000
LED_B__0__HSIOM_SHIFT EQU 12
LED_B__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_B__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_B__0__MASK EQU 0x08
LED_B__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED_B__0__OUT_SEL_SHIFT EQU 6
LED_B__0__OUT_SEL_VAL EQU 2
LED_B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_B__0__PC EQU CYREG_PRT0_PC
LED_B__0__PC2 EQU CYREG_PRT0_PC2
LED_B__0__PORT EQU 0
LED_B__0__PS EQU CYREG_PRT0_PS
LED_B__0__SHIFT EQU 3
LED_B__DR EQU CYREG_PRT0_DR
LED_B__INTCFG EQU CYREG_PRT0_INTCFG
LED_B__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_B__MASK EQU 0x08
LED_B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_B__PC EQU CYREG_PRT0_PC
LED_B__PC2 EQU CYREG_PRT0_PC2
LED_B__PORT EQU 0
LED_B__PS EQU CYREG_PRT0_PS
LED_B__SHIFT EQU 3

; LED_G
LED_G__0__DM__MASK EQU 0x1C0
LED_G__0__DM__SHIFT EQU 6
LED_G__0__DR EQU CYREG_PRT0_DR
LED_G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_G__0__HSIOM_MASK EQU 0x00000F00
LED_G__0__HSIOM_SHIFT EQU 8
LED_G__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_G__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_G__0__MASK EQU 0x04
LED_G__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED_G__0__OUT_SEL_SHIFT EQU 4
LED_G__0__OUT_SEL_VAL EQU 0
LED_G__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_G__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_G__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_G__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_G__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_G__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_G__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_G__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_G__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_G__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_G__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_G__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_G__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_G__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_G__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_G__0__PC EQU CYREG_PRT0_PC
LED_G__0__PC2 EQU CYREG_PRT0_PC2
LED_G__0__PORT EQU 0
LED_G__0__PS EQU CYREG_PRT0_PS
LED_G__0__SHIFT EQU 2
LED_G__DR EQU CYREG_PRT0_DR
LED_G__INTCFG EQU CYREG_PRT0_INTCFG
LED_G__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_G__MASK EQU 0x04
LED_G__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_G__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_G__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_G__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_G__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_G__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_G__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_G__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_G__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_G__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_G__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_G__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_G__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_G__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_G__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_G__PC EQU CYREG_PRT0_PC
LED_G__PC2 EQU CYREG_PRT0_PC2
LED_G__PORT EQU 0
LED_G__PS EQU CYREG_PRT0_PS
LED_G__SHIFT EQU 2

; LED_R
LED_R__0__DM__MASK EQU 0x1C0000
LED_R__0__DM__SHIFT EQU 18
LED_R__0__DR EQU CYREG_PRT1_DR
LED_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_R__0__HSIOM_MASK EQU 0x0F000000
LED_R__0__HSIOM_SHIFT EQU 24
LED_R__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_R__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_R__0__MASK EQU 0x40
LED_R__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED_R__0__OUT_SEL_SHIFT EQU 12
LED_R__0__OUT_SEL_VAL EQU 1
LED_R__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_R__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_R__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_R__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_R__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_R__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_R__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_R__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_R__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_R__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_R__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_R__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_R__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_R__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_R__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_R__0__PC EQU CYREG_PRT1_PC
LED_R__0__PC2 EQU CYREG_PRT1_PC2
LED_R__0__PORT EQU 1
LED_R__0__PS EQU CYREG_PRT1_PS
LED_R__0__SHIFT EQU 6
LED_R__DR EQU CYREG_PRT1_DR
LED_R__INTCFG EQU CYREG_PRT1_INTCFG
LED_R__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_R__MASK EQU 0x40
LED_R__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_R__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_R__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_R__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_R__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_R__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_R__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_R__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_R__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_R__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_R__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_R__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_R__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_R__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_R__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_R__PC EQU CYREG_PRT1_PC
LED_R__PC2 EQU CYREG_PRT1_PC2
LED_R__PORT EQU 1
LED_R__PS EQU CYREG_PRT1_PS
LED_R__SHIFT EQU 6

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_2_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; Pin_1
Pin_1__0__DM__MASK EQU 0x7000
Pin_1__0__DM__SHIFT EQU 12
Pin_1__0__DR EQU CYREG_PRT3_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_1__0__HSIOM_MASK EQU 0x000F0000
Pin_1__0__HSIOM_SHIFT EQU 16
Pin_1__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_1__0__MASK EQU 0x10
Pin_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_1__0__OUT_SEL_SHIFT EQU 8
Pin_1__0__OUT_SEL_VAL EQU 3
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_1__0__PC EQU CYREG_PRT3_PC
Pin_1__0__PC2 EQU CYREG_PRT3_PC2
Pin_1__0__PORT EQU 3
Pin_1__0__PS EQU CYREG_PRT3_PS
Pin_1__0__SHIFT EQU 4
Pin_1__DR EQU CYREG_PRT3_DR
Pin_1__INTCFG EQU CYREG_PRT3_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_1__MASK EQU 0x10
Pin_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_1__PC EQU CYREG_PRT3_PC
Pin_1__PC2 EQU CYREG_PRT3_PC2
Pin_1__PORT EQU 3
Pin_1__PS EQU CYREG_PRT3_PS
Pin_1__SHIFT EQU 4

; Pin_SW
Pin_SW__0__DM__MASK EQU 0xE00000
Pin_SW__0__DM__SHIFT EQU 21
Pin_SW__0__DR EQU CYREG_PRT0_DR
Pin_SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_SW__0__HSIOM_MASK EQU 0xF0000000
Pin_SW__0__HSIOM_SHIFT EQU 28
Pin_SW__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_SW__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_SW__0__MASK EQU 0x80
Pin_SW__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SW__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SW__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SW__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SW__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SW__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SW__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SW__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SW__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SW__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SW__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SW__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SW__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SW__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SW__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SW__0__PC EQU CYREG_PRT0_PC
Pin_SW__0__PC2 EQU CYREG_PRT0_PC2
Pin_SW__0__PORT EQU 0
Pin_SW__0__PS EQU CYREG_PRT0_PS
Pin_SW__0__SHIFT EQU 7
Pin_SW__DR EQU CYREG_PRT0_DR
Pin_SW__INTCFG EQU CYREG_PRT0_INTCFG
Pin_SW__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_SW__MASK EQU 0x80
Pin_SW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SW__PC EQU CYREG_PRT0_PC
Pin_SW__PC2 EQU CYREG_PRT0_PC2
Pin_SW__PORT EQU 0
Pin_SW__PS EQU CYREG_PRT0_PS
Pin_SW__SHIFT EQU 7

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B01

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Clock_4
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_A01

; CapSense_1_Cmod
CapSense_1_Cmod__0__DM__MASK EQU 0x1C0
CapSense_1_Cmod__0__DM__SHIFT EQU 6
CapSense_1_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_1_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_1_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__0__MASK EQU 0x04
CapSense_1_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__0__PORT EQU 4
CapSense_1_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__0__SHIFT EQU 2
CapSense_1_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_1_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_1_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__Cmod__MASK EQU 0x04
CapSense_1_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__Cmod__PORT EQU 4
CapSense_1_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__Cmod__SHIFT EQU 2
CapSense_1_Cmod__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__MASK EQU 0x04
CapSense_1_Cmod__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__PORT EQU 4
CapSense_1_Cmod__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__SHIFT EQU 2

; CapSense_1_CSD_FFB
CapSense_1_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_1_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_1_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_1_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_1_CSD_FFB__CSD_NUMBER EQU 0
CapSense_1_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

; CapSense_1_IDAC1_cy_psoc4_idac
CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_1_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_1_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_1_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; CapSense_1_IDAC2_cy_psoc4_idac
CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_1_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_1_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_1_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

; CapSense_1_ISR
CapSense_1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_1_ISR__INTC_MASK EQU 0x8000
CapSense_1_ISR__INTC_NUMBER EQU 15
CapSense_1_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_1_ISR__INTC_PRIOR_NUM EQU 3
CapSense_1_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_1_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_1_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_1_SampleClk
CapSense_1_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_1_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_1_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_1_SampleClk__MASK EQU 0x80000000
CapSense_1_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

; CapSense_1_SenseClk
CapSense_1_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_1_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_1_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_1_SenseClk__MASK EQU 0x80000000
CapSense_1_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

; CapSense_1_Sns
CapSense_1_Sns__0__DM__MASK EQU 0x38
CapSense_1_Sns__0__DM__SHIFT EQU 3
CapSense_1_Sns__0__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__0__HSIOM_SHIFT EQU 4
CapSense_1_Sns__0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__0__MASK EQU 0x02
CapSense_1_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__0__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__0__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__0__PORT EQU 1
CapSense_1_Sns__0__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__0__SHIFT EQU 1
CapSense_1_Sns__1__DM__MASK EQU 0x1C0
CapSense_1_Sns__1__DM__SHIFT EQU 6
CapSense_1_Sns__1__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__1__HSIOM_SHIFT EQU 8
CapSense_1_Sns__1__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__1__MASK EQU 0x04
CapSense_1_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__1__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__1__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__1__PORT EQU 1
CapSense_1_Sns__1__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__1__SHIFT EQU 2
CapSense_1_Sns__2__DM__MASK EQU 0xE00
CapSense_1_Sns__2__DM__SHIFT EQU 9
CapSense_1_Sns__2__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_1_Sns__2__HSIOM_SHIFT EQU 12
CapSense_1_Sns__2__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__2__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__2__MASK EQU 0x08
CapSense_1_Sns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__2__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__2__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__2__PORT EQU 1
CapSense_1_Sns__2__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__2__SHIFT EQU 3
CapSense_1_Sns__3__DM__MASK EQU 0x7000
CapSense_1_Sns__3__DM__SHIFT EQU 12
CapSense_1_Sns__3__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__3__HSIOM_MASK EQU 0x000F0000
CapSense_1_Sns__3__HSIOM_SHIFT EQU 16
CapSense_1_Sns__3__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__3__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__3__MASK EQU 0x10
CapSense_1_Sns__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__3__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__3__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__3__PORT EQU 1
CapSense_1_Sns__3__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__3__SHIFT EQU 4
CapSense_1_Sns__4__DM__MASK EQU 0x38000
CapSense_1_Sns__4__DM__SHIFT EQU 15
CapSense_1_Sns__4__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_1_Sns__4__HSIOM_SHIFT EQU 20
CapSense_1_Sns__4__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__4__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__4__MASK EQU 0x20
CapSense_1_Sns__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__4__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__4__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__4__PORT EQU 1
CapSense_1_Sns__4__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__4__SHIFT EQU 5
CapSense_1_Sns__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e0__LS__DM__MASK EQU 0x38
CapSense_1_Sns__LinearSlider0_e0__LS__DM__SHIFT EQU 3
CapSense_1_Sns__LinearSlider0_e0__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e0__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e0__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e0__LS__MASK EQU 0x02
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e0__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e0__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e0__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e0__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e0__LS__SHIFT EQU 1
CapSense_1_Sns__LinearSlider0_e1__LS__DM__MASK EQU 0x1C0
CapSense_1_Sns__LinearSlider0_e1__LS__DM__SHIFT EQU 6
CapSense_1_Sns__LinearSlider0_e1__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e1__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e1__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e1__LS__MASK EQU 0x04
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e1__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e1__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e1__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e1__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e1__LS__SHIFT EQU 2
CapSense_1_Sns__LinearSlider0_e2__LS__DM__MASK EQU 0xE00
CapSense_1_Sns__LinearSlider0_e2__LS__DM__SHIFT EQU 9
CapSense_1_Sns__LinearSlider0_e2__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e2__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e2__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e2__LS__MASK EQU 0x08
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e2__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e2__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e2__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e2__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e2__LS__SHIFT EQU 3
CapSense_1_Sns__LinearSlider0_e3__LS__DM__MASK EQU 0x7000
CapSense_1_Sns__LinearSlider0_e3__LS__DM__SHIFT EQU 12
CapSense_1_Sns__LinearSlider0_e3__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e3__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e3__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e3__LS__MASK EQU 0x10
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e3__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e3__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e3__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e3__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e3__LS__SHIFT EQU 4
CapSense_1_Sns__LinearSlider0_e4__LS__DM__MASK EQU 0x38000
CapSense_1_Sns__LinearSlider0_e4__LS__DM__SHIFT EQU 15
CapSense_1_Sns__LinearSlider0_e4__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e4__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e4__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e4__LS__MASK EQU 0x20
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e4__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e4__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e4__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e4__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e4__LS__SHIFT EQU 5
CapSense_1_Sns__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__PORT EQU 1
CapSense_1_Sns__PS EQU CYREG_PRT1_PS

; Status_Reg_1
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__MASK EQU 0x07
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

; WS2812driver_1
WS2812driver_1_pulseGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
WS2812driver_1_pulseGen__A0_REG EQU CYREG_UDB_W8_A0_03
WS2812driver_1_pulseGen__A1_REG EQU CYREG_UDB_W8_A1_03
WS2812driver_1_pulseGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
WS2812driver_1_pulseGen__D0_REG EQU CYREG_UDB_W8_D0_03
WS2812driver_1_pulseGen__D1_REG EQU CYREG_UDB_W8_D1_03
WS2812driver_1_pulseGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
WS2812driver_1_pulseGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
WS2812driver_1_pulseGen__F0_REG EQU CYREG_UDB_W8_F0_03
WS2812driver_1_pulseGen__F1_REG EQU CYREG_UDB_W8_F1_03
WS2812driver_1_pulseGen_PI__MASK_REG EQU CYREG_UDB_W8_MSK_03
WS2812driver_1_pulseGen_PI__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
WS2812driver_1_pulseGen_PI__STATUS_REG EQU CYREG_UDB_W8_ST_03
WS2812driver_1_shifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
WS2812driver_1_shifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
WS2812driver_1_shifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
WS2812driver_1_shifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
WS2812driver_1_shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
WS2812driver_1_shifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
WS2812driver_1_shifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
WS2812driver_1_shifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
WS2812driver_1_shifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
WS2812driver_1_shifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
WS2812driver_1_shifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
WS2812driver_1_shifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
WS2812driver_1_shifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
WS2812driver_1_shifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
WS2812driver_1_shifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
WS2812driver_1_shifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
WS2812driver_1_shifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 40000000
CYDEV_BCLK__HFCLK__KHZ EQU 40000
CYDEV_BCLK__HFCLK__MHZ EQU 40
CYDEV_BCLK__SYSCLK__HZ EQU 40000000
CYDEV_BCLK__SYSCLK__KHZ EQU 40000
CYDEV_BCLK__SYSCLK__MHZ EQU 40
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
