{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 00:47:34 2019 " "Info: Processing started: Fri May 24 00:47:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "master_clk " "Info: Assuming node \"master_clk\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "laser_detector " "Info: Assuming node \"laser_detector\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "laser_detector" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "33 " "Warning: Found 33 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LED:time_led\|segm_out:segm_out_1\|Mux14~0 " "Info: Detected gated clock \"LED:time_led\|segm_out:segm_out_1\|Mux14~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|segm_out:segm_out_1\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:seconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:seconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "d_trig:start_trigger\|out " "Info: Detected ripple clock \"d_trig:start_trigger\|out\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 295 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_trig:start_trigger\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:lap_timer\|clk " "Info: Detected gated clock \"timer:lap_timer\|clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:clk_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:milliseconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[2\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Detected ripple clock \"LED:time_led\|delitel:delitel_led\|d_c\[5\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|delitel:delitel_led\|d_c\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[1\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "master_clk register timer:lap_timer\|time_counter:minutes_counter\|value\[4\] register LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] 78.46 MHz 12.745 ns Internal " "Info: Clock \"master_clk\" has Internal fmax of 78.46 MHz between source register \"timer:lap_timer\|time_counter:minutes_counter\|value\[4\]\" and destination register \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]\" (period= 12.745 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.795 ns + Longest register register " "Info: + Longest register to register delay is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[4\] 1 REG LCFF_X21_Y13_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y13_N13; Fanout = 20; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.624 ns) 2.203 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~11 2 COMB LCCOMB_X20_Y11_N12 1 " "Info: 2: + IC(1.579 ns) + CELL(0.624 ns) = 2.203 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] LED:time_led|bidec:my_bidec_1|vyhod_1~11 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 3.472 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~13 3 COMB LCCOMB_X20_Y13_N26 1 " "Info: 3: + IC(1.063 ns) + CELL(0.206 ns) = 3.472 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.206 ns) 4.687 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~16 4 COMB LCCOMB_X20_Y11_N24 1 " "Info: 4: + IC(1.009 ns) + CELL(0.206 ns) = 4.687 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.795 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] 5 REG LCFF_X20_Y11_N25 9 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.795 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 9; REG Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 23.86 % ) " "Info: Total cell delay = 1.144 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.651 ns ( 76.14 % ) " "Info: Total interconnect delay = 3.651 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] {} LED:time_led|bidec:my_bidec_1|vyhod_1~11 {} LED:time_led|bidec:my_bidec_1|vyhod_1~13 {} LED:time_led|bidec:my_bidec_1|vyhod_1~16 {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 1.579ns 1.063ns 1.009ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.686 ns - Smallest " "Info: - Smallest clock skew is -7.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 5.454 ns + Shortest register " "Info: + Shortest clock path from clock \"master_clk\" to destination register is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.666 ns) 5.454 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] 3 REG LCFF_X20_Y11_N25 9 " "Info: 3: + IC(1.139 ns) + CELL(0.666 ns) = 5.454 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 9; REG Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 50.17 % ) " "Info: Total cell delay = 2.736 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.718 ns ( 49.83 % ) " "Info: Total interconnect delay = 2.718 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 0.000ns 1.579ns 1.139ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 13.140 ns - Longest register " "Info: - Longest clock path from clock \"master_clk\" to source register is 13.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.206 ns) 2.930 ns timer:lap_timer\|clk 2 COMB LCCOMB_X20_Y9_N12 2 " "Info: 2: + IC(1.624 ns) + CELL(0.206 ns) = 2.930 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { master_clk timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.970 ns) 5.969 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 3 REG LCFF_X2_Y4_N3 8 " "Info: 3: + IC(2.069 ns) + CELL(0.970 ns) = 5.969 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.970 ns) 9.053 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 4 REG LCFF_X17_Y7_N31 8 " "Info: 4: + IC(2.114 ns) + CELL(0.970 ns) = 9.053 ns; Loc. = LCFF_X17_Y7_N31; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.084 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 10.621 ns timer:lap_timer\|time_counter:seconds_counter\|out_clk 5 REG LCFF_X18_Y7_N9 7 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 10.621 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.666 ns) 13.140 ns timer:lap_timer\|time_counter:minutes_counter\|value\[4\] 6 REG LCFF_X21_Y13_N13 20 " "Info: 6: + IC(1.853 ns) + CELL(0.666 ns) = 13.140 ns; Loc. = LCFF_X21_Y13_N13; Fanout = 20; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.882 ns ( 37.15 % ) " "Info: Total cell delay = 4.882 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.258 ns ( 62.85 % ) " "Info: Total interconnect delay = 8.258 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.140 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.140 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[4] {} } { 0.000ns 0.000ns 1.624ns 2.069ns 2.114ns 0.598ns 1.853ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 0.000ns 1.579ns 1.139ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.140 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.140 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[4] {} } { 0.000ns 0.000ns 1.624ns 2.069ns 2.114ns 0.598ns 1.853ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] {} LED:time_led|bidec:my_bidec_1|vyhod_1~11 {} LED:time_led|bidec:my_bidec_1|vyhod_1~13 {} LED:time_led|bidec:my_bidec_1|vyhod_1~16 {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 1.579ns 1.063ns 1.009ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 0.000ns 1.579ns 1.139ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.140 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.140 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[4] {} } { 0.000ns 0.000ns 1.624ns 2.069ns 2.114ns 0.598ns 1.853ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "laser_detector register timer:lap_timer\|time_counter:clk_counter\|value\[24\] register timer:lap_timer\|time_counter:clk_counter\|value\[16\] 196.97 MHz 5.077 ns Internal " "Info: Clock \"laser_detector\" has Internal fmax of 196.97 MHz between source register \"timer:lap_timer\|time_counter:clk_counter\|value\[24\]\" and destination register \"timer:lap_timer\|time_counter:clk_counter\|value\[16\]\" (period= 5.077 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.813 ns + Longest register register " "Info: + Longest register to register delay is 4.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:clk_counter\|value\[24\] 1 REG LCFF_X3_Y3_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N23; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.370 ns) 2.258 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~0 2 COMB LCCOMB_X2_Y4_N4 1 " "Info: 2: + IC(1.888 ns) + CELL(0.370 ns) = 2.258 ns; Loc. = LCCOMB_X2_Y4_N4; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { timer:lap_timer|time_counter:clk_counter|value[24] timer:lap_timer|time_counter:clk_counter|Equal0~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 3.000 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~4 3 COMB LCCOMB_X2_Y4_N24 11 " "Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 3.000 ns; Loc. = LCCOMB_X2_Y4_N24; Fanout = 11; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.580 ns) 4.705 ns timer:lap_timer\|time_counter:clk_counter\|value~2 4 COMB LCCOMB_X3_Y3_N30 1 " "Info: 4: + IC(1.125 ns) + CELL(0.580 ns) = 4.705 ns; Loc. = LCCOMB_X3_Y3_N30; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|value~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|value~2 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.813 ns timer:lap_timer\|time_counter:clk_counter\|value\[16\] 5 REG LCFF_X3_Y3_N31 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.813 ns; Loc. = LCFF_X3_Y3_N31; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:lap_timer|time_counter:clk_counter|value~2 timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 29.67 % ) " "Info: Total cell delay = 1.428 ns ( 29.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.385 ns ( 70.33 % ) " "Info: Total interconnect delay = 3.385 ns ( 70.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|value~2 timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] {} timer:lap_timer|time_counter:clk_counter|Equal0~0 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|value~2 {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 1.888ns 0.372ns 1.125ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.580ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector destination 8.731 ns + Shortest register " "Info: + Shortest clock path from clock \"laser_detector\" to destination register is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.970 ns) 4.346 ns d_trig:start_trigger\|out 2 REG LCFF_X21_Y9_N15 1 " "Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.346 ns; Loc. = LCFF_X21_Y9_N15; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.366 ns) 5.364 ns timer:lap_timer\|clk 3 COMB LCCOMB_X20_Y9_N12 2 " "Info: 3: + IC(0.652 ns) + CELL(0.366 ns) = 5.364 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 7.232 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G6 26 " "Info: 4: + IC(1.868 ns) + CELL(0.000 ns) = 7.232 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 8.731 ns timer:lap_timer\|time_counter:clk_counter\|value\[16\] 5 REG LCFF_X3_Y3_N31 3 " "Info: 5: + IC(0.833 ns) + CELL(0.666 ns) = 8.731 ns; Loc. = LCFF_X3_Y3_N31; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.947 ns ( 33.75 % ) " "Info: Total cell delay = 2.947 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 66.25 % ) " "Info: Total interconnect delay = 5.784 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector source 8.731 ns - Longest register " "Info: - Longest clock path from clock \"laser_detector\" to source register is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.970 ns) 4.346 ns d_trig:start_trigger\|out 2 REG LCFF_X21_Y9_N15 1 " "Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.346 ns; Loc. = LCFF_X21_Y9_N15; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.366 ns) 5.364 ns timer:lap_timer\|clk 3 COMB LCCOMB_X20_Y9_N12 2 " "Info: 3: + IC(0.652 ns) + CELL(0.366 ns) = 5.364 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 7.232 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G6 26 " "Info: 4: + IC(1.868 ns) + CELL(0.000 ns) = 7.232 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 8.731 ns timer:lap_timer\|time_counter:clk_counter\|value\[24\] 5 REG LCFF_X3_Y3_N23 3 " "Info: 5: + IC(0.833 ns) + CELL(0.666 ns) = 8.731 ns; Loc. = LCFF_X3_Y3_N23; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.947 ns ( 33.75 % ) " "Info: Total cell delay = 2.947 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 66.25 % ) " "Info: Total interconnect delay = 5.784 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[24] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[24] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|value~2 timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] {} timer:lap_timer|time_counter:clk_counter|Equal0~0 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|value~2 {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 1.888ns 0.372ns 1.125ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.580ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[24] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "master_clk 186 " "Warning: Circuit may not operate. Detected 186 non-operational path(s) clocked by clock \"master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LED:time_led\|counter_6:counter\|count\[1\] LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] master_clk 5.622 ns " "Info: Found hold time violation between source  pin or register \"LED:time_led\|counter_6:counter\|count\[1\]\" and destination pin or register \"LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]\" for clock \"master_clk\" (Hold time is 5.622 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.642 ns + Largest " "Info: + Largest clock skew is 7.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 13.100 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 13.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.970 ns) 5.779 ns LED:time_led\|counter_6:counter\|count\[2\] 3 REG LCFF_X19_Y10_N15 16 " "Info: 3: + IC(1.160 ns) + CELL(0.970 ns) = 5.779 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 16; REG Node = 'LED:time_led\|counter_6:counter\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.624 ns) 8.313 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X22_Y10_N14 1 " "Info: 4: + IC(1.910 ns) + CELL(0.624 ns) = 8.313 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.056 ns) + CELL(0.000 ns) 11.369 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G5 13 " "Info: 5: + IC(3.056 ns) + CELL(0.000 ns) = 11.369 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.370 ns) 13.100 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] 6 REG LCCOMB_X20_Y10_N4 1 " "Info: 6: + IC(1.361 ns) + CELL(0.370 ns) = 13.100 ns; Loc. = LCCOMB_X20_Y10_N4; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.034 ns ( 30.79 % ) " "Info: Total cell delay = 4.034 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.066 ns ( 69.21 % ) " "Info: Total interconnect delay = 9.066 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 5.458 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to source register is 5.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.666 ns) 5.458 ns LED:time_led\|counter_6:counter\|count\[1\] 3 REG LCFF_X20_Y10_N7 17 " "Info: 3: + IC(1.143 ns) + CELL(0.666 ns) = 5.458 ns; Loc. = LCFF_X20_Y10_N7; Fanout = 17; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 50.13 % ) " "Info: Total cell delay = 2.736 ns ( 50.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.722 ns ( 49.87 % ) " "Info: Total interconnect delay = 2.722 ns ( 49.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.579ns 1.143ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.579ns 1.143ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.716 ns - Shortest register register " "Info: - Shortest register to register delay is 1.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|counter_6:counter\|count\[1\] 1 REG LCFF_X20_Y10_N7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N7; Fanout = 17; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.651 ns) 1.157 ns LED:time_led\|segm_out:segm_out_1\|Mux13~3 2 COMB LCCOMB_X20_Y10_N30 1 " "Info: 2: + IC(0.506 ns) + CELL(0.651 ns) = 1.157 ns; Loc. = LCCOMB_X20_Y10_N30; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux13~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux13~3 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 1.716 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] 3 REG LCCOMB_X20_Y10_N4 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 1.716 ns; Loc. = LCCOMB_X20_Y10_N4; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { LED:time_led|segm_out:segm_out_1|Mux13~3 LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.857 ns ( 49.94 % ) " "Info: Total cell delay = 0.857 ns ( 49.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 50.06 % ) " "Info: Total interconnect delay = 0.859 ns ( 50.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux13~3 LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.716 ns" { LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux13~3 {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.506ns 0.353ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.579ns 1.143ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux13~3 LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.716 ns" { LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux13~3 {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.506ns 0.353ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "master_clk cathode\[2\] LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 18.870 ns register " "Info: tco from clock \"master_clk\" to destination pin \"cathode\[2\]\" through register \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is 18.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 12.947 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to source register is 12.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.970 ns) 5.779 ns LED:time_led\|counter_6:counter\|count\[2\] 3 REG LCFF_X19_Y10_N15 16 " "Info: 3: + IC(1.160 ns) + CELL(0.970 ns) = 5.779 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 16; REG Node = 'LED:time_led\|counter_6:counter\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.624 ns) 8.313 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X22_Y10_N14 1 " "Info: 4: + IC(1.910 ns) + CELL(0.624 ns) = 8.313 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.056 ns) + CELL(0.000 ns) 11.369 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G5 13 " "Info: 5: + IC(3.056 ns) + CELL(0.000 ns) = 11.369 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.206 ns) 12.947 ns LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 6 REG LCCOMB_X22_Y10_N24 1 " "Info: 6: + IC(1.372 ns) + CELL(0.206 ns) = 12.947 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.870 ns ( 29.89 % ) " "Info: Total cell delay = 3.870 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.077 ns ( 70.11 % ) " "Info: Total interconnect delay = 9.077 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[2] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.372ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.923 ns + Longest register pin " "Info: + Longest register to pin delay is 5.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 1 REG LCCOMB_X22_Y10_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(2.806 ns) 5.923 ns cathode\[2\] 2 PIN PIN_144 0 " "Info: 2: + IC(3.117 ns) + CELL(2.806 ns) = 5.923 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 47.37 % ) " "Info: Total cell delay = 2.806 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 52.63 % ) " "Info: Total interconnect delay = 3.117 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] {} cathode[2] {} } { 0.000ns 3.117ns } { 0.000ns 2.806ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[2] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.372ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] {} cathode[2] {} } { 0.000ns 3.117ns } { 0.000ns 2.806ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 00:47:35 2019 " "Info: Processing ended: Fri May 24 00:47:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
