{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1590960106145 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1590960106145 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1590960106145 ""}
{ "Info" "" "" "2020.05.31.16:21:58 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.05.31.16:21:58 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1590960118022 ""}
{ "Info" "" "" "2020.05.31.16:21:58 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.05.31.16:21:58 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1590960118028 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.05.31.16:22:10 Info: Saving generation log to /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Saving generation log to /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1590960130194 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1590960130194 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2020.05.31.16:22:10 Info: qsys-generate /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2020.05.31.16:22:10 Info: qsys-generate /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1590960130197 ""}
{ "Info" "soc_system.qsys" "" "2020.05.31.16:22:10 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1590960130214 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Reading input file" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Reading input file" 0 0 "Shell" 0 -1 1590960130229 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960130232 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1590960130232 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1590960130233 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1590960130233 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960130234 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1590960130234 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1590960130235 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1590960130236 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1590960130240 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1590960130240 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1590960130240 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1590960130241 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960130241 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1590960130242 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding master_non_sec \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding master_non_sec \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1590960130242 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1590960130242 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding master_secure \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding master_secure \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1590960130243 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module master_secure" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1590960130243 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1590960130244 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1590960130244 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1590960130245 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1590960130245 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Building connections" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Building connections" 0 0 "Shell" 0 -1 1590960130245 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Parameterizing connections" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1590960130248 ""}
{ "Info" "" "" "2020.05.31.16:22:10 Info: Validating" {  } {  } 0 0 "2020.05.31.16:22:10 Info: Validating" 0 0 "Shell" 0 -1 1590960130249 ""}
{ "Info" "" "" "2020.05.31.16:22:15 Info: Done reading input file" {  } {  } 0 0 "2020.05.31.16:22:15 Info: Done reading input file" 0 0 "Shell" 0 -1 1590960135110 ""}
{ "Info" "" "" "2020.05.31.16:22:16 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.05.31.16:22:16 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1590960136534 ""}
{ "Info" "" "" "2020.05.31.16:22:16 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.05.31.16:22:16 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1590960136534 ""}
{ "Info" "" "" "2020.05.31.16:22:16 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.05.31.16:22:16 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1590960136535 ""}
{ "Info" "" "" "2020.05.31.16:22:16 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.05.31.16:22:16 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1590960136535 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.05.31.16:22:16 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.05.31.16:22:16 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1590960136535 ""}
{ "Warning" "" "" "2020.05.31.16:22:16 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.05.31.16:22:16 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1590960136535 ""}
{ "Warning" "" "" "2020.05.31.16:22:16 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.05.31.16:22:16 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1590960136536 ""}
{ "Info" "" "" "2020.05.31.16:22:16 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.05.31.16:22:16 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1590960136537 ""}
{ "Info" "" "" "2020.05.31.16:22:16 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.05.31.16:22:16 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1590960136538 ""}
{ "Info" "" "" "2020.05.31.16:22:16 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.05.31.16:22:16 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1590960136538 ""}
{ "Info" "" "" "2020.05.31.16:22:17 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2020.05.31.16:22:17 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1590960137511 ""}
{ "Info" "" "" "2020.05.31.16:22:21 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.05.31.16:22:21 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1590960141105 ""}
{ "Warning" "" "" "2020.05.31.16:22:21 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.05.31.16:22:21 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1590960141273 ""}
{ "Warning" "" "" "2020.05.31.16:22:21 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.05.31.16:22:21 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1590960141273 ""}
{ "Warning" "" "" "2020.05.31.16:22:21 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.05.31.16:22:21 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1590960141274 ""}
{ "Warning" "" "" "2020.05.31.16:22:21 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.05.31.16:22:21 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1590960141274 ""}
{ "Info" "" "" "2020.05.31.16:22:23 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.05.31.16:22:23 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1590960143764 ""}
{ "Info" "  ]" "" "2020.05.31.16:22:23 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen" {  } {  } 0 0 "2020.05.31.16:22:23 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen" 0 0 "Shell" 0 -1 1590960143764 ""}
{ "Info" "generate_rtl.pl line 18." "" "2020.05.31.16:22:23 Info: button_pio: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa /home/john/intelFPGA/19.1/quartus/sopc_builder/bin /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" {  } {  } 0 0 "2020.05.31.16:22:23 Info: button_pio: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa /home/john/intelFPGA/19.1/quartus/sopc_builder/bin /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" 0 0 "Shell" 0 -1 1590960143768 ""}
{ "Info" "generate_rtl.pl line 18." "" "2020.05.31.16:22:23 Info: button_pio: BEGIN failed--compilation aborted at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" {  } {  } 0 0 "2020.05.31.16:22:23 Info: button_pio: BEGIN failed--compilation aborted at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" 0 0 "Shell" 0 -1 1590960143768 ""}
{ "Info" "" "" "2020.05.31.16:22:23 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.05.31.16:22:23 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1590960143769 ""}
{ "Error" "" "" "2020.05.31.16:22:23 Error: button_pio: Failed to find module soc_system_button_pio" {  } {  } 0 0 "2020.05.31.16:22:23 Error: button_pio: Failed to find module soc_system_button_pio" 0 0 "Shell" 0 -1 1590960143769 ""}
{ "Info" "" "" "2020.05.31.16:22:23 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.05.31.16:22:23 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1590960143770 ""}
{ "Error" "" "" "2020.05.31.16:22:23 Error: Generation stopped, 16 or more modules remaining" {  } {  } 0 0 "2020.05.31.16:22:23 Error: Generation stopped, 16 or more modules remaining" 0 0 "Shell" 0 -1 1590960143771 ""}
{ "Info" "" "" "2020.05.31.16:22:23 Info: soc_system: Done \"soc_system\" with 15 modules, 1 files" {  } {  } 0 0 "2020.05.31.16:22:23 Info: soc_system: Done \"soc_system\" with 15 modules, 1 files" 0 0 "Shell" 0 -1 1590960143771 ""}
{ "Error" "" "" "2020.05.31.16:22:23 Error: qsys-generate failed with exit code 1: 2 Errors, 7 Warnings" {  } {  } 0 0 "2020.05.31.16:22:23 Error: qsys-generate failed with exit code 1: 2 Errors, 7 Warnings" 0 0 "Shell" 0 -1 1590960143783 ""}
{ "Info" "" "" "2020.05.31.16:22:23 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.05.31.16:22:23 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1590960143783 ""}
{ "Info" "" "" "2020.05.31.16:22:23 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.05.31.16:22:23 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1590960143783 ""}
{ "Info" " --use-relative-paths=true" "" "2020.05.31.16:22:23 Info: sim-script-gen --spd=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:23 Info: sim-script-gen --spd=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960143783 ""}
{ "Info" " --use-relative-paths=true" "" "2020.05.31.16:22:23 Info: Doing: ip-make-simscript --spd=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:23 Info: Doing: ip-make-simscript --spd=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960143785 ""}
{ "Info" " directory:" "" "2020.05.31.16:22:24 Info: Generating the following file(s) for MODELSIM simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Generating the following file(s) for MODELSIM simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960144482 ""}
{ "Info" "msim_setup.tcl" "" "2020.05.31.16:22:24 Info:     mentor" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     mentor" 0 0 "Shell" 0 -1 1590960144483 ""}
{ "Info" " directory:" "" "2020.05.31.16:22:24 Info: Generating the following file(s) for VCS simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Generating the following file(s) for VCS simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960144486 ""}
{ "Info" "vcs_setup.sh" "" "2020.05.31.16:22:24 Info:     synopsys/vcs" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1590960144486 ""}
{ "Info" " directory:" "" "2020.05.31.16:22:24 Info: Generating the following file(s) for VCSMX simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Generating the following file(s) for VCSMX simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960144487 ""}
{ "Info" "synopsys_sim.setup" "" "2020.05.31.16:22:24 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1590960144488 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.05.31.16:22:24 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1590960144488 ""}
{ "Info" " directory:" "" "2020.05.31.16:22:24 Info: Generating the following file(s) for NCSIM simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Generating the following file(s) for NCSIM simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960144491 ""}
{ "Info" "cds.lib" "" "2020.05.31.16:22:24 Info:     cadence" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     cadence" 0 0 "Shell" 0 -1 1590960144492 ""}
{ "Info" "hdl.var" "" "2020.05.31.16:22:24 Info:     cadence" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     cadence" 0 0 "Shell" 0 -1 1590960144492 ""}
{ "Info" "ncsim_setup.sh" "" "2020.05.31.16:22:24 Info:     cadence" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     cadence" 0 0 "Shell" 0 -1 1590960144492 ""}
{ "Info" " directory:" "" "2020.05.31.16:22:24 Info: Generating the following file(s) for RIVIERA simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Generating the following file(s) for RIVIERA simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960144494 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.05.31.16:22:24 Info:     aldec" {  } {  } 0 0 "2020.05.31.16:22:24 Info:     aldec" 0 0 "Shell" 0 -1 1590960144494 ""}
{ "Info" "." "" "2020.05.31.16:22:24 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.05.31.16:22:24 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1590960144494 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.05.31.16:22:24 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1590960144494 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.05.31.16:22:24 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1590960144494 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1590960144494 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA5F31C6" "" "2020.05.31.16:22:24 Info: qsys-generate /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD" {  } {  } 0 0 "2020.05.31.16:22:24 Info: qsys-generate /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD" 0 0 "Shell" 0 -1 1590960144494 ""}
{ "Info" "soc_system.qsys" "" "2020.05.31.16:22:24 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1590960144497 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Reading input file" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Reading input file" 0 0 "Shell" 0 -1 1590960144506 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960144507 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1590960144508 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1590960144508 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1590960144508 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960144508 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1590960144508 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1590960144509 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1590960144510 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1590960144513 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1590960144513 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1590960144513 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1590960144513 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960144513 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1590960144514 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding master_non_sec \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding master_non_sec \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1590960144514 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1590960144514 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding master_secure \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding master_secure \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1590960144514 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module master_secure" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1590960144514 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1590960144514 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1590960144515 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1590960144515 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1590960144515 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Building connections" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Building connections" 0 0 "Shell" 0 -1 1590960144515 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Parameterizing connections" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1590960144517 ""}
{ "Info" "" "" "2020.05.31.16:22:24 Info: Validating" {  } {  } 0 0 "2020.05.31.16:22:24 Info: Validating" 0 0 "Shell" 0 -1 1590960144517 ""}
{ "Info" "" "" "2020.05.31.16:22:29 Info: Done reading input file" {  } {  } 0 0 "2020.05.31.16:22:29 Info: Done reading input file" 0 0 "Shell" 0 -1 1590960149332 ""}
{ "Info" "" "" "2020.05.31.16:22:30 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.05.31.16:22:30 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1590960150714 ""}
{ "Info" "" "" "2020.05.31.16:22:30 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.05.31.16:22:30 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1590960150714 ""}
{ "Info" "" "" "2020.05.31.16:22:30 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.05.31.16:22:30 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1590960150714 ""}
{ "Info" "" "" "2020.05.31.16:22:30 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.05.31.16:22:30 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1590960150714 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.05.31.16:22:30 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.05.31.16:22:30 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1590960150715 ""}
{ "Warning" "" "" "2020.05.31.16:22:30 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.05.31.16:22:30 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1590960150715 ""}
{ "Warning" "" "" "2020.05.31.16:22:30 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.05.31.16:22:30 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1590960150715 ""}
{ "Info" "" "" "2020.05.31.16:22:30 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.05.31.16:22:30 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1590960150716 ""}
{ "Info" "" "" "2020.05.31.16:22:30 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.05.31.16:22:30 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1590960150716 ""}
{ "Info" "" "" "2020.05.31.16:22:30 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.05.31.16:22:30 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1590960150716 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.05.31.16:22:31 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1590960151052 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1590960151052 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info:" {  } {  } 0 0 "2020.05.31.16:22:31 Info:" 0 0 "Shell" 0 -1 1590960151052 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1590960151052 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2020.05.31.16:22:31 Info: qsys-generate /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2020.05.31.16:22:31 Info: qsys-generate /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1590960151052 ""}
{ "Info" "soc_system.qsys" "" "2020.05.31.16:22:31 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1590960151055 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Reading input file" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Reading input file" 0 0 "Shell" 0 -1 1590960151065 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960151066 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1590960151067 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1590960151067 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1590960151067 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960151067 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1590960151068 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1590960151068 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1590960151069 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1590960151072 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1590960151072 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1590960151072 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1590960151072 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1590960151072 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1590960151072 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding master_non_sec \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding master_non_sec \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1590960151072 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1590960151073 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding master_secure \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding master_secure \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1590960151073 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module master_secure" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1590960151073 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" 0 0 "Shell" 0 -1 1590960151073 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1590960151073 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1590960151073 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1590960151074 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Building connections" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Building connections" 0 0 "Shell" 0 -1 1590960151074 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Parameterizing connections" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1590960151075 ""}
{ "Info" "" "" "2020.05.31.16:22:31 Info: Validating" {  } {  } 0 0 "2020.05.31.16:22:31 Info: Validating" 0 0 "Shell" 0 -1 1590960151075 ""}
{ "Info" "" "" "2020.05.31.16:22:35 Info: Done reading input file" {  } {  } 0 0 "2020.05.31.16:22:35 Info: Done reading input file" 0 0 "Shell" 0 -1 1590960155904 ""}
{ "Info" "" "" "2020.05.31.16:22:37 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.05.31.16:22:37 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1590960157273 ""}
{ "Info" "" "" "2020.05.31.16:22:37 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.05.31.16:22:37 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1590960157273 ""}
{ "Info" "" "" "2020.05.31.16:22:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.05.31.16:22:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1590960157273 ""}
{ "Info" "" "" "2020.05.31.16:22:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.05.31.16:22:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1590960157273 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.05.31.16:22:37 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.05.31.16:22:37 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1590960157273 ""}
{ "Warning" "" "" "2020.05.31.16:22:37 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.05.31.16:22:37 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1590960157273 ""}
{ "Warning" "" "" "2020.05.31.16:22:37 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.05.31.16:22:37 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1590960157273 ""}
{ "Info" "" "" "2020.05.31.16:22:37 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.05.31.16:22:37 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1590960157274 ""}
{ "Info" "" "" "2020.05.31.16:22:37 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.05.31.16:22:37 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1590960157275 ""}
{ "Info" "" "" "2020.05.31.16:22:37 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.05.31.16:22:37 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1590960157275 ""}
{ "Info" "" "" "2020.05.31.16:22:54 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.05.31.16:22:54 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1590960174898 ""}
{ "Info" "" "" "2020.05.31.16:22:57 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.05.31.16:22:57 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1590960177385 ""}
{ "Warning" "" "" "2020.05.31.16:22:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.05.31.16:22:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1590960177527 ""}
{ "Warning" "" "" "2020.05.31.16:22:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.05.31.16:22:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1590960177527 ""}
{ "Warning" "" "" "2020.05.31.16:22:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.05.31.16:22:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1590960177528 ""}
{ "Warning" "" "" "2020.05.31.16:22:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.05.31.16:22:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1590960177528 ""}
{ "Info" "" "" "2020.05.31.16:22:59 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.05.31.16:22:59 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1590960179888 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.05.31.16:22:59 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8413_1000608755803579185.dir/0004_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8413_1000608755803579185.dir/0004_button_pio_gen/" {  } {  } 0 0 "2020.05.31.16:22:59 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8413_1000608755803579185.dir/0004_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8413_1000608755803579185.dir/0004_button_pio_gen/" 0 0 "Shell" 0 -1 1590960179888 ""}
{ "Info" "generate_rtl.pl line 18." "" "2020.05.31.16:22:59 Info: button_pio: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa /home/john/intelFPGA/19.1/quartus/sopc_builder/bin /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" {  } {  } 0 0 "2020.05.31.16:22:59 Info: button_pio: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa /home/john/intelFPGA/19.1/quartus/sopc_builder/bin /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" 0 0 "Shell" 0 -1 1590960179890 ""}
{ "Info" "generate_rtl.pl line 18." "" "2020.05.31.16:22:59 Info: button_pio: BEGIN failed--compilation aborted at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" {  } {  } 0 0 "2020.05.31.16:22:59 Info: button_pio: BEGIN failed--compilation aborted at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio" 0 0 "Shell" 0 -1 1590960179890 ""}
{ "Info" "" "" "2020.05.31.16:22:59 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.05.31.16:22:59 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1590960179891 ""}
{ "Error" "" "" "2020.05.31.16:22:59 Error: button_pio: Failed to find module soc_system_button_pio" {  } {  } 0 0 "2020.05.31.16:22:59 Error: button_pio: Failed to find module soc_system_button_pio" 0 0 "Shell" 0 -1 1590960179891 ""}
{ "Info" "" "" "2020.05.31.16:22:59 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.05.31.16:22:59 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1590960179891 ""}
{ "Error" "" "" "2020.05.31.16:22:59 Error: Generation stopped, 16 or more modules remaining" {  } {  } 0 0 "2020.05.31.16:22:59 Error: Generation stopped, 16 or more modules remaining" 0 0 "Shell" 0 -1 1590960179891 ""}
{ "Info" "" "" "2020.05.31.16:22:59 Info: soc_system: Done \"soc_system\" with 15 modules, 1 files" {  } {  } 0 0 "2020.05.31.16:22:59 Info: soc_system: Done \"soc_system\" with 15 modules, 1 files" 0 0 "Shell" 0 -1 1590960179891 ""}
{ "Error" "" "" "2020.05.31.16:23:00 Error: qsys-generate failed with exit code 1: 2 Errors, 7 Warnings" {  } {  } 0 0 "2020.05.31.16:23:00 Error: qsys-generate failed with exit code 1: 2 Errors, 7 Warnings" 0 0 "Shell" 0 -1 1590960180515 ""}
{ "Info" "" "" "2020.05.31.16:23:00 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.05.31.16:23:00 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1590960180515 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1590960184821 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1590960184821 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1590960184822 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1590960184822 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1590960185780 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1590960185782 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/john/intelFPGA/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/john/intelFPGA/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1590960186458 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 9 s 17 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 9 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590960186458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 31 16:23:06 2020 " "Processing ended: Sun May 31 16:23:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590960186458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590960186458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590960186458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1590960186458 ""}
