0.6
2019.1
May 24 2019
15:06:07
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/alu_64/alu_64.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/alu_64/alu_64.srcs/sim_1/new/alu_64_tb.v,1745350342,verilog,,,,alu_64_full_tb,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/alu_64/alu_64.srcs/sources_1/new/alu_64.v,1745349401,verilog,,F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/alu_64/alu_64.srcs/sim_1/new/alu_64_tb.v,,alu_64,,,,,,,,
