#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 10:31:35 2020
# Process ID: 3764
# Current directory: D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1
# Command line: vivado.exe -log dbu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbu.tcl
# Log file: D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/dbu.vds
# Journal file: D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dbu.tcl -notrace
Command: synth_design -top dbu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.977 ; gain = 233.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_pipeline' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:23]
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
INFO: [Synth 8-6157] synthesizing module 'instr_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3764-DESKTOP-CK1FK5P/realtime/instr_mem_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem_256x32' (1#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3764-DESKTOP-CK1FK5P/realtime/instr_mem_256x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'instr_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:124]
INFO: [Synth 8-6157] synthesizing module 'register_syn' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn' (2#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:151]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized0' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 168 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized0' (3#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection_unit' (5#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:199]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (6#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:236]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (7#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized1' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized1' (8#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3764-DESKTOP-CK1FK5P/realtime/data_mem_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_256x32' (9#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/.Xil/Vivado-3764-DESKTOP-CK1FK5P/realtime/data_mem_256x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:265]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:267]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized2' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 71 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized2' (9#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6155] done synthesizing module 'cpu_pipeline' (10#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/cpu_pipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (11#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/nixietube.v:72]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (12#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/dbu.v:111]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (13#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[30]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[29]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[28]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[27]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[26]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[15]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[14]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[13]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[12]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[11]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[10]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[9]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[8]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[7]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[6]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[5]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[4]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[3]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[2]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[1]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[0]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[30]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[29]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[28]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[27]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[26]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[25]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[24]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[23]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[22]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[21]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[15]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[14]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[13]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[12]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[11]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[10]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[9]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[8]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[7]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[6]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[5]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[4]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[3]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[2]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[1]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port equal
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[9]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[8]
WARNING: [Synth 8-3331] design dbu has unconnected port succ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.199 ; gain = 308.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.199 ; gain = 308.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.199 ; gain = 308.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1074.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/instr_mem_256x32/instr_mem_256x32/instr_mem_256x32_in_context.xdc] for cell 'cpu_pipeline/mem_instr'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/instr_mem_256x32/instr_mem_256x32/instr_mem_256x32_in_context.xdc] for cell 'cpu_pipeline/mem_instr'
Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/data_mem_256x32/data_mem_256x32/data_mem_256x32_in_context.xdc] for cell 'cpu_pipeline/data_mem'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/ip/data_mem_256x32/data_mem_256x32/data_mem_256x32_in_context.xdc] for cell 'cpu_pipeline/data_mem'
Parsing XDC File [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dbu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dbu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1180.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1180.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1180.934 ; gain = 414.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1180.934 ; gain = 414.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_pipeline/mem_instr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_pipeline/data_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1180.934 ; gain = 414.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'nixietube'
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.srcs/sources_1/new/dbu.v:88]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         11111110
                 iSTATE0 |                              001 |                         11111101
                 iSTATE1 |                              010 |                         11111011
                 iSTATE2 |                              011 |                         11110111
                 iSTATE3 |                              100 |                         11101111
                 iSTATE4 |                              101 |                         11011111
                 iSTATE5 |                              110 |                         10111111
                 iSTATE6 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'nixietube'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1180.934 ; gain = 414.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               32 Bit    Registers := 36    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  33 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dbu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module register_syn 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module register_syn__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              168 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module register_syn__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module register_syn__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module cpu_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module edge_taker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module nixietube 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[63]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[160]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[162]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\ID_EX/d_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[55]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[51]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[47]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[15]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[43]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[39]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[32]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[59]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[56]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[52]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[48]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[44]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[40]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[36]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[33]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[60]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[57]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[53]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[49]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[45]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[41]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[37]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[34]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[61]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[58]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[54]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[50]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[46]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[42]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[38]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[35]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nixietube/\cnt_target_1000HZ_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nixietube/\cnt_target_1000HZ_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nixietube/\cnt_target_1000HZ_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nixietube/\cnt_target_1000HZ_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nixietube/\cnt_target_1000HZ_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nixietube/\cnt_target_1000HZ_reg[31] )
INFO: [Synth 8-3886] merging instance 'cpu_pipeline/ID_EX/d_reg[167]' (FDR) to 'cpu_pipeline/ID_EX/d_reg[164]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_pipeline/\register_file/registers_reg[0][29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1180.934 ; gain = 414.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1180.934 ; gain = 414.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1180.934 ; gain = 414.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1210.258 ; gain = 444.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.723 ; gain = 448.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.723 ; gain = 448.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.723 ; gain = 448.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.723 ; gain = 448.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.723 ; gain = 448.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.723 ; gain = 448.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |instr_mem_256x32 |         1|
|2     |data_mem_256x32  |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |data_mem_256x32  |     1|
|2     |instr_mem_256x32 |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |    50|
|5     |LUT1             |     3|
|6     |LUT2             |   132|
|7     |LUT3             |    87|
|8     |LUT4             |    83|
|9     |LUT5             |   183|
|10    |LUT6             |  1227|
|11    |MUXF7            |   295|
|12    |MUXF8            |    98|
|13    |FDCE             |  1102|
|14    |FDRE             |   321|
|15    |IBUF             |    10|
|16    |OBUF             |    16|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+-----------------------------+------+
|      |Instance          |Module                       |Cells |
+------+------------------+-----------------------------+------+
|1     |top               |                             |  3704|
|2     |  cpu_pipeline    |cpu_pipeline                 |  3506|
|3     |    ALU           |ALU                          |     8|
|4     |    EX_MEM        |register_syn__parameterized1 |   165|
|5     |    ID_EX         |register_syn__parameterized0 |   253|
|6     |    IF_ID         |register_syn                 |   134|
|7     |    MEM_WB        |register_syn__parameterized2 |   257|
|8     |    ctrl_unit     |control_unit                 |   144|
|9     |    rIF_ID_NPC    |register_syn_1               |    73|
|10    |    register_file |register_file                |  2281|
|11    |  dec_edge_taker  |edge_taker                   |     3|
|12    |  inc_edge_taker  |edge_taker_0                 |    13|
|13    |  nixietube       |nixietube                    |   146|
+------+------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.723 ; gain = 448.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1214.723 ; gain = 341.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1214.723 ; gain = 448.715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1226.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1226.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1226.836 ; gain = 744.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1226.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/COD/Lab5/cpu_pipeline/cpu_pipeline.runs/synth_1/dbu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dbu_utilization_synth.rpt -pb dbu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  1 10:32:57 2020...
