module forwarding_unit (
    input  logic       id_ex_valid,
    input  logic [4:0] id_ex_rs1,
    input  logic [4:0] id_ex_rs2,
    input  logic       ex_mem_valid,
    input  logic       ex_mem_reg_write,
    input  logic [4:0] ex_mem_rd,
    input  logic       ex_mem_is_load,
    input  logic [4:0] ex_mem_rs2,
    input  logic       ex_mem_is_store,
    input  logic       mem_wb_valid,
    input  logic       mem_wb_reg_write,
    input  logic [4:0] mem_wb_rd,
    output logic [1:0] fwd_a,
    output logic [1:0] fwd_b,
    output logic       store_fwd
);

    logic ex_mem_hit_a;
    logic ex_mem_hit_b;
    logic mem_wb_hit_a;
    logic mem_wb_hit_b;

    always_comb begin
        // EX/MEM -> EX path: only for ALU results (never a load), rd != 0, rs != 0.
        ex_mem_hit_a = ex_mem_valid && ex_mem_reg_write && !ex_mem_is_load &&
                       (ex_mem_rd != 5'd0) && (id_ex_rs1 != 5'd0) &&
                       (ex_mem_rd == id_ex_rs1);
        ex_mem_hit_b = ex_mem_valid && ex_mem_reg_write && !ex_mem_is_load &&
                       (ex_mem_rd != 5'd0) && (id_ex_rs2 != 5'd0) &&
                       (ex_mem_rd == id_ex_rs2);
        // MEM/WB -> EX path: carries load data as well as ALU results.
        mem_wb_hit_a = mem_wb_valid && mem_wb_reg_write &&
                       (mem_wb_rd != 5'd0) && (id_ex_rs1 != 5'd0) &&
                       (mem_wb_rd == id_ex_rs1);
        mem_wb_hit_b = mem_wb_valid && mem_wb_reg_write &&
                       (mem_wb_rd != 5'd0) && (id_ex_rs2 != 5'd0) &&
                       (mem_wb_rd == id_ex_rs2);

        if (!id_ex_valid) begin
            fwd_a = 2'b00;
            fwd_b = 2'b00;
        end else begin
            if (ex_mem_hit_a)
                fwd_a = 2'b10;
            else if (mem_wb_hit_a)
                fwd_a = 2'b01;
            else
                fwd_a = 2'b00;

            if (ex_mem_hit_b)
                fwd_b = 2'b10;
            else if (mem_wb_hit_b)
                fwd_b = 2'b01;
            else
                fwd_b = 2'b00;
        end

        store_fwd = ex_mem_valid && ex_mem_is_store && mem_wb_valid &&
                    mem_wb_reg_write && (mem_wb_rd != 5'd0) &&
                    (ex_mem_rs2 != 5'd0) &&
                    (mem_wb_rd == ex_mem_rs2);
    end

endmodule
