// Seed: 4085912994
module module_0 (
    output tri id_0,
    output supply1 id_1
);
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1
);
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.type_0 = 0;
  wire id_3;
  assign id_1 = 1;
  initial assume (1);
endmodule
module module_2 (
    input wire id_0,
    output wire id_1,
    output supply1 id_2
);
  id_4(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3((id_1))
  );
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
