- ğŸ‘‹ Hi, Iâ€™m @janarthanan s
VLSI ENTHUSIAST | Advanced VLSI Design and verification |||   Seeking VLSI job opportunities in Semiconductor industries

- ğŸ‘€ Iâ€™m interested in VLSI Design and verification Engineer

- â¡ï¸Experienced in Design verification domain at Soc/IP level.
- â¡ï¸Good understanding of UVM tb flow and able to create the env from scratch.
- â¡ï¸Good SV-UVM coding skills.
- â¡ï¸Good debugging skills.
- â¡ï¸Knowledge of bus protocols like APB,AHB.
- â¡ï¸Good understanding of SPI, UART protocol.
- â¡ï¸Knowledge of Scripting language PERL & Python.
- â¡ï¸Experience in GLS debugs on different corner cases.
- â¡ï¸Good knowledge on Assertions based verification.
- â¡ï¸Hands on experience with : confluence, Jira, VCS, Irun, vmanager, vplanner, imc tools etc.
-  â¡ï¸Understanding upon working with self-checking simulation test bench from scratch for SoCs/ASIC/FPGA.
-  â¡ï¸Excellent communication & interpersonal skills with ability to grasp new concepts quickly and 
utilize the same in a productive manner.

||| Interested to learn about new Technologies, Hands on experience in design and implementation using EDA tools like ''Quartus prime, Questa Sim ,Xilinx ISE Design ,Cadence and Synopsys''. 
Always eager to work for a better opportunity which would help me to enhance and showcase my skill set. |||

<!---
janarthanan876/janarthanan876 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
