#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ac4df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1aa1160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1aeb0a0 .functor NOT 1, L_0x1aedca0, C4<0>, C4<0>, C4<0>;
L_0x1aeda30 .functor XOR 5, L_0x1aed8f0, L_0x1aed990, C4<00000>, C4<00000>;
L_0x1aedb90 .functor XOR 5, L_0x1aeda30, L_0x1aedaf0, C4<00000>, C4<00000>;
v0x1aea420_0 .net *"_ivl_10", 4 0, L_0x1aedaf0;  1 drivers
v0x1aea520_0 .net *"_ivl_12", 4 0, L_0x1aedb90;  1 drivers
v0x1aea600_0 .net *"_ivl_2", 4 0, L_0x1aed850;  1 drivers
v0x1aea6c0_0 .net *"_ivl_4", 4 0, L_0x1aed8f0;  1 drivers
v0x1aea7a0_0 .net *"_ivl_6", 4 0, L_0x1aed990;  1 drivers
v0x1aea8d0_0 .net *"_ivl_8", 4 0, L_0x1aeda30;  1 drivers
v0x1aea9b0_0 .var "clk", 0 0;
v0x1aeaa50_0 .var/2u "stats1", 159 0;
v0x1aeab10_0 .var/2u "strobe", 0 0;
v0x1aeac60_0 .net "sum_dut", 4 0, L_0x1aed670;  1 drivers
v0x1aead20_0 .net "sum_ref", 4 0, L_0x1aeb410;  1 drivers
v0x1aeadc0_0 .net "tb_match", 0 0, L_0x1aedca0;  1 drivers
v0x1aeae60_0 .net "tb_mismatch", 0 0, L_0x1aeb0a0;  1 drivers
v0x1aeaf20_0 .net "x", 3 0, v0x1ae6870_0;  1 drivers
v0x1aeafe0_0 .net "y", 3 0, v0x1ae6930_0;  1 drivers
L_0x1aed850 .concat [ 5 0 0 0], L_0x1aeb410;
L_0x1aed8f0 .concat [ 5 0 0 0], L_0x1aeb410;
L_0x1aed990 .concat [ 5 0 0 0], L_0x1aed670;
L_0x1aedaf0 .concat [ 5 0 0 0], L_0x1aeb410;
L_0x1aedca0 .cmp/eeq 5, L_0x1aed850, L_0x1aedb90;
S_0x1aaad10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1aa1160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ab0950_0 .net *"_ivl_0", 4 0, L_0x1aeb130;  1 drivers
L_0x7fdf55f02018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aae0e0_0 .net *"_ivl_3", 0 0, L_0x7fdf55f02018;  1 drivers
v0x1aab840_0 .net *"_ivl_4", 4 0, L_0x1aeb290;  1 drivers
L_0x7fdf55f02060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ae6120_0 .net *"_ivl_7", 0 0, L_0x7fdf55f02060;  1 drivers
v0x1ae6200_0 .net "sum", 4 0, L_0x1aeb410;  alias, 1 drivers
v0x1ae6330_0 .net "x", 3 0, v0x1ae6870_0;  alias, 1 drivers
v0x1ae6410_0 .net "y", 3 0, v0x1ae6930_0;  alias, 1 drivers
L_0x1aeb130 .concat [ 4 1 0 0], v0x1ae6870_0, L_0x7fdf55f02018;
L_0x1aeb290 .concat [ 4 1 0 0], v0x1ae6930_0, L_0x7fdf55f02060;
L_0x1aeb410 .arith/sum 5, L_0x1aeb130, L_0x1aeb290;
S_0x1ae6570 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1aa1160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1ae6790_0 .net "clk", 0 0, v0x1aea9b0_0;  1 drivers
v0x1ae6870_0 .var "x", 3 0;
v0x1ae6930_0 .var "y", 3 0;
E_0x1ab4540/0 .event negedge, v0x1ae6790_0;
E_0x1ab4540/1 .event posedge, v0x1ae6790_0;
E_0x1ab4540 .event/or E_0x1ab4540/0, E_0x1ab4540/1;
S_0x1ae6a10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1aa1160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ae9bd0_0 .net "c1", 0 0, L_0x1aeba70;  1 drivers
v0x1ae9c90_0 .net "c2", 0 0, L_0x1aec260;  1 drivers
v0x1ae9da0_0 .net "c3", 0 0, L_0x1aeca40;  1 drivers
v0x1ae9e90_0 .net "sum", 4 0, L_0x1aed670;  alias, 1 drivers
v0x1ae9f30_0 .net "x", 3 0, v0x1ae6870_0;  alias, 1 drivers
v0x1aea090_0 .net "y", 3 0, v0x1ae6930_0;  alias, 1 drivers
L_0x1aebb80 .part v0x1ae6870_0, 0, 1;
L_0x1aebcb0 .part v0x1ae6930_0, 0, 1;
L_0x1aec370 .part v0x1ae6870_0, 1, 1;
L_0x1aec4a0 .part v0x1ae6930_0, 1, 1;
L_0x1aecb50 .part v0x1ae6870_0, 2, 1;
L_0x1aecc80 .part v0x1ae6930_0, 2, 1;
L_0x1aed340 .part v0x1ae6870_0, 3, 1;
L_0x1aed470 .part v0x1ae6930_0, 3, 1;
LS_0x1aed670_0_0 .concat8 [ 1 1 1 1], L_0x1aeb5c0, L_0x1aebee0, L_0x1aec670, L_0x1aece60;
LS_0x1aed670_0_4 .concat8 [ 1 0 0 0], L_0x1aed230;
L_0x1aed670 .concat8 [ 4 1 0 0], LS_0x1aed670_0_0, LS_0x1aed670_0_4;
S_0x1ae6bf0 .scope module, "fa0" "full_adder" 4 9, 4 15 0, S_0x1ae6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1aeb4b0 .functor XOR 1, L_0x1aebb80, L_0x1aebcb0, C4<0>, C4<0>;
L_0x7fdf55f020a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1aeb5c0 .functor XOR 1, L_0x1aeb4b0, L_0x7fdf55f020a8, C4<0>, C4<0>;
L_0x1aeb680 .functor AND 1, L_0x1aebb80, L_0x1aebcb0, C4<1>, C4<1>;
L_0x1aeb7c0 .functor AND 1, L_0x1aebb80, L_0x7fdf55f020a8, C4<1>, C4<1>;
L_0x1aeb8b0 .functor OR 1, L_0x1aeb680, L_0x1aeb7c0, C4<0>, C4<0>;
L_0x1aeb9c0 .functor AND 1, L_0x1aebcb0, L_0x7fdf55f020a8, C4<1>, C4<1>;
L_0x1aeba70 .functor OR 1, L_0x1aeb8b0, L_0x1aeb9c0, C4<0>, C4<0>;
v0x1ae6e80_0 .net *"_ivl_0", 0 0, L_0x1aeb4b0;  1 drivers
v0x1ae6f80_0 .net *"_ivl_10", 0 0, L_0x1aeb9c0;  1 drivers
v0x1ae7060_0 .net *"_ivl_4", 0 0, L_0x1aeb680;  1 drivers
v0x1ae7150_0 .net *"_ivl_6", 0 0, L_0x1aeb7c0;  1 drivers
v0x1ae7230_0 .net *"_ivl_8", 0 0, L_0x1aeb8b0;  1 drivers
v0x1ae7360_0 .net "a", 0 0, L_0x1aebb80;  1 drivers
v0x1ae7420_0 .net "b", 0 0, L_0x1aebcb0;  1 drivers
v0x1ae74e0_0 .net "cin", 0 0, L_0x7fdf55f020a8;  1 drivers
v0x1ae75a0_0 .net "cout", 0 0, L_0x1aeba70;  alias, 1 drivers
v0x1ae7660_0 .net "sum", 0 0, L_0x1aeb5c0;  1 drivers
S_0x1ae77c0 .scope module, "fa1" "full_adder" 4 10, 4 15 0, S_0x1ae6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1aebe70 .functor XOR 1, L_0x1aec370, L_0x1aec4a0, C4<0>, C4<0>;
L_0x1aebee0 .functor XOR 1, L_0x1aebe70, L_0x1aeba70, C4<0>, C4<0>;
L_0x1aebfe0 .functor AND 1, L_0x1aec370, L_0x1aec4a0, C4<1>, C4<1>;
L_0x1aec050 .functor AND 1, L_0x1aec370, L_0x1aeba70, C4<1>, C4<1>;
L_0x1aec0f0 .functor OR 1, L_0x1aebfe0, L_0x1aec050, C4<0>, C4<0>;
L_0x1aec1b0 .functor AND 1, L_0x1aec4a0, L_0x1aeba70, C4<1>, C4<1>;
L_0x1aec260 .functor OR 1, L_0x1aec0f0, L_0x1aec1b0, C4<0>, C4<0>;
v0x1ae7a20_0 .net *"_ivl_0", 0 0, L_0x1aebe70;  1 drivers
v0x1ae7b00_0 .net *"_ivl_10", 0 0, L_0x1aec1b0;  1 drivers
v0x1ae7be0_0 .net *"_ivl_4", 0 0, L_0x1aebfe0;  1 drivers
v0x1ae7cd0_0 .net *"_ivl_6", 0 0, L_0x1aec050;  1 drivers
v0x1ae7db0_0 .net *"_ivl_8", 0 0, L_0x1aec0f0;  1 drivers
v0x1ae7ee0_0 .net "a", 0 0, L_0x1aec370;  1 drivers
v0x1ae7fa0_0 .net "b", 0 0, L_0x1aec4a0;  1 drivers
v0x1ae8060_0 .net "cin", 0 0, L_0x1aeba70;  alias, 1 drivers
v0x1ae8100_0 .net "cout", 0 0, L_0x1aec260;  alias, 1 drivers
v0x1ae8230_0 .net "sum", 0 0, L_0x1aebee0;  1 drivers
S_0x1ae83c0 .scope module, "fa2" "full_adder" 4 11, 4 15 0, S_0x1ae6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1aec600 .functor XOR 1, L_0x1aecb50, L_0x1aecc80, C4<0>, C4<0>;
L_0x1aec670 .functor XOR 1, L_0x1aec600, L_0x1aec260, C4<0>, C4<0>;
L_0x1aec770 .functor AND 1, L_0x1aecb50, L_0x1aecc80, C4<1>, C4<1>;
L_0x1aec7e0 .functor AND 1, L_0x1aecb50, L_0x1aec260, C4<1>, C4<1>;
L_0x1aec880 .functor OR 1, L_0x1aec770, L_0x1aec7e0, C4<0>, C4<0>;
L_0x1aec990 .functor AND 1, L_0x1aecc80, L_0x1aec260, C4<1>, C4<1>;
L_0x1aeca40 .functor OR 1, L_0x1aec880, L_0x1aec990, C4<0>, C4<0>;
v0x1ae8630_0 .net *"_ivl_0", 0 0, L_0x1aec600;  1 drivers
v0x1ae8710_0 .net *"_ivl_10", 0 0, L_0x1aec990;  1 drivers
v0x1ae87f0_0 .net *"_ivl_4", 0 0, L_0x1aec770;  1 drivers
v0x1ae88e0_0 .net *"_ivl_6", 0 0, L_0x1aec7e0;  1 drivers
v0x1ae89c0_0 .net *"_ivl_8", 0 0, L_0x1aec880;  1 drivers
v0x1ae8af0_0 .net "a", 0 0, L_0x1aecb50;  1 drivers
v0x1ae8bb0_0 .net "b", 0 0, L_0x1aecc80;  1 drivers
v0x1ae8c70_0 .net "cin", 0 0, L_0x1aec260;  alias, 1 drivers
v0x1ae8d10_0 .net "cout", 0 0, L_0x1aeca40;  alias, 1 drivers
v0x1ae8e40_0 .net "sum", 0 0, L_0x1aec670;  1 drivers
S_0x1ae8fd0 .scope module, "fa3" "full_adder" 4 12, 4 15 0, S_0x1ae6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1aecdf0 .functor XOR 1, L_0x1aed340, L_0x1aed470, C4<0>, C4<0>;
L_0x1aece60 .functor XOR 1, L_0x1aecdf0, L_0x1aeca40, C4<0>, C4<0>;
L_0x1aecf60 .functor AND 1, L_0x1aed340, L_0x1aed470, C4<1>, C4<1>;
L_0x1aecfd0 .functor AND 1, L_0x1aed340, L_0x1aeca40, C4<1>, C4<1>;
L_0x1aed070 .functor OR 1, L_0x1aecf60, L_0x1aecfd0, C4<0>, C4<0>;
L_0x1aed180 .functor AND 1, L_0x1aed470, L_0x1aeca40, C4<1>, C4<1>;
L_0x1aed230 .functor OR 1, L_0x1aed070, L_0x1aed180, C4<0>, C4<0>;
v0x1ae9210_0 .net *"_ivl_0", 0 0, L_0x1aecdf0;  1 drivers
v0x1ae9310_0 .net *"_ivl_10", 0 0, L_0x1aed180;  1 drivers
v0x1ae93f0_0 .net *"_ivl_4", 0 0, L_0x1aecf60;  1 drivers
v0x1ae94e0_0 .net *"_ivl_6", 0 0, L_0x1aecfd0;  1 drivers
v0x1ae95c0_0 .net *"_ivl_8", 0 0, L_0x1aed070;  1 drivers
v0x1ae96f0_0 .net "a", 0 0, L_0x1aed340;  1 drivers
v0x1ae97b0_0 .net "b", 0 0, L_0x1aed470;  1 drivers
v0x1ae9870_0 .net "cin", 0 0, L_0x1aeca40;  alias, 1 drivers
v0x1ae9910_0 .net "cout", 0 0, L_0x1aed230;  1 drivers
v0x1ae9a40_0 .net "sum", 0 0, L_0x1aece60;  1 drivers
S_0x1aea220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1aa1160;
 .timescale -12 -12;
E_0x1ab49f0 .event anyedge, v0x1aeab10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1aeab10_0;
    %nor/r;
    %assign/vec4 v0x1aeab10_0, 0;
    %wait E_0x1ab49f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ae6570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ab4540;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1ae6930_0, 0;
    %assign/vec4 v0x1ae6870_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1aa1160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aea9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aeab10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1aa1160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1aea9b0_0;
    %inv;
    %store/vec4 v0x1aea9b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1aa1160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ae6790_0, v0x1aeae60_0, v0x1aeaf20_0, v0x1aeafe0_0, v0x1aead20_0, v0x1aeac60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1aa1160;
T_5 ;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1aa1160;
T_6 ;
    %wait E_0x1ab4540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aeaa50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aeaa50_0, 4, 32;
    %load/vec4 v0x1aeadc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aeaa50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aeaa50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aeaa50_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1aead20_0;
    %load/vec4 v0x1aead20_0;
    %load/vec4 v0x1aeac60_0;
    %xor;
    %load/vec4 v0x1aead20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aeaa50_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1aeaa50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aeaa50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/m2014_q4j/iter0/response1/top_module.sv";
