# 4.5.2.3 Extended Double-Operand (Format I) Instructions

All 12 double-operand instructions have extended versions as listed in Table 4-13.

<a id="table-4-13"></a>

| Mnemonic     | Operands | Operation                       |  V  |  N  |  Z  |  C  |
| ------------ | -------- | ------------------------------- | --- | --- | --- | --- |
| MOVX(.B, .A)  | src, dst  | src → dst                     | –   | –   | –   | –   |
| ADDX(.B, .A)  | src, dst  | src + dst → dst               | \*  | \*  | \*  | \*  |
| ADDCX(.B, .A) | src, dst  | src + dst + C → dst           | \*  | \*  | \*  | \*  |
| SUBX(.B, .A)  | src, dst  | dst + (NOT src) + 1 → dst     | \*  | \*  | \*  | \*  |
| SUBCX(.B, .A) | src, dst  | dst + (NOT src) + C → dst     | \*  | \*  | \*  | \*  |
| CMPX(.B, .A)  | src, dst  | dst – src                     | \*  | \*  | \*  | \*  |
| DADDX(.B, .A) | src, dst  | src + dst + C → dst (decimal) | \*  | \*  | \*  | \*  |
| BITX(.B, .A)  | src, dst  | src AND dst                   | 0   | \*  | \*  | Z   |
| BICX(.B, .A)  | src, dst  | (NOT src) AND dst → dst       | –   | –   | –   | –   |
| BISX(.B, .A)  | src, dst  | src OR dst → dst              | –   | –   | –   | –   |
| XORX(.B, .A)  | src, dst  | src XOR dst → dst             | \*  | \*  | \*  | Z   |
| ANDX(.B, .A)  | src, dst  | src AND dst → dst             | 0   | \*  | \*  | Z   |

- \* = Status bit is affected.
- – = Status bit is not affected.
- 0 = Status bit is cleared.
- 1 = Status bit is set.

**Table 4-13. Extended Double-Operand Instructions**

The four possible addressing combinations for the extension word for Format I instructions are shown in Figure 4-29.

<a id="figure-4-29"></a>

> [!NOTE]
> Each row represents 1 word

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0   | 0   | 0   | 1   | 1   | 0   | 0   | ZC  | \#  | A/L | 0   | 0   | RC  | RC  | RC  | RC  |
| OC  | OC  | OC  | OC  | src | src | src | src | 0   | B/W | 0   | 0   | dst | dst | dst | dst |

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0   | 0   | 0   | 1   | 1   | S19 | S18 | S17 | S16 | A/L | 0   | 0   | 0   | 0   | 0   | 0   |
| OC  | OC  | OC  | OC  | src | src | src | src | Ad  | B/W | As  | As  | dst | dst | dst | dst |
| S15 | S14 | S13 | S12 | S11 | S10 | S9  | S8  | S7  | S6  | S5  | S4  | S3  | S2  | S1  | S0  |

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0   | 0   | 0   | 1   | 1   | 0   | 0   | 0   | 0   | A/L | 0   | 0   | D19 | D18 | D17 | D16 |
| OC  | OC  | OC  | OC  | src | src | src | src | Ad  | B/W | As  | As  | dst | dst | dst | dst |
| D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0   | 0   | 0   | 1   | 1   | S19 | S18 | S17 | S16 | A/L | 0   | 0   | D19 | D18 | D17 | D16 |
| OC  | OC  | OC  | OC  | src | src | src | src | Ad  | B/W | As  | As  | dst | dst | dst | dst |
| S15 | S14 | S13 | S12 | S11 | S10 | S9  | S8  | S7  | S6  | S5  | S4  | S3  | S2  | S1  | S0  |
| D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |

- OC - Opcode
- RC - Repetition Count
- Sx - Source Value<sub>bit</sub>
- Dx - Destination Value<sub>bit</bit>

**Figure 4-29. Extended Format I Instruction Formats**

If the 20-bit address of a source or destination operand is located in memory, not in a CPU register, then two words are used for this operand as shown in Figure 4-30.

<a id="figure-4-30"></a>

| Address<br>Space | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| ---------------- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Address + 2      | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | D19 | D18 | D17 | D16 |
| Address          | O15 | O14 | O13 | O12 | O11 | O10 | O9  | O8  | O7  | O6  | O5  | O4  | O3  | O2  | O1  | O0  |

- Dx - Destination Value<sub>bit</bit>
- Ox - Operand LSB<sub>bit</sub>

**Figure 4-30. 20-Bit Addresses in Memory**
