# Training Program 2022-23 for Verilog HDL
## Task 1
### Description  
  Completed tool installation (iverilog and gtkwave)  
  Ran the sample files for a full adder module  
### Result
  The outputs were verified for different values of inputs
  
  ## Task 2
  ### Description
    Wrote and executed a verilog code for a 2 bit full adder and observed the ouputs on gtkwave simulator  
    Studied the various operators of Verilog
