$date
	Wed Nov 26 00:39:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_branch_unit $end
$var wire 1 ! branch_taken $end
$var parameter 5 " BR_EQ $end
$var parameter 5 # BR_GE $end
$var parameter 5 $ BR_GEU $end
$var parameter 5 % BR_LT $end
$var parameter 5 & BR_LTU $end
$var parameter 5 ' BR_NE $end
$var parameter 5 ( BR_NOP $end
$var reg 5 ) BrOp [4:0] $end
$var reg 32 * ru_X1 [31:0] $end
$var reg 32 + ru_X2 [31:0] $end
$scope module dut $end
$var wire 5 , BrOp [4:0] $end
$var wire 32 - ru_X1 [31:0] $end
$var wire 32 . ru_X2 [31:0] $end
$var wire 1 / is_not_equal $end
$var wire 1 0 is_lt_unsigned $end
$var wire 1 1 is_lt_signed $end
$var wire 1 2 is_ge_unsigned $end
$var wire 1 3 is_ge_signed $end
$var wire 1 4 is_equal $end
$var parameter 5 5 BR_EQ $end
$var parameter 5 6 BR_GE $end
$var parameter 5 7 BR_GEU $end
$var parameter 5 8 BR_LT $end
$var parameter 5 9 BR_LTU $end
$var parameter 5 : BR_NE $end
$var parameter 5 ; BR_NOP $end
$var reg 1 ! branch_taken $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 ;
b10 :
b101 9
b11 8
b110 7
b100 6
b1 5
b0 (
b10 '
b101 &
b11 %
b110 $
b100 #
b1 "
$end
#0
$dumpvars
14
13
12
01
00
0/
b1010 .
b1010 -
b1 ,
b1010 +
b1010 *
b1 )
1!
$end
#1000
0!
04
1/
11
03
10
02
b1011 +
b1011 .
#2000
1!
b10 )
b10 ,
#3000
b11 )
b11 ,
b1 +
b1 .
00
12
b11111111111111111111111111111111 *
b11111111111111111111111111111111 -
#4000
0!
b100 )
b100 ,
#5000
1!
b101 )
b101 ,
10
02
b11111111111111111111111111111111 +
b11111111111111111111111111111111 .
04
1/
01
13
b1 *
b1 -
#6000
b110 )
b110 ,
11
03
b1 +
b1 .
04
1/
00
12
b11111111111111111111111111111111 *
b11111111111111111111111111111111 -
#12000
