Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 11:10:49 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_utilization -file usp_rf_data_converter_0_example_design_utilization_placed.rpt -pb usp_rf_data_converter_0_example_design_utilization_placed.pb
| Design       : usp_rf_data_converter_0_example_design
| Device       : xczu48dr-fsvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 6399 |     0 |          0 |    425280 |  1.50 |
|   LUT as Logic             | 6206 |     0 |          0 |    425280 |  1.46 |
|   LUT as Memory            |  193 |     0 |          0 |    213600 |  0.09 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  193 |     0 |            |           |       |
| CLB Registers              | 6507 |     0 |          0 |    850560 |  0.77 |
|   Register as Flip Flop    | 6507 |     0 |          0 |    850560 |  0.77 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   36 |     0 |          0 |     53160 |  0.07 |
| F7 Muxes                   |  106 |     0 |          0 |    212640 |  0.05 |
| F8 Muxes                   |   12 |     0 |          0 |    106320 |  0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 93    |          Yes |           - |        Reset |
| 514   |          Yes |         Set |            - |
| 5900  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1332 |     0 |          0 |     53160 |  2.51 |
|   CLBL                                     |  650 |     0 |            |           |       |
|   CLBM                                     |  682 |     0 |            |           |       |
| LUT as Logic                               | 6206 |     0 |          0 |    425280 |  1.46 |
|   using O5 output only                     |   96 |       |            |           |       |
|   using O6 output only                     | 4711 |       |            |           |       |
|   using O5 and O6                          | 1399 |       |            |           |       |
| LUT as Memory                              |  193 |     0 |          0 |    213600 |  0.09 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |  193 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  129 |       |            |           |       |
|     using O5 and O6                        |   64 |       |            |           |       |
| CLB Registers                              | 6507 |     0 |          0 |    850560 |  0.77 |
|   Register driven from within the CLB      | 2410 |       |            |           |       |
|   Register driven from outside the CLB     | 4097 |       |            |           |       |
|     LUT in front of the register is unused | 1913 |       |            |           |       |
|     LUT in front of the register is used   | 2184 |       |            |           |       |
| Unique Control Sets                        |  492 |       |          0 |    106320 |  0.46 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    8 |     0 |          0 |      1080 |  0.74 |
|   RAMB36/FIFO*    |    8 |     0 |          0 |      1080 |  0.74 |
|     RAMB36E2 only |    8 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      2160 |  0.00 |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  129 |     0 |          0 |       347 | 37.18 |
| HPIOB_M          |   66 |     0 |          0 |       138 | 47.83 |
|   INPUT          |   45 |       |            |           |       |
|   OUTPUT         |   21 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   62 |     0 |          0 |       138 | 44.93 |
|   INPUT          |   41 |       |            |           |       |
|   OUTPUT         |   21 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    1 |     0 |          0 |        24 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       696 |  0.43 |
|   BUFGCE             |    3 |     0 |          0 |       216 |  1.39 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    0 |     0 |          0 |         1 |   0.00 |
| RFADC           |    4 |     4 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     4 |          0 |         4 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5900 |            Register |
| LUT6     | 3245 |                 CLB |
| LUT5     | 1167 |                 CLB |
| LUT4     | 1106 |                 CLB |
| LUT3     | 1012 |                 CLB |
| LUT2     |  831 |                 CLB |
| FDSE     |  514 |            Register |
| LUT1     |  244 |                 CLB |
| SRL16E   |  129 |                 CLB |
| SRLC32E  |  128 |                 CLB |
| MUXF7    |  106 |                 CLB |
| FDCE     |   93 |            Register |
| INBUF    |   87 |                 I/O |
| IBUFCTRL |   87 |              Others |
| OBUF     |   42 |                 I/O |
| CARRY8   |   36 |                 CLB |
| MUXF8    |   12 |                 CLB |
| RAMB36E2 |    8 |            BLOCKRAM |
| RFDAC    |    4 |            Advanced |
| RFADC    |    4 |            Advanced |
| BUFGCE   |    3 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| rfdc_ex_usp_rf_data_converter_0_0 |    1 |
| rfdc_ex_smartconnect_0_0          |    1 |
| rfdc_ex_dac_source_i_0            |    1 |
| rfdc_ex_adc_sink_i_0              |    1 |
+-----------------------------------+------+


