Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun  2 17:58:10 2020
| Host         : SERVE-COD running 64-bit unknown
| Command      : report_utilization -file /home/ucas/prj4-XinyiYuan/hardware/scripts/../vivado_out/impl_rpt/post_route_util.rpt
| Design       : cpu_fpga
| Device       : xczu2egsfva625-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  7605 |  2296 |     47232 | 16.10 |
|   LUT as Logic             |  7204 |  2123 |     47232 | 15.25 |
|   LUT as Memory            |   401 |   173 |     28800 |  1.39 |
|     LUT as Distributed RAM |   192 |     0 |           |       |
|     LUT as Shift Register  |   209 |   173 |           |       |
| CLB Registers              | 11163 |  2879 |     94464 | 11.82 |
|   Register as Flip Flop    | 11163 |  2879 |     94464 | 11.82 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |    29 |     4 |      8820 |  0.33 |
| F7 Muxes                   |   272 |    11 |     35280 |  0.77 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 156   |          Yes |           - |          Set |
| 187   |          Yes |           - |        Reset |
| 613   |          Yes |         Set |            - |
| 10207 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2047 |     0 |      8820 | 23.21 |
|   CLBL                                     |  1309 |     0 |           |       |
|   CLBM                                     |   738 |     0 |           |       |
| LUT as Logic                               |  7204 |  2123 |     47232 | 15.25 |
|   using O5 output only                     |   221 |       |           |       |
|   using O6 output only                     |  5655 |       |           |       |
|   using O5 and O6                          |  1328 |       |           |       |
| LUT as Memory                              |   401 |   173 |     28800 |  1.39 |
|   LUT as Distributed RAM                   |   192 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   192 |       |           |       |
|   LUT as Shift Register                    |   209 |   173 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   201 |       |           |       |
|     using O5 and O6                        |     8 |       |           |       |
| CLB Registers                              | 11163 |     0 |     94464 | 11.82 |
|   Register driven from within the CLB      |  4723 |       |           |       |
|   Register driven from outside the CLB     |  6440 |       |           |       |
|     LUT in front of the register is unused |  5443 |       |           |       |
|     LUT in front of the register is used   |   997 |       |           |       |
| Unique Control Sets                        |   458 |       |     17640 |  2.60 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       150 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       150 |  0.00 |
|   RAMB18       |    0 |     0 |       300 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       180 |  0.00 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     2 |       196 |  1.53 |
|   BUFGCE             |    2 |     1 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     1 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     1 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 10207 |            Register |
| LUT6       |  2996 |                 CLB |
| LUT5       |  1985 |                 CLB |
| LUT3       |  1502 |                 CLB |
| LUT4       |   964 |                 CLB |
| LUT2       |   854 |                 CLB |
| FDSE       |   613 |            Register |
| RAMD32     |   336 |                 CLB |
| MUXF7      |   272 |                 CLB |
| LUT1       |   231 |                 CLB |
| FDCE       |   187 |            Register |
| SRLC32E    |   168 |                 CLB |
| FDPE       |   156 |            Register |
| SRL16E     |    49 |                 CLB |
| RAMS32     |    48 |                 CLB |
| CARRY8     |    29 |                 CLB |
| BUFGCE     |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| cpu_top  |    1 |
+----------+------+


