m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga
vamax_bmin
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1700514633
!i10b 1
!s100 WjXMf7g_WAibCE>m92dS10
IXVJ_25KgN3Y@97Z5NhceX2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 boid_xcel_helper_sv_unit
S1
Z4 dC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog
Z5 w1700512017
Z6 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv
Z7 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv
L0 33
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1700514632.000000
Z10 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vboid_accelerator
R0
Z14 !s110 1700514632
!i10b 1
!s100 [>li3HJ=PB[Yki:8<AoK^0
ISl`<`AYe:?3J98KAZ>Pk]2
R2
Z15 !s105 boid_accelerator_sv_unit
S1
R4
w1700249995
Z16 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv
Z17 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv
L0 1
R8
r1
!s85 0
31
R9
Z18 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv|
Z19 !s90 -reportprogress|300|-work|boid_accelerator|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv|
!i113 1
Z20 o-work boid_accelerator -sv
R13
vd_reg
R0
R1
!i10b 1
!s100 [Bn1mhMVQ><d70nJkNiW82
ID60:8OeBQPjKg^>;Sb@Sz0
R2
R3
S1
R4
R5
R6
R7
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vfall_edge_detector
R0
R1
!i10b 1
!s100 fWN<UmXR2W[dAA^k=H]4Z0
I:2l0c2fLcoOQJZKHgE0O:3
R2
R3
S1
R4
R5
R6
R7
L0 88
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vfix15_mul
R0
R1
!i10b 1
!s100 Qge4@QENg8c;Ndn8aS3:Q2
I^al[AUbPg];X57=Z24m3o3
R2
R3
S1
R4
R5
R6
R7
L0 22
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vHexDigit
R14
!i10b 1
!s100 FCA7Ee`D@EaGdW4_hN_hC0
I;V<I<ggjPdBQEEd=XYX4J0
R2
R4
w1697052319
8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v
L0 3
R8
r1
!s85 0
31
R9
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v|
!i113 1
o-work work
R13
n@hex@digit
vlut_32_divider
R0
R1
!i10b 1
!s100 KbKe7;[CGhD9U_YPMd5dn0
IoO2f6037cjGoB4[oKnU?Q3
R2
R3
S1
R4
R5
R6
R7
L0 126
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vregister_test_mem_wrapper
R0
R1
!i10b 1
!s100 4TP6k:nYg[d_74R27oGSm1
IhIQ<D_]Oz;NnOFfFVf]`L3
R2
Z21 !s105 boid_xcel_mem_sv_unit
S1
R4
Z22 w1700514618
Z23 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
Z24 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
L0 140
R8
r1
!s85 0
31
Z25 !s108 1700514633.000000
Z26 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv|
Z27 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv|
!i113 1
R12
R13
vregister_test_memory
R0
R1
!i10b 1
!s100 `<4zH7KbB2i75dT;z^0E73
IXPWVJW<7aO1ejHUIlO_dl2
R2
R21
S1
R4
R22
R23
R24
L0 1
R8
r1
!s85 0
31
R25
R26
R27
!i113 1
R12
R13
vtestbench
R0
R14
!i10b 1
!s100 V`DZOl^b1GLDSVGF=F<JM0
I18<1n5]6JXJoInmdY_T^72
R2
!s105 testbench_sv_unit
S1
R4
w1700509798
8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv
L0 3
R8
r1
!s85 0
31
R9
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv|
!s90 -reportprogress|300|-work|boid_accelerator|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv|
!i113 1
R20
R13
vxcel_ctrl
R0
R1
!i10b 1
!s100 JHbbI3E2hORY0K=I<BaRN0
IkJ]zg9D1zeIXK<<g[2LK53
R2
!s105 boid_xcel_ctrl_sv_unit
S1
R4
w1700255056
8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv
L0 2
R8
r1
!s85 0
31
R25
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv|
!i113 1
R12
R13
vxcel_dp
R0
R1
!i10b 1
!s100 O4A^7[kn60k`<oU[GGfQ63
IO8;S]5^T1jne6l`66@HJn1
R2
Z28 !s105 boid_xcel_dp_sv_unit
S1
R4
Z29 w1700511846
Z30 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv
Z31 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv
L0 1
R8
r1
!s85 0
31
R25
Z32 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv|
Z33 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv|
!i113 1
R12
R13
vxy_bound_check
R0
!s110 1699299252
!i10b 1
!s100 01UOGlQf_P9DX9j6_?F8F0
IZN1`E`Acm=8^hKh:2zUXH0
R2
R15
S1
R4
w1699299246
R16
R17
L0 202
R8
r1
!s85 0
31
!s108 1699299252.000000
R18
R19
!i113 1
R20
R13
vxy_sep_chk
R0
R1
!i10b 1
!s100 M?Mi:;Gf@[AjV`b<DBFZz2
IGNbaRo=@]V3;dKndz;Xnb2
R2
R28
S1
R4
R29
R30
R31
L0 292
R8
r1
!s85 0
31
R25
R32
R33
!i113 1
R12
R13
vxy_writeback
R0
R1
!i10b 1
!s100 YdPeQa=EXe:gJl;6^G:NY0
I0WU[AJBkebnW6]XVg=:TX1
R2
R28
S1
R4
R29
R30
R31
L0 392
R8
r1
!s85 0
31
R25
R32
R33
!i113 1
R12
R13
vzero_pad_fix15
R0
R1
!i10b 1
!s100 G1dbd<lcTCMIA625^iX@S3
I0azm@1TVK4Mj444_D]<W>0
R2
R3
S1
R4
R5
R6
R7
L0 110
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
