// Seed: 4266440907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1;
  id_21(
      1, 1'b0, 1
  );
  assign id_13 = 1;
  generate
    if (id_16 || id_7) begin
      assign id_13 = 1;
    end else begin : id_22
      wire id_23;
      id_24(
          1
      );
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
  module_0(
      id_3,
      id_6,
      id_6,
      id_1,
      id_4,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_1,
      id_8,
      id_6,
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_4,
      id_4
  );
endmodule
