/*
 *  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/

/**
 *  \file   hw_l4per_prm.h
 *
 *  \brief  Register-level header file for PRCM
 *
**/

#ifndef HW_L4PER_PRM_H_
#define HW_L4PER_PRM_H_

#ifdef __cplusplus
extern "C"
{
#endif


/****************************************************************************************************
* Register Definitions
****************************************************************************************************/
#define PM_L4PER_PWRSTCTRL                                      (0x0U)
#define PM_L4PER_PWRSTST                                        (0x4U)
#define RM_L4PER2_L4PER2_CONTEXT                                (0xcU)
#define RM_L4PER3_L4PER3_CONTEXT                                (0x14U)
#define RM_L4PER2_PRUSS1_CONTEXT                                (0x1cU)
#define RM_L4PER2_PRUSS2_CONTEXT                                (0x24U)
#define PM_L4PER_TIMER10_WKDEP                                  (0x28U)
#define RM_L4PER_TIMER10_CONTEXT                                (0x2cU)
#define PM_L4PER_TIMER11_WKDEP                                  (0x30U)
#define RM_L4PER_TIMER11_CONTEXT                                (0x34U)
#define PM_L4PER_TIMER2_WKDEP                                   (0x38U)
#define RM_L4PER_TIMER2_CONTEXT                                 (0x3cU)
#define PM_L4PER_TIMER3_WKDEP                                   (0x40U)
#define RM_L4PER_TIMER3_CONTEXT                                 (0x44U)
#define PM_L4PER_TIMER4_WKDEP                                   (0x48U)
#define RM_L4PER_TIMER4_CONTEXT                                 (0x4cU)
#define PM_L4PER_TIMER9_WKDEP                                   (0x50U)
#define RM_L4PER_TIMER9_CONTEXT                                 (0x54U)
#define RM_L4PER_ELM_CONTEXT                                    (0x5cU)
#define PM_L4PER_GPIO2_WKDEP                                    (0x60U)
#define RM_L4PER_GPIO2_CONTEXT                                  (0x64U)
#define PM_L4PER_GPIO3_WKDEP                                    (0x68U)
#define RM_L4PER_GPIO3_CONTEXT                                  (0x6cU)
#define PM_L4PER_GPIO4_WKDEP                                    (0x70U)
#define RM_L4PER_GPIO4_CONTEXT                                  (0x74U)
#define PM_L4PER_GPIO5_WKDEP                                    (0x78U)
#define RM_L4PER_GPIO5_CONTEXT                                  (0x7cU)
#define PM_L4PER_GPIO6_WKDEP                                    (0x80U)
#define RM_L4PER_GPIO6_CONTEXT                                  (0x84U)
#define RM_L4PER_HDQ1W_CONTEXT                                  (0x8cU)
#define RM_L4PER2_PWMSS2_CONTEXT                                (0x94U)
#define RM_L4PER2_PWMSS3_CONTEXT                                (0x9cU)
#define PM_L4PER_I2C1_WKDEP                                     (0xa0U)
#define RM_L4PER_I2C1_CONTEXT                                   (0xa4U)
#define PM_L4PER_I2C2_WKDEP                                     (0xa8U)
#define RM_L4PER_I2C2_CONTEXT                                   (0xacU)
#define PM_L4PER_I2C3_WKDEP                                     (0xb0U)
#define RM_L4PER_I2C3_CONTEXT                                   (0xb4U)
#define PM_L4PER_I2C4_WKDEP                                     (0xb8U)
#define RM_L4PER_I2C4_CONTEXT                                   (0xbcU)
#define RM_L4PER_L4PER1_CONTEXT                                 (0xc0U)
#define RM_L4PER2_PWMSS1_CONTEXT                                (0xc4U)
#define PM_L4PER_TIMER13_WKDEP                                  (0xc8U)
#define RM_L4PER3_TIMER13_CONTEXT                               (0xccU)
#define PM_L4PER_TIMER14_WKDEP                                  (0xd0U)
#define RM_L4PER3_TIMER14_CONTEXT                               (0xd4U)
#define PM_L4PER_TIMER15_WKDEP                                  (0xd8U)
#define RM_L4PER3_TIMER15_CONTEXT                               (0xdcU)
#define PM_L4PER_MCSPI1_WKDEP                                   (0xf0U)
#define RM_L4PER_MCSPI1_CONTEXT                                 (0xf4U)
#define PM_L4PER_MCSPI2_WKDEP                                   (0xf8U)
#define RM_L4PER_MCSPI2_CONTEXT                                 (0xfcU)
#define PM_L4PER_MCSPI3_WKDEP                                   (0x100U)
#define RM_L4PER_MCSPI3_CONTEXT                                 (0x104U)
#define PM_L4PER_MCSPI4_WKDEP                                   (0x108U)
#define RM_L4PER_MCSPI4_CONTEXT                                 (0x10cU)
#define PM_L4PER_GPIO7_WKDEP                                    (0x110U)
#define RM_L4PER_GPIO7_CONTEXT                                  (0x114U)
#define PM_L4PER_GPIO8_WKDEP                                    (0x118U)
#define RM_L4PER_GPIO8_CONTEXT                                  (0x11cU)
#define PM_L4PER_MMC3_WKDEP                                     (0x120U)
#define RM_L4PER_MMC3_CONTEXT                                   (0x124U)
#define PM_L4PER_MMC4_WKDEP                                     (0x128U)
#define RM_L4PER_MMC4_CONTEXT                                   (0x12cU)
#define PM_L4PER_TIMER16_WKDEP                                  (0x130U)
#define RM_L4PER3_TIMER16_CONTEXT                               (0x134U)
#define PM_L4PER2_QSPI_WKDEP                                    (0x138U)
#define RM_L4PER2_QSPI_CONTEXT                                  (0x13cU)
#define PM_L4PER_UART1_WKDEP                                    (0x140U)
#define RM_L4PER_UART1_CONTEXT                                  (0x144U)
#define PM_L4PER_UART2_WKDEP                                    (0x148U)
#define RM_L4PER_UART2_CONTEXT                                  (0x14cU)
#define PM_L4PER_UART3_WKDEP                                    (0x150U)
#define RM_L4PER_UART3_CONTEXT                                  (0x154U)
#define PM_L4PER_UART4_WKDEP                                    (0x158U)
#define RM_L4PER_UART4_CONTEXT                                  (0x15cU)
#define PM_L4PER2_MCASP2_WKDEP                                  (0x160U)
#define RM_L4PER2_MCASP2_CONTEXT                                (0x164U)
#define PM_L4PER2_MCASP3_WKDEP                                  (0x168U)
#define RM_L4PER2_MCASP3_CONTEXT                                (0x16cU)
#define PM_L4PER_UART5_WKDEP                                    (0x170U)
#define RM_L4PER_UART5_CONTEXT                                  (0x174U)
#define PM_L4PER2_MCASP5_WKDEP                                  (0x178U)
#define RM_L4PER2_MCASP5_CONTEXT                                (0x17cU)
#define PM_L4PER2_MCASP6_WKDEP                                  (0x180U)
#define RM_L4PER2_MCASP6_CONTEXT                                (0x184U)
#define PM_L4PER2_MCASP7_WKDEP                                  (0x188U)
#define RM_L4PER2_MCASP7_CONTEXT                                (0x18cU)
#define PM_L4PER2_MCASP8_WKDEP                                  (0x190U)
#define RM_L4PER2_MCASP8_CONTEXT                                (0x194U)
#define PM_L4PER2_MCASP4_WKDEP                                  (0x198U)
#define RM_L4PER2_MCASP4_CONTEXT                                (0x19cU)
#define RM_L4SEC_AES1_CONTEXT                                   (0x1a4U)
#define RM_L4SEC_AES2_CONTEXT                                   (0x1acU)
#define RM_L4SEC_DES3DES_CONTEXT                                (0x1b4U)
#define RM_L4SEC_FPKA_CONTEXT                                   (0x1bcU)
#define RM_L4SEC_RNG_CONTEXT                                    (0x1c4U)
#define RM_L4SEC_SHA2MD51_CONTEXT                               (0x1ccU)
#define PM_L4PER2_UART7_WKDEP                                   (0x1d0U)
#define RM_L4PER2_UART7_CONTEXT                                 (0x1d4U)
#define RM_L4SEC_DMA_CRYPTO_CONTEXT                             (0x1dcU)
#define PM_L4PER2_UART8_WKDEP                                   (0x1e0U)
#define RM_L4PER2_UART8_CONTEXT                                 (0x1e4U)
#define PM_L4PER2_UART9_WKDEP                                   (0x1e8U)
#define RM_L4PER2_UART9_CONTEXT                                 (0x1ecU)
#define PM_L4PER2_DCAN2_WKDEP                                   (0x1f0U)
#define RM_L4PER2_DCAN2_CONTEXT                                 (0x1f4U)
#define RM_L4SEC_SHA2MD52_CONTEXT                               (0x1fcU)


/****************************************************************************************************
* Field Definition Macros
****************************************************************************************************/

#define PM_L4PER_PWRSTCTRL_NONRETAINED_BANK_RETSTATE_SHIFT      (9U)
#define PM_L4PER_PWRSTCTRL_NONRETAINED_BANK_RETSTATE_MASK       (0x00000200U)
#define PM_L4PER_PWRSTCTRL_NONRETAINED_BANK_RETSTATE_MEM_OFF     (0U)

#define PM_L4PER_PWRSTCTRL_NONRETAINED_BANK_ONSTATE_SHIFT       (18U)
#define PM_L4PER_PWRSTCTRL_NONRETAINED_BANK_ONSTATE_MASK        (0x000c0000U)
#define PM_L4PER_PWRSTCTRL_NONRETAINED_BANK_ONSTATE_MEM_ON       (3U)

#define PM_L4PER_PWRSTCTRL_RETAINED_BANK_RETSTATE_SHIFT         (8U)
#define PM_L4PER_PWRSTCTRL_RETAINED_BANK_RETSTATE_MASK          (0x00000100U)
#define PM_L4PER_PWRSTCTRL_RETAINED_BANK_RETSTATE_MEM_RET        (1U)

#define PM_L4PER_PWRSTCTRL_RETAINED_BANK_ONSTATE_SHIFT          (16U)
#define PM_L4PER_PWRSTCTRL_RETAINED_BANK_ONSTATE_MASK           (0x00030000U)
#define PM_L4PER_PWRSTCTRL_RETAINED_BANK_ONSTATE_MEM_ON          (3U)

#define PM_L4PER_PWRSTCTRL_LOGICRETSTATE_SHIFT                  (2U)
#define PM_L4PER_PWRSTCTRL_LOGICRETSTATE_MASK                   (0x00000004U)
#define PM_L4PER_PWRSTCTRL_LOGICRETSTATE_LOGIC_RET               (1U)
#define PM_L4PER_PWRSTCTRL_LOGICRETSTATE_LOGIC_OFF               (0U)

#define PM_L4PER_PWRSTCTRL_LOWPOWERSTATECHANGE_SHIFT            (4U)
#define PM_L4PER_PWRSTCTRL_LOWPOWERSTATECHANGE_MASK             (0x00000010U)
#define PM_L4PER_PWRSTCTRL_LOWPOWERSTATECHANGE_EN                (1U)
#define PM_L4PER_PWRSTCTRL_LOWPOWERSTATECHANGE_DIS               (0U)

#define PM_L4PER_PWRSTCTRL_POWERSTATE_SHIFT                     (0U)
#define PM_L4PER_PWRSTCTRL_POWERSTATE_MASK                      (0x00000003U)
#define PM_L4PER_PWRSTCTRL_POWERSTATE_RESERVED                   (0U)
#define PM_L4PER_PWRSTCTRL_POWERSTATE_INACT                      (2U)
#define PM_L4PER_PWRSTCTRL_POWERSTATE_RET                        (1U)
#define PM_L4PER_PWRSTCTRL_POWERSTATE_ON                         (3U)

#define PM_L4PER_PWRSTST_INTRANSITION_SHIFT                     (20U)
#define PM_L4PER_PWRSTST_INTRANSITION_MASK                      (0x00100000U)
#define PM_L4PER_PWRSTST_INTRANSITION_NO                         (0U)
#define PM_L4PER_PWRSTST_INTRANSITION_ONGOING                    (1U)

#define PM_L4PER_PWRSTST_LOGICSTATEST_SHIFT                     (2U)
#define PM_L4PER_PWRSTST_LOGICSTATEST_MASK                      (0x00000004U)
#define PM_L4PER_PWRSTST_LOGICSTATEST_ON                         (1U)
#define PM_L4PER_PWRSTST_LOGICSTATEST_OFF                        (0U)

#define PM_L4PER_PWRSTST_RETAINED_BANK_STATEST_SHIFT            (4U)
#define PM_L4PER_PWRSTST_RETAINED_BANK_STATEST_MASK             (0x00000030U)
#define PM_L4PER_PWRSTST_RETAINED_BANK_STATEST_MEM_ON            (3U)
#define PM_L4PER_PWRSTST_RETAINED_BANK_STATEST_MEM_RET           (1U)
#define PM_L4PER_PWRSTST_RETAINED_BANK_STATEST_MEM_OFF           (0U)
#define PM_L4PER_PWRSTST_RETAINED_BANK_STATEST_RESERVED          (2U)

#define PM_L4PER_PWRSTST_NONRETAINED_BANK_STATEST_SHIFT         (6U)
#define PM_L4PER_PWRSTST_NONRETAINED_BANK_STATEST_MASK          (0x000000c0U)
#define PM_L4PER_PWRSTST_NONRETAINED_BANK_STATEST_MEM_ON         (3U)
#define PM_L4PER_PWRSTST_NONRETAINED_BANK_STATEST_RESERVED1      (1U)
#define PM_L4PER_PWRSTST_NONRETAINED_BANK_STATEST_MEM_OFF        (0U)
#define PM_L4PER_PWRSTST_NONRETAINED_BANK_STATEST_RESERVED       (2U)

#define PM_L4PER_PWRSTST_POWERSTATEST_SHIFT                     (0U)
#define PM_L4PER_PWRSTST_POWERSTATEST_MASK                      (0x00000003U)
#define PM_L4PER_PWRSTST_POWERSTATEST_ON                         (3U)
#define PM_L4PER_PWRSTST_POWERSTATEST_RESERVED                   (0U)
#define PM_L4PER_PWRSTST_POWERSTATEST_RET                        (1U)
#define PM_L4PER_PWRSTST_POWERSTATEST_INACTIVE                   (2U)

#define PM_L4PER_PWRSTST_LASTPOWERSTATEENTERED_SHIFT            (24U)
#define PM_L4PER_PWRSTST_LASTPOWERSTATEENTERED_MASK             (0x03000000U)
#define PM_L4PER_PWRSTST_LASTPOWERSTATEENTERED_ON                (3U)
#define PM_L4PER_PWRSTST_LASTPOWERSTATEENTERED_OFF               (0U)
#define PM_L4PER_PWRSTST_LASTPOWERSTATEENTERED_RET               (1U)
#define PM_L4PER_PWRSTST_LASTPOWERSTATEENTERED_INACTIVE          (2U)

#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_RFF_SHIFT          (1U)
#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_RFF_MASK           (0x00000002U)
#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_RFF_LOST            (1U)
#define RM_L4PER2_L4PER2_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED      (0U)

#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_RFF_SHIFT          (1U)
#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_RFF_MASK           (0x00000002U)
#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_RFF_LOST            (1U)
#define RM_L4PER3_L4PER3_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED      (0U)

#define RM_L4PER2_PRUSS1_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_PRUSS1_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_PRUSS1_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_PRUSS1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define RM_L4PER2_PRUSS1_CONTEXT_LOSTMEM_PRUSS1_BANK_SHIFT      (8U)
#define RM_L4PER2_PRUSS1_CONTEXT_LOSTMEM_PRUSS1_BANK_MASK       (0x00000100U)
#define RM_L4PER2_PRUSS1_CONTEXT_LOSTMEM_PRUSS1_BANK_LOST        (1U)
#define RM_L4PER2_PRUSS1_CONTEXT_LOSTMEM_PRUSS1_BANK_MAINTAINED  (0U)

#define RM_L4PER2_PRUSS2_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_PRUSS2_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_PRUSS2_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_PRUSS2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define RM_L4PER2_PRUSS2_CONTEXT_LOSTMEM_PRUSS2_BANK_SHIFT      (8U)
#define RM_L4PER2_PRUSS2_CONTEXT_LOSTMEM_PRUSS2_BANK_MASK       (0x00000100U)
#define RM_L4PER2_PRUSS2_CONTEXT_LOSTMEM_PRUSS2_BANK_LOST        (1U)
#define RM_L4PER2_PRUSS2_CONTEXT_LOSTMEM_PRUSS2_BANK_MAINTAINED  (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_MPU_SHIFT        (0U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_MPU_MASK         (0x00000001U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_MPU_ENABLED       (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_MPU_DISABLED      (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU2_SHIFT       (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU2_MASK        (0x00000002U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU2_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU2_DISABLED     (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP1_SHIFT       (2U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP1_MASK        (0x00000004U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP1_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP1_DISABLED     (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU1_SHIFT       (4U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU1_MASK        (0x00000010U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU1_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_IPU1_DISABLED     (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP2_SHIFT       (5U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP2_MASK        (0x00000020U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP2_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_DSP2_DISABLED     (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE1_SHIFT       (6U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE1_MASK        (0x00000040U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE1_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE1_DISABLED     (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE2_SHIFT       (7U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE2_MASK        (0x00000080U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE2_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE2_DISABLED     (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE3_SHIFT       (8U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE3_MASK        (0x00000100U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE3_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE3_DISABLED     (0U)

#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE4_SHIFT       (9U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE4_MASK        (0x00000200U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE4_ENABLED      (1U)
#define PM_L4PER_TIMER10_WKDEP_WKUPDEP_TIMER10_EVE4_DISABLED     (0U)

#define RM_L4PER_TIMER10_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER_TIMER10_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER_TIMER10_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER_TIMER10_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_MPU_SHIFT        (0U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_MPU_MASK         (0x00000001U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_MPU_ENABLED       (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_MPU_DISABLED      (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU2_SHIFT       (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU2_MASK        (0x00000002U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU2_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU2_DISABLED     (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP1_SHIFT       (2U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP1_MASK        (0x00000004U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP1_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP1_DISABLED     (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU1_SHIFT       (4U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU1_MASK        (0x00000010U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU1_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_IPU1_DISABLED     (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP2_SHIFT       (5U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP2_MASK        (0x00000020U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP2_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_DSP2_DISABLED     (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE1_SHIFT       (6U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE1_MASK        (0x00000040U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE1_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE1_DISABLED     (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE2_SHIFT       (7U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE2_MASK        (0x00000080U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE2_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE2_DISABLED     (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE3_SHIFT       (8U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE3_MASK        (0x00000100U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE3_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE3_DISABLED     (0U)

#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE4_SHIFT       (9U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE4_MASK        (0x00000200U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE4_ENABLED      (1U)
#define PM_L4PER_TIMER11_WKDEP_WKUPDEP_TIMER11_EVE4_DISABLED     (0U)

#define RM_L4PER_TIMER11_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER_TIMER11_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER_TIMER11_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER_TIMER11_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_MPU_SHIFT          (0U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_MPU_MASK           (0x00000001U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_MPU_ENABLED         (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_MPU_DISABLED        (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU2_SHIFT         (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU2_MASK          (0x00000002U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU2_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU2_DISABLED       (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP1_SHIFT         (2U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP1_MASK          (0x00000004U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP1_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP1_DISABLED       (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU1_SHIFT         (4U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU1_MASK          (0x00000010U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU1_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_IPU1_DISABLED       (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP2_SHIFT         (5U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP2_MASK          (0x00000020U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP2_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_DSP2_DISABLED       (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE1_SHIFT         (6U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE1_MASK          (0x00000040U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE1_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE1_DISABLED       (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE2_SHIFT         (7U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE2_MASK          (0x00000080U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE2_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE2_DISABLED       (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE3_SHIFT         (8U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE3_MASK          (0x00000100U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE3_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE3_DISABLED       (0U)

#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE4_SHIFT         (9U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE4_MASK          (0x00000200U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE4_ENABLED        (1U)
#define PM_L4PER_TIMER2_WKDEP_WKUPDEP_TIMER2_EVE4_DISABLED       (0U)

#define RM_L4PER_TIMER2_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_TIMER2_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_TIMER2_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_TIMER2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_MPU_SHIFT          (0U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_MPU_MASK           (0x00000001U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_MPU_ENABLED         (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_MPU_DISABLED        (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU2_SHIFT         (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU2_MASK          (0x00000002U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU2_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU2_DISABLED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP1_SHIFT         (2U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP1_MASK          (0x00000004U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP1_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP1_DISABLED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU1_SHIFT         (4U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU1_MASK          (0x00000010U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU1_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_IPU1_DISABLED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP2_SHIFT         (5U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP2_MASK          (0x00000020U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP2_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_DSP2_DISABLED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE1_SHIFT         (6U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE1_MASK          (0x00000040U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE1_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE1_DISABLED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE2_SHIFT         (7U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE2_MASK          (0x00000080U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE2_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE2_DISABLED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE3_SHIFT         (8U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE3_MASK          (0x00000100U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE3_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE3_DISABLED       (0U)

#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE4_SHIFT         (9U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE4_MASK          (0x00000200U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE4_ENABLED        (1U)
#define PM_L4PER_TIMER3_WKDEP_WKUPDEP_TIMER3_EVE4_DISABLED       (0U)

#define RM_L4PER_TIMER3_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_TIMER3_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_TIMER3_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_TIMER3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_MPU_SHIFT          (0U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_MPU_MASK           (0x00000001U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_MPU_ENABLED         (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_MPU_DISABLED        (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU2_SHIFT         (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU2_MASK          (0x00000002U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU2_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU2_DISABLED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP1_SHIFT         (2U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP1_MASK          (0x00000004U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP1_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP1_DISABLED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU1_SHIFT         (4U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU1_MASK          (0x00000010U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU1_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_IPU1_DISABLED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP2_SHIFT         (5U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP2_MASK          (0x00000020U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP2_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_DSP2_DISABLED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE1_SHIFT         (6U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE1_MASK          (0x00000040U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE1_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE1_DISABLED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE2_SHIFT         (7U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE2_MASK          (0x00000080U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE2_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE2_DISABLED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE3_SHIFT         (8U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE3_MASK          (0x00000100U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE3_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE3_DISABLED       (0U)

#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE4_SHIFT         (9U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE4_MASK          (0x00000200U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE4_ENABLED        (1U)
#define PM_L4PER_TIMER4_WKDEP_WKUPDEP_TIMER4_EVE4_DISABLED       (0U)

#define RM_L4PER_TIMER4_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_TIMER4_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_TIMER4_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_TIMER4_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_MPU_SHIFT          (0U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_MPU_MASK           (0x00000001U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_MPU_ENABLED         (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_MPU_DISABLED        (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU2_SHIFT         (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU2_MASK          (0x00000002U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU2_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU2_DISABLED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP1_SHIFT         (2U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP1_MASK          (0x00000004U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP1_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP1_DISABLED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU1_SHIFT         (4U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU1_MASK          (0x00000010U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU1_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_IPU1_DISABLED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP2_SHIFT         (5U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP2_MASK          (0x00000020U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP2_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_DSP2_DISABLED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE1_SHIFT         (6U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE1_MASK          (0x00000040U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE1_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE1_DISABLED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE2_SHIFT         (7U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE2_MASK          (0x00000080U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE2_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE2_DISABLED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE3_SHIFT         (8U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE3_MASK          (0x00000100U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE3_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE3_DISABLED       (0U)

#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE4_SHIFT         (9U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE4_MASK          (0x00000200U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE4_ENABLED        (1U)
#define PM_L4PER_TIMER9_WKDEP_WKUPDEP_TIMER9_EVE4_DISABLED       (0U)

#define RM_L4PER_TIMER9_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_TIMER9_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_TIMER9_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_TIMER9_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define RM_L4PER_ELM_CONTEXT_LOSTCONTEXT_DFF_SHIFT              (0U)
#define RM_L4PER_ELM_CONTEXT_LOSTCONTEXT_DFF_MASK               (0x00000001U)
#define RM_L4PER_ELM_CONTEXT_LOSTCONTEXT_DFF_LOST                (1U)
#define RM_L4PER_ELM_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED          (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_MPU_SHIFT       (0U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_MPU_MASK        (0x00000001U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU2_SHIFT      (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU2_MASK       (0x00000002U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP1_SHIFT      (2U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP1_MASK       (0x00000004U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU1_SHIFT      (4U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU1_MASK       (0x00000010U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP2_SHIFT      (5U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP2_MASK       (0x00000020U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE1_SHIFT      (6U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE1_MASK       (0x00000040U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE2_SHIFT      (7U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE2_MASK       (0x00000080U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE3_SHIFT      (8U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE3_MASK       (0x00000100U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE4_SHIFT      (9U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE4_MASK       (0x00000200U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ1_EVE4_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_MPU_SHIFT       (10U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_MPU_MASK        (0x00000400U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU2_SHIFT      (11U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU2_MASK       (0x00000800U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP1_SHIFT      (12U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP1_MASK       (0x00001000U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU1_SHIFT      (14U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU1_MASK       (0x00004000U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP2_SHIFT      (15U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP2_MASK       (0x00008000U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE1_SHIFT      (16U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE1_MASK       (0x00010000U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE2_SHIFT      (17U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE2_MASK       (0x00020000U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE3_SHIFT      (18U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE3_MASK       (0x00040000U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE4_SHIFT      (19U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE4_MASK       (0x00080000U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO2_WKDEP_WKUPDEP_GPIO2_IRQ2_EVE4_DISABLED    (0U)

#define RM_L4PER_GPIO2_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_GPIO2_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_GPIO2_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_GPIO2_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_MPU_SHIFT       (0U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_MPU_MASK        (0x00000001U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU2_SHIFT      (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU2_MASK       (0x00000002U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP1_SHIFT      (2U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP1_MASK       (0x00000004U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU1_SHIFT      (4U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU1_MASK       (0x00000010U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP2_SHIFT      (5U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP2_MASK       (0x00000020U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE1_SHIFT      (6U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE1_MASK       (0x00000040U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE2_SHIFT      (7U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE2_MASK       (0x00000080U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE3_SHIFT      (8U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE3_MASK       (0x00000100U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE4_SHIFT      (9U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE4_MASK       (0x00000200U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ1_EVE4_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_MPU_SHIFT       (10U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_MPU_MASK        (0x00000400U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU2_SHIFT      (11U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU2_MASK       (0x00000800U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP1_SHIFT      (12U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP1_MASK       (0x00001000U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU1_SHIFT      (14U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU1_MASK       (0x00004000U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP2_SHIFT      (15U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP2_MASK       (0x00008000U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE1_SHIFT      (16U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE1_MASK       (0x00010000U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE2_SHIFT      (17U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE2_MASK       (0x00020000U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE3_SHIFT      (18U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE3_MASK       (0x00040000U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE4_SHIFT      (19U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE4_MASK       (0x00080000U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO3_WKDEP_WKUPDEP_GPIO3_IRQ2_EVE4_DISABLED    (0U)

#define RM_L4PER_GPIO3_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_GPIO3_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_GPIO3_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_GPIO3_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_MPU_SHIFT       (0U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_MPU_MASK        (0x00000001U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU2_SHIFT      (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU2_MASK       (0x00000002U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP1_SHIFT      (2U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP1_MASK       (0x00000004U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU1_SHIFT      (4U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU1_MASK       (0x00000010U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP2_SHIFT      (5U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP2_MASK       (0x00000020U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE1_SHIFT      (6U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE1_MASK       (0x00000040U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE2_SHIFT      (7U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE2_MASK       (0x00000080U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE3_SHIFT      (8U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE3_MASK       (0x00000100U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE4_SHIFT      (9U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE4_MASK       (0x00000200U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ1_EVE4_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_MPU_SHIFT       (10U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_MPU_MASK        (0x00000400U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU2_SHIFT      (11U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU2_MASK       (0x00000800U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP1_SHIFT      (12U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP1_MASK       (0x00001000U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU1_SHIFT      (14U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU1_MASK       (0x00004000U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP2_SHIFT      (15U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP2_MASK       (0x00008000U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE1_SHIFT      (16U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE1_MASK       (0x00010000U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE2_SHIFT      (17U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE2_MASK       (0x00020000U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE3_SHIFT      (18U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE3_MASK       (0x00040000U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE4_SHIFT      (19U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE4_MASK       (0x00080000U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO4_WKDEP_WKUPDEP_GPIO4_IRQ2_EVE4_DISABLED    (0U)

#define RM_L4PER_GPIO4_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_GPIO4_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_GPIO4_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_GPIO4_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_MPU_SHIFT       (0U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_MPU_MASK        (0x00000001U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU2_SHIFT      (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU2_MASK       (0x00000002U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP1_SHIFT      (2U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP1_MASK       (0x00000004U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU1_SHIFT      (4U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU1_MASK       (0x00000010U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP2_SHIFT      (5U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP2_MASK       (0x00000020U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE1_SHIFT      (6U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE1_MASK       (0x00000040U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE2_SHIFT      (7U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE2_MASK       (0x00000080U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE3_SHIFT      (8U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE3_MASK       (0x00000100U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE4_SHIFT      (9U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE4_MASK       (0x00000200U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ1_EVE4_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_MPU_SHIFT       (10U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_MPU_MASK        (0x00000400U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU2_SHIFT      (11U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU2_MASK       (0x00000800U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP1_SHIFT      (12U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP1_MASK       (0x00001000U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU1_SHIFT      (14U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU1_MASK       (0x00004000U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP2_SHIFT      (15U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP2_MASK       (0x00008000U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE1_SHIFT      (16U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE1_MASK       (0x00010000U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE2_SHIFT      (17U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE2_MASK       (0x00020000U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE3_SHIFT      (18U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE3_MASK       (0x00040000U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE4_SHIFT      (19U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE4_MASK       (0x00080000U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO5_WKDEP_WKUPDEP_GPIO5_IRQ2_EVE4_DISABLED    (0U)

#define RM_L4PER_GPIO5_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_GPIO5_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_GPIO5_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_GPIO5_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_MPU_SHIFT       (0U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_MPU_MASK        (0x00000001U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU2_SHIFT      (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU2_MASK       (0x00000002U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP1_SHIFT      (2U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP1_MASK       (0x00000004U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU1_SHIFT      (4U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU1_MASK       (0x00000010U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP2_SHIFT      (5U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP2_MASK       (0x00000020U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE1_SHIFT      (6U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE1_MASK       (0x00000040U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE2_SHIFT      (7U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE2_MASK       (0x00000080U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE3_SHIFT      (8U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE3_MASK       (0x00000100U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE4_SHIFT      (9U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE4_MASK       (0x00000200U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ1_EVE4_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_MPU_SHIFT       (10U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_MPU_MASK        (0x00000400U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU2_SHIFT      (11U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU2_MASK       (0x00000800U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP1_SHIFT      (12U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP1_MASK       (0x00001000U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU1_SHIFT      (14U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU1_MASK       (0x00004000U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP2_SHIFT      (15U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP2_MASK       (0x00008000U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE1_SHIFT      (16U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE1_MASK       (0x00010000U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE2_SHIFT      (17U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE2_MASK       (0x00020000U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE3_SHIFT      (18U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE3_MASK       (0x00040000U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE4_SHIFT      (19U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE4_MASK       (0x00080000U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO6_WKDEP_WKUPDEP_GPIO6_IRQ2_EVE4_DISABLED    (0U)

#define RM_L4PER_GPIO6_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_GPIO6_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_GPIO6_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_GPIO6_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define RM_L4PER_HDQ1W_CONTEXT_LOSTCONTEXT_DFF_SHIFT            (0U)
#define RM_L4PER_HDQ1W_CONTEXT_LOSTCONTEXT_DFF_MASK             (0x00000001U)
#define RM_L4PER_HDQ1W_CONTEXT_LOSTCONTEXT_DFF_LOST              (1U)
#define RM_L4PER_HDQ1W_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED        (0U)

#define RM_L4PER2_PWMSS2_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_PWMSS2_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_PWMSS2_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_PWMSS2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define RM_L4PER2_PWMSS3_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_PWMSS3_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_PWMSS3_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_PWMSS3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_MPU_SHIFT          (0U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_MPU_MASK           (0x00000001U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_MPU_ENABLED         (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_MPU_DISABLED        (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU2_SHIFT         (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU2_MASK          (0x00000002U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU2_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU2_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP1_SHIFT         (2U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP1_MASK          (0x00000004U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU1_SHIFT         (4U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU1_MASK          (0x00000010U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU1_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_IPU1_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP2_SHIFT         (5U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP2_MASK          (0x00000020U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_DSP2_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE1_SHIFT         (6U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE1_MASK          (0x00000040U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE1_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE1_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE2_SHIFT         (7U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE2_MASK          (0x00000080U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE2_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE2_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE3_SHIFT         (8U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE3_MASK          (0x00000100U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE3_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE3_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE4_SHIFT         (9U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE4_MASK          (0x00000200U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE4_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_IRQ_EVE4_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP1_SHIFT         (12U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP1_MASK          (0x00001000U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_SDMA_SHIFT         (13U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_SDMA_MASK          (0x00002000U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_SDMA_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_SDMA_DISABLED       (0U)

#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP2_SHIFT         (15U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP2_MASK          (0x00008000U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C1_WKDEP_WKUPDEP_I2C1_DMA_DSP2_DISABLED       (0U)

#define RM_L4PER_I2C1_CONTEXT_LOSTCONTEXT_RFF_SHIFT             (1U)
#define RM_L4PER_I2C1_CONTEXT_LOSTCONTEXT_RFF_MASK              (0x00000002U)
#define RM_L4PER_I2C1_CONTEXT_LOSTCONTEXT_RFF_LOST               (1U)
#define RM_L4PER_I2C1_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED         (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_MPU_SHIFT          (0U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_MPU_MASK           (0x00000001U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_MPU_ENABLED         (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_MPU_DISABLED        (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU2_SHIFT         (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU2_MASK          (0x00000002U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU2_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU2_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP1_SHIFT         (2U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP1_MASK          (0x00000004U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU1_SHIFT         (4U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU1_MASK          (0x00000010U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU1_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_IPU1_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP2_SHIFT         (5U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP2_MASK          (0x00000020U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_DSP2_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE1_SHIFT         (6U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE1_MASK          (0x00000040U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE1_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE1_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE2_SHIFT         (7U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE2_MASK          (0x00000080U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE2_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE2_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE3_SHIFT         (8U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE3_MASK          (0x00000100U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE3_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE3_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE4_SHIFT         (9U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE4_MASK          (0x00000200U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE4_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_IRQ_EVE4_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP1_SHIFT         (12U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP1_MASK          (0x00001000U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_SDMA_SHIFT         (13U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_SDMA_MASK          (0x00002000U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_SDMA_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_SDMA_DISABLED       (0U)

#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP2_SHIFT         (15U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP2_MASK          (0x00008000U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C2_WKDEP_WKUPDEP_I2C2_DMA_DSP2_DISABLED       (0U)

#define RM_L4PER_I2C2_CONTEXT_LOSTCONTEXT_DFF_SHIFT             (0U)
#define RM_L4PER_I2C2_CONTEXT_LOSTCONTEXT_DFF_MASK              (0x00000001U)
#define RM_L4PER_I2C2_CONTEXT_LOSTCONTEXT_DFF_LOST               (1U)
#define RM_L4PER_I2C2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED         (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_MPU_SHIFT          (0U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_MPU_MASK           (0x00000001U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_MPU_ENABLED         (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_MPU_DISABLED        (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU2_SHIFT         (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU2_MASK          (0x00000002U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU2_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU2_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP1_SHIFT         (2U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP1_MASK          (0x00000004U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU1_SHIFT         (4U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU1_MASK          (0x00000010U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU1_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_IPU1_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP2_SHIFT         (5U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP2_MASK          (0x00000020U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_DSP2_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE1_SHIFT         (6U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE1_MASK          (0x00000040U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE1_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE1_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE2_SHIFT         (7U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE2_MASK          (0x00000080U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE2_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE2_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE3_SHIFT         (8U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE3_MASK          (0x00000100U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE3_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE3_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE4_SHIFT         (9U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE4_MASK          (0x00000200U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE4_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_IRQ_EVE4_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP1_SHIFT         (12U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP1_MASK          (0x00001000U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_SDMA_SHIFT         (13U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_SDMA_MASK          (0x00002000U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_SDMA_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_SDMA_DISABLED       (0U)

#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP2_SHIFT         (15U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP2_MASK          (0x00008000U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C3_WKDEP_WKUPDEP_I2C3_DMA_DSP2_DISABLED       (0U)

#define RM_L4PER_I2C3_CONTEXT_LOSTCONTEXT_DFF_SHIFT             (0U)
#define RM_L4PER_I2C3_CONTEXT_LOSTCONTEXT_DFF_MASK              (0x00000001U)
#define RM_L4PER_I2C3_CONTEXT_LOSTCONTEXT_DFF_LOST               (1U)
#define RM_L4PER_I2C3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED         (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_MPU_SHIFT          (0U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_MPU_MASK           (0x00000001U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_MPU_ENABLED         (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_MPU_DISABLED        (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU2_SHIFT         (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU2_MASK          (0x00000002U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU2_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU2_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP1_SHIFT         (2U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP1_MASK          (0x00000004U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU1_SHIFT         (4U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU1_MASK          (0x00000010U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU1_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_IPU1_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP2_SHIFT         (5U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP2_MASK          (0x00000020U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_DSP2_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE1_SHIFT         (6U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE1_MASK          (0x00000040U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE1_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE1_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE2_SHIFT         (7U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE2_MASK          (0x00000080U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE2_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE2_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE3_SHIFT         (8U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE3_MASK          (0x00000100U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE3_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE3_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE4_SHIFT         (9U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE4_MASK          (0x00000200U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE4_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_IRQ_EVE4_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP1_SHIFT         (12U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP1_MASK          (0x00001000U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP1_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP1_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_SDMA_SHIFT         (13U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_SDMA_MASK          (0x00002000U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_SDMA_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_SDMA_DISABLED       (0U)

#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP2_SHIFT         (15U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP2_MASK          (0x00008000U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP2_ENABLED        (1U)
#define PM_L4PER_I2C4_WKDEP_WKUPDEP_I2C4_DMA_DSP2_DISABLED       (0U)

#define RM_L4PER_I2C4_CONTEXT_LOSTCONTEXT_DFF_SHIFT             (0U)
#define RM_L4PER_I2C4_CONTEXT_LOSTCONTEXT_DFF_MASK              (0x00000001U)
#define RM_L4PER_I2C4_CONTEXT_LOSTCONTEXT_DFF_LOST               (1U)
#define RM_L4PER_I2C4_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED         (0U)

#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_RFF_SHIFT           (1U)
#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_RFF_MASK            (0x00000002U)
#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_RFF_LOST             (1U)
#define RM_L4PER_L4PER1_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED       (0U)

#define RM_L4PER2_PWMSS1_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_PWMSS1_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_PWMSS1_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_PWMSS1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_MPU_SHIFT        (0U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_MPU_MASK         (0x00000001U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_MPU_ENABLED       (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_MPU_DISABLED      (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU2_SHIFT       (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU2_MASK        (0x00000002U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU2_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU2_DISABLED     (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP1_SHIFT       (2U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP1_MASK        (0x00000004U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP1_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP1_DISABLED     (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU1_SHIFT       (4U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU1_MASK        (0x00000010U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU1_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_IPU1_DISABLED     (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP2_SHIFT       (5U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP2_MASK        (0x00000020U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP2_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_DSP2_DISABLED     (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE1_SHIFT       (6U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE1_MASK        (0x00000040U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE1_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE1_DISABLED     (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE2_SHIFT       (7U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE2_MASK        (0x00000080U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE2_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE2_DISABLED     (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE3_SHIFT       (8U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE3_MASK        (0x00000100U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE3_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE3_DISABLED     (0U)

#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE4_SHIFT       (9U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE4_MASK        (0x00000200U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE4_ENABLED      (1U)
#define PM_L4PER_TIMER13_WKDEP_WKUPDEP_TIMER13_EVE4_DISABLED     (0U)

#define RM_L4PER3_TIMER13_CONTEXT_LOSTCONTEXT_DFF_SHIFT         (0U)
#define RM_L4PER3_TIMER13_CONTEXT_LOSTCONTEXT_DFF_MASK          (0x00000001U)
#define RM_L4PER3_TIMER13_CONTEXT_LOSTCONTEXT_DFF_LOST           (1U)
#define RM_L4PER3_TIMER13_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_MPU_SHIFT        (0U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_MPU_MASK         (0x00000001U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_MPU_ENABLED       (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_MPU_DISABLED      (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU2_SHIFT       (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU2_MASK        (0x00000002U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU2_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU2_DISABLED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP1_SHIFT       (2U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP1_MASK        (0x00000004U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP1_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP1_DISABLED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU1_SHIFT       (4U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU1_MASK        (0x00000010U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU1_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_IPU1_DISABLED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP2_SHIFT       (5U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP2_MASK        (0x00000020U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP2_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_DSP2_DISABLED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE1_SHIFT       (6U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE1_MASK        (0x00000040U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE1_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE1_DISABLED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE2_SHIFT       (7U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE2_MASK        (0x00000080U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE2_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE2_DISABLED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE3_SHIFT       (8U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE3_MASK        (0x00000100U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE3_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE3_DISABLED     (0U)

#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE4_SHIFT       (9U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE4_MASK        (0x00000200U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE4_ENABLED      (1U)
#define PM_L4PER_TIMER14_WKDEP_WKUPDEP_TIMER14_EVE4_DISABLED     (0U)

#define RM_L4PER3_TIMER14_CONTEXT_LOSTCONTEXT_DFF_SHIFT         (0U)
#define RM_L4PER3_TIMER14_CONTEXT_LOSTCONTEXT_DFF_MASK          (0x00000001U)
#define RM_L4PER3_TIMER14_CONTEXT_LOSTCONTEXT_DFF_LOST           (1U)
#define RM_L4PER3_TIMER14_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_MPU_SHIFT        (0U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_MPU_MASK         (0x00000001U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_MPU_ENABLED       (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_MPU_DISABLED      (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU2_SHIFT       (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU2_MASK        (0x00000002U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU2_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU2_DISABLED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP1_SHIFT       (2U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP1_MASK        (0x00000004U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP1_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP1_DISABLED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU1_SHIFT       (4U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU1_MASK        (0x00000010U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU1_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_IPU1_DISABLED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP2_SHIFT       (5U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP2_MASK        (0x00000020U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP2_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_DSP2_DISABLED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE1_SHIFT       (6U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE1_MASK        (0x00000040U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE1_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE1_DISABLED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE2_SHIFT       (7U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE2_MASK        (0x00000080U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE2_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE2_DISABLED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE3_SHIFT       (8U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE3_MASK        (0x00000100U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE3_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE3_DISABLED     (0U)

#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE4_SHIFT       (9U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE4_MASK        (0x00000200U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE4_ENABLED      (1U)
#define PM_L4PER_TIMER15_WKDEP_WKUPDEP_TIMER15_EVE4_DISABLED     (0U)

#define RM_L4PER3_TIMER15_CONTEXT_LOSTCONTEXT_DFF_SHIFT         (0U)
#define RM_L4PER3_TIMER15_CONTEXT_LOSTCONTEXT_DFF_MASK          (0x00000001U)
#define RM_L4PER3_TIMER15_CONTEXT_LOSTCONTEXT_DFF_LOST           (1U)
#define RM_L4PER3_TIMER15_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED     (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_MPU_SHIFT          (0U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_MPU_MASK           (0x00000001U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_MPU_ENABLED         (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_MPU_DISABLED        (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU2_SHIFT         (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU2_MASK          (0x00000002U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU2_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU2_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP1_SHIFT         (2U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP1_MASK          (0x00000004U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP1_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP1_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_SDMA_SHIFT         (3U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_SDMA_MASK          (0x00000008U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_SDMA_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_SDMA_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU1_SHIFT         (4U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU1_MASK          (0x00000010U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU1_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_IPU1_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP2_SHIFT         (5U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP2_MASK          (0x00000020U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP2_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_DSP2_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE1_SHIFT         (6U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE1_MASK          (0x00000040U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE1_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE1_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE2_SHIFT         (7U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE2_MASK          (0x00000080U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE2_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE2_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE3_SHIFT         (8U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE3_MASK          (0x00000100U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE3_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE3_DISABLED       (0U)

#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE4_SHIFT         (9U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE4_MASK          (0x00000200U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE4_ENABLED        (1U)
#define PM_L4PER_MCSPI1_WKDEP_WKUPDEP_MCSPI1_EVE4_DISABLED       (0U)

#define RM_L4PER_MCSPI1_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_MCSPI1_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_MCSPI1_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_MCSPI1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_MPU_SHIFT          (0U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_MPU_MASK           (0x00000001U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_MPU_ENABLED         (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_MPU_DISABLED        (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU2_SHIFT         (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU2_MASK          (0x00000002U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU2_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU2_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP1_SHIFT         (2U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP1_MASK          (0x00000004U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP1_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP1_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_SDMA_SHIFT         (3U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_SDMA_MASK          (0x00000008U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_SDMA_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_SDMA_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU1_SHIFT         (4U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU1_MASK          (0x00000010U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU1_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_IPU1_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP2_SHIFT         (5U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP2_MASK          (0x00000020U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP2_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_DSP2_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE1_SHIFT         (6U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE1_MASK          (0x00000040U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE1_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE1_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE2_SHIFT         (7U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE2_MASK          (0x00000080U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE2_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE2_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE3_SHIFT         (8U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE3_MASK          (0x00000100U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE3_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE3_DISABLED       (0U)

#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE4_SHIFT         (9U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE4_MASK          (0x00000200U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE4_ENABLED        (1U)
#define PM_L4PER_MCSPI2_WKDEP_WKUPDEP_MCSPI2_EVE4_DISABLED       (0U)

#define RM_L4PER_MCSPI2_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_MCSPI2_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_MCSPI2_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_MCSPI2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_MPU_SHIFT          (0U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_MPU_MASK           (0x00000001U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_MPU_ENABLED         (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_MPU_DISABLED        (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU2_SHIFT         (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU2_MASK          (0x00000002U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU2_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU2_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP1_SHIFT         (2U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP1_MASK          (0x00000004U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP1_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP1_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_SDMA_SHIFT         (3U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_SDMA_MASK          (0x00000008U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_SDMA_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_SDMA_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU1_SHIFT         (4U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU1_MASK          (0x00000010U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU1_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_IPU1_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP2_SHIFT         (5U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP2_MASK          (0x00000020U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP2_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_DSP2_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE1_SHIFT         (6U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE1_MASK          (0x00000040U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE1_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE1_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE2_SHIFT         (7U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE2_MASK          (0x00000080U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE2_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE2_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE3_SHIFT         (8U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE3_MASK          (0x00000100U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE3_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE3_DISABLED       (0U)

#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE4_SHIFT         (9U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE4_MASK          (0x00000200U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE4_ENABLED        (1U)
#define PM_L4PER_MCSPI3_WKDEP_WKUPDEP_MCSPI3_EVE4_DISABLED       (0U)

#define RM_L4PER_MCSPI3_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_MCSPI3_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_MCSPI3_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_MCSPI3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_MPU_SHIFT          (0U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_MPU_MASK           (0x00000001U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_MPU_ENABLED         (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_MPU_DISABLED        (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU2_SHIFT         (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU2_MASK          (0x00000002U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU2_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU2_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP1_SHIFT         (2U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP1_MASK          (0x00000004U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP1_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP1_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_SDMA_SHIFT         (3U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_SDMA_MASK          (0x00000008U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_SDMA_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_SDMA_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU1_SHIFT         (4U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU1_MASK          (0x00000010U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU1_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_IPU1_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP2_SHIFT         (5U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP2_MASK          (0x00000020U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP2_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_DSP2_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE1_SHIFT         (6U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE1_MASK          (0x00000040U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE1_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE1_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE2_SHIFT         (7U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE2_MASK          (0x00000080U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE2_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE2_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE3_SHIFT         (8U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE3_MASK          (0x00000100U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE3_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE3_DISABLED       (0U)

#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE4_SHIFT         (9U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE4_MASK          (0x00000200U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE4_ENABLED        (1U)
#define PM_L4PER_MCSPI4_WKDEP_WKUPDEP_MCSPI4_EVE4_DISABLED       (0U)

#define RM_L4PER_MCSPI4_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER_MCSPI4_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER_MCSPI4_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER_MCSPI4_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_MPU_SHIFT       (0U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_MPU_MASK        (0x00000001U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU2_SHIFT      (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU2_MASK       (0x00000002U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP1_SHIFT      (2U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP1_MASK       (0x00000004U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU1_SHIFT      (4U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU1_MASK       (0x00000010U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP2_SHIFT      (5U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP2_MASK       (0x00000020U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE1_SHIFT      (6U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE1_MASK       (0x00000040U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE2_SHIFT      (7U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE2_MASK       (0x00000080U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE3_SHIFT      (8U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE3_MASK       (0x00000100U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE4_SHIFT      (9U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE4_MASK       (0x00000200U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ1_EVE4_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_MPU_SHIFT       (10U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_MPU_MASK        (0x00000400U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU2_SHIFT      (11U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU2_MASK       (0x00000800U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP1_SHIFT      (12U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP1_MASK       (0x00001000U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU1_SHIFT      (14U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU1_MASK       (0x00004000U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP2_SHIFT      (15U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP2_MASK       (0x00008000U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE1_SHIFT      (16U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE1_MASK       (0x00010000U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE2_SHIFT      (17U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE2_MASK       (0x00020000U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE3_SHIFT      (18U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE3_MASK       (0x00040000U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE4_SHIFT      (19U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE4_MASK       (0x00080000U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO7_WKDEP_WKUPDEP_GPIO7_IRQ2_EVE4_DISABLED    (0U)

#define RM_L4PER_GPIO7_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_GPIO7_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_GPIO7_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_GPIO7_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_MPU_SHIFT       (0U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_MPU_MASK        (0x00000001U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU2_SHIFT      (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU2_MASK       (0x00000002U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP1_SHIFT      (2U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP1_MASK       (0x00000004U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU1_SHIFT      (4U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU1_MASK       (0x00000010U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP2_SHIFT      (5U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP2_MASK       (0x00000020U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE1_SHIFT      (6U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE1_MASK       (0x00000040U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE2_SHIFT      (7U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE2_MASK       (0x00000080U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE3_SHIFT      (8U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE3_MASK       (0x00000100U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE4_SHIFT      (9U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE4_MASK       (0x00000200U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ1_EVE4_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_MPU_SHIFT       (10U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_MPU_MASK        (0x00000400U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_MPU_ENABLED      (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_MPU_DISABLED     (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU2_SHIFT      (11U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU2_MASK       (0x00000800U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU2_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU2_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP1_SHIFT      (12U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP1_MASK       (0x00001000U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP1_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP1_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU1_SHIFT      (14U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU1_MASK       (0x00004000U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU1_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_IPU1_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP2_SHIFT      (15U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP2_MASK       (0x00008000U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP2_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_DSP2_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE1_SHIFT      (16U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE1_MASK       (0x00010000U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE1_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE1_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE2_SHIFT      (17U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE2_MASK       (0x00020000U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE2_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE2_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE3_SHIFT      (18U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE3_MASK       (0x00040000U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE3_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE3_DISABLED    (0U)

#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE4_SHIFT      (19U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE4_MASK       (0x00080000U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE4_ENABLED     (1U)
#define PM_L4PER_GPIO8_WKDEP_WKUPDEP_GPIO8_IRQ2_EVE4_DISABLED    (0U)

#define RM_L4PER_GPIO8_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_GPIO8_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_GPIO8_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_GPIO8_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_MPU_SHIFT              (0U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_MPU_MASK               (0x00000001U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_MPU_ENABLED             (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_MPU_DISABLED            (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU2_SHIFT             (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU2_MASK              (0x00000002U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU2_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU2_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP1_SHIFT             (2U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP1_MASK              (0x00000004U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP1_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP1_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_SDMA_SHIFT             (3U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_SDMA_MASK              (0x00000008U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_SDMA_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_SDMA_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU1_SHIFT             (4U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU1_MASK              (0x00000010U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU1_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_IPU1_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP2_SHIFT             (5U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP2_MASK              (0x00000020U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP2_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_DSP2_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE1_SHIFT             (6U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE1_MASK              (0x00000040U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE1_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE1_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE2_SHIFT             (7U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE2_MASK              (0x00000080U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE2_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE2_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE3_SHIFT             (8U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE3_MASK              (0x00000100U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE3_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE3_DISABLED           (0U)

#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE4_SHIFT             (9U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE4_MASK              (0x00000200U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE4_ENABLED            (1U)
#define PM_L4PER_MMC3_WKDEP_WKUPDEP_MMC3_EVE4_DISABLED           (0U)

#define RM_L4PER_MMC3_CONTEXT_LOSTCONTEXT_DFF_SHIFT             (0U)
#define RM_L4PER_MMC3_CONTEXT_LOSTCONTEXT_DFF_MASK              (0x00000001U)
#define RM_L4PER_MMC3_CONTEXT_LOSTCONTEXT_DFF_LOST               (1U)
#define RM_L4PER_MMC3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED         (0U)

#define RM_L4PER_MMC3_CONTEXT_LOSTMEM_NONRETAINED_BANK_SHIFT    (8U)
#define RM_L4PER_MMC3_CONTEXT_LOSTMEM_NONRETAINED_BANK_MASK     (0x00000100U)
#define RM_L4PER_MMC3_CONTEXT_LOSTMEM_NONRETAINED_BANK_LOST      (1U)
#define RM_L4PER_MMC3_CONTEXT_LOSTMEM_NONRETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_MPU_SHIFT              (0U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_MPU_MASK               (0x00000001U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_MPU_ENABLED             (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_MPU_DISABLED            (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU2_SHIFT             (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU2_MASK              (0x00000002U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU2_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU2_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP1_SHIFT             (2U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP1_MASK              (0x00000004U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP1_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP1_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_SDMA_SHIFT             (3U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_SDMA_MASK              (0x00000008U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_SDMA_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_SDMA_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU1_SHIFT             (4U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU1_MASK              (0x00000010U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU1_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_IPU1_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP2_SHIFT             (5U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP2_MASK              (0x00000020U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP2_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_DSP2_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE1_SHIFT             (6U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE1_MASK              (0x00000040U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE1_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE1_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE2_SHIFT             (7U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE2_MASK              (0x00000080U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE2_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE2_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE3_SHIFT             (8U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE3_MASK              (0x00000100U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE3_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE3_DISABLED           (0U)

#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE4_SHIFT             (9U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE4_MASK              (0x00000200U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE4_ENABLED            (1U)
#define PM_L4PER_MMC4_WKDEP_WKUPDEP_MMC4_EVE4_DISABLED           (0U)

#define RM_L4PER_MMC4_CONTEXT_LOSTCONTEXT_DFF_SHIFT             (0U)
#define RM_L4PER_MMC4_CONTEXT_LOSTCONTEXT_DFF_MASK              (0x00000001U)
#define RM_L4PER_MMC4_CONTEXT_LOSTCONTEXT_DFF_LOST               (1U)
#define RM_L4PER_MMC4_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED         (0U)

#define RM_L4PER_MMC4_CONTEXT_LOSTMEM_NONRETAINED_BANK_SHIFT    (8U)
#define RM_L4PER_MMC4_CONTEXT_LOSTMEM_NONRETAINED_BANK_MASK     (0x00000100U)
#define RM_L4PER_MMC4_CONTEXT_LOSTMEM_NONRETAINED_BANK_LOST      (1U)
#define RM_L4PER_MMC4_CONTEXT_LOSTMEM_NONRETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_MPU_SHIFT        (0U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_MPU_MASK         (0x00000001U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_MPU_ENABLED       (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_MPU_DISABLED      (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU2_SHIFT       (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU2_MASK        (0x00000002U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU2_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU2_DISABLED     (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP1_SHIFT       (2U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP1_MASK        (0x00000004U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP1_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP1_DISABLED     (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU1_SHIFT       (4U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU1_MASK        (0x00000010U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU1_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_IPU1_DISABLED     (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP2_SHIFT       (5U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP2_MASK        (0x00000020U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP2_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_DSP2_DISABLED     (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE1_SHIFT       (6U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE1_MASK        (0x00000040U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE1_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE1_DISABLED     (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE2_SHIFT       (7U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE2_MASK        (0x00000080U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE2_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE2_DISABLED     (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE3_SHIFT       (8U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE3_MASK        (0x00000100U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE3_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE3_DISABLED     (0U)

#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE4_SHIFT       (9U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE4_MASK        (0x00000200U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE4_ENABLED      (1U)
#define PM_L4PER_TIMER16_WKDEP_WKUPDEP_TIMER16_EVE4_DISABLED     (0U)

#define RM_L4PER3_TIMER16_CONTEXT_LOSTCONTEXT_DFF_SHIFT         (0U)
#define RM_L4PER3_TIMER16_CONTEXT_LOSTCONTEXT_DFF_MASK          (0x00000001U)
#define RM_L4PER3_TIMER16_CONTEXT_LOSTCONTEXT_DFF_LOST           (1U)
#define RM_L4PER3_TIMER16_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED     (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_MPU_SHIFT             (0U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_MPU_MASK              (0x00000001U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_MPU_ENABLED            (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_MPU_DISABLED           (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU2_SHIFT            (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU2_MASK             (0x00000002U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU2_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU2_DISABLED          (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP1_SHIFT            (2U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP1_MASK             (0x00000004U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP1_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP1_DISABLED          (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU1_SHIFT            (4U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU1_MASK             (0x00000010U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU1_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_IPU1_DISABLED          (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP2_SHIFT            (5U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP2_MASK             (0x00000020U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP2_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_DSP2_DISABLED          (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE1_SHIFT            (6U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE1_MASK             (0x00000040U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE1_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE1_DISABLED          (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE2_SHIFT            (7U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE2_MASK             (0x00000080U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE2_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE2_DISABLED          (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE3_SHIFT            (8U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE3_MASK             (0x00000100U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE3_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE3_DISABLED          (0U)

#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE4_SHIFT            (9U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE4_MASK             (0x00000200U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE4_ENABLED           (1U)
#define PM_L4PER2_QSPI_WKDEP_WKUPDEP_QSPI_EVE4_DISABLED          (0U)

#define RM_L4PER2_QSPI_CONTEXT_LOSTCONTEXT_DFF_SHIFT            (0U)
#define RM_L4PER2_QSPI_CONTEXT_LOSTCONTEXT_DFF_MASK             (0x00000001U)
#define RM_L4PER2_QSPI_CONTEXT_LOSTCONTEXT_DFF_LOST              (1U)
#define RM_L4PER2_QSPI_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED        (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_MPU_SHIFT            (0U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_MPU_MASK             (0x00000001U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_MPU_ENABLED           (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_MPU_DISABLED          (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU2_SHIFT           (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU2_MASK            (0x00000002U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU2_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU2_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP1_SHIFT           (2U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP1_MASK            (0x00000004U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP1_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP1_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_SDMA_SHIFT           (3U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_SDMA_MASK            (0x00000008U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_SDMA_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_SDMA_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU1_SHIFT           (4U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU1_MASK            (0x00000010U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU1_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_IPU1_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP2_SHIFT           (5U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP2_MASK            (0x00000020U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP2_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_DSP2_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE1_SHIFT           (6U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE1_MASK            (0x00000040U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE1_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE1_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE2_SHIFT           (7U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE2_MASK            (0x00000080U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE2_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE2_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE3_SHIFT           (8U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE3_MASK            (0x00000100U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE3_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE3_DISABLED         (0U)

#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE4_SHIFT           (9U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE4_MASK            (0x00000200U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE4_ENABLED          (1U)
#define PM_L4PER_UART1_WKDEP_WKUPDEP_UART1_EVE4_DISABLED         (0U)

#define RM_L4PER_UART1_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_UART1_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_UART1_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_UART1_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define RM_L4PER_UART1_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT      (8U)
#define RM_L4PER_UART1_CONTEXT_LOSTMEM_RETAINED_BANK_MASK       (0x00000100U)
#define RM_L4PER_UART1_CONTEXT_LOSTMEM_RETAINED_BANK_LOST        (1U)
#define RM_L4PER_UART1_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_MPU_SHIFT            (0U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_MPU_MASK             (0x00000001U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_MPU_ENABLED           (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_MPU_DISABLED          (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU2_SHIFT           (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU2_MASK            (0x00000002U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU2_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU2_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP1_SHIFT           (2U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP1_MASK            (0x00000004U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP1_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP1_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_SDMA_SHIFT           (3U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_SDMA_MASK            (0x00000008U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_SDMA_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_SDMA_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU1_SHIFT           (4U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU1_MASK            (0x00000010U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU1_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_IPU1_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP2_SHIFT           (5U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP2_MASK            (0x00000020U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP2_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_DSP2_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE1_SHIFT           (6U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE1_MASK            (0x00000040U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE1_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE1_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE2_SHIFT           (7U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE2_MASK            (0x00000080U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE2_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE2_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE3_SHIFT           (8U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE3_MASK            (0x00000100U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE3_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE3_DISABLED         (0U)

#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE4_SHIFT           (9U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE4_MASK            (0x00000200U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE4_ENABLED          (1U)
#define PM_L4PER_UART2_WKDEP_WKUPDEP_UART2_EVE4_DISABLED         (0U)

#define RM_L4PER_UART2_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_UART2_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_UART2_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_UART2_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define RM_L4PER_UART2_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT      (8U)
#define RM_L4PER_UART2_CONTEXT_LOSTMEM_RETAINED_BANK_MASK       (0x00000100U)
#define RM_L4PER_UART2_CONTEXT_LOSTMEM_RETAINED_BANK_LOST        (1U)
#define RM_L4PER_UART2_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_MPU_SHIFT            (0U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_MPU_MASK             (0x00000001U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_MPU_ENABLED           (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_MPU_DISABLED          (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU2_SHIFT           (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU2_MASK            (0x00000002U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU2_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU2_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP1_SHIFT           (2U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP1_MASK            (0x00000004U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP1_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP1_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_SDMA_SHIFT           (3U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_SDMA_MASK            (0x00000008U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_SDMA_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_SDMA_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU1_SHIFT           (4U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU1_MASK            (0x00000010U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU1_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_IPU1_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP2_SHIFT           (5U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP2_MASK            (0x00000020U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP2_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_DSP2_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE1_SHIFT           (6U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE1_MASK            (0x00000040U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE1_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE1_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE2_SHIFT           (7U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE2_MASK            (0x00000080U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE2_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE2_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE3_SHIFT           (8U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE3_MASK            (0x00000100U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE3_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE3_DISABLED         (0U)

#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE4_SHIFT           (9U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE4_MASK            (0x00000200U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE4_ENABLED          (1U)
#define PM_L4PER_UART3_WKDEP_WKUPDEP_UART3_EVE4_DISABLED         (0U)

#define RM_L4PER_UART3_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_UART3_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_UART3_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_UART3_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define RM_L4PER_UART3_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT      (8U)
#define RM_L4PER_UART3_CONTEXT_LOSTMEM_RETAINED_BANK_MASK       (0x00000100U)
#define RM_L4PER_UART3_CONTEXT_LOSTMEM_RETAINED_BANK_LOST        (1U)
#define RM_L4PER_UART3_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_MPU_SHIFT            (0U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_MPU_MASK             (0x00000001U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_MPU_ENABLED           (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_MPU_DISABLED          (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU2_SHIFT           (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU2_MASK            (0x00000002U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU2_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU2_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP1_SHIFT           (2U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP1_MASK            (0x00000004U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP1_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP1_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_SDMA_SHIFT           (3U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_SDMA_MASK            (0x00000008U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_SDMA_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_SDMA_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU1_SHIFT           (4U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU1_MASK            (0x00000010U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU1_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_IPU1_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP2_SHIFT           (5U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP2_MASK            (0x00000020U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP2_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_DSP2_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE1_SHIFT           (6U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE1_MASK            (0x00000040U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE1_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE1_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE2_SHIFT           (7U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE2_MASK            (0x00000080U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE2_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE2_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE3_SHIFT           (8U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE3_MASK            (0x00000100U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE3_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE3_DISABLED         (0U)

#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE4_SHIFT           (9U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE4_MASK            (0x00000200U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE4_ENABLED          (1U)
#define PM_L4PER_UART4_WKDEP_WKUPDEP_UART4_EVE4_DISABLED         (0U)

#define RM_L4PER_UART4_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_UART4_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_UART4_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_UART4_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define RM_L4PER_UART4_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT      (8U)
#define RM_L4PER_UART4_CONTEXT_LOSTMEM_RETAINED_BANK_MASK       (0x00000100U)
#define RM_L4PER_UART4_CONTEXT_LOSTMEM_RETAINED_BANK_LOST        (1U)
#define RM_L4PER_UART4_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_MPU_SHIFT     (0U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_MPU_MASK      (0x00000001U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_MPU_ENABLED    (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_MPU_DISABLED   (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP1_SHIFT    (2U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP1_MASK     (0x00000004U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU2_SHIFT    (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU2_MASK     (0x00000002U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU2_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU2_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU1_SHIFT    (4U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU1_MASK     (0x00000010U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU1_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_IPU1_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP2_SHIFT    (5U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP2_MASK     (0x00000020U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_DSP2_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE1_SHIFT    (6U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE1_MASK     (0x00000040U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE1_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE1_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE2_SHIFT    (7U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE2_MASK     (0x00000080U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE2_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE2_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE3_SHIFT    (8U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE3_MASK     (0x00000100U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE3_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE3_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE4_SHIFT    (9U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE4_MASK     (0x00000200U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE4_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_IRQ_EVE4_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_SDMA_SHIFT    (13U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_SDMA_MASK     (0x00002000U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_SDMA_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_SDMA_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP1_SHIFT    (12U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP1_MASK     (0x00001000U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP2_SHIFT    (15U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP2_MASK     (0x00008000U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP2_WKDEP_WKUPDEP_MCASP2_DMA_DSP2_DISABLED  (0U)

#define RM_L4PER2_MCASP2_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_MCASP2_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_MCASP2_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_MCASP2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_MPU_SHIFT     (0U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_MPU_MASK      (0x00000001U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_MPU_ENABLED    (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_MPU_DISABLED   (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP1_SHIFT    (2U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP1_MASK     (0x00000004U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU2_SHIFT    (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU2_MASK     (0x00000002U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU2_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU2_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU1_SHIFT    (4U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU1_MASK     (0x00000010U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU1_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_IPU1_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP2_SHIFT    (5U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP2_MASK     (0x00000020U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_DSP2_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE1_SHIFT    (6U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE1_MASK     (0x00000040U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE1_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE1_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE2_SHIFT    (7U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE2_MASK     (0x00000080U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE2_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE2_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE3_SHIFT    (8U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE3_MASK     (0x00000100U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE3_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE3_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE4_SHIFT    (9U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE4_MASK     (0x00000200U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE4_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_IRQ_EVE4_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_SDMA_SHIFT    (13U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_SDMA_MASK     (0x00002000U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_SDMA_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_SDMA_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP1_SHIFT    (12U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP1_MASK     (0x00001000U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP2_SHIFT    (15U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP2_MASK     (0x00008000U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP3_WKDEP_WKUPDEP_MCASP3_DMA_DSP2_DISABLED  (0U)

#define RM_L4PER2_MCASP3_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_MCASP3_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_MCASP3_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_MCASP3_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_MPU_SHIFT            (0U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_MPU_MASK             (0x00000001U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_MPU_ENABLED           (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_MPU_DISABLED          (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU2_SHIFT           (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU2_MASK            (0x00000002U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU2_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU2_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP1_SHIFT           (2U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP1_MASK            (0x00000004U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP1_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP1_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_SDMA_SHIFT           (3U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_SDMA_MASK            (0x00000008U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_SDMA_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_SDMA_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU1_SHIFT           (4U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU1_MASK            (0x00000010U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU1_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_IPU1_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP2_SHIFT           (5U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP2_MASK            (0x00000020U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP2_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_DSP2_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE1_SHIFT           (6U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE1_MASK            (0x00000040U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE1_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE1_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE2_SHIFT           (7U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE2_MASK            (0x00000080U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE2_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE2_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE3_SHIFT           (8U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE3_MASK            (0x00000100U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE3_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE3_DISABLED         (0U)

#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE4_SHIFT           (9U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE4_MASK            (0x00000200U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE4_ENABLED          (1U)
#define PM_L4PER_UART5_WKDEP_WKUPDEP_UART5_EVE4_DISABLED         (0U)

#define RM_L4PER_UART5_CONTEXT_LOSTCONTEXT_RFF_SHIFT            (1U)
#define RM_L4PER_UART5_CONTEXT_LOSTCONTEXT_RFF_MASK             (0x00000002U)
#define RM_L4PER_UART5_CONTEXT_LOSTCONTEXT_RFF_LOST              (1U)
#define RM_L4PER_UART5_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED        (0U)

#define RM_L4PER_UART5_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT      (8U)
#define RM_L4PER_UART5_CONTEXT_LOSTMEM_RETAINED_BANK_MASK       (0x00000100U)
#define RM_L4PER_UART5_CONTEXT_LOSTMEM_RETAINED_BANK_LOST        (1U)
#define RM_L4PER_UART5_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_MPU_SHIFT     (0U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_MPU_MASK      (0x00000001U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_MPU_ENABLED    (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_MPU_DISABLED   (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP1_SHIFT    (2U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP1_MASK     (0x00000004U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU2_SHIFT    (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU2_MASK     (0x00000002U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU2_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU2_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU1_SHIFT    (4U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU1_MASK     (0x00000010U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU1_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_IPU1_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP2_SHIFT    (5U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP2_MASK     (0x00000020U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_DSP2_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE1_SHIFT    (6U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE1_MASK     (0x00000040U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE1_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE1_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE2_SHIFT    (7U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE2_MASK     (0x00000080U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE2_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE2_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE3_SHIFT    (8U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE3_MASK     (0x00000100U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE3_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE3_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE4_SHIFT    (9U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE4_MASK     (0x00000200U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE4_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_IRQ_EVE4_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_SDMA_SHIFT    (13U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_SDMA_MASK     (0x00002000U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_SDMA_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_SDMA_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP1_SHIFT    (12U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP1_MASK     (0x00001000U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP2_SHIFT    (15U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP2_MASK     (0x00008000U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP5_WKDEP_WKUPDEP_MCASP5_DMA_DSP2_DISABLED  (0U)

#define RM_L4PER2_MCASP5_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_MCASP5_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_MCASP5_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_MCASP5_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_MPU_SHIFT     (0U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_MPU_MASK      (0x00000001U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_MPU_ENABLED    (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_MPU_DISABLED   (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP1_SHIFT    (2U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP1_MASK     (0x00000004U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU2_SHIFT    (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU2_MASK     (0x00000002U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU2_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU2_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU1_SHIFT    (4U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU1_MASK     (0x00000010U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU1_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_IPU1_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP2_SHIFT    (5U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP2_MASK     (0x00000020U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_DSP2_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE1_SHIFT    (6U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE1_MASK     (0x00000040U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE1_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE1_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE2_SHIFT    (7U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE2_MASK     (0x00000080U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE2_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE2_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE3_SHIFT    (8U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE3_MASK     (0x00000100U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE3_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE3_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE4_SHIFT    (9U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE4_MASK     (0x00000200U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE4_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_IRQ_EVE4_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_SDMA_SHIFT    (13U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_SDMA_MASK     (0x00002000U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_SDMA_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_SDMA_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP1_SHIFT    (12U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP1_MASK     (0x00001000U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP2_SHIFT    (15U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP2_MASK     (0x00008000U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP6_WKDEP_WKUPDEP_MCASP6_DMA_DSP2_DISABLED  (0U)

#define RM_L4PER2_MCASP6_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_MCASP6_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_MCASP6_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_MCASP6_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_MPU_SHIFT     (0U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_MPU_MASK      (0x00000001U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_MPU_ENABLED    (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_MPU_DISABLED   (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP1_SHIFT    (2U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP1_MASK     (0x00000004U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU2_SHIFT    (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU2_MASK     (0x00000002U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU2_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU2_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU1_SHIFT    (4U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU1_MASK     (0x00000010U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU1_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_IPU1_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP2_SHIFT    (5U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP2_MASK     (0x00000020U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_DSP2_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE1_SHIFT    (6U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE1_MASK     (0x00000040U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE1_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE1_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE2_SHIFT    (7U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE2_MASK     (0x00000080U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE2_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE2_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE3_SHIFT    (8U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE3_MASK     (0x00000100U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE3_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE3_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE4_SHIFT    (9U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE4_MASK     (0x00000200U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE4_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_IRQ_EVE4_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_SDMA_SHIFT    (13U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_SDMA_MASK     (0x00002000U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_SDMA_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_SDMA_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP1_SHIFT    (12U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP1_MASK     (0x00001000U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP2_SHIFT    (15U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP2_MASK     (0x00008000U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP7_WKDEP_WKUPDEP_MCASP7_DMA_DSP2_DISABLED  (0U)

#define RM_L4PER2_MCASP7_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_MCASP7_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_MCASP7_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_MCASP7_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_MPU_SHIFT     (0U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_MPU_MASK      (0x00000001U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_MPU_ENABLED    (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_MPU_DISABLED   (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP1_SHIFT    (2U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP1_MASK     (0x00000004U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU2_SHIFT    (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU2_MASK     (0x00000002U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU2_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU2_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU1_SHIFT    (4U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU1_MASK     (0x00000010U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU1_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_IPU1_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP2_SHIFT    (5U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP2_MASK     (0x00000020U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_DSP2_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE1_SHIFT    (6U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE1_MASK     (0x00000040U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE1_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE1_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE2_SHIFT    (7U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE2_MASK     (0x00000080U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE2_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE2_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE3_SHIFT    (8U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE3_MASK     (0x00000100U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE3_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE3_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE4_SHIFT    (9U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE4_MASK     (0x00000200U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE4_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_IRQ_EVE4_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_SDMA_SHIFT    (13U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_SDMA_MASK     (0x00002000U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_SDMA_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_SDMA_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP1_SHIFT    (12U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP1_MASK     (0x00001000U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP2_SHIFT    (15U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP2_MASK     (0x00008000U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP8_WKDEP_WKUPDEP_MCASP8_DMA_DSP2_DISABLED  (0U)

#define RM_L4PER2_MCASP8_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_MCASP8_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_MCASP8_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_MCASP8_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_MPU_SHIFT     (0U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_MPU_MASK      (0x00000001U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_MPU_ENABLED    (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_MPU_DISABLED   (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP1_SHIFT    (2U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP1_MASK     (0x00000004U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU2_SHIFT    (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU2_MASK     (0x00000002U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU2_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU2_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU1_SHIFT    (4U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU1_MASK     (0x00000010U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU1_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_IPU1_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP2_SHIFT    (5U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP2_MASK     (0x00000020U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_DSP2_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE1_SHIFT    (6U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE1_MASK     (0x00000040U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE1_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE1_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE2_SHIFT    (7U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE2_MASK     (0x00000080U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE2_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE2_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE3_SHIFT    (8U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE3_MASK     (0x00000100U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE3_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE3_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE4_SHIFT    (9U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE4_MASK     (0x00000200U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE4_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_IRQ_EVE4_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_SDMA_SHIFT    (13U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_SDMA_MASK     (0x00002000U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_SDMA_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_SDMA_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP1_SHIFT    (12U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP1_MASK     (0x00001000U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP1_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP1_DISABLED  (0U)

#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP2_SHIFT    (15U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP2_MASK     (0x00008000U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP2_ENABLED   (1U)
#define PM_L4PER2_MCASP4_WKDEP_WKUPDEP_MCASP4_DMA_DSP2_DISABLED  (0U)

#define RM_L4PER2_MCASP4_CONTEXT_LOSTCONTEXT_DFF_SHIFT          (0U)
#define RM_L4PER2_MCASP4_CONTEXT_LOSTCONTEXT_DFF_MASK           (0x00000001U)
#define RM_L4PER2_MCASP4_CONTEXT_LOSTCONTEXT_DFF_LOST            (1U)
#define RM_L4PER2_MCASP4_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED      (0U)

#define RM_L4SEC_AES1_CONTEXT_LOSTCONTEXT_RFF_SHIFT             (1U)
#define RM_L4SEC_AES1_CONTEXT_LOSTCONTEXT_RFF_MASK              (0x00000002U)
#define RM_L4SEC_AES1_CONTEXT_LOSTCONTEXT_RFF_LOST               (1U)
#define RM_L4SEC_AES1_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED         (0U)

#define RM_L4SEC_AES2_CONTEXT_LOSTCONTEXT_RFF_SHIFT             (1U)
#define RM_L4SEC_AES2_CONTEXT_LOSTCONTEXT_RFF_MASK              (0x00000002U)
#define RM_L4SEC_AES2_CONTEXT_LOSTCONTEXT_RFF_LOST               (1U)
#define RM_L4SEC_AES2_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED         (0U)

#define RM_L4SEC_DES3DES_CONTEXT_LOSTCONTEXT_RFF_SHIFT          (1U)
#define RM_L4SEC_DES3DES_CONTEXT_LOSTCONTEXT_RFF_MASK           (0x00000002U)
#define RM_L4SEC_DES3DES_CONTEXT_LOSTCONTEXT_RFF_LOST            (1U)
#define RM_L4SEC_DES3DES_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED      (0U)

#define RM_L4SEC_FPKA_CONTEXT_LOSTCONTEXT_DFF_SHIFT             (0U)
#define RM_L4SEC_FPKA_CONTEXT_LOSTCONTEXT_DFF_MASK              (0x00000001U)
#define RM_L4SEC_FPKA_CONTEXT_LOSTCONTEXT_DFF_LOST               (1U)
#define RM_L4SEC_FPKA_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED         (0U)

#define RM_L4SEC_FPKA_CONTEXT_LOSTMEM_NONRETAINED_BANK_SHIFT    (8U)
#define RM_L4SEC_FPKA_CONTEXT_LOSTMEM_NONRETAINED_BANK_MASK     (0x00000100U)
#define RM_L4SEC_FPKA_CONTEXT_LOSTMEM_NONRETAINED_BANK_LOST      (1U)
#define RM_L4SEC_FPKA_CONTEXT_LOSTMEM_NONRETAINED_BANK_MAINTAINED  (0U)

#define RM_L4SEC_RNG_CONTEXT_LOSTCONTEXT_RFF_SHIFT              (1U)
#define RM_L4SEC_RNG_CONTEXT_LOSTCONTEXT_RFF_MASK               (0x00000002U)
#define RM_L4SEC_RNG_CONTEXT_LOSTCONTEXT_RFF_LOST                (1U)
#define RM_L4SEC_RNG_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED          (0U)

#define RM_L4SEC_SHA2MD51_CONTEXT_LOSTCONTEXT_RFF_SHIFT         (1U)
#define RM_L4SEC_SHA2MD51_CONTEXT_LOSTCONTEXT_RFF_MASK          (0x00000002U)
#define RM_L4SEC_SHA2MD51_CONTEXT_LOSTCONTEXT_RFF_LOST           (1U)
#define RM_L4SEC_SHA2MD51_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED     (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_MPU_SHIFT           (0U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_MPU_MASK            (0x00000001U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_MPU_ENABLED          (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_MPU_DISABLED         (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU2_SHIFT          (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU2_MASK           (0x00000002U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU2_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU2_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP1_SHIFT          (2U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP1_MASK           (0x00000004U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP1_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP1_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_SDMA_SHIFT          (3U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_SDMA_MASK           (0x00000008U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_SDMA_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_SDMA_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU1_SHIFT          (4U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU1_MASK           (0x00000010U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU1_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_IPU1_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP2_SHIFT          (5U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP2_MASK           (0x00000020U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP2_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_DSP2_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE1_SHIFT          (6U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE1_MASK           (0x00000040U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE1_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE1_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE2_SHIFT          (7U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE2_MASK           (0x00000080U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE2_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE2_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE3_SHIFT          (8U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE3_MASK           (0x00000100U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE3_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE3_DISABLED        (0U)

#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE4_SHIFT          (9U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE4_MASK           (0x00000200U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE4_ENABLED         (1U)
#define PM_L4PER2_UART7_WKDEP_WKUPDEP_UART7_EVE4_DISABLED        (0U)

#define RM_L4PER2_UART7_CONTEXT_LOSTCONTEXT_RFF_SHIFT           (1U)
#define RM_L4PER2_UART7_CONTEXT_LOSTCONTEXT_RFF_MASK            (0x00000002U)
#define RM_L4PER2_UART7_CONTEXT_LOSTCONTEXT_RFF_LOST             (1U)
#define RM_L4PER2_UART7_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED       (0U)

#define RM_L4PER2_UART7_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT     (8U)
#define RM_L4PER2_UART7_CONTEXT_LOSTMEM_RETAINED_BANK_MASK      (0x00000100U)
#define RM_L4PER2_UART7_CONTEXT_LOSTMEM_RETAINED_BANK_LOST       (1U)
#define RM_L4PER2_UART7_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT  (8U)
#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTMEM_RETAINED_BANK_MASK  (0x00000100U)
#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTMEM_RETAINED_BANK_LOST   (1U)
#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTCONTEXT_RFF_SHIFT       (1U)
#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTCONTEXT_RFF_MASK        (0x00000002U)
#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTCONTEXT_RFF_LOST         (1U)
#define RM_L4SEC_DMA_CRYPTO_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED   (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_MPU_SHIFT           (0U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_MPU_MASK            (0x00000001U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_MPU_ENABLED          (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_MPU_DISABLED         (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU2_SHIFT          (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU2_MASK           (0x00000002U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU2_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU2_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP1_SHIFT          (2U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP1_MASK           (0x00000004U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP1_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP1_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_SDMA_SHIFT          (3U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_SDMA_MASK           (0x00000008U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_SDMA_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_SDMA_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU1_SHIFT          (4U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU1_MASK           (0x00000010U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU1_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_IPU1_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP2_SHIFT          (5U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP2_MASK           (0x00000020U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP2_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_DSP2_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE1_SHIFT          (6U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE1_MASK           (0x00000040U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE1_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE1_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE2_SHIFT          (7U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE2_MASK           (0x00000080U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE2_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE2_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE3_SHIFT          (8U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE3_MASK           (0x00000100U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE3_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE3_DISABLED        (0U)

#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE4_SHIFT          (9U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE4_MASK           (0x00000200U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE4_ENABLED         (1U)
#define PM_L4PER2_UART8_WKDEP_WKUPDEP_UART8_EVE4_DISABLED        (0U)

#define RM_L4PER2_UART8_CONTEXT_LOSTCONTEXT_RFF_SHIFT           (1U)
#define RM_L4PER2_UART8_CONTEXT_LOSTCONTEXT_RFF_MASK            (0x00000002U)
#define RM_L4PER2_UART8_CONTEXT_LOSTCONTEXT_RFF_LOST             (1U)
#define RM_L4PER2_UART8_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED       (0U)

#define RM_L4PER2_UART8_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT     (8U)
#define RM_L4PER2_UART8_CONTEXT_LOSTMEM_RETAINED_BANK_MASK      (0x00000100U)
#define RM_L4PER2_UART8_CONTEXT_LOSTMEM_RETAINED_BANK_LOST       (1U)
#define RM_L4PER2_UART8_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_MPU_SHIFT           (0U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_MPU_MASK            (0x00000001U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_MPU_ENABLED          (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_MPU_DISABLED         (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU2_SHIFT          (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU2_MASK           (0x00000002U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU2_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU2_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP1_SHIFT          (2U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP1_MASK           (0x00000004U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP1_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP1_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_SDMA_SHIFT          (3U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_SDMA_MASK           (0x00000008U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_SDMA_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_SDMA_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU1_SHIFT          (4U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU1_MASK           (0x00000010U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU1_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_IPU1_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP2_SHIFT          (5U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP2_MASK           (0x00000020U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP2_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_DSP2_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE1_SHIFT          (6U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE1_MASK           (0x00000040U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE1_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE1_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE2_SHIFT          (7U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE2_MASK           (0x00000080U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE2_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE2_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE3_SHIFT          (8U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE3_MASK           (0x00000100U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE3_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE3_DISABLED        (0U)

#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE4_SHIFT          (9U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE4_MASK           (0x00000200U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE4_ENABLED         (1U)
#define PM_L4PER2_UART9_WKDEP_WKUPDEP_UART9_EVE4_DISABLED        (0U)

#define RM_L4PER2_UART9_CONTEXT_LOSTCONTEXT_RFF_SHIFT           (1U)
#define RM_L4PER2_UART9_CONTEXT_LOSTCONTEXT_RFF_MASK            (0x00000002U)
#define RM_L4PER2_UART9_CONTEXT_LOSTCONTEXT_RFF_LOST             (1U)
#define RM_L4PER2_UART9_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED       (0U)

#define RM_L4PER2_UART9_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT     (8U)
#define RM_L4PER2_UART9_CONTEXT_LOSTMEM_RETAINED_BANK_MASK      (0x00000100U)
#define RM_L4PER2_UART9_CONTEXT_LOSTMEM_RETAINED_BANK_LOST       (1U)
#define RM_L4PER2_UART9_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_MPU_SHIFT           (0U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_MPU_MASK            (0x00000001U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_MPU_ENABLED          (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_MPU_DISABLED         (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP1_SHIFT          (2U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP1_MASK           (0x00000004U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP1_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP1_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU2_SHIFT          (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU2_MASK           (0x00000002U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU2_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU2_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_SDMA_SHIFT          (3U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_SDMA_MASK           (0x00000008U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_SDMA_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_SDMA_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU1_SHIFT          (4U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU1_MASK           (0x00000010U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU1_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_IPU1_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP2_SHIFT          (5U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP2_MASK           (0x00000020U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP2_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_DSP2_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE1_SHIFT          (6U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE1_MASK           (0x00000040U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE1_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE1_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE2_SHIFT          (7U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE2_MASK           (0x00000080U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE2_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE2_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE3_SHIFT          (8U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE3_MASK           (0x00000100U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE3_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE3_DISABLED        (0U)

#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE4_SHIFT          (9U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE4_MASK           (0x00000200U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE4_ENABLED         (1U)
#define PM_L4PER2_DCAN2_WKDEP_WKUPDEP_DCAN2_EVE4_DISABLED        (0U)

#define RM_L4PER2_DCAN2_CONTEXT_LOSTMEM_DCAN_BANK_SHIFT         (8U)
#define RM_L4PER2_DCAN2_CONTEXT_LOSTMEM_DCAN_BANK_MASK          (0x00000100U)
#define RM_L4PER2_DCAN2_CONTEXT_LOSTMEM_DCAN_BANK_LOST           (1U)
#define RM_L4PER2_DCAN2_CONTEXT_LOSTMEM_DCAN_BANK_MAINTAINED     (0U)

#define RM_L4PER2_DCAN2_CONTEXT_LOSTCONTEXT_DFF_SHIFT           (0U)
#define RM_L4PER2_DCAN2_CONTEXT_LOSTCONTEXT_DFF_MASK            (0x00000001U)
#define RM_L4PER2_DCAN2_CONTEXT_LOSTCONTEXT_DFF_LOST             (1U)
#define RM_L4PER2_DCAN2_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED       (0U)

#define RM_L4SEC_SHA2MD52_CONTEXT_LOSTCONTEXT_RFF_SHIFT         (1U)
#define RM_L4SEC_SHA2MD52_CONTEXT_LOSTCONTEXT_RFF_MASK          (0x00000002U)
#define RM_L4SEC_SHA2MD52_CONTEXT_LOSTCONTEXT_RFF_LOST           (1U)
#define RM_L4SEC_SHA2MD52_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED     (0U)

#ifdef __cplusplus
}
#endif

#endif /* HW_L4PER_PRM_H_ */

