
bai-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006ec  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000880  08000888  00010888  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000880  08000880  00010888  2**0
                  CONTENTS
  4 .ARM          00000000  08000880  08000880  00010888  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000880  08000888  00010888  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000880  08000880  00010880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000884  08000884  00010884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010888  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000000  08000888  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000888  00020028  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010888  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004218  00000000  00000000  000108b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fd7  00000000  00000000  00014aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000500  00000000  00000000  00015aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000478  00000000  00000000  00015fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000b52e  00000000  00000000  00016420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000043b1  00000000  00000000  0002194e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003e55d  00000000  00000000  00025cff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0006425c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001470  00000000  00000000  000642b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000868 	.word	0x08000868

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000868 	.word	0x08000868

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001d8:	4b12      	ldr	r3, [pc, #72]	; (8000224 <SystemInit+0x50>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a11      	ldr	r2, [pc, #68]	; (8000224 <SystemInit+0x50>)
 80001de:	f043 0301 	orr.w	r3, r3, #1
 80001e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e4:	4b0f      	ldr	r3, [pc, #60]	; (8000224 <SystemInit+0x50>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ea:	4b0e      	ldr	r3, [pc, #56]	; (8000224 <SystemInit+0x50>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a0d      	ldr	r2, [pc, #52]	; (8000224 <SystemInit+0x50>)
 80001f0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fa:	4b0a      	ldr	r3, [pc, #40]	; (8000224 <SystemInit+0x50>)
 80001fc:	4a0a      	ldr	r2, [pc, #40]	; (8000228 <SystemInit+0x54>)
 80001fe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000200:	4b08      	ldr	r3, [pc, #32]	; (8000224 <SystemInit+0x50>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a07      	ldr	r2, [pc, #28]	; (8000224 <SystemInit+0x50>)
 8000206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800020c:	4b05      	ldr	r3, [pc, #20]	; (8000224 <SystemInit+0x50>)
 800020e:	2200      	movs	r2, #0
 8000210:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000212:	f000 f80d 	bl	8000230 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000216:	4b05      	ldr	r3, [pc, #20]	; (800022c <SystemInit+0x58>)
 8000218:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800021c:	609a      	str	r2, [r3, #8]
#endif
}
 800021e:	bf00      	nop
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	40023800 	.word	0x40023800
 8000228:	24003010 	.word	0x24003010
 800022c:	e000ed00 	.word	0xe000ed00

08000230 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000234:	4b22      	ldr	r3, [pc, #136]	; (80002c0 <SetSysClock+0x90>)
 8000236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000238:	4a21      	ldr	r2, [pc, #132]	; (80002c0 <SetSysClock+0x90>)
 800023a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800023e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000240:	4b20      	ldr	r3, [pc, #128]	; (80002c4 <SetSysClock+0x94>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a1f      	ldr	r2, [pc, #124]	; (80002c4 <SetSysClock+0x94>)
 8000246:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800024a:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800024c:	4b1c      	ldr	r3, [pc, #112]	; (80002c0 <SetSysClock+0x90>)
 800024e:	4a1c      	ldr	r2, [pc, #112]	; (80002c0 <SetSysClock+0x90>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000254:	4b1a      	ldr	r3, [pc, #104]	; (80002c0 <SetSysClock+0x90>)
 8000256:	4a1a      	ldr	r2, [pc, #104]	; (80002c0 <SetSysClock+0x90>)
 8000258:	689b      	ldr	r3, [r3, #8]
 800025a:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 800025c:	4b18      	ldr	r3, [pc, #96]	; (80002c0 <SetSysClock+0x90>)
 800025e:	689b      	ldr	r3, [r3, #8]
 8000260:	4a17      	ldr	r2, [pc, #92]	; (80002c0 <SetSysClock+0x90>)
 8000262:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000266:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000268:	4b15      	ldr	r3, [pc, #84]	; (80002c0 <SetSysClock+0x90>)
 800026a:	4a17      	ldr	r2, [pc, #92]	; (80002c8 <SetSysClock+0x98>)
 800026c:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 800026e:	4b14      	ldr	r3, [pc, #80]	; (80002c0 <SetSysClock+0x90>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a13      	ldr	r2, [pc, #76]	; (80002c0 <SetSysClock+0x90>)
 8000274:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000278:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800027a:	bf00      	nop
 800027c:	4b10      	ldr	r3, [pc, #64]	; (80002c0 <SetSysClock+0x90>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000284:	2b00      	cmp	r3, #0
 8000286:	d0f9      	beq.n	800027c <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <SetSysClock+0x9c>)
 800028a:	f240 6202 	movw	r2, #1538	; 0x602
 800028e:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <SetSysClock+0x90>)
 8000292:	689b      	ldr	r3, [r3, #8]
 8000294:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <SetSysClock+0x90>)
 8000296:	f023 0303 	bic.w	r3, r3, #3
 800029a:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <SetSysClock+0x90>)
 800029e:	689b      	ldr	r3, [r3, #8]
 80002a0:	4a07      	ldr	r2, [pc, #28]	; (80002c0 <SetSysClock+0x90>)
 80002a2:	f043 0302 	orr.w	r3, r3, #2
 80002a6:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80002a8:	bf00      	nop
 80002aa:	4b05      	ldr	r3, [pc, #20]	; (80002c0 <SetSysClock+0x90>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	f003 030c 	and.w	r3, r3, #12
 80002b2:	2b08      	cmp	r3, #8
 80002b4:	d1f9      	bne.n	80002aa <SetSysClock+0x7a>
}
 80002b6:	bf00      	nop
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bc80      	pop	{r7}
 80002be:	4770      	bx	lr
 80002c0:	40023800 	.word	0x40023800
 80002c4:	40007000 	.word	0x40007000
 80002c8:	08015410 	.word	0x08015410
 80002cc:	40023c00 	.word	0x40023c00

080002d0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b087      	sub	sp, #28
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80002da:	2300      	movs	r3, #0
 80002dc:	617b      	str	r3, [r7, #20]
 80002de:	2300      	movs	r3, #0
 80002e0:	613b      	str	r3, [r7, #16]
 80002e2:	2300      	movs	r3, #0
 80002e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002e6:	2300      	movs	r3, #0
 80002e8:	617b      	str	r3, [r7, #20]
 80002ea:	e076      	b.n	80003da <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80002ec:	2201      	movs	r2, #1
 80002ee:	697b      	ldr	r3, [r7, #20]
 80002f0:	fa02 f303 	lsl.w	r3, r2, r3
 80002f4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	693a      	ldr	r2, [r7, #16]
 80002fc:	4013      	ands	r3, r2
 80002fe:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000300:	68fa      	ldr	r2, [r7, #12]
 8000302:	693b      	ldr	r3, [r7, #16]
 8000304:	429a      	cmp	r2, r3
 8000306:	d165      	bne.n	80003d4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	681a      	ldr	r2, [r3, #0]
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	005b      	lsls	r3, r3, #1
 8000310:	2103      	movs	r1, #3
 8000312:	fa01 f303 	lsl.w	r3, r1, r3
 8000316:	43db      	mvns	r3, r3
 8000318:	401a      	ands	r2, r3
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	681a      	ldr	r2, [r3, #0]
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	791b      	ldrb	r3, [r3, #4]
 8000326:	4619      	mov	r1, r3
 8000328:	697b      	ldr	r3, [r7, #20]
 800032a:	005b      	lsls	r3, r3, #1
 800032c:	fa01 f303 	lsl.w	r3, r1, r3
 8000330:	431a      	orrs	r2, r3
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	791b      	ldrb	r3, [r3, #4]
 800033a:	2b01      	cmp	r3, #1
 800033c:	d003      	beq.n	8000346 <GPIO_Init+0x76>
 800033e:	683b      	ldr	r3, [r7, #0]
 8000340:	791b      	ldrb	r3, [r3, #4]
 8000342:	2b02      	cmp	r3, #2
 8000344:	d12e      	bne.n	80003a4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	689a      	ldr	r2, [r3, #8]
 800034a:	697b      	ldr	r3, [r7, #20]
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	2103      	movs	r1, #3
 8000350:	fa01 f303 	lsl.w	r3, r1, r3
 8000354:	43db      	mvns	r3, r3
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	689a      	ldr	r2, [r3, #8]
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	795b      	ldrb	r3, [r3, #5]
 8000364:	4619      	mov	r1, r3
 8000366:	697b      	ldr	r3, [r7, #20]
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	fa01 f303 	lsl.w	r3, r1, r3
 800036e:	431a      	orrs	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	685a      	ldr	r2, [r3, #4]
 8000378:	697b      	ldr	r3, [r7, #20]
 800037a:	b29b      	uxth	r3, r3
 800037c:	4619      	mov	r1, r3
 800037e:	2301      	movs	r3, #1
 8000380:	408b      	lsls	r3, r1
 8000382:	43db      	mvns	r3, r3
 8000384:	401a      	ands	r2, r3
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	685b      	ldr	r3, [r3, #4]
 800038e:	683a      	ldr	r2, [r7, #0]
 8000390:	7992      	ldrb	r2, [r2, #6]
 8000392:	4611      	mov	r1, r2
 8000394:	697a      	ldr	r2, [r7, #20]
 8000396:	b292      	uxth	r2, r2
 8000398:	fa01 f202 	lsl.w	r2, r1, r2
 800039c:	b292      	uxth	r2, r2
 800039e:	431a      	orrs	r2, r3
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68da      	ldr	r2, [r3, #12]
 80003a8:	697b      	ldr	r3, [r7, #20]
 80003aa:	b29b      	uxth	r3, r3
 80003ac:	005b      	lsls	r3, r3, #1
 80003ae:	2103      	movs	r1, #3
 80003b0:	fa01 f303 	lsl.w	r3, r1, r3
 80003b4:	43db      	mvns	r3, r3
 80003b6:	401a      	ands	r2, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	68da      	ldr	r2, [r3, #12]
 80003c0:	683b      	ldr	r3, [r7, #0]
 80003c2:	79db      	ldrb	r3, [r3, #7]
 80003c4:	4619      	mov	r1, r3
 80003c6:	697b      	ldr	r3, [r7, #20]
 80003c8:	005b      	lsls	r3, r3, #1
 80003ca:	fa01 f303 	lsl.w	r3, r1, r3
 80003ce:	431a      	orrs	r2, r3
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003d4:	697b      	ldr	r3, [r7, #20]
 80003d6:	3301      	adds	r3, #1
 80003d8:	617b      	str	r3, [r7, #20]
 80003da:	697b      	ldr	r3, [r7, #20]
 80003dc:	2b0f      	cmp	r3, #15
 80003de:	d985      	bls.n	80002ec <GPIO_Init+0x1c>
    }
  }
}
 80003e0:	bf00      	nop
 80003e2:	bf00      	nop
 80003e4:	371c      	adds	r7, #28
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	460b      	mov	r3, r1
 80003f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003f8:	78fb      	ldrb	r3, [r7, #3]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d006      	beq.n	800040c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80003fe:	4b09      	ldr	r3, [pc, #36]	; (8000424 <RCC_AHB1PeriphClockCmd+0x38>)
 8000400:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000402:	4908      	ldr	r1, [pc, #32]	; (8000424 <RCC_AHB1PeriphClockCmd+0x38>)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	4313      	orrs	r3, r2
 8000408:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800040a:	e006      	b.n	800041a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800040c:	4b05      	ldr	r3, [pc, #20]	; (8000424 <RCC_AHB1PeriphClockCmd+0x38>)
 800040e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	43db      	mvns	r3, r3
 8000414:	4903      	ldr	r1, [pc, #12]	; (8000424 <RCC_AHB1PeriphClockCmd+0x38>)
 8000416:	4013      	ands	r3, r2
 8000418:	630b      	str	r3, [r1, #48]	; 0x30
}
 800041a:	bf00      	nop
 800041c:	370c      	adds	r7, #12
 800041e:	46bd      	mov	sp, r7
 8000420:	bc80      	pop	{r7}
 8000422:	4770      	bx	lr
 8000424:	40023800 	.word	0x40023800

08000428 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	889b      	ldrh	r3, [r3, #4]
 8000434:	b29b      	uxth	r3, r3
 8000436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800043a:	b29b      	uxth	r3, r3
}
 800043c:	4618      	mov	r0, r3
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr

08000446 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000446:	b480      	push	{r7}
 8000448:	b087      	sub	sp, #28
 800044a:	af00      	add	r7, sp, #0
 800044c:	6078      	str	r0, [r7, #4]
 800044e:	460b      	mov	r3, r1
 8000450:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000452:	2300      	movs	r3, #0
 8000454:	60fb      	str	r3, [r7, #12]
 8000456:	2300      	movs	r3, #0
 8000458:	617b      	str	r3, [r7, #20]
 800045a:	2300      	movs	r3, #0
 800045c:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800045e:	2300      	movs	r3, #0
 8000460:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000462:	887b      	ldrh	r3, [r7, #2]
 8000464:	b2db      	uxtb	r3, r3
 8000466:	095b      	lsrs	r3, r3, #5
 8000468:	b2db      	uxtb	r3, r3
 800046a:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800046c:	887b      	ldrh	r3, [r7, #2]
 800046e:	f003 031f 	and.w	r3, r3, #31
 8000472:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000474:	2201      	movs	r2, #1
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	fa02 f303 	lsl.w	r3, r2, r3
 800047c:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	2b01      	cmp	r3, #1
 8000482:	d107      	bne.n	8000494 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	899b      	ldrh	r3, [r3, #12]
 8000488:	b29b      	uxth	r3, r3
 800048a:	461a      	mov	r2, r3
 800048c:	697b      	ldr	r3, [r7, #20]
 800048e:	4013      	ands	r3, r2
 8000490:	617b      	str	r3, [r7, #20]
 8000492:	e011      	b.n	80004b8 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	2b02      	cmp	r3, #2
 8000498:	d107      	bne.n	80004aa <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	8a1b      	ldrh	r3, [r3, #16]
 800049e:	b29b      	uxth	r3, r3
 80004a0:	461a      	mov	r2, r3
 80004a2:	697b      	ldr	r3, [r7, #20]
 80004a4:	4013      	ands	r3, r2
 80004a6:	617b      	str	r3, [r7, #20]
 80004a8:	e006      	b.n	80004b8 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	8a9b      	ldrh	r3, [r3, #20]
 80004ae:	b29b      	uxth	r3, r3
 80004b0:	461a      	mov	r2, r3
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	4013      	ands	r3, r2
 80004b6:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80004b8:	887b      	ldrh	r3, [r7, #2]
 80004ba:	0a1b      	lsrs	r3, r3, #8
 80004bc:	b29b      	uxth	r3, r3
 80004be:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80004c0:	2201      	movs	r2, #1
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	fa02 f303 	lsl.w	r3, r2, r3
 80004c8:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	881b      	ldrh	r3, [r3, #0]
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	461a      	mov	r2, r3
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d005      	beq.n	80004ea <USART_GetITStatus+0xa4>
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d002      	beq.n	80004ea <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80004e4:	2301      	movs	r3, #1
 80004e6:	74fb      	strb	r3, [r7, #19]
 80004e8:	e001      	b.n	80004ee <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80004ea:	2300      	movs	r3, #0
 80004ec:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80004ee:	7cfb      	ldrb	r3, [r7, #19]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	371c      	adds	r7, #28
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bc80      	pop	{r7}
 80004f8:	4770      	bx	lr

080004fa <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80004fa:	b480      	push	{r7}
 80004fc:	b085      	sub	sp, #20
 80004fe:	af00      	add	r7, sp, #0
 8000500:	6078      	str	r0, [r7, #4]
 8000502:	460b      	mov	r3, r1
 8000504:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000506:	2300      	movs	r3, #0
 8000508:	81fb      	strh	r3, [r7, #14]
 800050a:	2300      	movs	r3, #0
 800050c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 800050e:	887b      	ldrh	r3, [r7, #2]
 8000510:	0a1b      	lsrs	r3, r3, #8
 8000512:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000514:	89fb      	ldrh	r3, [r7, #14]
 8000516:	2201      	movs	r2, #1
 8000518:	fa02 f303 	lsl.w	r3, r2, r3
 800051c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800051e:	89bb      	ldrh	r3, [r7, #12]
 8000520:	43db      	mvns	r3, r3
 8000522:	b29a      	uxth	r2, r3
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	801a      	strh	r2, [r3, #0]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr
	...

08000534 <SysTick_Handler>:
 * @brief  None
 * @param  None
 * @retval None
 */
void
SysTick_Handler(void) {
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
    g_wMilSecTickTimer++;
 8000538:	4b04      	ldr	r3, [pc, #16]	; (800054c <SysTick_Handler+0x18>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	3301      	adds	r3, #1
 800053e:	4a03      	ldr	r2, [pc, #12]	; (800054c <SysTick_Handler+0x18>)
 8000540:	6013      	str	r3, [r2, #0]
}
 8000542:	bf00      	nop
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	2000001c 	.word	0x2000001c

08000550 <USART2_IRQHandler>:
 *   This parameter can be one of the following values:
 *   UART1_IDX, UART2_IDX
 * @retval None
 */
void
USART2_IRQHandler(void) {
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000556:	b672      	cpsid	i
}
 8000558:	bf00      	nop
	__disable_irq();
    if (USART_GetITStatus(USART2, USART_IT_RXNE) == SET) {
 800055a:	f240 5125 	movw	r1, #1317	; 0x525
 800055e:	480f      	ldr	r0, [pc, #60]	; (800059c <USART2_IRQHandler+0x4c>)
 8000560:	f7ff ff71 	bl	8000446 <USART_GetITStatus>
 8000564:	4603      	mov	r3, r0
 8000566:	2b01      	cmp	r3, #1
 8000568:	d112      	bne.n	8000590 <USART2_IRQHandler+0x40>
        buffqueue_p pUartBuffQueueRx = (buffqueue_p) g_pUartQueueRx[0];
 800056a:	4b0d      	ldr	r3, [pc, #52]	; (80005a0 <USART2_IRQHandler+0x50>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	607b      	str	r3, [r7, #4]
        uint8_t byReceiverData = USART_ReceiveData(USART2);
 8000570:	480a      	ldr	r0, [pc, #40]	; (800059c <USART2_IRQHandler+0x4c>)
 8000572:	f7ff ff59 	bl	8000428 <USART_ReceiveData>
 8000576:	4603      	mov	r3, r0
 8000578:	b2db      	uxtb	r3, r3
 800057a:	70fb      	strb	r3, [r7, #3]
        if (bufEnDat(pUartBuffQueueRx, &byReceiverData) == ERR_BUF_FULL) {}
 800057c:	1cfb      	adds	r3, r7, #3
 800057e:	4619      	mov	r1, r3
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f000 f821 	bl	80005c8 <bufEnDat>
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8000586:	f240 5125 	movw	r1, #1317	; 0x525
 800058a:	4804      	ldr	r0, [pc, #16]	; (800059c <USART2_IRQHandler+0x4c>)
 800058c:	f7ff ffb5 	bl	80004fa <USART_ClearITPendingBit>
  __ASM volatile ("cpsie i" : : : "memory");
 8000590:	b662      	cpsie	i
}
 8000592:	bf00      	nop
    }
    __enable_irq();
}
 8000594:	bf00      	nop
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40004400 	.word	0x40004400
 80005a0:	20000020 	.word	0x20000020

080005a4 <bufIsFull>:
 * @return 1 if full; 0 otherwise
 */
uint8_t
bufIsFull(
    buffqueue_p pQueue
) {
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
    return (pQueue->wCountEle >= pQueue->wSize);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	885a      	ldrh	r2, [r3, #2]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	881b      	ldrh	r3, [r3, #0]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	bf2c      	ite	cs
 80005b8:	2301      	movcs	r3, #1
 80005ba:	2300      	movcc	r3, #0
 80005bc:	b2db      	uxtb	r3, r3
}
 80005be:	4618      	mov	r0, r3
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr

080005c8 <bufEnDat>:
 */
uint8_t
bufEnDat(
    buffqueue_p pQueue,
	uint8_t *pReceiverData
) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80005d2:	b672      	cpsid	i
}
 80005d4:	bf00      	nop
	__disable_irq();
    
    /* Place data in buffer */
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 80005d6:	2300      	movs	r3, #0
 80005d8:	73fb      	strb	r3, [r7, #15]
 80005da:	e021      	b.n	8000620 <bufEnDat+0x58>
        pQueue->pData[pQueue->wHeadIndex] = pReceiverData[i];
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	683a      	ldr	r2, [r7, #0]
 80005e0:	441a      	add	r2, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	88c9      	ldrh	r1, [r1, #6]
 80005ea:	440b      	add	r3, r1
 80005ec:	7812      	ldrb	r2, [r2, #0]
 80005ee:	701a      	strb	r2, [r3, #0]
        pQueue->wHeadIndex = ((pQueue->wHeadIndex + 1)  & (pQueue->wSize - 1));
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	88db      	ldrh	r3, [r3, #6]
 80005f4:	3301      	adds	r3, #1
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	b21a      	sxth	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	881b      	ldrh	r3, [r3, #0]
 80005fe:	3b01      	subs	r3, #1
 8000600:	b29b      	uxth	r3, r3
 8000602:	b21b      	sxth	r3, r3
 8000604:	4013      	ands	r3, r2
 8000606:	b21b      	sxth	r3, r3
 8000608:	b29a      	uxth	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	80da      	strh	r2, [r3, #6]
        pQueue->wCountEle++;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	885b      	ldrh	r3, [r3, #2]
 8000612:	3301      	adds	r3, #1
 8000614:	b29a      	uxth	r2, r3
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	805a      	strh	r2, [r3, #2]
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 800061a:	7bfb      	ldrb	r3, [r7, #15]
 800061c:	3301      	adds	r3, #1
 800061e:	73fb      	strb	r3, [r7, #15]
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	791b      	ldrb	r3, [r3, #4]
 8000624:	7bfa      	ldrb	r2, [r7, #15]
 8000626:	429a      	cmp	r2, r3
 8000628:	d3d8      	bcc.n	80005dc <bufEnDat+0x14>
    }
    
    if (bufIsFull(pQueue)) {
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	f7ff ffba 	bl	80005a4 <bufIsFull>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d011      	beq.n	800065a <bufEnDat+0x92>
        /* Is going to overwrite the oldest byte */
        /* Increase tail index */
        pQueue->wTailIndex = (pQueue->wTailIndex + pQueue->byItemSize) & (pQueue->wSize - 1);
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	891a      	ldrh	r2, [r3, #8]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	791b      	ldrb	r3, [r3, #4]
 800063e:	b29b      	uxth	r3, r3
 8000640:	4413      	add	r3, r2
 8000642:	b29b      	uxth	r3, r3
 8000644:	b21a      	sxth	r2, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	881b      	ldrh	r3, [r3, #0]
 800064a:	3b01      	subs	r3, #1
 800064c:	b29b      	uxth	r3, r3
 800064e:	b21b      	sxth	r3, r3
 8000650:	4013      	ands	r3, r2
 8000652:	b21b      	sxth	r3, r3
 8000654:	b29a      	uxth	r2, r3
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	811a      	strh	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 800065a:	b662      	cpsie	i
}
 800065c:	bf00      	nop
    }
    
    __enable_irq();
    return ERR_OK;
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <main>:
/******************************************************************************/




int main(void_t) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
	u8_t byStatus = 1;
 800066e:	2301      	movs	r3, #1
 8000670:	71fb      	strb	r3, [r7, #7]
	buzzer_Init();
 8000672:	f000 f841 	bl	80006f8 <buzzer_Init>
	button_Init();
 8000676:	f000 f85d 	bl	8000734 <button_Init>
	while (1) {

		if (buttonReadStatus(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == BTN_PRESS) {
 800067a:	2108      	movs	r1, #8
 800067c:	4811      	ldr	r0, [pc, #68]	; (80006c4 <main+0x5c>)
 800067e:	f000 f88c 	bl	800079a <buttonReadStatus>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d104      	bne.n	8000692 <main+0x2a>
			delay();
 8000688:	f000 f820 	bl	80006cc <delay>
			byStatus++;
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	3301      	adds	r3, #1
 8000690:	71fb      	strb	r3, [r7, #7]
		}
		if (byStatus % 2 == 0) {
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	f003 0301 	and.w	r3, r3, #1
 8000698:	b2db      	uxtb	r3, r3
 800069a:	2b00      	cmp	r3, #0
 800069c:	d108      	bne.n	80006b0 <main+0x48>
			delay();
 800069e:	f000 f815 	bl	80006cc <delay>
			buzzerControlSetStatus(BUZZER_GPIO_PORT, BUZZER_GPIO_PIN, GPIO_PIN_SET);
 80006a2:	2201      	movs	r2, #1
 80006a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006a8:	4807      	ldr	r0, [pc, #28]	; (80006c8 <main+0x60>)
 80006aa:	f000 f85d 	bl	8000768 <buzzerControlSetStatus>
 80006ae:	e7e4      	b.n	800067a <main+0x12>
		} else {
			delay();
 80006b0:	f000 f80c 	bl	80006cc <delay>
			buzzerControlSetStatus(BUZZER_GPIO_PORT, BUZZER_GPIO_PIN, GPIO_PIN_RESET);
 80006b4:	2200      	movs	r2, #0
 80006b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006ba:	4803      	ldr	r0, [pc, #12]	; (80006c8 <main+0x60>)
 80006bc:	f000 f854 	bl	8000768 <buzzerControlSetStatus>
		if (buttonReadStatus(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == BTN_PRESS) {
 80006c0:	e7db      	b.n	800067a <main+0x12>
 80006c2:	bf00      	nop
 80006c4:	40020400 	.word	0x40020400
 80006c8:	40020800 	.word	0x40020800

080006cc <delay>:
 * @func   delay
 * @brief  use when you want to delay
 * @param  None
 * @retval None
 */
void_t delay() {
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
	for (u32_t i = 0; i < 500000; i++);
 80006d2:	2300      	movs	r3, #0
 80006d4:	607b      	str	r3, [r7, #4]
 80006d6:	e002      	b.n	80006de <delay+0x12>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	3301      	adds	r3, #1
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a04      	ldr	r2, [pc, #16]	; (80006f4 <delay+0x28>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d9f8      	bls.n	80006d8 <delay+0xc>
}
 80006e6:	bf00      	nop
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bc80      	pop	{r7}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	0007a11f 	.word	0x0007a11f

080006f8 <buzzer_Init>:
 * @func   buzzer_Init
 * @brief  Initialize GPIO for buzzer
 * @param  None
 * @retval None
 */
static void_t buzzer_Init(void_t) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(BUZZERControl_SetClock, ENABLE);
 80006fe:	2101      	movs	r1, #1
 8000700:	2004      	movs	r0, #4
 8000702:	f7ff fe73 	bl	80003ec <RCC_AHB1PeriphClockCmd>


	GPIO_InitStructure.GPIO_Pin = BUZZER_GPIO_PIN;
 8000706:	f44f 7300 	mov.w	r3, #512	; 0x200
 800070a:	603b      	str	r3, [r7, #0]


	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800070c:	2301      	movs	r3, #1
 800070e:	713b      	strb	r3, [r7, #4]

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000710:	2302      	movs	r3, #2
 8000712:	717b      	strb	r3, [r7, #5]

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000714:	2300      	movs	r3, #0
 8000716:	71bb      	strb	r3, [r7, #6]


	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000718:	2302      	movs	r3, #2
 800071a:	71fb      	strb	r3, [r7, #7]


	GPIO_Init(BUZZER_GPIO_PORT, &GPIO_InitStructure);
 800071c:	463b      	mov	r3, r7
 800071e:	4619      	mov	r1, r3
 8000720:	4803      	ldr	r0, [pc, #12]	; (8000730 <buzzer_Init+0x38>)
 8000722:	f7ff fdd5 	bl	80002d0 <GPIO_Init>

}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40020800 	.word	0x40020800

08000734 <button_Init>:
 * @func   button_Init
 * @brief  Initialize GPIO for button
 * @param  None
 * @retval None
 */
static void_t button_Init(void_t) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStructure;



	RCC_AHB1PeriphClockCmd(BUTTONControl_SetClock, ENABLE);
 800073a:	2101      	movs	r1, #1
 800073c:	2002      	movs	r0, #2
 800073e:	f7ff fe55 	bl	80003ec <RCC_AHB1PeriphClockCmd>


	GPIO_InitStructure.GPIO_Pin = BUTTON_GPIO_PIN;
 8000742:	2308      	movs	r3, #8
 8000744:	603b      	str	r3, [r7, #0]


	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000746:	2300      	movs	r3, #0
 8000748:	713b      	strb	r3, [r7, #4]


	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800074a:	2302      	movs	r3, #2
 800074c:	717b      	strb	r3, [r7, #5]


	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800074e:	2301      	movs	r3, #1
 8000750:	71fb      	strb	r3, [r7, #7]


	GPIO_Init(BUTTON_GPIO_PORT, &GPIO_InitStructure);
 8000752:	463b      	mov	r3, r7
 8000754:	4619      	mov	r1, r3
 8000756:	4803      	ldr	r0, [pc, #12]	; (8000764 <button_Init+0x30>)
 8000758:	f7ff fdba 	bl	80002d0 <GPIO_Init>
}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40020400 	.word	0x40020400

08000768 <buzzerControlSetStatus>:
 * @brief  control status buzzer
 * @param  Port, pin
 * @retval None
 */
static void_t buzzerControlSetStatus(GPIO_TypeDef *pGPIOx, u16_t wGPIO_Pin,
		u8_t byStatus) {
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	460b      	mov	r3, r1
 8000772:	807b      	strh	r3, [r7, #2]
 8000774:	4613      	mov	r3, r2
 8000776:	707b      	strb	r3, [r7, #1]
	// SET bit in BSRR Registers

	if (byStatus == GPIO_PIN_SET) {
 8000778:	787b      	ldrb	r3, [r7, #1]
 800077a:	2b01      	cmp	r3, #1
 800077c:	d102      	bne.n	8000784 <buzzerControlSetStatus+0x1c>
		pGPIOx->BSRRL = wGPIO_Pin;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	887a      	ldrh	r2, [r7, #2]
 8000782:	831a      	strh	r2, [r3, #24]
	}
	if (byStatus == GPIO_PIN_RESET) {
 8000784:	787b      	ldrb	r3, [r7, #1]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d102      	bne.n	8000790 <buzzerControlSetStatus+0x28>
		pGPIOx->BSRRH = wGPIO_Pin;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	887a      	ldrh	r2, [r7, #2]
 800078e:	835a      	strh	r2, [r3, #26]
	}
}
 8000790:	bf00      	nop
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr

0800079a <buttonReadStatus>:
 * @func   buttonReadStatus
 * @brief  Read status of button
 * @param  Port, Pin
 * @retval u8_t
 */
static u8_t buttonReadStatus(GPIO_TypeDef *pGPIOx, u16_t wGPIO_Pin) {
 800079a:	b480      	push	{r7}
 800079c:	b085      	sub	sp, #20
 800079e:	af00      	add	r7, sp, #0
 80007a0:	6078      	str	r0, [r7, #4]
 80007a2:	460b      	mov	r3, r1
 80007a4:	807b      	strh	r3, [r7, #2]
	u8_t Read_Pin = Bit_RESET;
 80007a6:	2300      	movs	r3, #0
 80007a8:	73fb      	strb	r3, [r7, #15]

	if ((pGPIOx->IDR & wGPIO_Pin) != (u32_t) Bit_RESET) {
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	691a      	ldr	r2, [r3, #16]
 80007ae:	887b      	ldrh	r3, [r7, #2]
 80007b0:	4013      	ands	r3, r2
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d002      	beq.n	80007bc <buttonReadStatus+0x22>
		Read_Pin = (u8_t) Bit_SET;
 80007b6:	2301      	movs	r3, #1
 80007b8:	73fb      	strb	r3, [r7, #15]
 80007ba:	e001      	b.n	80007c0 <buttonReadStatus+0x26>
	} else {
		Read_Pin = (u8_t) Bit_RESET;
 80007bc:	2300      	movs	r3, #0
 80007be:	73fb      	strb	r3, [r7, #15]
	}
	return Read_Pin;
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr

080007cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007cc:	480d      	ldr	r0, [pc, #52]	; (8000804 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007d0:	f7ff fd00 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007d4:	480c      	ldr	r0, [pc, #48]	; (8000808 <LoopForever+0x6>)
  ldr r1, =_edata
 80007d6:	490d      	ldr	r1, [pc, #52]	; (800080c <LoopForever+0xa>)
  ldr r2, =_sidata
 80007d8:	4a0d      	ldr	r2, [pc, #52]	; (8000810 <LoopForever+0xe>)
  movs r3, #0
 80007da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007dc:	e002      	b.n	80007e4 <LoopCopyDataInit>

080007de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007e2:	3304      	adds	r3, #4

080007e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e8:	d3f9      	bcc.n	80007de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ea:	4a0a      	ldr	r2, [pc, #40]	; (8000814 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007ec:	4c0a      	ldr	r4, [pc, #40]	; (8000818 <LoopForever+0x16>)
  movs r3, #0
 80007ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007f0:	e001      	b.n	80007f6 <LoopFillZerobss>

080007f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f4:	3204      	adds	r2, #4

080007f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f8:	d3fb      	bcc.n	80007f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007fa:	f000 f811 	bl	8000820 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007fe:	f7ff ff33 	bl	8000668 <main>

08000802 <LoopForever>:

LoopForever:
    b LoopForever
 8000802:	e7fe      	b.n	8000802 <LoopForever>
  ldr   r0, =_estack
 8000804:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800080c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000810:	08000888 	.word	0x08000888
  ldr r2, =_sbss
 8000814:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000818:	20000028 	.word	0x20000028

0800081c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800081c:	e7fe      	b.n	800081c <ADC_IRQHandler>
	...

08000820 <__libc_init_array>:
 8000820:	b570      	push	{r4, r5, r6, lr}
 8000822:	4d0d      	ldr	r5, [pc, #52]	; (8000858 <__libc_init_array+0x38>)
 8000824:	4c0d      	ldr	r4, [pc, #52]	; (800085c <__libc_init_array+0x3c>)
 8000826:	1b64      	subs	r4, r4, r5
 8000828:	10a4      	asrs	r4, r4, #2
 800082a:	2600      	movs	r6, #0
 800082c:	42a6      	cmp	r6, r4
 800082e:	d109      	bne.n	8000844 <__libc_init_array+0x24>
 8000830:	4d0b      	ldr	r5, [pc, #44]	; (8000860 <__libc_init_array+0x40>)
 8000832:	4c0c      	ldr	r4, [pc, #48]	; (8000864 <__libc_init_array+0x44>)
 8000834:	f000 f818 	bl	8000868 <_init>
 8000838:	1b64      	subs	r4, r4, r5
 800083a:	10a4      	asrs	r4, r4, #2
 800083c:	2600      	movs	r6, #0
 800083e:	42a6      	cmp	r6, r4
 8000840:	d105      	bne.n	800084e <__libc_init_array+0x2e>
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f855 3b04 	ldr.w	r3, [r5], #4
 8000848:	4798      	blx	r3
 800084a:	3601      	adds	r6, #1
 800084c:	e7ee      	b.n	800082c <__libc_init_array+0xc>
 800084e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000852:	4798      	blx	r3
 8000854:	3601      	adds	r6, #1
 8000856:	e7f2      	b.n	800083e <__libc_init_array+0x1e>
 8000858:	08000880 	.word	0x08000880
 800085c:	08000880 	.word	0x08000880
 8000860:	08000880 	.word	0x08000880
 8000864:	08000884 	.word	0x08000884

08000868 <_init>:
 8000868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800086a:	bf00      	nop
 800086c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800086e:	bc08      	pop	{r3}
 8000870:	469e      	mov	lr, r3
 8000872:	4770      	bx	lr

08000874 <_fini>:
 8000874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000876:	bf00      	nop
 8000878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800087a:	bc08      	pop	{r3}
 800087c:	469e      	mov	lr, r3
 800087e:	4770      	bx	lr
