# traffic-light-controller
*The purpose of this project is to design a methodology using Verilog to control the traffic with specified time delays for a intersection of main highwat and country road.
![Screenshot (322)](https://github.com/user-attachments/assets/31a0638d-da67-4c6a-a9d4-63426d72ccfb)
