// Seed: 2800410326
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri1 id_5
);
endmodule
module module_1 #(
    parameter id_1 = 32'd43
) (
    output supply1 id_0,
    input tri _id_1,
    input tri0 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8
);
  integer id_10;
  logic [7:0] id_11;
  ;
  assign id_10 = id_11;
  always @* begin : LABEL_0
    id_11[id_1] = -1;
  end
  logic [(  -1  ) : -1  |  -1] id_12;
  and primCall (id_7, id_11, id_6, id_4, id_3);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0,
      id_7,
      id_7,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
