# Simplified-Digital-Clock-Using-Verilog-HDL
This is an experiment course, called "Electronic Technology".  
This is a big assignment of FPGA.  
I use ISE ,PlanAhead, and Adept to accomplish this tough homework.  
I hope I will remember these tough days long after.
