;2n prefetch architecture with 256 bits per memory read and write access 
;BL = 2 and 4
;Up to 8 channels/stack
;8 or 16 banks per channel; varies by device density/channel
;Bank Grouping supported
;2K or 4K Bytes per page; varies by device density/channel
;IO voltage 1.2 V
;DRAM core voltage 1.2 V, independent of IO voltage
;Channel density of 1 Gb to 32 Gb
;Page Size = 2^COL_BITS * (PREFETCH_SIZE/8) where COL_BITS is the number of column address bits

NUM_BANKGROUPS=4
NUM_BANKS=16
NUM_ROWS=16384
NUM_COLS=64
PREFETCH_SIZE=256
PAGE_SIZE=2048
BL=2

;in nanoseconds
REFRESH_PERIOD=3900
tCK=2

;in clock cycles, based on JESD235 and Ramulator
CL=7 
tRCD=7
tRP=7
AL=0
tRAS=17
tRTP=7
tRC=24
tWR=8
tFAW=30
tCKE=5
tCMD=1
tRRDS=4
tRRDL=5
tCCDS=2
tCCDL=3
tWTRS=2
tWTRL=4
tXP=5          ;Power-down exit time
tRTRS=1        ;Dead time to hand-off DQS control to other rank (column reads to different ranks)
tRFC=130       ;1Gb:55, 2Gb:80, 4Gb:130
;tREFI1B=64     ;1Gb:64, 2Gb:128, 4Gb:256
;tXS=60         ;1Gb:60, 2Gb:85, 4Gb:135
;nRCDR=7
;nRCDW=6
;nRP=7
;nCWL=4
;nPD=5
;nCKESR=5
