$date
	Wed Dec 20 21:59:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_x74161 $end
$scope module u_x74161 $end
$var wire 1 ! CEP $end
$var wire 1 " CET $end
$var wire 1 # CP $end
$var wire 1 $ CR $end
$var wire 4 % D [3:0] $end
$var wire 1 & PE $end
$var reg 4 ' Q [3:0] $end
$var reg 1 ( TC $end
$upscope $end
$upscope $end
$scope module tb_x74161 $end
$var reg 1 $ CR $end
$upscope $end
$scope module tb_x74161 $end
$var reg 1 & PE $end
$upscope $end
$scope module tb_x74161 $end
$var reg 1 ! CEP $end
$upscope $end
$scope module tb_x74161 $end
$var reg 1 " CET $end
$upscope $end
$scope module tb_x74161 $end
$var reg 1 # CP $end
$upscope $end
$scope module tb_x74161 $end
$var reg 4 ) D [3:0] $end
$upscope $end
$scope module tb_x74161 $end
$var wire 4 * Q [3:0] $end
$upscope $end
$scope module tb_x74161 $end
$var wire 1 ( TC $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 *
b1100 )
0(
b1111 '
1&
b1100 %
0$
1#
0"
0!
$end
#5000
0&
1$
0#
#10000
b1100 '
b1100 *
1#
#15000
0#
1!
1"
b0 %
b0 )
1&
#20000
b1101 '
b1101 *
1#
#25000
0#
#30000
b1110 '
b1110 *
1#
#35000
0#
#40000
b1111 '
b1111 *
1#
#45000
0#
#50000
1(
b0 '
b0 *
1#
#55000
0#
#60000
0(
b1 '
b1 *
1#
#65000
0#
#70000
b10 '
b10 *
1#
#75000
0#
0!
#80000
1#
#85000
0#
#90000
1#
#95000
0#
