#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 13 08:54:11 2024
# Process ID: 4776
# Current directory: G:/FPGA_keshe/FPGA/watch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4896 G:\FPGA_keshe\FPGA\watch\watch.xpr
# Log file: G:/FPGA_keshe/FPGA/watch/vivado.log
# Journal file: G:/FPGA_keshe/FPGA/watch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/FPGA_keshe/FPGA/watch/watch.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fsm [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fsm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/FPGA_keshe/FPGA/watch/watch.srcs/sim_1/new/tb_fsm.v w ]
add_files -fileset sim_1 G:/FPGA_keshe/FPGA/watch/watch.srcs/sim_1/new/tb_fsm.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
export_ip_user_files -of_objects  [get_files G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/clock.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/clock.xdc
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg8[7]} {seg8[6]} {seg8[5]} {seg8[4]} {seg8[3]} {seg8[2]} {seg8[1]} {seg8[0]}]]
startgroup
set_property package_pin "" [get_ports [list  {seg8[7]}]]
place_ports {seg8[0]} J5
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg8[6]}]]
place_ports {seg8[1]} M3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg8[5]}]]
place_ports {seg8[2]} J6
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg8[4]}]]
place_ports {seg8[3]} H5
endgroup
place_ports {seg8[4]} G4
place_ports {seg8[5]} K6
place_ports {seg8[6]} K3
place_ports {seg8[7]} H4
startgroup
set_property package_pin "" [get_ports [list  {tab6[5]}]]
place_ports {seg8[7]} M2
endgroup
place_ports {seg8[7]} H4
place_ports {tab6[0]} M2
startgroup
set_property package_pin "" [get_ports [list  {tab6[4]}]]
place_ports {tab6[1]} N4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {tab6[3]}]]
place_ports {tab6[2]} L5
endgroup
startgroup
set_property package_pin "" [get_ports [list  {tab6[1]}]]
place_ports {tab6[3]} N4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {tab6[3]}]]
place_ports {tab6[1]} N4
endgroup
place_ports {tab6[3]} L4
place_ports {tab6[4]} M16
place_ports {tab6[5]} M17
close [ open G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc w ]
add_files -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc
set_property target_constrs_file G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg8[7]} {seg8[6]} {seg8[5]} {seg8[4]} {seg8[3]} {seg8[2]} {seg8[1]} {seg8[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg8[7]} {seg8[6]} {seg8[5]} {seg8[4]} {seg8[3]} {seg8[2]} {seg8[1]} {seg8[0]}]]
save_constraints -force
save_constraints -force
save_constraints -force
export_ip_user_files -of_objects  [get_files G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZSZ.xdc
close [ open G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZsz.xdc w ]
add_files -fileset constrs_2 G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZsz.xdc
set_property target_constrs_file G:/FPGA_keshe/FPGA/watch/watch.srcs/constrs_2/new/DZsz.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {G:/FPGA_keshe/FPGA/watch/watch.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
