vhdl xil_defaultlib  \
"../../../bd/embsys/ip/embsys_microblaze_0_0/sim/embsys_microblaze_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_gpio_0_0/sim/embsys_axi_gpio_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_timer_0_0/sim/embsys_axi_timer_0_0.vhd" \
"../../../bd/embsys/ip/embsys_fit_timer_0_0/sim/embsys_fit_timer_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_uartlite_0_0/sim/embsys_axi_uartlite_0_0.vhd" \
"../../../bd/embsys/ip/embsys_dlmb_v10_0/sim/embsys_dlmb_v10_0.vhd" \
"../../../bd/embsys/ip/embsys_ilmb_v10_0/sim/embsys_ilmb_v10_0.vhd" \
"../../../bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/sim/embsys_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/sim/embsys_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/embsys/ip/embsys_microblaze_0_axi_intc_0/sim/embsys_microblaze_0_axi_intc_0.vhd" \
"../../../bd/embsys/ip/embsys_mdm_1_0/sim/embsys_mdm_1_0.vhd" \
"../../../bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/sim/embsys_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/sim/PmodOLEDrgb_axi_quad_spi_0_0.vhd" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/sim/PmodOLEDrgb_axi_gpio_0_1.vhd" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_axi_gpio_0_0/sim/PmodENC_axi_gpio_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_timebase_wdt_0_0/sim/embsys_axi_timebase_wdt_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_gpio_0_4/sim/embsys_axi_gpio_0_4.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_conv_funs_pkg.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_proc_common_pkg.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_ipif_pkg.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_family_support.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_family.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_soft_reset.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_pselect_f.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_address_decoder.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_slave_attachment.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_interrupt_control.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/embsys_xadc_wiz_0_0_axi_lite_ipif.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/embsys_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../bd/embsys/ip/embsys_xadc_wiz_0_0/embsys_xadc_wiz_0_0_axi_xadc.vhd" \

nosort
