

================================================================
== Vitis HLS Report for 'pool1_Pipeline_L4'
================================================================
* Date:           Sat Jan 25 23:50:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       58|       58|  0.580 us|  0.580 us|   56|   56|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L4      |       56|       56|         3|          1|          1|    55|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mux_case_114 = alloca i32 1"   --->   Operation 7 'alloca' 'mux_case_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_321 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_528 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_735 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_942 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_1149 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_1356 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_1563 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_1770 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_1977 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_2184 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_2391 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_2391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_2598 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_2598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_27105 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_27105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_29112 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_29112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_31119 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_31119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_33126 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_33126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_35133 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_35133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_37140 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_37140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_39147 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_39147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_41154 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_41154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_43161 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_43161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_45168 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_45168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_47175 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_47175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_49182 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_49182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_51189 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_51189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_53196 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_53196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_2203 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_4210 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_4210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_6217 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_6217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_8224 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_8224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_10231 = alloca i32 1"   --->   Operation 38 'alloca' 'mux_case_10231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_12238 = alloca i32 1"   --->   Operation 39 'alloca' 'mux_case_12238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_14245 = alloca i32 1"   --->   Operation 40 'alloca' 'mux_case_14245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_16252 = alloca i32 1"   --->   Operation 41 'alloca' 'mux_case_16252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_18259 = alloca i32 1"   --->   Operation 42 'alloca' 'mux_case_18259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_20266 = alloca i32 1"   --->   Operation 43 'alloca' 'mux_case_20266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_22273 = alloca i32 1"   --->   Operation 44 'alloca' 'mux_case_22273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_24280 = alloca i32 1"   --->   Operation 45 'alloca' 'mux_case_24280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_26287 = alloca i32 1"   --->   Operation 46 'alloca' 'mux_case_26287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_28294 = alloca i32 1"   --->   Operation 47 'alloca' 'mux_case_28294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_30301 = alloca i32 1"   --->   Operation 48 'alloca' 'mux_case_30301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_32308 = alloca i32 1"   --->   Operation 49 'alloca' 'mux_case_32308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_34315 = alloca i32 1"   --->   Operation 50 'alloca' 'mux_case_34315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_36322 = alloca i32 1"   --->   Operation 51 'alloca' 'mux_case_36322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_38329 = alloca i32 1"   --->   Operation 52 'alloca' 'mux_case_38329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_40336 = alloca i32 1"   --->   Operation 53 'alloca' 'mux_case_40336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_42343 = alloca i32 1"   --->   Operation 54 'alloca' 'mux_case_42343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_44350 = alloca i32 1"   --->   Operation 55 'alloca' 'mux_case_44350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_46357 = alloca i32 1"   --->   Operation 56 'alloca' 'mux_case_46357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_48364 = alloca i32 1"   --->   Operation 57 'alloca' 'mux_case_48364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_50371 = alloca i32 1"   --->   Operation 58 'alloca' 'mux_case_50371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_52378 = alloca i32 1"   --->   Operation 59 'alloca' 'mux_case_52378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_54385 = alloca i32 1"   --->   Operation 60 'alloca' 'mux_case_54385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 61 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln57_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln57"   --->   Operation 62 'read' 'sext_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115"   --->   Operation 63 'read' 'mux_case_115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_322_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_322"   --->   Operation 64 'read' 'mux_case_322_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_529_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_529"   --->   Operation 65 'read' 'mux_case_529_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_736_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_736"   --->   Operation 66 'read' 'mux_case_736_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_943_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_943"   --->   Operation 67 'read' 'mux_case_943_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_1150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1150"   --->   Operation 68 'read' 'mux_case_1150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_1357_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1357"   --->   Operation 69 'read' 'mux_case_1357_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_1564_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1564"   --->   Operation 70 'read' 'mux_case_1564_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_1771_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1771"   --->   Operation 71 'read' 'mux_case_1771_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_1978_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1978"   --->   Operation 72 'read' 'mux_case_1978_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_2185_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2185"   --->   Operation 73 'read' 'mux_case_2185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_2392_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2392"   --->   Operation 74 'read' 'mux_case_2392_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_2599_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2599"   --->   Operation 75 'read' 'mux_case_2599_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_27106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_27106"   --->   Operation 76 'read' 'mux_case_27106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_29113_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_29113"   --->   Operation 77 'read' 'mux_case_29113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_31120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_31120"   --->   Operation 78 'read' 'mux_case_31120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_33127_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_33127"   --->   Operation 79 'read' 'mux_case_33127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_35134_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35134"   --->   Operation 80 'read' 'mux_case_35134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_37141_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_37141"   --->   Operation 81 'read' 'mux_case_37141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_39148_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_39148"   --->   Operation 82 'read' 'mux_case_39148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_41155_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_41155"   --->   Operation 83 'read' 'mux_case_41155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_43162_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_43162"   --->   Operation 84 'read' 'mux_case_43162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_45169_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45169"   --->   Operation 85 'read' 'mux_case_45169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_47176_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_47176"   --->   Operation 86 'read' 'mux_case_47176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_49183_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_49183"   --->   Operation 87 'read' 'mux_case_49183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_51190_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_51190"   --->   Operation 88 'read' 'mux_case_51190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_53197_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_53197"   --->   Operation 89 'read' 'mux_case_53197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_2204_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2204"   --->   Operation 90 'read' 'mux_case_2204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_4211_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4211"   --->   Operation 91 'read' 'mux_case_4211_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_6218_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6218"   --->   Operation 92 'read' 'mux_case_6218_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_8225_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8225"   --->   Operation 93 'read' 'mux_case_8225_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mux_case_10232_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10232"   --->   Operation 94 'read' 'mux_case_10232_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_12239_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12239"   --->   Operation 95 'read' 'mux_case_12239_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_14246_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14246"   --->   Operation 96 'read' 'mux_case_14246_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_16253_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16253"   --->   Operation 97 'read' 'mux_case_16253_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_18260_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_18260"   --->   Operation 98 'read' 'mux_case_18260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_20267_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_20267"   --->   Operation 99 'read' 'mux_case_20267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_22274_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_22274"   --->   Operation 100 'read' 'mux_case_22274_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_24281_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24281"   --->   Operation 101 'read' 'mux_case_24281_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_26288_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26288"   --->   Operation 102 'read' 'mux_case_26288_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mux_case_28295_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_28295"   --->   Operation 103 'read' 'mux_case_28295_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mux_case_30302_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_30302"   --->   Operation 104 'read' 'mux_case_30302_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mux_case_32309_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_32309"   --->   Operation 105 'read' 'mux_case_32309_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mux_case_34316_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34316"   --->   Operation 106 'read' 'mux_case_34316_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_36323_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_36323"   --->   Operation 107 'read' 'mux_case_36323_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_38330_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_38330"   --->   Operation 108 'read' 'mux_case_38330_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_40337_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_40337"   --->   Operation 109 'read' 'mux_case_40337_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_42344_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_42344"   --->   Operation 110 'read' 'mux_case_42344_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_44351_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44351"   --->   Operation 111 'read' 'mux_case_44351_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mux_case_46358_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_46358"   --->   Operation 112 'read' 'mux_case_46358_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_48365_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_48365"   --->   Operation 113 'read' 'mux_case_48365_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_50372_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_50372"   --->   Operation 114 'read' 'mux_case_50372_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_52379_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_52379"   --->   Operation 115 'read' 'mux_case_52379_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_54386_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54386"   --->   Operation 116 'read' 'mux_case_54386_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 117 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln57_cast = sext i62 %sext_ln57_read"   --->   Operation 118 'sext' 'sext_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 290400, void @empty_0, void @empty_1, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp, i32 %empty_36"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_54386_read, i32 %mux_case_54385"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_52379_read, i32 %mux_case_52378"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_50372_read, i32 %mux_case_50371"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_48365_read, i32 %mux_case_48364"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_46358_read, i32 %mux_case_46357"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_44351_read, i32 %mux_case_44350"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_42344_read, i32 %mux_case_42343"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_40337_read, i32 %mux_case_40336"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_38330_read, i32 %mux_case_38329"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_36323_read, i32 %mux_case_36322"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_34316_read, i32 %mux_case_34315"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_32309_read, i32 %mux_case_32308"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_30302_read, i32 %mux_case_30301"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_28295_read, i32 %mux_case_28294"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_26288_read, i32 %mux_case_26287"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_24281_read, i32 %mux_case_24280"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_22274_read, i32 %mux_case_22273"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_20267_read, i32 %mux_case_20266"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_18260_read, i32 %mux_case_18259"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_16253_read, i32 %mux_case_16252"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_14246_read, i32 %mux_case_14245"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_12239_read, i32 %mux_case_12238"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_10232_read, i32 %mux_case_10231"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_8225_read, i32 %mux_case_8224"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_6218_read, i32 %mux_case_6217"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_4211_read, i32 %mux_case_4210"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2204_read, i32 %mux_case_2203"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_53197_read, i32 %mux_case_53196"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_51190_read, i32 %mux_case_51189"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_49183_read, i32 %mux_case_49182"   --->   Operation 150 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_47176_read, i32 %mux_case_47175"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_45169_read, i32 %mux_case_45168"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_43162_read, i32 %mux_case_43161"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_41155_read, i32 %mux_case_41154"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_39148_read, i32 %mux_case_39147"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_37141_read, i32 %mux_case_37140"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_35134_read, i32 %mux_case_35133"   --->   Operation 157 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_33127_read, i32 %mux_case_33126"   --->   Operation 158 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_31120_read, i32 %mux_case_31119"   --->   Operation 159 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_29113_read, i32 %mux_case_29112"   --->   Operation 160 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_27106_read, i32 %mux_case_27105"   --->   Operation 161 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2599_read, i32 %mux_case_2598"   --->   Operation 162 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2392_read, i32 %mux_case_2391"   --->   Operation 163 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2185_read, i32 %mux_case_2184"   --->   Operation 164 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1978_read, i32 %mux_case_1977"   --->   Operation 165 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1771_read, i32 %mux_case_1770"   --->   Operation 166 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1564_read, i32 %mux_case_1563"   --->   Operation 167 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1357_read, i32 %mux_case_1356"   --->   Operation 168 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1150_read, i32 %mux_case_1149"   --->   Operation 169 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_943_read, i32 %mux_case_942"   --->   Operation 170 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_736_read, i32 %mux_case_735"   --->   Operation 171 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_529_read, i32 %mux_case_528"   --->   Operation 172 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 173 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_322_read, i32 %mux_case_321"   --->   Operation 173 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_115_read, i32 %mux_case_114"   --->   Operation 174 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln57 = store i6 0, i6 %j" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 175 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 176 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 177 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i6 %j_1, i6 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 179 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.78ns)   --->   "%add_ln57 = add i6 %j_1, i6 1" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 180 'add' 'add_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.split, void %for.body26.preheader.exitStub" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 181 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.78ns)   --->   "%switch_ln63 = switch i6 %j_1, void %arrayidx1523.case.54, i6 0, void %for.inc.split.arrayidx1523.exit_crit_edge, i6 1, void %arrayidx1523.case.1, i6 2, void %arrayidx1523.case.2, i6 3, void %arrayidx1523.case.3, i6 4, void %arrayidx1523.case.4, i6 5, void %arrayidx1523.case.5, i6 6, void %arrayidx1523.case.6, i6 7, void %arrayidx1523.case.7, i6 8, void %arrayidx1523.case.8, i6 9, void %arrayidx1523.case.9, i6 10, void %arrayidx1523.case.10, i6 11, void %arrayidx1523.case.11, i6 12, void %arrayidx1523.case.12, i6 13, void %arrayidx1523.case.13, i6 14, void %arrayidx1523.case.14, i6 15, void %arrayidx1523.case.15, i6 16, void %arrayidx1523.case.16, i6 17, void %arrayidx1523.case.17, i6 18, void %arrayidx1523.case.18, i6 19, void %arrayidx1523.case.19, i6 20, void %arrayidx1523.case.20, i6 21, void %arrayidx1523.case.21, i6 22, void %arrayidx1523.case.22, i6 23, void %arrayidx1523.case.23, i6 24, void %arrayidx1523.case.24, i6 25, void %arrayidx1523.case.25, i6 26, void %arrayidx1523.case.26, i6 27, void %arrayidx1523.case.27, i6 28, void %arrayidx1523.case.28, i6 29, void %arrayidx1523.case.29, i6 30, void %arrayidx1523.case.30, i6 31, void %arrayidx1523.case.31, i6 32, void %arrayidx1523.case.32, i6 33, void %arrayidx1523.case.33, i6 34, void %arrayidx1523.case.34, i6 35, void %arrayidx1523.case.35, i6 36, void %arrayidx1523.case.36, i6 37, void %arrayidx1523.case.37, i6 38, void %arrayidx1523.case.38, i6 39, void %arrayidx1523.case.39, i6 40, void %arrayidx1523.case.40, i6 41, void %arrayidx1523.case.41, i6 42, void %arrayidx1523.case.42, i6 43, void %arrayidx1523.case.43, i6 44, void %arrayidx1523.case.44, i6 45, void %arrayidx1523.case.45, i6 46, void %arrayidx1523.case.46, i6 47, void %arrayidx1523.case.47, i6 48, void %arrayidx1523.case.48, i6 49, void %arrayidx1523.case.49, i6 50, void %arrayidx1523.case.50, i6 51, void %arrayidx1523.case.51, i6 52, void %arrayidx1523.case.52, i6 53, void %arrayidx1523.case.53" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 182 'switch' 'switch_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.78>
ST_1 : Operation 183 [1/1] (0.42ns)   --->   "%store_ln57 = store i6 %add_ln57, i6 %j" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 183 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 184 'br' 'br_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57_cast" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 185 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:59]   --->   Operation 186 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 55, i64 55, i64 55" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57]   --->   Operation 188 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 189 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%line_buffer_2D = bitcast i32 %gmem_addr_read" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 190 'bitcast' 'line_buffer_2D' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%mux_case_114_load = load i32 %mux_case_114"   --->   Operation 301 'load' 'mux_case_114_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%mux_case_321_load = load i32 %mux_case_321"   --->   Operation 302 'load' 'mux_case_321_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%mux_case_528_load = load i32 %mux_case_528"   --->   Operation 303 'load' 'mux_case_528_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%mux_case_735_load = load i32 %mux_case_735"   --->   Operation 304 'load' 'mux_case_735_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%mux_case_942_load = load i32 %mux_case_942"   --->   Operation 305 'load' 'mux_case_942_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%mux_case_1149_load = load i32 %mux_case_1149"   --->   Operation 306 'load' 'mux_case_1149_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%mux_case_1356_load = load i32 %mux_case_1356"   --->   Operation 307 'load' 'mux_case_1356_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%mux_case_1563_load = load i32 %mux_case_1563"   --->   Operation 308 'load' 'mux_case_1563_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%mux_case_1770_load = load i32 %mux_case_1770"   --->   Operation 309 'load' 'mux_case_1770_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%mux_case_1977_load = load i32 %mux_case_1977"   --->   Operation 310 'load' 'mux_case_1977_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%mux_case_2184_load = load i32 %mux_case_2184"   --->   Operation 311 'load' 'mux_case_2184_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%mux_case_2391_load = load i32 %mux_case_2391"   --->   Operation 312 'load' 'mux_case_2391_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%mux_case_2598_load = load i32 %mux_case_2598"   --->   Operation 313 'load' 'mux_case_2598_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%mux_case_27105_load = load i32 %mux_case_27105"   --->   Operation 314 'load' 'mux_case_27105_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%mux_case_29112_load = load i32 %mux_case_29112"   --->   Operation 315 'load' 'mux_case_29112_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%mux_case_31119_load = load i32 %mux_case_31119"   --->   Operation 316 'load' 'mux_case_31119_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%mux_case_33126_load = load i32 %mux_case_33126"   --->   Operation 317 'load' 'mux_case_33126_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%mux_case_35133_load = load i32 %mux_case_35133"   --->   Operation 318 'load' 'mux_case_35133_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%mux_case_37140_load = load i32 %mux_case_37140"   --->   Operation 319 'load' 'mux_case_37140_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%mux_case_39147_load = load i32 %mux_case_39147"   --->   Operation 320 'load' 'mux_case_39147_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%mux_case_41154_load = load i32 %mux_case_41154"   --->   Operation 321 'load' 'mux_case_41154_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%mux_case_43161_load = load i32 %mux_case_43161"   --->   Operation 322 'load' 'mux_case_43161_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%mux_case_45168_load = load i32 %mux_case_45168"   --->   Operation 323 'load' 'mux_case_45168_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%mux_case_47175_load = load i32 %mux_case_47175"   --->   Operation 324 'load' 'mux_case_47175_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%mux_case_49182_load = load i32 %mux_case_49182"   --->   Operation 325 'load' 'mux_case_49182_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%mux_case_51189_load = load i32 %mux_case_51189"   --->   Operation 326 'load' 'mux_case_51189_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%mux_case_53196_load = load i32 %mux_case_53196"   --->   Operation 327 'load' 'mux_case_53196_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%mux_case_2203_load = load i32 %mux_case_2203"   --->   Operation 328 'load' 'mux_case_2203_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%mux_case_4210_load = load i32 %mux_case_4210"   --->   Operation 329 'load' 'mux_case_4210_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%mux_case_6217_load = load i32 %mux_case_6217"   --->   Operation 330 'load' 'mux_case_6217_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%mux_case_8224_load = load i32 %mux_case_8224"   --->   Operation 331 'load' 'mux_case_8224_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%mux_case_10231_load = load i32 %mux_case_10231"   --->   Operation 332 'load' 'mux_case_10231_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%mux_case_12238_load = load i32 %mux_case_12238"   --->   Operation 333 'load' 'mux_case_12238_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%mux_case_14245_load = load i32 %mux_case_14245"   --->   Operation 334 'load' 'mux_case_14245_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%mux_case_16252_load = load i32 %mux_case_16252"   --->   Operation 335 'load' 'mux_case_16252_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%mux_case_18259_load = load i32 %mux_case_18259"   --->   Operation 336 'load' 'mux_case_18259_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%mux_case_20266_load = load i32 %mux_case_20266"   --->   Operation 337 'load' 'mux_case_20266_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%mux_case_22273_load = load i32 %mux_case_22273"   --->   Operation 338 'load' 'mux_case_22273_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%mux_case_24280_load = load i32 %mux_case_24280"   --->   Operation 339 'load' 'mux_case_24280_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%mux_case_26287_load = load i32 %mux_case_26287"   --->   Operation 340 'load' 'mux_case_26287_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%mux_case_28294_load = load i32 %mux_case_28294"   --->   Operation 341 'load' 'mux_case_28294_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%mux_case_30301_load = load i32 %mux_case_30301"   --->   Operation 342 'load' 'mux_case_30301_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%mux_case_32308_load = load i32 %mux_case_32308"   --->   Operation 343 'load' 'mux_case_32308_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%mux_case_34315_load = load i32 %mux_case_34315"   --->   Operation 344 'load' 'mux_case_34315_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%mux_case_36322_load = load i32 %mux_case_36322"   --->   Operation 345 'load' 'mux_case_36322_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%mux_case_38329_load = load i32 %mux_case_38329"   --->   Operation 346 'load' 'mux_case_38329_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%mux_case_40336_load = load i32 %mux_case_40336"   --->   Operation 347 'load' 'mux_case_40336_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%mux_case_42343_load = load i32 %mux_case_42343"   --->   Operation 348 'load' 'mux_case_42343_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%mux_case_44350_load = load i32 %mux_case_44350"   --->   Operation 349 'load' 'mux_case_44350_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%mux_case_46357_load = load i32 %mux_case_46357"   --->   Operation 350 'load' 'mux_case_46357_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%mux_case_48364_load = load i32 %mux_case_48364"   --->   Operation 351 'load' 'mux_case_48364_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%mux_case_50371_load = load i32 %mux_case_50371"   --->   Operation 352 'load' 'mux_case_50371_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%mux_case_52378_load = load i32 %mux_case_52378"   --->   Operation 353 'load' 'mux_case_52378_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%mux_case_54385_load = load i32 %mux_case_54385"   --->   Operation 354 'load' 'mux_case_54385_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_36"   --->   Operation 355 'load' 'p_load' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 356 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_54385_out, i32 %mux_case_54385_load"   --->   Operation 357 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_52378_out, i32 %mux_case_52378_load"   --->   Operation 358 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_50371_out, i32 %mux_case_50371_load"   --->   Operation 359 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_48364_out, i32 %mux_case_48364_load"   --->   Operation 360 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_46357_out, i32 %mux_case_46357_load"   --->   Operation 361 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_44350_out, i32 %mux_case_44350_load"   --->   Operation 362 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_42343_out, i32 %mux_case_42343_load"   --->   Operation 363 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_40336_out, i32 %mux_case_40336_load"   --->   Operation 364 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_38329_out, i32 %mux_case_38329_load"   --->   Operation 365 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_36322_out, i32 %mux_case_36322_load"   --->   Operation 366 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_34315_out, i32 %mux_case_34315_load"   --->   Operation 367 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_32308_out, i32 %mux_case_32308_load"   --->   Operation 368 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_30301_out, i32 %mux_case_30301_load"   --->   Operation 369 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_28294_out, i32 %mux_case_28294_load"   --->   Operation 370 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_26287_out, i32 %mux_case_26287_load"   --->   Operation 371 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_24280_out, i32 %mux_case_24280_load"   --->   Operation 372 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_22273_out, i32 %mux_case_22273_load"   --->   Operation 373 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_20266_out, i32 %mux_case_20266_load"   --->   Operation 374 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_18259_out, i32 %mux_case_18259_load"   --->   Operation 375 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_16252_out, i32 %mux_case_16252_load"   --->   Operation 376 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_14245_out, i32 %mux_case_14245_load"   --->   Operation 377 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_12238_out, i32 %mux_case_12238_load"   --->   Operation 378 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_10231_out, i32 %mux_case_10231_load"   --->   Operation 379 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_8224_out, i32 %mux_case_8224_load"   --->   Operation 380 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_6217_out, i32 %mux_case_6217_load"   --->   Operation 381 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_4210_out, i32 %mux_case_4210_load"   --->   Operation 382 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2203_out, i32 %mux_case_2203_load"   --->   Operation 383 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_53196_out, i32 %mux_case_53196_load"   --->   Operation 384 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_51189_out, i32 %mux_case_51189_load"   --->   Operation 385 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_49182_out, i32 %mux_case_49182_load"   --->   Operation 386 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_47175_out, i32 %mux_case_47175_load"   --->   Operation 387 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_45168_out, i32 %mux_case_45168_load"   --->   Operation 388 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_43161_out, i32 %mux_case_43161_load"   --->   Operation 389 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_41154_out, i32 %mux_case_41154_load"   --->   Operation 390 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_39147_out, i32 %mux_case_39147_load"   --->   Operation 391 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_37140_out, i32 %mux_case_37140_load"   --->   Operation 392 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_35133_out, i32 %mux_case_35133_load"   --->   Operation 393 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_33126_out, i32 %mux_case_33126_load"   --->   Operation 394 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_31119_out, i32 %mux_case_31119_load"   --->   Operation 395 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_29112_out, i32 %mux_case_29112_load"   --->   Operation 396 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_27105_out, i32 %mux_case_27105_load"   --->   Operation 397 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2598_out, i32 %mux_case_2598_load"   --->   Operation 398 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2391_out, i32 %mux_case_2391_load"   --->   Operation 399 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2184_out, i32 %mux_case_2184_load"   --->   Operation 400 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1977_out, i32 %mux_case_1977_load"   --->   Operation 401 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1770_out, i32 %mux_case_1770_load"   --->   Operation 402 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1563_out, i32 %mux_case_1563_load"   --->   Operation 403 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1356_out, i32 %mux_case_1356_load"   --->   Operation 404 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1149_out, i32 %mux_case_1149_load"   --->   Operation 405 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_942_out, i32 %mux_case_942_load"   --->   Operation 406 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_735_out, i32 %mux_case_735_load"   --->   Operation 407 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_528_out, i32 %mux_case_528_load"   --->   Operation 408 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_321_out, i32 %mux_case_321_load"   --->   Operation 409 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_114_out, i32 %mux_case_114_load"   --->   Operation 410 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 411 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_53196" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 191 'store' 'store_ln63' <Predicate = (j_1 == 53)> <Delay = 0.42>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 192 'br' 'br_ln63' <Predicate = (j_1 == 53)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_52378" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 193 'store' 'store_ln63' <Predicate = (j_1 == 52)> <Delay = 0.42>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 194 'br' 'br_ln63' <Predicate = (j_1 == 52)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_51189" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 195 'store' 'store_ln63' <Predicate = (j_1 == 51)> <Delay = 0.42>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 196 'br' 'br_ln63' <Predicate = (j_1 == 51)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_50371" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 197 'store' 'store_ln63' <Predicate = (j_1 == 50)> <Delay = 0.42>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 198 'br' 'br_ln63' <Predicate = (j_1 == 50)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_49182" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 199 'store' 'store_ln63' <Predicate = (j_1 == 49)> <Delay = 0.42>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 200 'br' 'br_ln63' <Predicate = (j_1 == 49)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_48364" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 201 'store' 'store_ln63' <Predicate = (j_1 == 48)> <Delay = 0.42>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 202 'br' 'br_ln63' <Predicate = (j_1 == 48)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_47175" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 203 'store' 'store_ln63' <Predicate = (j_1 == 47)> <Delay = 0.42>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 204 'br' 'br_ln63' <Predicate = (j_1 == 47)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_46357" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 205 'store' 'store_ln63' <Predicate = (j_1 == 46)> <Delay = 0.42>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 206 'br' 'br_ln63' <Predicate = (j_1 == 46)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_45168" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 207 'store' 'store_ln63' <Predicate = (j_1 == 45)> <Delay = 0.42>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 208 'br' 'br_ln63' <Predicate = (j_1 == 45)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_44350" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 209 'store' 'store_ln63' <Predicate = (j_1 == 44)> <Delay = 0.42>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 210 'br' 'br_ln63' <Predicate = (j_1 == 44)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_43161" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 211 'store' 'store_ln63' <Predicate = (j_1 == 43)> <Delay = 0.42>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 212 'br' 'br_ln63' <Predicate = (j_1 == 43)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_42343" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 213 'store' 'store_ln63' <Predicate = (j_1 == 42)> <Delay = 0.42>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 214 'br' 'br_ln63' <Predicate = (j_1 == 42)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_41154" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 215 'store' 'store_ln63' <Predicate = (j_1 == 41)> <Delay = 0.42>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 216 'br' 'br_ln63' <Predicate = (j_1 == 41)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_40336" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 217 'store' 'store_ln63' <Predicate = (j_1 == 40)> <Delay = 0.42>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 218 'br' 'br_ln63' <Predicate = (j_1 == 40)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_39147" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 219 'store' 'store_ln63' <Predicate = (j_1 == 39)> <Delay = 0.42>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 220 'br' 'br_ln63' <Predicate = (j_1 == 39)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_38329" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 221 'store' 'store_ln63' <Predicate = (j_1 == 38)> <Delay = 0.42>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 222 'br' 'br_ln63' <Predicate = (j_1 == 38)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_37140" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 223 'store' 'store_ln63' <Predicate = (j_1 == 37)> <Delay = 0.42>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 224 'br' 'br_ln63' <Predicate = (j_1 == 37)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_36322" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 225 'store' 'store_ln63' <Predicate = (j_1 == 36)> <Delay = 0.42>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 226 'br' 'br_ln63' <Predicate = (j_1 == 36)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_35133" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 227 'store' 'store_ln63' <Predicate = (j_1 == 35)> <Delay = 0.42>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 228 'br' 'br_ln63' <Predicate = (j_1 == 35)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_34315" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 229 'store' 'store_ln63' <Predicate = (j_1 == 34)> <Delay = 0.42>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 230 'br' 'br_ln63' <Predicate = (j_1 == 34)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_33126" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 231 'store' 'store_ln63' <Predicate = (j_1 == 33)> <Delay = 0.42>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 232 'br' 'br_ln63' <Predicate = (j_1 == 33)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_32308" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 233 'store' 'store_ln63' <Predicate = (j_1 == 32)> <Delay = 0.42>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 234 'br' 'br_ln63' <Predicate = (j_1 == 32)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_31119" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 235 'store' 'store_ln63' <Predicate = (j_1 == 31)> <Delay = 0.42>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 236 'br' 'br_ln63' <Predicate = (j_1 == 31)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_30301" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 237 'store' 'store_ln63' <Predicate = (j_1 == 30)> <Delay = 0.42>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 238 'br' 'br_ln63' <Predicate = (j_1 == 30)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_29112" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 239 'store' 'store_ln63' <Predicate = (j_1 == 29)> <Delay = 0.42>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 240 'br' 'br_ln63' <Predicate = (j_1 == 29)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_28294" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 241 'store' 'store_ln63' <Predicate = (j_1 == 28)> <Delay = 0.42>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 242 'br' 'br_ln63' <Predicate = (j_1 == 28)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_27105" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 243 'store' 'store_ln63' <Predicate = (j_1 == 27)> <Delay = 0.42>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 244 'br' 'br_ln63' <Predicate = (j_1 == 27)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_26287" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 245 'store' 'store_ln63' <Predicate = (j_1 == 26)> <Delay = 0.42>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 246 'br' 'br_ln63' <Predicate = (j_1 == 26)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2598" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 247 'store' 'store_ln63' <Predicate = (j_1 == 25)> <Delay = 0.42>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 248 'br' 'br_ln63' <Predicate = (j_1 == 25)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_24280" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 249 'store' 'store_ln63' <Predicate = (j_1 == 24)> <Delay = 0.42>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 250 'br' 'br_ln63' <Predicate = (j_1 == 24)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2391" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 251 'store' 'store_ln63' <Predicate = (j_1 == 23)> <Delay = 0.42>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 252 'br' 'br_ln63' <Predicate = (j_1 == 23)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_22273" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 253 'store' 'store_ln63' <Predicate = (j_1 == 22)> <Delay = 0.42>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 254 'br' 'br_ln63' <Predicate = (j_1 == 22)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2184" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 255 'store' 'store_ln63' <Predicate = (j_1 == 21)> <Delay = 0.42>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 256 'br' 'br_ln63' <Predicate = (j_1 == 21)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_20266" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 257 'store' 'store_ln63' <Predicate = (j_1 == 20)> <Delay = 0.42>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 258 'br' 'br_ln63' <Predicate = (j_1 == 20)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1977" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 259 'store' 'store_ln63' <Predicate = (j_1 == 19)> <Delay = 0.42>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 260 'br' 'br_ln63' <Predicate = (j_1 == 19)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_18259" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 261 'store' 'store_ln63' <Predicate = (j_1 == 18)> <Delay = 0.42>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 262 'br' 'br_ln63' <Predicate = (j_1 == 18)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1770" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 263 'store' 'store_ln63' <Predicate = (j_1 == 17)> <Delay = 0.42>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 264 'br' 'br_ln63' <Predicate = (j_1 == 17)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_16252" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 265 'store' 'store_ln63' <Predicate = (j_1 == 16)> <Delay = 0.42>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 266 'br' 'br_ln63' <Predicate = (j_1 == 16)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1563" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 267 'store' 'store_ln63' <Predicate = (j_1 == 15)> <Delay = 0.42>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 268 'br' 'br_ln63' <Predicate = (j_1 == 15)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_14245" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 269 'store' 'store_ln63' <Predicate = (j_1 == 14)> <Delay = 0.42>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 270 'br' 'br_ln63' <Predicate = (j_1 == 14)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1356" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 271 'store' 'store_ln63' <Predicate = (j_1 == 13)> <Delay = 0.42>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 272 'br' 'br_ln63' <Predicate = (j_1 == 13)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_12238" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 273 'store' 'store_ln63' <Predicate = (j_1 == 12)> <Delay = 0.42>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 274 'br' 'br_ln63' <Predicate = (j_1 == 12)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_1149" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 275 'store' 'store_ln63' <Predicate = (j_1 == 11)> <Delay = 0.42>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 276 'br' 'br_ln63' <Predicate = (j_1 == 11)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_10231" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 277 'store' 'store_ln63' <Predicate = (j_1 == 10)> <Delay = 0.42>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 278 'br' 'br_ln63' <Predicate = (j_1 == 10)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_942" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 279 'store' 'store_ln63' <Predicate = (j_1 == 9)> <Delay = 0.42>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 280 'br' 'br_ln63' <Predicate = (j_1 == 9)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_8224" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 281 'store' 'store_ln63' <Predicate = (j_1 == 8)> <Delay = 0.42>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 282 'br' 'br_ln63' <Predicate = (j_1 == 8)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_735" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 283 'store' 'store_ln63' <Predicate = (j_1 == 7)> <Delay = 0.42>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 284 'br' 'br_ln63' <Predicate = (j_1 == 7)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_6217" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 285 'store' 'store_ln63' <Predicate = (j_1 == 6)> <Delay = 0.42>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 286 'br' 'br_ln63' <Predicate = (j_1 == 6)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_528" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 287 'store' 'store_ln63' <Predicate = (j_1 == 5)> <Delay = 0.42>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 288 'br' 'br_ln63' <Predicate = (j_1 == 5)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_4210" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 289 'store' 'store_ln63' <Predicate = (j_1 == 4)> <Delay = 0.42>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 290 'br' 'br_ln63' <Predicate = (j_1 == 4)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_321" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 291 'store' 'store_ln63' <Predicate = (j_1 == 3)> <Delay = 0.42>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 292 'br' 'br_ln63' <Predicate = (j_1 == 3)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_2203" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 293 'store' 'store_ln63' <Predicate = (j_1 == 2)> <Delay = 0.42>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 294 'br' 'br_ln63' <Predicate = (j_1 == 2)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_114" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 295 'store' 'store_ln63' <Predicate = (j_1 == 1)> <Delay = 0.42>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 296 'br' 'br_ln63' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %empty_36" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 297 'store' 'store_ln63' <Predicate = (j_1 == 0)> <Delay = 0.42>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 298 'br' 'br_ln63' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %line_buffer_2D, i32 %mux_case_54385" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 299 'store' 'store_ln63' <Predicate = (j_1 == 63) | (j_1 == 62) | (j_1 == 61) | (j_1 == 60) | (j_1 == 59) | (j_1 == 58) | (j_1 == 57) | (j_1 == 56) | (j_1 == 55) | (j_1 == 54)> <Delay = 0.42>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx1523.exit" [AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63]   --->   Operation 300 'br' 'br_ln63' <Predicate = (j_1 == 63) | (j_1 == 62) | (j_1 == 61) | (j_1 == 60) | (j_1 == 59) | (j_1 == 58) | (j_1 == 57) | (j_1 == 56) | (j_1 == 55) | (j_1 == 54)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.635ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln57', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) of constant 0 on local variable 'j', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57 [282]  (0.427 ns)
	'load' operation 6 bit ('j', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) on local variable 'j', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57 [285]  (0.000 ns)
	'add' operation 6 bit ('add_ln57', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [288]  (0.781 ns)
	'store' operation 0 bit ('store_ln57', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) of variable 'add_ln57', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57 on local variable 'j', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57 [464]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:57) [291]  (0.000 ns)
	bus read operation ('gmem_addr_read', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63) on port 'gmem' (AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63) [295]  (7.300 ns)

 <State 3>: 0.427ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln63', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63) of variable 'line_buffer_2D', AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:63 on local variable 'mux_case_53196' [299]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
