<!doctype html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Humbal Hammad | Silicon Architect & VLSI Engineer</title>
    <link rel="stylesheet" href="style.css" />
  </head>
  <body>
    <nav class="navbar">
      <div class="container nav-container">
        <div class="logo">HH.</div>
        <ul class="nav-links">
          <li><a href="#home" class="nav-link">Home</a></li>
          <li><a href="#about" class="nav-link">About</a></li>
          <li><a href="#education" class="nav-link">Education</a></li>
          <li><a href="#experience" class="nav-link">Experience</a></li>
          <li><a href="#projects" class="nav-link">Projects</a></li>
          <li><a href="#skills" class="nav-link">Skills</a></li>
          <li><a href="#contact" class="nav-link">Contact</a></li>
        </ul>
        <div class="hamburger">
          <span></span>
          <span></span>
          <span></span>
        </div>
      </div>
    </nav>

    <section id="home" class="hero">
      <canvas id="hero-canvas"></canvas>
      <div class="container hero-container">
        <div class="hero-content">
          <h1 class="hero-title">Humbal Hammad</h1>
          <p class="hero-subtitle">
            <span id="typewriter"></span><span class="cursor">|</span>
          </p>
          <p class="hero-description">
            Forging high-performance silicon. Specialized in the absolute precision of the RTL-to-GDSII flow, aggressive PPA optimization, and zero-defect mixed-signal design.
          </p>
          <div class="hero-buttons">
            <a href="#contact" class="btn btn-primary">Ignite Collaboration</a>
            <a href="#projects" class="btn btn-secondary">Explore the Architecture</a>
          </div>
        </div>
      </div>
    </section>

    <section id="about" class="about">
      <div class="container">
        <h2 class="section-title">The Architect</h2>
        <div class="about-content">
          <div class="about-text">
            <p>
              I am an Electrical Engineer driven by the microscopic complexities of ASIC/VLSI Design and SoC Verification. I thrive on orchestrating the complete RTL-to-GDSII flow, turning theoretical architectures into tangible, high-speed silicon reality. 
            </p>
            <p>
              Currently advancing my expertise through a Master's at FAST-NU, my core focus lies in conquering signal integrity challenges, pushing mixed-signal boundaries, and mastering industry giants like Cadence Virtuoso and Innovus. I don't just build circuits; I optimize them for peak performance, power, and area.
            </p>
            <div class="about-info interactive-card">
              <div class="info-item">
                <span class="label">Location:</span>
                <span>Islamabad, Pakistan</span>
              </div>
              <div class="info-item">
                <span class="label">Comms:</span>
                <span>+92 336 666 4972</span>
              </div>
              <div class="info-item">
                <span class="label">Direct Node:</span>
                <span
                  ><a href="mailto:humbalhammad15@gmail.com"
                    >humbalhammad15@gmail.com</a
                  ></span
                >
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="education" class="education">
      <div class="container">
        <h2 class="section-title">Academic Foundation</h2>
        <div class="education-timeline">
          <div class="timeline-item interactive-card">
            <div class="timeline-marker"></div>
            <div class="timeline-content">
              <h3>Masters in Electrical & Electronics Engineering</h3>
              <p class="institution">
                FAST-NU (National University of Computer and Emerging Sciences)
              </p>
              <p class="duration">Sept 2025 ‚Äì Present</p>
              <ul>
                <li>Deep dive into Advanced Analog & Digital IC Design, VLSI Systems, and SoC Verification.</li>
                <li>Mastering CMOS Circuits, Signal Integrity, and comprehensive PPA Optimization.</li>
                <li>Hands-on command of the full flow: Synthesis, STA, and Physical Design.</li>
                <li>Arsenal: Virtuoso, Innovus, Synopsys, Vivado, ADS.</li>
              </ul>
            </div>
          </div>
          <div class="timeline-item interactive-card">
            <div class="timeline-marker"></div>
            <div class="timeline-content">
              <h3>Bachelor of Electrical Engineering (Electronics)</h3>
              <p class="institution">Air University, Islamabad</p>
              <p class="duration">Sept 2021 ‚Äì July 2025</p>
              <ul>
                <li>CGPA: 3.51/4.0 | Rank: 4/80 (Top 5%)</li>
                <li>Thesis: Engineered a 2DOF Autonomous Gyro-Stabilized Platform.</li>
                <li>Core disciplines: Embedded Systems, Control Systems, Machine Learning.</li>
              </ul>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="experience" class="experience">
      <div class="container">
        <h2 class="section-title">Professional Trajectory</h2>
        <div class="experience-list">
          <div class="experience-card interactive-card">
            <div class="experience-header">
              <h3>ASIC Design Engineer (Contract)</h3>
              <span class="experience-date">Aug 2025 ‚Äì Present</span>
            </div>
            <p class="experience-company">
              IC Design Lab & GF-METRC @ FAST-NU, Islamabad
            </p>
            <ul class="experience-details">
              <li>Architecting analog, digital, and mixed-signal domains using the Cadence suite.</li>
              <li>Driving RTL synthesis via Genus and sculpting mixed-signal layouts in Virtuoso.</li>
              <li>Executing relentless physical design and place-and-route cycles in Innovus.</li>
              <li>Enforcing strict timing closure and sign-off verification for zero-compromise tapeouts.</li>
            </ul>
          </div>

          <div class="experience-card interactive-card">
            <div class="experience-header">
              <h3>System-on-Chip Design Engineer</h3>
              <span class="experience-date">July 2023 ‚Äì Aug 2023</span>
            </div>
            <p class="experience-company">
              National Institute of Electronics (NIE), Islamabad
            </p>
            <ul class="experience-details">
              <li>Engineered and simulated high-efficiency MOSFET amplifier topologies.</li>
              <li>Collaborated extensively on layout execution and flawless DRC verification.</li>
              <li>Accelerated R&D targets within SCDFC-Lab projects.</li>
            </ul>
          </div>

          <div class="experience-card interactive-card">
            <div class="experience-header">
              <h3>Field Services Engineer Intern</h3>
              <span class="experience-date">July 2024 ‚Äì Aug 2024</span>
            </div>
            <p class="experience-company">
              Shirazi Trading Company (Healthcare Dept - GE), Islamabad
            </p>
            <ul class="experience-details">
              <li>Executed critical on-site calibration and conditioning for life-saving GE healthcare hardware.</li>
              <li>Interfaced directly with complex X-ray, CT, PET-CT, and MRI systems.</li>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <section id="projects" class="projects">
      <div class="container">
        <h2 class="section-title">Silicon & Systems Engineering</h2>
        <div class="projects-grid">
          <div class="project-card interactive-card">
            <h3>End-to-End VLSI Implementation</h3>
            <p class="project-date">July 2023 ‚Äì Aug 2023</p>
            <p class="project-description">
              Engineered a 4-bit Signed Booth Multiplier. Leveraged Modified Booth Encoding to crush partial products and accelerate arithmetic execution.
            </p>
            <ul class="project-highlights">
              <li>Commanded the full RTL-to-GDSII pipeline via Cadence Innovus.</li>
              <li>Executed advanced Floorplanning, Power Planning (PDN), and CTS routing.</li>
              <li>Achieved aggressive sign-off with absolutely zero DRC/LVS violations.</li>
            </ul>
            <div class="project-tags">
              <span class="tag">Verilog</span>
              <span class="tag">Cadence</span>
              <span class="tag">VLSI</span>
            </div>
          </div>

          <div class="project-card interactive-card">
            <h3>2DOF Autonomous Gyro Platform</h3>
            <p class="project-description">
              Pioneered a two-axis stabilization platform relying on high-speed sensor fusion and PID algorithms for autonomous, dead-accurate payload pointing.
            </p>
            <ul class="project-highlights">
              <li>Locked pointing accuracy to an aggressive ¬±0.5¬∞ margin during dynamic stress testing.</li>
              <li>Integrated MPU6050 arrays with low-latency microcontrollers.</li>
            </ul>
            <div class="project-tags">
              <span class="tag">Embedded</span>
              <span class="tag">Control Systems</span>
              <span class="tag">Sensor Fusion</span>
            </div>
          </div>

          <div class="project-card interactive-card">
            <h3>Short-Range Wireless Network</h3>
            <p class="project-description">
              Built a comprehensive mathematical model and simulation of a full modulation/demodulation wireless communication chain.
            </p>
            <ul class="project-highlights">
              <li>Engineered custom digital signal processing algorithms.</li>
              <li>Validated network integrity under high-noise simulations.</li>
            </ul>
            <div class="project-tags">
              <span class="tag">MATLAB</span>
              <span class="tag">DSP</span>
              <span class="tag">Comms</span>
            </div>
          </div>
          
          <div class="project-card interactive-card">
            <h3>FPGA Timer Emulation</h3>
            <p class="project-description">
              Synthesized and emulated a PIC Timer hardware block directly onto a Xilinx Spartan-500E architecture.
            </p>
            <ul class="project-highlights">
              <li>Wrote cycle-accurate Verilog RTL.</li>
              <li>Enforced stringent timing constraints on silicon logic.</li>
            </ul>
            <div class="project-tags">
              <span class="tag">Verilog</span>
              <span class="tag">FPGA</span>
              <span class="tag">Xilinx</span>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="skills" class="skills">
      <div class="container">
        <h2 class="section-title">Technical Arsenal</h2>
        <div class="skills-grid">
          <div class="skill-category interactive-card">
            <h3>Syntax & Languages</h3>
            <div class="skill-items">
              <span class="skill-item">SystemVerilog</span>
              <span class="skill-item">Verilog</span>
              <span class="skill-item">C/C++</span>
              <span class="skill-item">Python</span>
              <span class="skill-item">SQL</span>
            </div>
          </div>

          <div class="skill-category interactive-card">
            <h3>Industry Tools</h3>
            <div class="skill-items">
              <span class="skill-item">Cadence Virtuoso</span>
              <span class="skill-item">Cadence Innovus</span>
              <span class="skill-item">Synopsys Suite</span>
              <span class="skill-item">Xilinx Vivado</span>
              <span class="skill-item">ANSYS HFSS</span>
              <span class="skill-item">MATLAB</span>
            </div>
          </div>

          <div class="skill-category interactive-card">
            <h3>Core Competencies</h3>
            <div class="skill-items">
              <span class="skill-item">RTL-to-GDSII</span>
              <span class="skill-item">Mixed-Signal Design</span>
              <span class="skill-item">PPA Optimization</span>
              <span class="skill-item">Static Timing Analysis</span>
              <span class="skill-item">DRC/LVS Sign-off</span>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="contact" class="contact">
      <div class="container">
        <h2 class="section-title">Establish Connection</h2>
        <div class="contact-content">
          <p>
            Whether it's designing the next generation of silicon or collaborating on complex SoC architectures, my channels are open.
          </p>
          <div class="contact-info">
            <a href="mailto:humbalhammad15@gmail.com" class="contact-item interactive-card">
              <span class="icon">‚úâ</span>
              <span>humbalhammad15@gmail.com</span>
            </a>
            <a href="tel:+923366664972" class="contact-item interactive-card">
              <span class="icon">‚òé</span>
              <span>+92 336 666 4972</span>
            </a>
            <div class="contact-item interactive-card">
              <span class="icon">üìç</span>
              <span>Islamabad, Pakistan</span>
            </div>
          </div>
          <div class="social-links">
            <a href="https://linkedin.com" class="btn btn-secondary" target="_blank">LinkedIn Protocol</a>
            <a href="https://github.com" class="btn btn-secondary" target="_blank">GitHub Repositories</a>
          </div>
        </div>
      </div>
    </section>

    <footer class="footer">
      <div class="container">
        <p>&copy; 2025 Humbal Hammad. Architected with Precision.</p>
        <p>ASIC/VLSI Design Engineer</p>
      </div>
    </footer>

    <script src="script.js"></script>
  </body>
</html>