#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Mon Apr 20 11:16:27 2020
# Process ID: 11192
# Current directory: C:/Users/admin/Documents/projects/CPE142_nonpipe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6844 C:\Users\admin\Documents\projects\CPE142_nonpipe\CPE142_nonpipe.xpr
# Log file: C:/Users/admin/Documents/projects/CPE142_nonpipe/vivado.log
# Journal file: C:/Users/admin/Documents/projects/CPE142_nonpipe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 20 11:20:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ALUControl' instantiated as 'aluc' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:69]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Control' instantiated as 'c' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:64]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.137 ; gain = 396.902
close_design
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 20 11:32:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ALUControl' instantiated as 'aluc' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:69]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Control' instantiated as 'c' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:64]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v]
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v]
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v]
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ProgramCounter.v]
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ProgramCounter.v]
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALUControl.v]
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALU.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 20 11:46:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ALUControl' instantiated as 'aluc' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:69]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Control' instantiated as 'c' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:64]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v]
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALU.v]
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALUControl.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 20 14:28:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 20 14:34:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 20 14:37:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 14:40:26 2020...
