$comment
	File created using the following command:
		vcd file lab8.msim.vcd -direction
$end
$date
	Tue Oct 01 17:04:52 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ram32bits_vhd_vec_tst $end
$var wire 1 ! address [4] $end
$var wire 1 " address [3] $end
$var wire 1 # address [2] $end
$var wire 1 $ address [1] $end
$var wire 1 % address [0] $end
$var wire 1 & clock $end
$var wire 1 ' dataIn [3] $end
$var wire 1 ( dataIn [2] $end
$var wire 1 ) dataIn [1] $end
$var wire 1 * dataIn [0] $end
$var wire 1 + dataOut [3] $end
$var wire 1 , dataOut [2] $end
$var wire 1 - dataOut [1] $end
$var wire 1 . dataOut [0] $end
$var wire 1 / write $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var wire 1 3 devoe $end
$var wire 1 4 devclrn $end
$var wire 1 5 devpor $end
$var wire 1 6 ww_devoe $end
$var wire 1 7 ww_devclrn $end
$var wire 1 8 ww_devpor $end
$var wire 1 9 ww_address [4] $end
$var wire 1 : ww_address [3] $end
$var wire 1 ; ww_address [2] $end
$var wire 1 < ww_address [1] $end
$var wire 1 = ww_address [0] $end
$var wire 1 > ww_clock $end
$var wire 1 ? ww_dataIn [3] $end
$var wire 1 @ ww_dataIn [2] $end
$var wire 1 A ww_dataIn [1] $end
$var wire 1 B ww_dataIn [0] $end
$var wire 1 C ww_write $end
$var wire 1 D ww_dataOut [3] $end
$var wire 1 E ww_dataOut [2] $end
$var wire 1 F ww_dataOut [1] $end
$var wire 1 G ww_dataOut [0] $end
$var wire 1 H \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 I \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 J \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 K \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 L \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 M \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 N \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 O \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 P \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 Q \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 R \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 S \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 T \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 U \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 V \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 W \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 X \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 Y \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 Z \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 [ \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 \ \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 ] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 ^ \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 _ \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ` \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 a \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 b \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 c \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 d \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 e \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 f \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 g \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 h \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 i \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 j \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 k \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 l \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 m \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 n \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 o \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 p \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 q \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 r \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 s \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 t \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 u \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 v \write~input_o\ $end
$var wire 1 w \clock~input_o\ $end
$var wire 1 x \clock~inputCLKENA0_outclk\ $end
$var wire 1 y \dataIn[0]~input_o\ $end
$var wire 1 z \address[0]~input_o\ $end
$var wire 1 { \address[1]~input_o\ $end
$var wire 1 | \address[2]~input_o\ $end
$var wire 1 } \address[3]~input_o\ $end
$var wire 1 ~ \address[4]~input_o\ $end
$var wire 1 !! \dataIn[1]~input_o\ $end
$var wire 1 "! \dataIn[2]~input_o\ $end
$var wire 1 #! \dataIn[3]~input_o\ $end
$var wire 1 $! \ram_inst|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 %! \ram_inst|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 &! \ram_inst|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 '! \ram_inst|altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1/
00
11
x2
13
14
15
16
17
18
0>
1C
xu
1v
0w
0x
1y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0!
0"
0#
0$
0%
0'
0(
0)
1*
09
0:
0;
0<
0=
0?
0@
0A
1B
0D
0E
0F
0G
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0$!
0%!
0&!
0'!
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0+
0,
0-
0.
$end
#10000
1&
1>
1w
1x
#10001
1t
1'!
1G
1.
#20000
0&
0>
0w
0x
#30000
1&
1>
1w
1x
#40000
0&
1)
0*
0>
0B
1A
1!!
0y
0w
0x
0[
1Z
#50000
1&
1>
1w
1x
#50001
1s
0t
1&!
0'!
0G
1F
0.
1-
#60000
0&
0>
0w
0x
#70000
1&
1>
1w
1x
#80000
0&
1*
1%
0>
1B
1=
1z
1y
0w
0x
1`
1[
#90000
1&
1>
1w
1x
#90001
1t
1'!
1G
1.
#100000
0&
0>
0w
0x
#110000
1&
1>
1w
1x
#120000
0&
0*
0)
1(
0/
0>
0B
0A
1@
0C
0v
1"!
0!!
0y
0w
0x
0[
0Z
1Y
#130000
1&
1>
1w
1x
#140000
0&
0>
0w
0x
#150000
1&
1>
1w
1x
#160000
0&
1*
0%
1$
0>
1B
0=
1<
1{
0z
1y
0w
0x
0`
1_
1[
#170000
1&
1>
1w
1x
#170001
0s
0t
0&!
0'!
0G
0F
0.
0-
#180000
0&
0>
0w
0x
#190000
1&
1>
1w
1x
#200000
0&
1/
0>
1C
1v
0w
0x
#210000
1&
1>
1w
1x
#210001
1r
1t
1%!
1'!
1G
1E
1.
1,
#220000
0&
0>
0w
0x
#230000
1&
1>
1w
1x
#240000
0&
0/
0*
0$
0(
0>
0C
0B
0@
0<
0{
0"!
0y
0v
0w
0x
0_
0[
0Y
#250000
1&
1>
1w
1x
#250001
0r
1s
0t
0%!
1&!
0'!
0G
1F
0E
0.
1-
0,
#260000
0&
0>
0w
0x
#270000
1&
1>
1w
1x
#280000
0&
0>
0w
0x
#290000
1&
1>
1w
1x
#300000
0&
0>
0w
0x
#310000
1&
1>
1w
1x
#320000
0&
0>
0w
0x
#330000
1&
1>
1w
1x
#340000
0&
0>
0w
0x
#350000
1&
1>
1w
1x
#360000
0&
0>
0w
0x
#370000
1&
1>
1w
1x
#380000
0&
0>
0w
0x
#390000
1&
1>
1w
1x
#400000
0&
0>
0w
0x
#410000
1&
1>
1w
1x
#420000
0&
0>
0w
0x
#430000
1&
1>
1w
1x
#440000
0&
0>
0w
0x
#450000
1&
1>
1w
1x
#460000
0&
0>
0w
0x
#470000
1&
1>
1w
1x
#480000
0&
0>
0w
0x
#490000
1&
1>
1w
1x
#500000
0&
0>
0w
0x
#510000
1&
1>
1w
1x
#520000
0&
0>
0w
0x
#530000
1&
1>
1w
1x
#540000
0&
0>
0w
0x
#550000
1&
1>
1w
1x
#560000
0&
0>
0w
0x
#570000
1&
1>
1w
1x
#580000
0&
0>
0w
0x
#590000
1&
1>
1w
1x
#600000
0&
0>
0w
0x
#610000
1&
1>
1w
1x
#620000
0&
0>
0w
0x
#630000
1&
1>
1w
1x
#640000
0&
0>
0w
0x
#650000
1&
1>
1w
1x
#660000
0&
0>
0w
0x
#670000
1&
1>
1w
1x
#680000
0&
0>
0w
0x
#690000
1&
1>
1w
1x
#700000
0&
0>
0w
0x
#710000
1&
1>
1w
1x
#720000
0&
0>
0w
0x
#730000
1&
1>
1w
1x
#740000
0&
0>
0w
0x
#750000
1&
1>
1w
1x
#760000
0&
0>
0w
0x
#770000
1&
1>
1w
1x
#780000
0&
0>
0w
0x
#790000
1&
1>
1w
1x
#800000
0&
0>
0w
0x
#810000
1&
1>
1w
1x
#820000
0&
0>
0w
0x
#830000
1&
1>
1w
1x
#840000
0&
0>
0w
0x
#850000
1&
1>
1w
1x
#860000
0&
0>
0w
0x
#870000
1&
1>
1w
1x
#880000
0&
0>
0w
0x
#890000
1&
1>
1w
1x
#900000
0&
0>
0w
0x
#910000
1&
1>
1w
1x
#920000
0&
0>
0w
0x
#930000
1&
1>
1w
1x
#940000
0&
0>
0w
0x
#950000
1&
1>
1w
1x
#960000
0&
0>
0w
0x
#970000
1&
1>
1w
1x
#980000
0&
1/
0>
1C
1v
0w
0x
#990000
1&
1>
1w
1x
#990001
0s
0&!
0F
0-
#1000000
