{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570185196728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570185196739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 18:33:16 2019 " "Processing started: Fri Oct 04 18:33:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570185196739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570185196739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dff -c dff " "Command: quartus_map --read_settings_files=on --write_settings_files=off dff -c dff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570185196739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570185197958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570185197958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-behavior_of_dpram " "Found design unit 1: dpram-behavior_of_dpram" {  } { { "dpram.vhd" "" { Text "D:/VHDL/dff/dpram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212588 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "D:/VHDL/dff/dpram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570185212588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_dff-behavior " "Found design unit 1: my_dff-behavior" {  } { { "dff.vhd" "" { Text "D:/VHDL/dff/dff.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212598 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "dff.vhd" "" { Text "D:/VHDL/dff/dff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570185212598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework_1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file homework_1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 homework_1_2-behavior_of_homework_1_2 " "Found design unit 1: homework_1_2-behavior_of_homework_1_2" {  } { { "homework_1_2.vhd" "" { Text "D:/VHDL/dff/homework_1_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212609 ""} { "Info" "ISGN_ENTITY_NAME" "1 homework_1_2 " "Found entity 1: homework_1_2" {  } { { "homework_1_2.vhd" "" { Text "D:/VHDL/dff/homework_1_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570185212609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my8259.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my8259.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my8259-behavior_of_my8259 " "Found design unit 1: my8259-behavior_of_my8259" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212620 ""} { "Info" "ISGN_ENTITY_NAME" "1 my8259 " "Found entity 1: my8259" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570185212620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570185212620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my8259 " "Elaborating entity \"my8259\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570185212712 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT my8259.vhd(12) " "VHDL Signal Declaration warning at my8259.vhd(12): used implicit default value for signal \"INT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570185212713 "|my8259"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[0\] " "bidirectional pin \"D\[0\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[1\] " "bidirectional pin \"D\[1\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[2\] " "bidirectional pin \"D\[2\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[3\] " "bidirectional pin \"D\[3\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[4\] " "bidirectional pin \"D\[4\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[5\] " "bidirectional pin \"D\[5\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[6\] " "bidirectional pin \"D\[6\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[7\] " "bidirectional pin \"D\[7\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[0\] " "bidirectional pin \"CAS\[0\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[1\] " "bidirectional pin \"CAS\[1\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[2\] " "bidirectional pin \"CAS\[2\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[3\] " "bidirectional pin \"CAS\[3\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[4\] " "bidirectional pin \"CAS\[4\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[5\] " "bidirectional pin \"CAS\[5\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[6\] " "bidirectional pin \"CAS\[6\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CAS\[7\] " "bidirectional pin \"CAS\[7\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[0\] " "bidirectional pin \"nSP_nEN\[0\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[1\] " "bidirectional pin \"nSP_nEN\[1\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[2\] " "bidirectional pin \"nSP_nEN\[2\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[3\] " "bidirectional pin \"nSP_nEN\[3\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[4\] " "bidirectional pin \"nSP_nEN\[4\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[5\] " "bidirectional pin \"nSP_nEN\[5\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[6\] " "bidirectional pin \"nSP_nEN\[6\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "nSP_nEN\[7\] " "bidirectional pin \"nSP_nEN\[7\]\" has no driver" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570185213237 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1570185213237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INT GND " "Pin \"INT\" is stuck at GND" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570185213266 "|my8259|INT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570185213266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570185213438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570185213438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRD " "No output dependent on input pin \"nRD\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|nRD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nWR " "No output dependent on input pin \"nWR\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|nWR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A0 " "No output dependent on input pin \"A0\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|A0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nCS " "No output dependent on input pin \"nCS\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|nCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nINTA " "No output dependent on input pin \"nINTA\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|nINTA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[0\] " "No output dependent on input pin \"IR\[0\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[1\] " "No output dependent on input pin \"IR\[1\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[2\] " "No output dependent on input pin \"IR\[2\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[3\] " "No output dependent on input pin \"IR\[3\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "No output dependent on input pin \"IR\[4\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "No output dependent on input pin \"IR\[5\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "No output dependent on input pin \"IR\[6\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "No output dependent on input pin \"IR\[7\]\"" {  } { { "my8259.vhd" "" { Text "D:/VHDL/dff/my8259.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570185213490 "|my8259|IR[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570185213490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570185213491 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570185213491 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570185213491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570185213491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570185213510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 18:33:33 2019 " "Processing ended: Fri Oct 04 18:33:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570185213510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570185213510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570185213510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570185213510 ""}
