Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  7 10:57:04 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Autonomous_Car_Top_timing_summary_routed.rpt -pb Autonomous_Car_Top_timing_summary_routed.pb -rpx Autonomous_Car_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Autonomous_Car_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fnd_cntr/clk_1ms_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_L/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_L/usec_clk/edg/cp_in_old_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_M/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_M/usec_clk/edg/cp_in_old_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_R/usec_clk/edg/cp_in_cur_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ultra_car_R/usec_clk/edg/cp_in_old_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.082        0.000                      0                  624        0.100        0.000                      0                  624        4.500        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.082        0.000                      0                  624        0.100        0.000                      0                  624        4.500        0.000                       0                   429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.632ns  (logic 0.831ns (22.879%)  route 2.801ns (77.121%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 10.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.554    10.075    ultra_car_R/clk
    SLICE_X49Y87         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.459    10.534 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.000    11.534    ultra_car_R/count_usec_reg[5]
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.607    12.265    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.124    12.389 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.663    13.052    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.176 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.531    13.707    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X47Y83         FDCE                                         r  ultra_car_R/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.431    14.772    ultra_car_R/clk
    SLICE_X47Y83         FDCE                                         r  ultra_car_R/next_state_reg[0]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X47Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.790    ultra_car_R/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.632ns  (logic 0.831ns (22.879%)  route 2.801ns (77.121%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 10.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.554    10.075    ultra_car_R/clk
    SLICE_X49Y87         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.459    10.534 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.000    11.534    ultra_car_R/count_usec_reg[5]
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.607    12.265    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.124    12.389 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.663    13.052    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.176 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.531    13.707    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X47Y83         FDCE                                         r  ultra_car_R/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.431    14.772    ultra_car_R/clk
    SLICE_X47Y83         FDCE                                         r  ultra_car_R/next_state_reg[1]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X47Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.790    ultra_car_R/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 ultra_car_M/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_M/next_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.530ns  (logic 0.831ns (23.539%)  route 2.699ns (76.461%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.613    10.134    ultra_car_M/clk
    SLICE_X65Y79         FDCE                                         r  ultra_car_M/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.459    10.593 r  ultra_car_M/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.133    11.726    ultra_car_M/count_usec_reg[5]
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  ultra_car_M/next_state[3]_i_5__0/O
                         net (fo=1, routed)           0.606    12.456    ultra_car_M/next_state[3]_i_5__0_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.580 r  ultra_car_M/next_state[3]_i_3__0/O
                         net (fo=2, routed)           0.440    13.020    ultra_car_M/next_state[3]_i_3__0_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.144 r  ultra_car_M/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.520    13.664    ultra_car_M/next_state[3]_i_1__0_n_0
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.498    14.839    ultra_car_M/clk
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[0]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y79         FDCE (Setup_fdce_C_CE)      -0.169    14.908    ultra_car_M/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 ultra_car_M/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_M/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.530ns  (logic 0.831ns (23.539%)  route 2.699ns (76.461%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.613    10.134    ultra_car_M/clk
    SLICE_X65Y79         FDCE                                         r  ultra_car_M/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.459    10.593 r  ultra_car_M/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.133    11.726    ultra_car_M/count_usec_reg[5]
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  ultra_car_M/next_state[3]_i_5__0/O
                         net (fo=1, routed)           0.606    12.456    ultra_car_M/next_state[3]_i_5__0_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.580 r  ultra_car_M/next_state[3]_i_3__0/O
                         net (fo=2, routed)           0.440    13.020    ultra_car_M/next_state[3]_i_3__0_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.144 r  ultra_car_M/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.520    13.664    ultra_car_M/next_state[3]_i_1__0_n_0
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.498    14.839    ultra_car_M/clk
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[1]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y79         FDCE (Setup_fdce_C_CE)      -0.169    14.908    ultra_car_M/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 ultra_car_M/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_M/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.530ns  (logic 0.831ns (23.539%)  route 2.699ns (76.461%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.613    10.134    ultra_car_M/clk
    SLICE_X65Y79         FDCE                                         r  ultra_car_M/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.459    10.593 r  ultra_car_M/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.133    11.726    ultra_car_M/count_usec_reg[5]
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  ultra_car_M/next_state[3]_i_5__0/O
                         net (fo=1, routed)           0.606    12.456    ultra_car_M/next_state[3]_i_5__0_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.580 r  ultra_car_M/next_state[3]_i_3__0/O
                         net (fo=2, routed)           0.440    13.020    ultra_car_M/next_state[3]_i_3__0_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.144 r  ultra_car_M/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.520    13.664    ultra_car_M/next_state[3]_i_1__0_n_0
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.498    14.839    ultra_car_M/clk
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[2]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y79         FDCE (Setup_fdce_C_CE)      -0.169    14.908    ultra_car_M/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 ultra_car_M/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_M/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.530ns  (logic 0.831ns (23.539%)  route 2.699ns (76.461%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.613    10.134    ultra_car_M/clk
    SLICE_X65Y79         FDCE                                         r  ultra_car_M/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.459    10.593 r  ultra_car_M/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.133    11.726    ultra_car_M/count_usec_reg[5]
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  ultra_car_M/next_state[3]_i_5__0/O
                         net (fo=1, routed)           0.606    12.456    ultra_car_M/next_state[3]_i_5__0_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.580 r  ultra_car_M/next_state[3]_i_3__0/O
                         net (fo=2, routed)           0.440    13.020    ultra_car_M/next_state[3]_i_3__0_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.144 r  ultra_car_M/next_state[3]_i_1__0/O
                         net (fo=4, routed)           0.520    13.664    ultra_car_M/next_state[3]_i_1__0_n_0
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.498    14.839    ultra_car_M/clk
    SLICE_X64Y79         FDCE                                         r  ultra_car_M/next_state_reg[3]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y79         FDCE (Setup_fdce_C_CE)      -0.169    14.908    ultra_car_M/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 edg/cp_in_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in1_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.233ns  (logic 0.891ns (27.557%)  route 2.342ns (72.443%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns = ( 10.080 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.559    10.080    edg/CLK
    SLICE_X56Y94         FDCE                                         r  edg/cp_in_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.524    10.604 r  edg/cp_in_old_reg/Q
                         net (fo=3, routed)           0.673    11.277    edg/cp_in_old
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.124    11.401 f  edg/test_led[2]_i_2/O
                         net (fo=4, routed)           0.440    11.841    uart/auto_mode_reg_reg_7
    SLICE_X56Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.965 r  uart/in1_i_3/O
                         net (fo=2, routed)           0.585    12.550    uart/in1_i_3_n_0
    SLICE_X54Y93         LUT5 (Prop_lut5_I0_O)        0.119    12.669 r  uart/in1_i_1/O
                         net (fo=4, routed)           0.644    13.313    uart_n_10
    SLICE_X56Y95         FDCE                                         r  in1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  in1_reg/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.400    14.620    in1_reg
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 edg/cp_in_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in3_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.091ns  (logic 0.891ns (28.824%)  route 2.200ns (71.176%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns = ( 10.080 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.559    10.080    edg/CLK
    SLICE_X56Y94         FDCE                                         r  edg/cp_in_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.524    10.604 r  edg/cp_in_old_reg/Q
                         net (fo=3, routed)           0.673    11.277    edg/cp_in_old
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.124    11.401 f  edg/test_led[2]_i_2/O
                         net (fo=4, routed)           0.440    11.841    uart/auto_mode_reg_reg_7
    SLICE_X56Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.965 r  uart/in1_i_3/O
                         net (fo=2, routed)           0.585    12.550    uart/in1_i_3_n_0
    SLICE_X54Y93         LUT5 (Prop_lut5_I0_O)        0.119    12.669 r  uart/in1_i_1/O
                         net (fo=4, routed)           0.502    13.171    uart_n_10
    SLICE_X56Y93         FDCE                                         r  in3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X56Y93         FDCE                                         r  in3_reg/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y93         FDCE (Setup_fdce_C_CE)      -0.400    14.620    in3_reg
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.303ns  (logic 0.831ns (25.158%)  route 2.472ns (74.842%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 10.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.554    10.075    ultra_car_R/clk
    SLICE_X49Y87         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.459    10.534 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.000    11.534    ultra_car_R/count_usec_reg[5]
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.607    12.265    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.124    12.389 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.663    13.052    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.176 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.202    13.378    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X46Y84         FDCE                                         r  ultra_car_R/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.432    14.773    ultra_car_R/clk
    SLICE_X46Y84         FDCE                                         r  ultra_car_R/next_state_reg[2]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X46Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.827    ultra_car_R/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 ultra_car_R/count_usec_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_R/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.303ns  (logic 0.831ns (25.158%)  route 2.472ns (74.842%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 10.075 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.554    10.075    ultra_car_R/clk
    SLICE_X49Y87         FDCE                                         r  ultra_car_R/count_usec_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.459    10.534 r  ultra_car_R/count_usec_reg[5]/Q
                         net (fo=4, routed)           1.000    11.534    ultra_car_R/count_usec_reg[5]
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.658 r  ultra_car_R/next_state[3]_i_5__1/O
                         net (fo=1, routed)           0.607    12.265    ultra_car_R/next_state[3]_i_5__1_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.124    12.389 r  ultra_car_R/next_state[3]_i_3__1/O
                         net (fo=2, routed)           0.663    13.052    ultra_car_R/next_state[3]_i_3__1_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.176 r  ultra_car_R/next_state[3]_i_1__1/O
                         net (fo=4, routed)           0.202    13.378    ultra_car_R/next_state[3]_i_1__1_n_0
    SLICE_X46Y84         FDCE                                         r  ultra_car_R/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.432    14.773    ultra_car_R/clk
    SLICE_X46Y84         FDCE                                         r  ultra_car_R/next_state_reg[3]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X46Y84         FDCE (Setup_fdce_C_CE)      -0.169    14.827    ultra_car_R/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.989%)  route 0.122ns (22.011%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.565     1.448    pwm_right/clk
    SLICE_X49Y97         FDCE                                         r  pwm_right/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_right/cnt_reg[14]/Q
                         net (fo=3, routed)           0.122     1.711    pwm_right/cnt_reg[14]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  pwm_right/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.000     1.756    pwm_right/cnt[12]_i_3__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.871 r  pwm_right/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.871    pwm_right/cnt_reg[12]_i_1__0_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  pwm_right/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    pwm_right/cnt_reg[16]_i_1__0_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  pwm_right/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.949    pwm_right/cnt_reg[20]_i_1__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  pwm_right/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.003    pwm_right/cnt_reg[24]_i_1__0_n_7
    SLICE_X49Y100        FDCE                                         r  pwm_right/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.920     2.048    pwm_right/clk
    SLICE_X49Y100        FDCE                                         r  pwm_right/cnt_reg[24]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_right/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.417%)  route 0.122ns (21.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.565     1.448    pwm_right/clk
    SLICE_X49Y97         FDCE                                         r  pwm_right/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_right/cnt_reg[14]/Q
                         net (fo=3, routed)           0.122     1.711    pwm_right/cnt_reg[14]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  pwm_right/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.000     1.756    pwm_right/cnt[12]_i_3__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.871 r  pwm_right/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.871    pwm_right/cnt_reg[12]_i_1__0_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  pwm_right/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    pwm_right/cnt_reg[16]_i_1__0_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  pwm_right/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.949    pwm_right/cnt_reg[20]_i_1__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  pwm_right/cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.014    pwm_right/cnt_reg[24]_i_1__0_n_5
    SLICE_X49Y100        FDCE                                         r  pwm_right/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.920     2.048    pwm_right/clk
    SLICE_X49Y100        FDCE                                         r  pwm_right/cnt_reg[26]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_right/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pwm_right/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_right/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.469ns (79.329%)  route 0.122ns (20.671%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.565     1.448    pwm_right/clk
    SLICE_X49Y97         FDCE                                         r  pwm_right/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pwm_right/cnt_reg[14]/Q
                         net (fo=3, routed)           0.122     1.711    pwm_right/cnt_reg[14]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  pwm_right/cnt[12]_i_3__0/O
                         net (fo=1, routed)           0.000     1.756    pwm_right/cnt[12]_i_3__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.871 r  pwm_right/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.871    pwm_right/cnt_reg[12]_i_1__0_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  pwm_right/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    pwm_right/cnt_reg[16]_i_1__0_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  pwm_right/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.949    pwm_right/cnt_reg[20]_i_1__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  pwm_right/cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.039    pwm_right/cnt_reg[24]_i_1__0_n_6
    SLICE_X49Y100        FDCE                                         r  pwm_right/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.920     2.048    pwm_right/clk
    SLICE_X49Y100        FDCE                                         r  pwm_right/cnt_reg[25]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.105     1.904    pwm_right/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 adc_cntr/adc_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cntr/duty_high_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.548     1.431    adc_cntr/CLK
    SLICE_X28Y75         FDRE                                         r  adc_cntr/adc_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  adc_cntr/adc_value_reg[3]/Q
                         net (fo=2, routed)           0.065     1.637    adc_cntr/adc_value[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.682 r  adc_cntr/duty_high[9]_i_1/O
                         net (fo=1, routed)           0.000     1.682    adc_cntr/duty_high[9]_i_1_n_0
    SLICE_X29Y75         FDCE                                         r  adc_cntr/duty_high_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.815     1.942    adc_cntr/CLK
    SLICE_X29Y75         FDCE                                         r  adc_cntr/duty_high_reg[9]/C
                         clock pessimism             -0.498     1.444    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.091     1.535    adc_cntr/duty_high_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart/rx_data_temp_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.447    uart/clk
    SLICE_X51Y96         FDCE                                         r  uart/rx_data_temp_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uart/rx_data_temp_r_reg[2]/Q
                         net (fo=1, routed)           0.101     1.689    uart/rx_data_temp_r[2]
    SLICE_X52Y95         FDCE                                         r  uart/rx_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.834     1.962    uart/clk
    SLICE_X52Y95         FDCE                                         r  uart/rx_data_r_reg[2]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.063     1.526    uart/rx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ultra_car_L/usec_clk/cnt_10nsec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_L/usec_clk/cnt_10nsec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.557     1.440    ultra_car_L/usec_clk/clk
    SLICE_X55Y81         FDCE                                         r  ultra_car_L/usec_clk/cnt_10nsec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  ultra_car_L/usec_clk/cnt_10nsec_reg[1]/Q
                         net (fo=6, routed)           0.126     1.707    ultra_car_L/usec_clk/cnt_10nsec_reg[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.048     1.755 r  ultra_car_L/usec_clk/cnt_10nsec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.755    ultra_car_L/usec_clk/p_0_in__0[3]
    SLICE_X54Y81         FDCE                                         r  ultra_car_L/usec_clk/cnt_10nsec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.825     1.953    ultra_car_L/usec_clk/clk
    SLICE_X54Y81         FDCE                                         r  ultra_car_L/usec_clk/cnt_10nsec_reg[3]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.131     1.584    ultra_car_L/usec_clk/cnt_10nsec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pwm_light_high/clk_freqX1000_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_light_high/edg/cp_in_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.553     1.436    pwm_light_high/clk
    SLICE_X30Y80         FDCE                                         r  pwm_light_high/clk_freqX1000_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  pwm_light_high/clk_freqX1000_reg/Q
                         net (fo=2, routed)           0.067     1.667    pwm_light_high/edg/clk_freqX1000
    SLICE_X30Y80         FDCE                                         r  pwm_light_high/edg/cp_in_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.819     1.947    pwm_light_high/edg/clk
    SLICE_X30Y80         FDCE                                         r  pwm_light_high/edg/cp_in_cur_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.060     1.496    pwm_light_high/edg/cp_in_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart/rx_data_temp_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.564     1.447    uart/clk
    SLICE_X53Y96         FDCE                                         r  uart/rx_data_temp_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uart/rx_data_temp_r_reg[3]/Q
                         net (fo=1, routed)           0.132     1.720    uart/rx_data_temp_r[3]
    SLICE_X54Y96         FDCE                                         r  uart/rx_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.834     1.962    uart/clk
    SLICE_X54Y96         FDCE                                         r  uart/rx_data_r_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.059     1.543    uart/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ultra_car_L/usec_clk/cnt_10nsec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra_car_L/usec_clk/cnt_10nsec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.557     1.440    ultra_car_L/usec_clk/clk
    SLICE_X55Y81         FDCE                                         r  ultra_car_L/usec_clk/cnt_10nsec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  ultra_car_L/usec_clk/cnt_10nsec_reg[1]/Q
                         net (fo=6, routed)           0.126     1.707    ultra_car_L/usec_clk/cnt_10nsec_reg[1]
    SLICE_X54Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.752 r  ultra_car_L/usec_clk/cnt_10nsec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    ultra_car_L/usec_clk/p_0_in__0[2]
    SLICE_X54Y81         FDCE                                         r  ultra_car_L/usec_clk/cnt_10nsec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.825     1.953    ultra_car_L/usec_clk/clk
    SLICE_X54Y81         FDCE                                         r  ultra_car_L/usec_clk/cnt_10nsec_reg[2]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.121     1.574    ultra_car_L/usec_clk/cnt_10nsec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 adc_cntr/adc_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cntr/duty_low_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.548     1.431    adc_cntr/CLK
    SLICE_X28Y75         FDRE                                         r  adc_cntr/adc_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  adc_cntr/adc_value_reg[10]/Q
                         net (fo=2, routed)           0.098     1.670    adc_cntr/adc_value[10]
    SLICE_X29Y75         LUT4 (Prop_lut4_I2_O)        0.045     1.715 r  adc_cntr/duty_low[9]_i_1/O
                         net (fo=1, routed)           0.000     1.715    adc_cntr/duty_low[9]_i_1_n_0
    SLICE_X29Y75         FDCE                                         r  adc_cntr/duty_low_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.815     1.942    adc_cntr/CLK
    SLICE_X29Y75         FDCE                                         r  adc_cntr/duty_low_reg[9]/C
                         clock pessimism             -0.498     1.444    
    SLICE_X29Y75         FDCE (Hold_fdce_C_D)         0.092     1.536    adc_cntr/duty_low_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      adc_cntr/adc_ch6/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y80   pwm_light_high/clk_freqX1000_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y83   pwm_light_high/cnt_reg[8]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X28Y83   pwm_light_high/cnt_reg[9]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X30Y80   pwm_light_high/edg/cp_in_cur_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X31Y80   pwm_light_high/edg/cp_in_old_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X32Y85   pwm_light_low/cnt_reg[21]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X32Y85   pwm_light_low/cnt_reg[22]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X32Y85   pwm_light_low/cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y80   pwm_light_high/clk_freqX1000_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y80   pwm_light_high/edg/cp_in_cur_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y80   pwm_light_high/edg/cp_in_old_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y80   pwm_light_low/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y80   pwm_light_low/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y81   pwm_light_low/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y81   pwm_light_low/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y81   pwm_light_low/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y81   pwm_light_low/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y80   pwm_light_low/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y83   pwm_light_high/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y83   pwm_light_high/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y82   pwm_light_low/cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y82   pwm_light_low/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y95   ultra_car_L/temp_value_reg[0][15]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y96   ultra_car_L/temp_value_reg[0][16]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X65Y93   ultra_car_L/temp_value_reg[0][1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X59Y93   ultra_car_L/temp_value_reg[0][2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X59Y93   ultra_car_L/temp_value_reg[0][3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X64Y95   ultra_car_L/temp_value_reg[0][4]/C



