architecture=slc6_amd64_gcc472;label=CMSSW_5_3_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_X_SLHC;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_X;type=Development;state=IB;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_X;type=Development;state=IB;prodarch=1;
architecture=slc5_amd64_gcc451;label=CMSSW_4_2_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc451;label=CMSSW_4_2_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc451;label=CMSSW_4_2_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc451;label=CMSSW_4_3_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc451;label=CMSSW_4_3_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc451;label=CMSSW_4_3_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_1_1_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_1_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_1_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_1_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0_pre6DQM;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_0_pre6_TS117498;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_3_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_hltpatch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_hltpatch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_hltpatch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_4_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_cand1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_ecalpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_5_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_hltpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_hltpatch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_hltpatch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_6_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_cand1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_cand3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_cand4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_8_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_1_TS120913;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_1_TS121128;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_TS125616patch1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_sherpa2beta2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_SLHCtkpre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_TS123032;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_TS123272;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre10;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre11;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre1_LOOPER;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre1_LOOPER_patch1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre6Nmix;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre6g495p01;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre7py273;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_0_1_PostLS1v2_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre3_TS124729;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_6_1_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre2_TS113282;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre3HLT;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc461;label=CMSSW_5_2_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_0_6_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_0_8_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_0_9_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_0_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_0_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_1_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_1_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_1_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_1_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_2_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_2_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_2_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_2_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_2_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_2_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_2_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT1;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT2;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT3;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT4;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT5;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_1_HLT6;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_3_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_DAQ1;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_10;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_12;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_3g483;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=CMSSW_1_4_9;type=Production;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=ECALTBH4_0_2_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=ECALTBH4_0_2_2;type=Development;state=Deprecated;prodarch=1;
architecture=slc3_ia32_gcc323;label=ECALTBH4_0_4_0;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6_TS126203_TS126341;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6_TS126203_TS126341_patch1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre6g496cand01;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre7_TS127013;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC7;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7_TS132947;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7_TS133806;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_3_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_4_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_6_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_7_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch8;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_1_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2_SLHC_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_SLHC_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_g93p01;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_g94p02;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_g94p03c;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_hltpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_4_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hltpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hltpatch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hltpatch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHC2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal2_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCstd_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk3_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHCtk_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_p7rootfix;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_dqmpatch1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_dqmpatch2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre6_dqmIO;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre6_r528;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_3_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre10;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre7_g494p02;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_p10JEmalloc;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch10;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch7;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch9;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_g4emtest;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre5_root532rc1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre6g494;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_0_pre7pythia424;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_0_1_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_1_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_5_1_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_1_HLT6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_3_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_DAQ1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_3g483;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_4_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_5_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_DAQ1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_DAQ2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_DAQ3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre10;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre11;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre12;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre13;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre14;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_10;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_10_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_10_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_11;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_12;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_1_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_1_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_2_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_5_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_5_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_6_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_6_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_8_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_8_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_9;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_9_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_6_9_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre11;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre12;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre13;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_3_g490p1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_5_g491;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_5_g491p1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_7_X;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre0;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre10;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre3a;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_1_8_X;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_10;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_11;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_12;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_9;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_0_X;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre10;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre11;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre5g491p02;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_10;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_10_patch1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_10_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_11;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_12;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_17;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_1_9;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_10;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_10_HLT;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT_onlpatch;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT_onlpatch1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_HLT_onlpatch2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_offpatch;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_11_offpatch1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_12;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_12_HLT;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_13;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_13_HLT;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_13_offpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_6_HLT;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_2_2_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre10;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_0_X;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre10;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre11;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_1_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_2_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_3_TSG;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_5_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch5;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_3_6_patch6;type=Production;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_4_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_4_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc4_ia32_gcc345;label=CMSSW_3_4_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=osx106_amd64_gcc421;label=CMSSW_4_3_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=osx106_amd64_gcc421;label=CMSSW_4_3_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=osx106_amd64_gcc421;label=CMSSW_4_3_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc6_amd64_gcc480;label=CMSSW_6_2_0_p1_gcc481;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre7g494c1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre7io;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre9;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_0_pre9G493;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_10_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_HCAL1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_hclpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_hltpatch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_1_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_11_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_4_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_4_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_4_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_4_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_4_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_4_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_1_patch2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_4_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_6_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_7_hltpatch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_5_8_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre5io;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_1_patch7;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC1_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_SLHC3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_hltpatch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_6_3_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_0_pre5g493ref04;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_7_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_0_pre8;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_onlpatch2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_onlpatch4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_onlpatch5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_1_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_4_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_5_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_6_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_6_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_7_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_8_7_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre6;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_0_pre7;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_1_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_2_patch5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_3;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_4;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_5;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_5_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_5_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_6;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_7;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_8;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_8_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_8_patch2;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_9;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_3_9_9_patch1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_4_1_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_4_1_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre1;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre3;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre4;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_ia32_gcc434;label=CMSSW_4_2_0_pre5;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch10;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch11;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch12;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch13;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch14;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_8_patch9;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_onlpatch2;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_onlpatch4;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_3_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_hinpatch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_7_onlpatch2;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_SLHChcal4_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_lowpupatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_8_patch7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_bphpatch4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_hltpatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_hltpatch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT1_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT2_hltpatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT2_onlpatch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3_hltpatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3_hltpatch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_9_HLT3_hltpatch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_onlpatch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_2_patch8;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_5_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_6;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_1_SLHCphase1tk1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_1_SLHCphase2tk1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC2_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC4_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC4_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC6;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC6_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC4;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC6;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre6_patch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre7_g496p02;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_pre8;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_3_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_5_cand1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_6;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_7_0_0_pre0;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_7_0_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_7_0_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_pre5slc6;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre10;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre11;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre12;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre7;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre7_THREADED;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre8;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre8_jemalloc341;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre9;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_7_hltpatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_2_9;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_0;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_0_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_10;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_10_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_10_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_patch6;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_11_sherpa2beta2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_12_sherpa2beta2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_cand1;type=Production;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_13_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_LHAPDF590;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_14_tauolapp;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_metpatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_2_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_cand1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_cand1_patch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_3_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_TC125616patch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand1_TTpatch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand1_patch1;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_cand2;type=Development;state=Deprecated;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_4_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_6;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_6_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_25nspatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_alcapatch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_7_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_HI;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_HI_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_HI_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_8_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_9;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_6;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_9;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_10;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0_pre13;type=Development;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0_pre13;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_1_10;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_15;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_15;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_THREADED_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_7;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_15_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_15_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_0;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0_XROOTD;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_7_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_7_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_4_7;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC8;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_16;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_16;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_7_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_7_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_16_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_16_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_1_2_SLHC8_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC9;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre4_GEANT10;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre4_AK4;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_8;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_8;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_17;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_17;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_3_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC10;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC10;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_3_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_3_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre6_THREADED;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC11;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC11;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_4;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_0_XROOTD2;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC12;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC12;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre7;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_9;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_9;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_5;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_5;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_18;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_18;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre8;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre8;type=Development;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0_pre8;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC12_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC12_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_10_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_0_5_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_5_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC13;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC13;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC13_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC13_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_10;type=Production;state=Deprecated;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_10;type=Production;state=Deprecated;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_11;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_11;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0_pre9;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0_pre9;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_19;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_19;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC14;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC14;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_0;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_0;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc490;label=CMSSW_7_1_0;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc490;label=CMSSW_7_2_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=fc19_aarch64_gcc490;label=CMSSW_7_2_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_1_1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc490;label=CMSSW_7_1_1;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc434;label=CMSSW_4_2_10_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC15;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC15;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC15_fixTk1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_6_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_20;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_20;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_12;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_7;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_4;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC16;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc490;label=CMSSW_7_2_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC16;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_4_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC16_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC16_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_7_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_6_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_12_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC17;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC17;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_7;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre3_conddb1;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre3_conddb2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_8;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_8;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_8_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC17_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_9;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_9_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc481;label=CMSSW_7_2_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_10;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC18;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre7;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_10_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_21;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_21;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_10_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_pre8;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_9_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC19;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC19;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_22;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_22;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_11;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_2_0;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc481;label=CMSSW_7_3_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_2_1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_0_9_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_11_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC20;type=Production;state=Announced;prodarch=1;
architecture=slc5_amd64_gcc472;label=CMSSW_6_2_0_SLHC20;type=Production;state=Announced;prodarch=0;
architecture=slc5_amd64_gcc462;label=CMSSW_5_3_22_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_22_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_11_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_1_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC20_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre2_DEVEL;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_12;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_23;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_2_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_2_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC21;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC21_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_12_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_23_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_0_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_DEBUG;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_0_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_0_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC22;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre2_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC22_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre3_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC23;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre4_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_24;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre5_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC23_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_1_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_1_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_1_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_1_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_13;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre6_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC23_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_25;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_26;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_14;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre7_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre7;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch4;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre8;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre8;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre8_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_2_patch5;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_2_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC24;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_4;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_5;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_4_0_pre9;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre9;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_pre9_ROOT6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_5_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_27;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre1_ROOT5;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_5_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_15;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_15_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_5_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_5_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_0_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_2_5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_6;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_28;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre3_ROOT5;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_ROOT5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_3_6_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_3_6_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre4_ROOT5;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC25_patch6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_16;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_2_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_16_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_ROOT5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_28_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_16_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_4_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_5_ROOT5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_1_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_5_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_17;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_6_patch6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_29;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_7;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_0;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_7_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_6_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_17_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_7_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_6_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_18;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_8;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_8_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_9;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_9_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_19;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_10;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_10_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_10_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_11;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_11_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_12_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_30;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_13;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_19_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_14;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0_pre7;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_15;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC26_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_15_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_0;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_0;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_31;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC27;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_6_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_5_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_7_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_2;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_20_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_3;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_16;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_16_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_4_16_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_3_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_3_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_3_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc493;label=CMSSW_8_0_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_21;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC28;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_21_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_21_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_0_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_0_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_0_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_1;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_4;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc472;label=CMSSW_6_2_0_SLHC28_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_22;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_32_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_4;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_4;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_4;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_5;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_5;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_5;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_5;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_5;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_3_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_3_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_3_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_5_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_5_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_5_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_6;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_6;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_6;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_7_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_7_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_7_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_23;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_9;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_9;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_9;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_8_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_8_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_8_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_5_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_5_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10_patch2;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10_patch2;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_11;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_11;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_11;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_24;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_10_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_10_patch3;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_10_patch3;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_12;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_12;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_12;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre8;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre8;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre8;type=Development;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre8;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_13;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_13;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_13;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_13_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_13_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_13_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_0_0;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_0_1;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_0_2;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre8;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_0_0;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_0_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_0_2;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre1;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre2;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre3;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre4;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre5;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre6;type=Development;state=Announced;prodarch=0;
architecture=fc22_ppc64le_gcc530;label=CMSSW_8_1_0_pre7;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch5;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_14;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_14;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_14;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=1;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre9;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre9_Geant4102;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre9_Geant4102;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_15;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_15;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_15;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc472;label=CMSSW_5_3_33;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_16;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_16;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_16;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc481;label=CMSSW_7_1_25;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_17;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_17;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_17;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_1_0_pre10;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre10;type=Development;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre10;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre10;type=Development;state=Announced;prodarch=0;
architecture=slc7_aarch64_gcc530;label=CMSSW_8_1_0_pre10;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_18;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_18;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_18;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_18_Geant4102;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_17_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_17_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_17_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_18_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_18_patch1;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_18_patch1;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc491;label=CMSSW_7_5_8_patch6;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_7_6_6;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc493;label=CMSSW_7_6_6;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_19;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_19;type=Production;state=Announced;prodarch=1;
architecture=slc7_amd64_gcc530;label=CMSSW_8_0_19;type=Production;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_1_0_pre11;type=Development;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc600;label=CMSSW_8_1_0_pre11;type=Development;state=Announced;prodarch=0;
architecture=slc7_amd64_gcc530;label=CMSSW_8_1_0_pre11;type=Development;state=Announced;prodarch=0;
architecture=slc6_amd64_gcc530;label=CMSSW_8_0_19_Geant4102;type=Production;state=Announced;prodarch=1;
architecture=slc6_amd64_gcc493;label=CMSSW_8_0_19_patch1;type=Production;state=Announced;prodarch=0;
