module up_down_counter(
    input clk,
    input rst,
    input load,
    input u_d,
    input [7:0] data,
    output reg [7:0] count
);

    reg [7:0] temp;

    always @(posedge clk or posedge rst) begin
        if (rst) 
            temp <= 8'b0;
        else if (load) 
            temp <= data;
        else if (u_d) 
            temp <= temp + 1;
        else 
            temp <= temp - 1;
    end

    always @(posedge clk) begin
        count <= temp;
    end
    
endmodule
