<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='cheap_ethernet.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: cheap_ethernet
    <br/>
    Created: Aug 31, 2012
    <br/>
    Updated: Aug 31, 2012
    <br/>
    SVN Updated: Aug 31, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Cheap Ethernet interface
     <br/>
     Realization of Ethernet interface and protocols optimized for minimal external components and FPGA resources.
     <br/>
     FPGA may connecting through transformer or directly to twisted pairs (on your own risk).
     <br/>
     Features
     <br/>
     - 10BASE-TX interface (10 MBit/sec) full-duplex (thanks to fpga4fun.com).
     <br/>
     - Base functional of ARP (reqest, reply), ICMP (reply), UDP protocols (server, client).
     <br/>
     - Maximum packet size is 1 kb (fragmentation not supported).
     <br/>
     Required 50MHz/48Mhz and 20MHz clocks, 8kbit block memory, ~800 slices.
     <br/>
     Tested on Spartan 3E 500 with transformer and direct connection to twisted pair.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
