 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 25 23:00:27 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U31/Y (INVX2M)                                   0.16       1.71 f
  U0_ALU/U58/Y (AOI222X1M)                                0.42       2.13 r
  U0_ALU/U138/Y (NAND4X2M)                                0.16       2.29 f
  U0_ALU/U137/Y (AOI22X1M)                                0.17       2.46 r
  U0_ALU/U136/Y (OAI2BB1X2M)                              0.07       2.53 f
  U0_ALU/ALU_OUT_reg_0_/D (SDFFRQX1M)                     0.00       2.53 f
  data arrival time                                                  2.53

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.86


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U48/Y (OAI21X2M)                                 0.10       1.65 f
  U0_ALU/U93/Y (AOI221XLM)                                0.46       2.11 r
  U0_ALU/U141/Y (NAND4X2M)                                0.17       2.28 f
  U0_ALU/U140/Y (AOI22X1M)                                0.18       2.46 r
  U0_ALU/U139/Y (OAI2BB1X2M)                              0.07       2.53 f
  U0_ALU/ALU_OUT_reg_1_/D (SDFFRQX1M)                     0.00       2.53 f
  data arrival time                                                  2.53

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U82/Y (OAI21X2M)                                 0.11       1.66 f
  U0_ALU/U79/Y (AOI222X1M)                                0.44       2.10 r
  U0_ALU/U173/Y (NAND4X2M)                                0.17       2.26 f
  U0_ALU/U172/Y (AOI22X1M)                                0.17       2.44 r
  U0_ALU/U171/Y (OAI2BB1X2M)                              0.07       2.51 f
  U0_ALU/ALU_OUT_reg_6_/D (SDFFRQX1M)                     0.00       2.51 f
  data arrival time                                                  2.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U78/Y (OAI21X2M)                                 0.11       1.66 f
  U0_ALU/U75/Y (AOI222X1M)                                0.44       2.10 r
  U0_ALU/U170/Y (NAND4X2M)                                0.17       2.26 f
  U0_ALU/U169/Y (AOI22X1M)                                0.17       2.44 r
  U0_ALU/U168/Y (OAI2BB1X2M)                              0.07       2.51 f
  U0_ALU/ALU_OUT_reg_5_/D (SDFFRQX1M)                     0.00       2.51 f
  data arrival time                                                  2.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U70/Y (OAI21X2M)                                 0.11       1.66 f
  U0_ALU/U68/Y (AOI222X1M)                                0.44       2.10 r
  U0_ALU/U164/Y (NAND4X2M)                                0.17       2.26 f
  U0_ALU/U163/Y (AOI22X1M)                                0.17       2.44 r
  U0_ALU/U162/Y (OAI2BB1X2M)                              0.07       2.51 f
  U0_ALU/ALU_OUT_reg_3_/D (SDFFRQX1M)                     0.00       2.51 f
  data arrival time                                                  2.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U67/Y (OAI21X2M)                                 0.11       1.66 f
  U0_ALU/U65/Y (AOI222X1M)                                0.44       2.10 r
  U0_ALU/U161/Y (NAND4X2M)                                0.17       2.26 f
  U0_ALU/U160/Y (AOI22X1M)                                0.17       2.44 r
  U0_ALU/U142/Y (OAI2BB1X2M)                              0.07       2.51 f
  U0_ALU/ALU_OUT_reg_2_/D (SDFFRQX1M)                     0.00       2.51 f
  data arrival time                                                  2.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U74/Y (OAI21X2M)                                 0.11       1.66 f
  U0_ALU/U71/Y (AOI222X1M)                                0.44       2.10 r
  U0_ALU/U167/Y (NAND4X2M)                                0.17       2.26 f
  U0_ALU/U166/Y (AOI22X1M)                                0.17       2.44 r
  U0_ALU/U165/Y (OAI2BB1X2M)                              0.07       2.51 f
  U0_ALU/ALU_OUT_reg_4_/D (SDFFRQX1M)                     0.00       2.51 f
  data arrival time                                                  2.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U44/Y (NOR2X2M)                                  0.16       1.28 f
  U0_ALU/U40/Y (NAND3X2M)                                 0.27       1.55 r
  U0_ALU/U86/Y (OAI21X2M)                                 0.11       1.66 f
  U0_ALU/U83/Y (AOI222X1M)                                0.44       2.10 r
  U0_ALU/U135/Y (NAND4X2M)                                0.17       2.26 f
  U0_ALU/U134/Y (AOI22X1M)                                0.17       2.43 r
  U0_ALU/U133/Y (OAI2BB1X2M)                              0.07       2.50 f
  U0_ALU/ALU_OUT_reg_7_/D (SDFFRQX1M)                     0.00       2.50 f
  data arrival time                                                  2.50

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U29/Y (NOR2X2M)                                  0.21       1.50 r
  U0_ALU/U33/Y (NOR3BX2M)                                 0.51       2.02 r
  U0_ALU/U132/Y (AOI222X1M)                               0.23       2.24 f
  U0_ALU/U129/Y (OAI211X2M)                               0.21       2.45 r
  U0_ALU/ALU_OUT_reg_8_/D (SDFFRQX1M)                     0.00       2.45 r
  data arrival time                                                  2.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.04


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U50/Y (AND3X2M)                                  0.30       1.59 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.09       1.69 r
  U0_ALU/U37/Y (AOI21X2M)                                 0.13       1.81 f
  U0_ALU/U177/Y (AOI221XLM)                               0.35       2.16 r
  U0_ALU/U176/Y (INVX2M)                                  0.07       2.23 f
  U0_ALU/ALU_OUT_reg_10_/D (SDFFRQX1M)                    0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U50/Y (AND3X2M)                                  0.30       1.59 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.09       1.69 r
  U0_ALU/U37/Y (AOI21X2M)                                 0.13       1.81 f
  U0_ALU/U185/Y (AOI221XLM)                               0.35       2.16 r
  U0_ALU/U184/Y (INVX2M)                                  0.07       2.23 f
  U0_ALU/ALU_OUT_reg_14_/D (SDFFRQX1M)                    0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U50/Y (AND3X2M)                                  0.30       1.59 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.09       1.69 r
  U0_ALU/U37/Y (AOI21X2M)                                 0.13       1.81 f
  U0_ALU/U183/Y (AOI221XLM)                               0.35       2.16 r
  U0_ALU/U182/Y (INVX2M)                                  0.07       2.23 f
  U0_ALU/ALU_OUT_reg_13_/D (SDFFRQX1M)                    0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U50/Y (AND3X2M)                                  0.30       1.59 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.09       1.69 r
  U0_ALU/U37/Y (AOI21X2M)                                 0.13       1.81 f
  U0_ALU/U181/Y (AOI221XLM)                               0.35       2.16 r
  U0_ALU/U180/Y (INVX2M)                                  0.07       2.23 f
  U0_ALU/ALU_OUT_reg_12_/D (SDFFRQX1M)                    0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U50/Y (AND3X2M)                                  0.30       1.59 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.09       1.69 r
  U0_ALU/U37/Y (AOI21X2M)                                 0.13       1.81 f
  U0_ALU/U179/Y (AOI221XLM)                               0.35       2.16 r
  U0_ALU/U178/Y (INVX2M)                                  0.07       2.23 f
  U0_ALU/ALU_OUT_reg_11_/D (SDFFRQX1M)                    0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U50/Y (AND3X2M)                                  0.30       1.59 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.09       1.69 r
  U0_ALU/U37/Y (AOI21X2M)                                 0.13       1.81 f
  U0_ALU/U175/Y (AOI221XLM)                               0.35       2.16 r
  U0_ALU/U174/Y (INVX2M)                                  0.07       2.23 f
  U0_ALU/ALU_OUT_reg_9_/D (SDFFRQX1M)                     0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)                      0.45       0.45 f
  U0_ALU/OUT_VALID (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/OUT_Valid (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.45 f
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.11       0.56 r
  U0_SYS_CTRL/U30/Y (AOI21X2M)                            0.13       0.68 f
  U0_SYS_CTRL/U20/Y (OAI22X1M)                            0.43       1.12 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/ALU_FUN[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                                          0.00       1.12 r
  U0_ALU/U47/Y (INVX2M)                                   0.17       1.29 f
  U0_ALU/U50/Y (AND3X2M)                                  0.30       1.59 f
  U0_ALU/U38/Y (NAND2X2M)                                 0.09       1.69 r
  U0_ALU/U37/Y (AOI21X2M)                                 0.13       1.81 f
  U0_ALU/U187/Y (AOI221XLM)                               0.35       2.16 r
  U0_ALU/U186/Y (INVX2M)                                  0.07       2.23 f
  U0_ALU/ALU_OUT_reg_15_/D (SDFFRQX1M)                    0.00       2.23 f
  data arrival time                                                  2.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)       0.45       0.45 f
  U0_ALU/U188/Y (OR2X2M)                   0.17       0.61 f
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)       0.00       0.61 f
  data arrival time                                   0.61

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)      0.00       9.80 r
  library setup time                      -0.40       9.40
  data required time                                  9.40
  -----------------------------------------------------------
  data required time                                  9.40
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: U0_ALU/ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_8_/Q (SDFFRQX1M)                     0.44       0.44 f
  U0_ALU/ALU_OUT_reg_9_/SI (SDFFRQX1M)                    0.00       0.44 f
  data arrival time                                                  0.44

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U0_ALU/ALU_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_9_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_10_/SI (SDFFRQX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_15_/Q (SDFFRQX1M)                    0.43       0.43 f
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_13_/Q (SDFFRQX1M)                    0.43       0.43 f
  U0_ALU/ALU_OUT_reg_14_/SI (SDFFRQX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_12_/Q (SDFFRQX1M)                    0.43       0.43 f
  U0_ALU/ALU_OUT_reg_13_/SI (SDFFRQX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_11_/Q (SDFFRQX1M)                    0.43       0.43 f
  U0_ALU/ALU_OUT_reg_12_/SI (SDFFRQX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_10_/Q (SDFFRQX1M)                    0.43       0.43 f
  U0_ALU/ALU_OUT_reg_11_/SI (SDFFRQX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_14_/Q (SDFFRQX1M)                    0.43       0.43 f
  U0_ALU/ALU_OUT_reg_15_/SI (SDFFRQX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_7_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_8_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_5_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_6_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_4_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_5_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_2_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_3_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_1_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_2_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_6_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_7_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_0_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_1_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: U0_ALU/ALU_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_3_/Q (SDFFRQX1M)                     0.43       0.43 f
  U0_ALU/ALU_OUT_reg_4_/SI (SDFFRQX1M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: INOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  i_rx_in (in)                                            0.01      54.26 f
  U4/Y (BUFX2M)                                           0.15      54.41 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8_test_1)        0.00      54.41 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM_test_1)            0.00      54.41 f
  U0_UART_RX/U0_FSM/U17/Y (NAND2X2M)                      0.08      54.50 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.12      54.61 f
  U0_UART_RX/U0_FSM/U15/Y (INVX2M)                        0.08      54.69 r
  U0_UART_RX/U0_FSM/stop_check_en (UART_RX_FSM_test_1)
                                                          0.00      54.69 r
  U0_UART_RX/U0_stop_check/enable (stop_check)            0.00      54.69 r
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.15      54.84 r
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.86      55.70 r
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00      55.70 r
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8_test_1)         0.00      55.70 r
  o_stop_err (out)                                        0.00      55.70 r
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                      161.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_2__7_/SE (SDFFSQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__7_/CK (SDFFSQX1M)                 0.00      99.80 r
  library setup time                                     -0.65      99.15
  data required time                                                99.15
  --------------------------------------------------------------------------
  data required time                                                99.15
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.04


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_3__5_/SE (SDFFSQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__5_/CK (SDFFSQX1M)                 0.00      99.80 r
  library setup time                                     -0.65      99.15
  data required time                                                99.15
  --------------------------------------------------------------------------
  data required time                                                99.15
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.06


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_2__0_/SE (SDFFSQX2M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__0_/CK (SDFFSQX2M)                 0.00      99.80 r
  library setup time                                     -0.65      99.15
  data required time                                                99.15
  --------------------------------------------------------------------------
  data required time                                                99.15
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.06


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_Valid_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/RdData_Valid_reg/SE (SDFFRQX2M)              0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_Valid_reg/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.07


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_0__6_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_0__3_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_2__6_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_2__1_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_3__6_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_3__1_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_5__6_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_5__3_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_5__0_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_1__4_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_1__1_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_4__6_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_4__3_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_4__0_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_7__5_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_7__2_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_6__7_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_6__4_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_6__1_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/RdData_reg_6_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/RdData_reg_3_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/RdData_reg_0_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U271/Y (DLY1X1M)                             0.83      23.12 r
  U0_RegFile/MEM_reg_2__3_/SE (SDFFRQX1M)                 0.00      23.12 r
  data arrival time                                                 23.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.12
  --------------------------------------------------------------------------
  slack (MET)                                                       76.08


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_0__7_/SE (SDFFRQX2M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__7_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_2__5_/SE (SDFFRQX2M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__5_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_1__5_/SE (SDFFRQX2M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__5_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_3__4_/SE (SDFFRQX2M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__4_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_0__4_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_0__0_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_2__2_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_3__7_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_3__2_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_5__7_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_5__4_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_5__1_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_1__6_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_1__2_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_4__7_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_4__4_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_4__1_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_7__6_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_7__0_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_6__5_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_6__2_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/RdData_reg_7_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/RdData_reg_4_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/RdData_reg_1_/SE (SDFFRQX1M)                 0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.09


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_0__5_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_0__1_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_2__4_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_0__2_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_0__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_3__3_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_3__0_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_5__5_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_5__2_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_1__7_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_1__3_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_1__0_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_4__5_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_4__2_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_7__7_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_7__4_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_7__1_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_6__6_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_6__3_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/MEM_reg_6__0_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/RdData_reg_5_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U270/Y (DLY1X1M)                             0.81      23.09 r
  U0_RegFile/RdData_reg_2_/SE (SDFFRQX1M)                 0.00      23.09 r
  data arrival time                                                 23.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -23.09
  --------------------------------------------------------------------------
  slack (MET)                                                       76.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U30/Y (INVXLM)                                          0.12      21.07 r
  U15/Y (INVXLM)                                          0.08      21.15 f
  U16/Y (INVXLM)                                          0.61      21.76 r
  U26/Y (INVXLM)                                          0.14      21.89 f
  U27/Y (INVXLM)                                          0.10      21.99 r
  U25/Y (DLY1X1M)                                         0.29      22.28 r
  U0_RegFile/test_se (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      22.28 r
  U0_RegFile/U269/Y (DLY1X1M)                             0.82      23.10 r
  U0_RegFile/MEM_reg_7__3_/SE (SDFFRHQX1M)                0.00      23.10 r
  data arrival time                                                 23.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__3_/CK (SDFFRHQX1M)                0.00      99.80 r
  library setup time                                     -0.49      99.31
  data required time                                                99.31
  --------------------------------------------------------------------------
  data required time                                                99.31
  data arrival time                                                -23.10
  --------------------------------------------------------------------------
  slack (MET)                                                       76.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/ALUFN_reg_reg_3_/SE (SDFFSQX1M)             0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/ALUFN_reg_reg_3_/CK (SDFFSQX1M)             0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.26


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/addr_reg_reg_2_/SE (SDFFRX1M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/addr_reg_reg_2_/CK (SDFFRX1M)               0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.26


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/addr_reg_reg_1_/SE (SDFFRX1M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/addr_reg_reg_1_/CK (SDFFRX1M)               0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.26


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/addr_reg_reg_0_/SE (SDFFRX1M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/addr_reg_reg_0_/CK (SDFFRX1M)               0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.26


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/addr_reg_reg_3_/SE (SDFFRX1M)               0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/addr_reg_reg_3_/CK (SDFFRX1M)               0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.26


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/ALUFN_reg_reg_0_/SE (SDFFRQX2M)             0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/ALUFN_reg_reg_0_/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/ALUFN_reg_reg_2_/SE (SDFFRQX1M)             0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/ALUFN_reg_reg_2_/CK (SDFFRQX1M)             0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/ALUFN_reg_reg_1_/SE (SDFFRQX1M)             0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/ALUFN_reg_reg_1_/CK (SDFFRQX1M)             0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/current_state_reg_3_/SE (SDFFRQX1M)         0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/current_state_reg_0_/SE (SDFFRQX1M)         0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/current_state_reg_0_/CK (SDFFRQX1M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/current_state_reg_1_/SE (SDFFRQX1M)         0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/current_state_reg_1_/CK (SDFFRQX1M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U29/Y (INVXLM)                                          0.18      20.95 f
  U32/Y (INVXLM)                                          0.42      21.37 r
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      21.37 r
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.09      21.46 f
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.45      21.90 r
  U0_SYS_CTRL/current_state_reg_2_/SE (SDFFRQX1M)         0.00      21.90 r
  data arrival time                                                 21.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL/current_state_reg_2_/CK (SDFFRQX1M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.90
  --------------------------------------------------------------------------
  slack (MET)                                                       77.30


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__5_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__5_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__4_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__4_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__3_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__3_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__2_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__2_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__1_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__1_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__0_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_5__0_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__7_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__7_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__6_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__6_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__5_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__5_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__4_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__4_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__3_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__3_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__2_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__2_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__1_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__1_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__0_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_4__0_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.77      20.77 r
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.77 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U244/Y (DLY1X1M)        1.06      21.83 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__7_/SE (SDFFRQX1M)
                                                          0.00      21.83 r
  data arrival time                                                 21.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__7_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -21.83
  --------------------------------------------------------------------------
  slack (MET)                                                       77.35


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[2] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U13/Y (CLKBUFX8M)                                       0.84       1.41 f
  SO[2] (out)                                             0.00       1.41 f
  data arrival time                                                  1.41

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                       78.39


  Startpoint: U1_RST_SYNC/sync_dff_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[0] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg_1_/Q (SDFFRQX1M)               0.43       0.43 f
  U1_RST_SYNC/SYNC_RST (RST_SYNC_test_1)                  0.00       0.43 f
  U11/Y (CLKBUFX8M)                                       0.85       1.28 f
  SO[0] (out)                                             0.00       1.28 f
  data arrival time                                                  1.28

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                       78.52


  Startpoint: U0_RegFile/MEM_reg_7__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[1] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_7__3_/CK (SDFFRHQX1M)                0.00       0.00 r
  U0_RegFile/MEM_reg_7__3_/Q (SDFFRHQX1M)                 0.26       0.26 r
  U0_RegFile/U3/Y (INVXLM)                                0.14       0.40 f
  U0_RegFile/U4/Y (INVX8M)                                0.76       1.16 r
  U0_RegFile/test_so1 (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.16 r
  SO[1] (out)                                             0.00       1.16 r
  data arrival time                                                  1.16

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                       78.64


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_parity_err
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U8/Y (NOR4X1M)                        0.25       2.01 r
  U0_UART_RX/U0_FSM/par_check_en (UART_RX_FSM_test_1)     0.00       2.01 r
  U0_UART_RX/U0_parity_check/enable (parity_check)        0.00       2.01 r
  U0_UART_RX/U0_parity_check/U3/Y (NOR2BX2M)              0.18       2.20 r
  U0_UART_RX/U0_parity_check/U2/Y (CLKBUFX8M)             0.86       3.06 r
  U0_UART_RX/U0_parity_check/error (parity_check)         0.00       3.06 r
  U0_UART_RX/o_parity_error (UART_RX_WIDTH8_test_1)       0.00       3.06 r
  o_parity_err (out)                                      0.00       3.06 r
  data arrival time                                                  3.06

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                      213.75


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U15/Y (INVX2M)                        0.08       1.89 r
  U0_UART_RX/U0_FSM/stop_check_en (UART_RX_FSM_test_1)
                                                          0.00       1.89 r
  U0_UART_RX/U0_stop_check/enable (stop_check)            0.00       1.89 r
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.15       2.04 r
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.86       2.90 r
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00       2.90 r
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8_test_1)         0.00       2.90 r
  o_stop_err (out)                                        0.00       2.90 r
  data arrival time                                                  2.90

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                      213.91


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: o_tx_out (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_5_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/U5/Y (XOR3XLM)                0.49       0.92 f
  U0_UART_TX/U0_parity_calc/U3/Y (XOR3XLM)                0.53       1.45 f
  U0_UART_TX/U0_parity_calc/U2/Y (NOR2BX2M)               0.13       1.57 r
  U0_UART_TX/U0_parity_calc/par_bit (parity_calc_test_1)
                                                          0.00       1.57 r
  U0_UART_TX/U0_MUX/par_bit (MUX)                         0.00       1.57 r
  U0_UART_TX/U0_MUX/U4/Y (AOI22X1M)                       0.09       1.66 f
  U0_UART_TX/U0_MUX/U2/Y (OAI2B2X1M)                      0.16       1.82 r
  U0_UART_TX/U0_MUX/U1/Y (CLKBUFX8M)                      0.91       2.72 r
  U0_UART_TX/U0_MUX/TX_OUT (MUX)                          0.00       2.72 r
  U0_UART_TX/TX_OUT (UART_TX_test_1)                      0.00       2.72 r
  o_tx_out (out)                                          0.00       2.72 r
  data arrival time                                                  2.72

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8623.37


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U35/Y (AND2X1M)          0.26       3.03 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (NAND2XLM)         0.16       3.19 r
  U0_UART_RX/U0_edge_bit_counter/U32/Y (AOI2B1X1M)        0.23       3.42 r
  U0_UART_RX/U0_edge_bit_counter/U31/Y (OAI32X1M)         0.10       3.52 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/D (SDFFRX1M)
                                                          0.00       3.52 f
  data arrival time                                                  3.52

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                      267.10


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U35/Y (AND2X1M)          0.26       3.03 f
  U0_UART_RX/U0_edge_bit_counter/U26/Y (NAND2X2M)         0.08       3.11 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (INVX2M)           0.05       3.16 f
  U0_UART_RX/U0_edge_bit_counter/U34/Y (OAI2BB2X1M)       0.21       3.37 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/D (SDFFRX1M)
                                                          0.00       3.37 f
  data arrival time                                                  3.37

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                      267.25


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U35/Y (AND2X1M)          0.26       3.03 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (NAND2XLM)         0.16       3.19 r
  U0_UART_RX/U0_edge_bit_counter/U24/Y (OAI22X1M)         0.14       3.33 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/D (SDFFRX1M)
                                                          0.00       3.33 f
  data arrival time                                                  3.33

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                      267.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_data_sampling/enable (data_sampling_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_data_sampling/U19/Y (AND2X2M)             0.24       3.01 f
  U0_UART_RX/U0_data_sampling/U18/Y (OAI2BB2X1M)          0.21       3.23 f
  U0_UART_RX/U0_data_sampling/third_sample_reg/D (SDFFRX1M)
                                                          0.00       3.23 f
  data arrival time                                                  3.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.40


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/check_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U8/Y (NOR4X1M)                        0.25       2.01 r
  U0_UART_RX/U0_FSM/par_check_en (UART_RX_FSM_test_1)     0.00       2.01 r
  U0_UART_RX/U0_parity_check/enable (parity_check)        0.00       2.01 r
  U0_UART_RX/U0_parity_check/U3/Y (NOR2BX2M)              0.18       2.20 r
  U0_UART_RX/U0_parity_check/U2/Y (CLKBUFX8M)             0.86       3.06 r
  U0_UART_RX/U0_parity_check/error (parity_check)         0.00       3.06 r
  U0_UART_RX/U0_FSM/par_err (UART_RX_FSM_test_1)          0.00       3.06 r
  U0_UART_RX/U0_FSM/U19/Y (OR4X1M)                        0.24       3.30 r
  U0_UART_RX/U0_FSM/check_error_reg/D (SDFFRX1M)          0.00       3.30 r
  data arrival time                                                  3.30

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_FSM/check_error_reg/CK (SDFFRX1M)         0.00     271.07 r
  library setup time                                     -0.28     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                      267.48


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_data_sampling/enable (data_sampling_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_data_sampling/U13/Y (NAND2X2M)            0.16       2.93 r
  U0_UART_RX/U0_data_sampling/U8/Y (OAI32X1M)             0.11       3.04 f
  U0_UART_RX/U0_data_sampling/second_sample_reg/D (SDFFRX1M)
                                                          0.00       3.04 f
  data arrival time                                                  3.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      267.59


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.20       2.97 r
  U0_UART_RX/U0_edge_bit_counter/U40/Y (NOR2X2M)          0.06       3.04 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/D (SDFFRX1M)
                                                          0.00       3.04 f
  data arrival time                                                  3.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      267.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_data_sampling/enable (data_sampling_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_data_sampling/U13/Y (NAND2X2M)            0.16       2.93 r
  U0_UART_RX/U0_data_sampling/U7/Y (OAI32X1M)             0.10       3.02 f
  U0_UART_RX/U0_data_sampling/first_sample_reg/D (SDFFRX1M)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.45     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      267.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.20       2.97 r
  U0_UART_RX/U0_edge_bit_counter/U38/Y (NOR2X2M)          0.06       3.04 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/D (SDFFRX1M)
                                                          0.00       3.04 f
  data arrival time                                                  3.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      267.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.20       2.97 r
  U0_UART_RX/U0_edge_bit_counter/U29/Y (NOR2BX2M)         0.06       3.04 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/D (SDFFRX1M)
                                                          0.00       3.04 f
  data arrival time                                                  3.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      267.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.20       2.97 r
  U0_UART_RX/U0_edge_bit_counter/U28/Y (NOR2BX2M)         0.06       3.04 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/D (SDFFRX1M)
                                                          0.00       3.04 f
  data arrival time                                                  3.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      267.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.20       2.97 r
  U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2BX2M)         0.06       3.04 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/D (SDFFRX1M)
                                                          0.00       3.04 f
  data arrival time                                                  3.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      267.60


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U39/Y (NOR4BX1M)                      0.27       2.04 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM_test_1)
                                                          0.00       2.04 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.04 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.21 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.21 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM_test_1)     0.00       2.21 r
  U0_UART_RX/U0_FSM/U26/Y (INVX2M)                        0.04       2.26 f
  U0_UART_RX/U0_FSM/U25/Y (AOI211X2M)                     0.25       2.50 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.27       2.77 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       2.77 f
  U0_UART_RX/U0_edge_bit_counter/U41/Y (NOR2BXLM)         0.22       2.99 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/D (SDFFRX1M)
                                                          0.00       2.99 f
  data arrival time                                                  2.99

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                      267.65


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U28/Y (OAI22X1M)             0.13       2.36 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/D (SDFFRX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U27/Y (OAI22X1M)             0.13       2.36 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/D (SDFFRX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U26/Y (OAI22X1M)             0.13       2.36 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/D (SDFFRX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U25/Y (OAI22X1M)             0.13       2.36 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/D (SDFFRX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U24/Y (OAI22X1M)             0.13       2.36 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/D (SDFFRX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U23/Y (OAI22X1M)             0.13       2.36 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/D (SDFFRX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U22/Y (OAI22X1M)             0.13       2.36 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/D (SDFFRX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U31/Y (AOI21XLM)                      0.29       1.92 f
  U0_UART_RX/U0_FSM/U35/Y (AOI33X2M)                      0.33       2.25 r
  U0_UART_RX/U0_FSM/U33/Y (OAI21X2M)                      0.11       2.36 f
  U0_UART_RX/U0_FSM/current_state_reg_0_/D (SDFFRX1M)     0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_FSM/current_state_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U48/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U55/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U54/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U51/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U50/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U52/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U53/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/U21/Y (INVX2M)               0.14       2.10 f
  U0_UART_RX/U0_deserializer/U49/Y (OAI2BB2X1M)           0.24       2.34 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/D (SDFFRX1M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.14       1.77 f
  U0_UART_RX/U0_FSM/U24/Y (NOR4BX1M)                      0.22       1.98 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM_test_1)         0.00       1.98 r
  U0_UART_RX/U0_deserializer/enable (deserializer_test_1)
                                                          0.00       1.98 r
  U0_UART_RX/U0_deserializer/U47/Y (BUFX2M)               0.25       2.23 r
  U0_UART_RX/U0_deserializer/U46/Y (OAI2BB2X1M)           0.10       2.33 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/D (SDFFRX1M)
                                                          0.00       2.33 f
  data arrival time                                                  2.33

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U31/Y (AOI21XLM)                      0.29       1.92 f
  U0_UART_RX/U0_FSM/U21/Y (NAND3BX2M)                     0.18       2.10 r
  U0_UART_RX/U0_FSM/U22/Y (NAND3X2M)                      0.10       2.20 f
  U0_UART_RX/U0_FSM/current_state_reg_1_/D (SDFFRX1M)     0.00       2.20 f
  data arrival time                                                  2.20

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U31/Y (AOI21XLM)                      0.29       1.92 f
  U0_UART_RX/U0_FSM/U21/Y (NAND3BX2M)                     0.18       2.10 r
  U0_UART_RX/U0_FSM/U36/Y (OAI21X2M)                      0.07       2.17 f
  U0_UART_RX/U0_FSM/current_state_reg_2_/D (SDFFRX1M)     0.00       2.17 f
  data arrival time                                                  2.17

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.46


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U60/Y (NOR2BX1M)         0.23       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U61/Y (OAI2B2X1M)        0.20       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U64/Y (NAND4BBX1M)       0.21       1.18 f
  U0_UART_RX/U0_edge_bit_counter/U68/Y (NOR4X1M)          0.45       1.63 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM_test_1)
                                                          0.00       1.63 r
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.19       1.82 f
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.15       1.97 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       1.97 r
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       1.97 r
  U0_UART_RX/U0_deserializer/data_valid_reg/D (SDFFRQX1M)
                                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (SDFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_2_/Q (SDFFRX1M)     0.45       0.45 f
  U0_UART_RX/U0_FSM/test_so (UART_RX_FSM_test_1)          0.00       0.45 f
  U0_UART_RX/U0_data_sampling/test_si (data_sampling_test_1)
                                                          0.00       0.45 f
  U0_UART_RX/U0_data_sampling/first_sample_reg/SI (SDFFRX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                      270.05


  Startpoint: U0_UART_RX/U0_deserializer/data_valid_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/data_valid_reg/Q (SDFFRQX1M)
                                                          0.41       0.41 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                      270.10


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_0_/QN (SDFFRX1M)
                                                          0.33       0.33 f
  U0_UART_RX/U0_FSM/current_state_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.58     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                      270.16


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/QN (SDFFRX1M)
                                                          0.30       0.30 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                      270.20


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (SDFFRX1M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/QN (SDFFRX1M)         0.30       0.30 f
  U0_UART_RX/U0_FSM/current_state_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_FSM/current_state_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                      270.20


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/SI (SDFFRX1M)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.22


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/SI (SDFFRX1M)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.22


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/SI (SDFFRX1M)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.22


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/SI (SDFFRX1M)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.22


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.22


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.22


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/test_so (deserializer_test_1)
                                                          0.00       0.28 f
  U0_UART_RX/U0_edge_bit_counter/test_si (edge_bit_counter_test_1)
                                                          0.00       0.28 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.28 f
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.57     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.22


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/QN (SDFFRX1M)
                                                          0.27       0.27 f
  U0_UART_RX/U0_FSM/current_state_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                      270.23


  Startpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/first_sample_reg/QN (SDFFRX1M)
                                                          0.27       0.27 f
  U0_UART_RX/U0_data_sampling/second_sample_reg/SI (SDFFRX1M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                      270.23


  Startpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/second_sample_reg/QN (SDFFRX1M)
                                                          0.27       0.27 f
  U0_UART_RX/U0_data_sampling/third_sample_reg/SI (SDFFRX1M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                      270.23


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/QN (SDFFRX1M)
                                                          0.27       0.27 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                      270.24


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/QN (SDFFRX1M)
                                                          0.25       0.25 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.25 f
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.56     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                      270.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_6_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_5_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_7_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/CK (SDFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.55     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.29


  Startpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/QN (SDFFRX1M)
                                                          0.23       0.23 f
  U0_UART_RX/U0_data_sampling/test_so (data_sampling_test_1)
                                                          0.00       0.23 f
  U0_UART_RX/U0_deserializer/test_si (deserializer_test_1)
                                                          0.00       0.23 f
  U0_UART_RX/U0_deserializer/data_valid_reg/SI (SDFFRQX1M)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (SDFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.51     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                      270.33


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U29/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_7_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_7_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U30/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_0_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_0_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U28/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_6_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_6_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U27/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_5_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U26/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_4_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U25/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_3_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U24/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_2_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_2_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U5/Y (INVX2M)                                 0.08       3.21 f
  U1_ClkDiv/U23/Y (AO22X1M)                               0.39       3.60 f
  U1_ClkDiv/counter_reg_1_/D (SDFFRQX2M)                  0.00       3.60 f
  data arrival time                                                  3.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/counter_reg_1_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U264/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U262/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U261/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_7_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U260/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U258/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U257/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_6_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U256/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U254/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U253/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_5_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U252/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U250/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U249/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_4_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U248/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U246/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U245/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_3_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U244/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U242/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U241/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_2_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U240/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U238/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U237/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_1_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U22/Y (OAI21X2M)                            0.34       1.97 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.97 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       1.97 r
  U0_RegFile/U146/Y (BUFX4M)                              0.61       2.58 r
  U0_RegFile/U236/Y (MX4X1M)                              0.45       3.03 f
  U0_RegFile/U234/Y (MX2X2M)                              0.23       3.26 f
  U0_RegFile/U233/Y (AO22X1M)                             0.31       3.57 f
  U0_RegFile/RdData_reg_0_/D (SDFFRQX1M)                  0.00       3.57 f
  data arrival time                                                  3.57

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg_0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       95.82


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U7/Y (NOR2X2M)                                0.08       3.10 f
  U0_ClkDiv/U30/Y (AO22X1M)                               0.40       3.49 f
  U0_ClkDiv/counter_reg_5_/D (SDFFRQX2M)                  0.00       3.49 f
  data arrival time                                                  3.49

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       95.89


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U7/Y (NOR2X2M)                                0.08       3.10 f
  U0_ClkDiv/U31/Y (AO22X1M)                               0.40       3.49 f
  U0_ClkDiv/counter_reg_0_/D (SDFFRQX2M)                  0.00       3.49 f
  data arrival time                                                  3.49

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/counter_reg_0_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       95.89


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U7/Y (NOR2X2M)                                0.08       3.10 f
  U0_ClkDiv/U29/Y (AO22X1M)                               0.40       3.49 f
  U0_ClkDiv/counter_reg_4_/D (SDFFRQX2M)                  0.00       3.49 f
  data arrival time                                                  3.49

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       95.89


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U7/Y (NOR2X2M)                                0.08       3.10 f
  U0_ClkDiv/U28/Y (AO22X1M)                               0.40       3.49 f
  U0_ClkDiv/counter_reg_3_/D (SDFFRQX2M)                  0.00       3.49 f
  data arrival time                                                  3.49

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       95.89


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U7/Y (NOR2X2M)                                0.08       3.10 f
  U0_ClkDiv/U27/Y (AO22X1M)                               0.40       3.49 f
  U0_ClkDiv/counter_reg_2_/D (SDFFRQX2M)                  0.00       3.49 f
  data arrival time                                                  3.49

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/counter_reg_2_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       95.89


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U7/Y (NOR2X2M)                                0.08       3.10 f
  U0_ClkDiv/U26/Y (AO22X1M)                               0.40       3.49 f
  U0_ClkDiv/counter_reg_1_/D (SDFFRQX2M)                  0.00       3.49 f
  data arrival time                                                  3.49

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/counter_reg_1_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       95.89


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U32/Y (NOR2X2M)                               0.15       3.15 r
  U1_ClkDiv/U31/Y (CLKXOR2X2M)                            0.29       3.44 f
  U1_ClkDiv/flag_reg/D (SDFFRQX2M)                        0.00       3.44 f
  data arrival time                                                  3.44

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/flag_reg/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (MET)                                                       95.95


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U7/Y (NOR2X2M)                                0.08       3.10 f
  U0_ClkDiv/U24/Y (AOI32X1M)                              0.17       3.26 r
  U0_ClkDiv/U23/Y (INVX2M)                                0.05       3.32 f
  U0_ClkDiv/div_clk_reg/D (SDFFRQX2M)                     0.00       3.32 f
  data arrival time                                                  3.32

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                       96.08


  Startpoint: U0_RegFile/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_2__6_/Q (SDFFRQX1M)                  0.56       0.56 f
  U0_RegFile/REG2[6] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/Prescale_RX[4] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.56 f
  U0_SYS_CTRL/U78/Y (NOR3BX2M)                            0.22       0.78 f
  U0_SYS_CTRL/U33/Y (AND2X2M)                             0.21       0.99 f
  U0_SYS_CTRL/ClkDiv_RX[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/i_div_ratio[1] (ClkDiv_RATIO_WIDTH6_test_1)
                                                          0.00       0.99 f
  U0_ClkDiv/U6/Y (OR2X2M)                                 0.20       1.19 f
  U0_ClkDiv/U42/Y (OR2X1M)                                0.27       1.45 f
  U0_ClkDiv/U45/Y (NOR3X1M)                               0.35       1.80 r
  U0_ClkDiv/U47/Y (NAND2BX1M)                             0.22       2.01 r
  U0_ClkDiv/U16/CO (ADDHX1M)                              0.16       2.17 r
  U0_ClkDiv/U8/S (ADDHX1M)                                0.10       2.27 r
  U0_ClkDiv/U62/Y (XNOR2X1M)                              0.14       2.41 r
  U0_ClkDiv/U65/Y (NAND4BX1M)                             0.18       2.60 f
  U0_ClkDiv/U69/Y (NOR4X1M)                               0.17       2.77 r
  U0_ClkDiv/U19/Y (AO2B2X2M)                              0.25       3.02 r
  U0_ClkDiv/U22/Y (NAND2X2M)                              0.07       3.09 f
  U0_ClkDiv/U21/Y (XNOR2X2M)                              0.15       3.24 f
  U0_ClkDiv/flag_reg/D (SDFFRQX2M)                        0.00       3.24 f
  data arrival time                                                  3.24

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ClkDiv/flag_reg/CK (SDFFRQX2M)                       0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       96.15


  Startpoint: U0_RegFile/MEM_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__1_/Q (SDFFRQX1M)                  0.49       0.49 f
  U0_RegFile/REG3[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.49 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.49 f
  U1_ClkDiv/U22/Y (OR2X2M)                                0.21       0.70 f
  U1_ClkDiv/U40/Y (OR2X1M)                                0.24       0.94 f
  U1_ClkDiv/U42/Y (OR2X1M)                                0.25       1.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       1.46 f
  U1_ClkDiv/U47/Y (NOR3X1M)                               0.35       1.81 r
  U1_ClkDiv/U49/Y (NAND2BX1M)                             0.20       2.01 r
  U1_ClkDiv/add_74/A[6] (ClkDiv_DW01_inc_1)               0.00       2.01 r
  U1_ClkDiv/add_74/U1_1_6/CO (ADDHX1M)                    0.16       2.17 r
  U1_ClkDiv/add_74/U1_1_7/S (ADDHX1M)                     0.12       2.28 r
  U1_ClkDiv/add_74/SUM[7] (ClkDiv_DW01_inc_1)             0.00       2.28 r
  U1_ClkDiv/U72/Y (CLKXOR2X2M)                            0.25       2.53 f
  U1_ClkDiv/U74/Y (NOR4X1M)                               0.23       2.76 r
  U1_ClkDiv/U12/Y (AOI2BB2XLM)                            0.24       3.00 f
  U1_ClkDiv/U7/Y (NAND2X2M)                               0.13       3.14 r
  U1_ClkDiv/U20/Y (OAI32X1M)                              0.09       3.23 f
  U1_ClkDiv/div_clk_reg/D (SDFFRQX2M)                     0.00       3.23 f
  data arrival time                                                  3.23

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                       96.15


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U229/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_7__7_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U228/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_7__6_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U227/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_7__5_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U226/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_7__4_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U224/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_7__2_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U223/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_7__1_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U222/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_7__0_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U221/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__7_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U220/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__6_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U219/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__5_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U218/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__4_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U217/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__3_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U216/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__2_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U215/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__1_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U159/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U158/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U214/Y (OAI2BB2X1M)                          0.24       3.06 f
  U0_RegFile/MEM_reg_6__0_/D (SDFFRQX1M)                  0.00       3.06 f
  data arrival time                                                  3.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_6__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                       96.33


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U184/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__7_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U183/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__6_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U182/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__5_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U181/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__4_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U180/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__3_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U179/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__2_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U178/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__1_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U140/Y (NAND3X2M)                            0.28       2.73 f
  U0_RegFile/U177/Y (OAI2BB2X1M)                          0.31       3.04 f
  U0_RegFile/MEM_reg_4__0_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_4__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.34


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U213/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__7_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U212/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__6_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U211/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__5_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__5_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U210/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__4_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U209/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__3_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U208/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__2_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U207/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__1_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_5__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U157/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U156/Y (BUFX2M)                              0.24       2.80 f
  U0_RegFile/U206/Y (OAI2BB2X1M)                          0.24       3.04 f
  U0_RegFile/MEM_reg_5__0_/D (SDFFRQX1M)                  0.00       3.04 f
  data arrival time                                                  3.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_5__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.35


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U190/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__5_/D (SDFFRQX2M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__5_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U192/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__7_/D (SDFFRQX1M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U191/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__6_/D (SDFFRQX1M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U189/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__4_/D (SDFFRQX1M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U188/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__3_/D (SDFFRQX1M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U187/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__2_/D (SDFFRQX1M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U186/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__1_/D (SDFFRQX1M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U144/Y (INVX2M)                              0.19       2.42 f
  U0_RegFile/U149/Y (NAND3X2M)                            0.12       2.53 r
  U0_RegFile/U148/Y (BUFX2M)                              0.25       2.78 r
  U0_RegFile/U185/Y (OAI2BB2X1M)                          0.13       2.91 f
  U0_RegFile/MEM_reg_1__0_/D (SDFFRQX1M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_1__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                       96.47


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U232/Y (OAI2BB2X1M)                          0.14       2.87 f
  U0_RegFile/MEM_reg_3__5_/D (SDFFSQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__5_/CK (SDFFSQX1M)                 0.00      99.80 r
  library setup time                                     -0.45      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.48


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U231/Y (OAI2BB2X1M)                          0.25       2.87 f
  U0_RegFile/MEM_reg_2__7_/D (SDFFSQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__7_/CK (SDFFSQX1M)                 0.00      99.80 r
  library setup time                                     -0.45      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.48


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U230/Y (OAI2BB2X1M)                          0.25       2.87 f
  U0_RegFile/MEM_reg_2__0_/D (SDFFSQX2M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__0_/CK (SDFFSQX2M)                 0.00      99.80 r
  library setup time                                     -0.44      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U147/Y (AND2X2M)                             0.28       2.45 r
  U0_RegFile/U151/Y (NAND3X2M)                            0.10       2.55 f
  U0_RegFile/U150/Y (BUFX2M)                              0.26       2.81 f
  U0_RegFile/U225/Y (OAI2BB2X1M)                          0.26       3.07 f
  U0_RegFile/MEM_reg_7__3_/D (SDFFRHQX1M)                 0.00       3.07 f
  data arrival time                                                  3.07

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_7__3_/CK (SDFFRHQX1M)                0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                       96.50


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U203/Y (OAI2BB2X1M)                          0.13       2.87 f
  U0_RegFile/MEM_reg_3__4_/D (SDFFRQX2M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__4_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U205/Y (OAI2BB2X1M)                          0.13       2.87 f
  U0_RegFile/MEM_reg_3__7_/D (SDFFRQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__7_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U204/Y (OAI2BB2X1M)                          0.13       2.87 f
  U0_RegFile/MEM_reg_3__6_/D (SDFFRQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U202/Y (OAI2BB2X1M)                          0.13       2.87 f
  U0_RegFile/MEM_reg_3__3_/D (SDFFRQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U201/Y (OAI2BB2X1M)                          0.13       2.87 f
  U0_RegFile/MEM_reg_3__2_/D (SDFFRQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U200/Y (OAI2BB2X1M)                          0.13       2.87 f
  U0_RegFile/MEM_reg_3__1_/D (SDFFRQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U47/Y (NOR2X2M)                             0.54       2.17 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.17 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.17 r
  U0_RegFile/U143/Y (NOR2BX2M)                            0.20       2.37 f
  U0_RegFile/U155/Y (NAND3X2M)                            0.12       2.49 r
  U0_RegFile/U154/Y (BUFX2M)                              0.25       2.74 r
  U0_RegFile/U199/Y (OAI2BB2X1M)                          0.13       2.87 f
  U0_RegFile/MEM_reg_3__0_/D (SDFFRQX1M)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_3__0_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U197/Y (OAI2BB2X1M)                          0.24       2.86 f
  U0_RegFile/MEM_reg_2__5_/D (SDFFRQX2M)                  0.00       2.86 f
  data arrival time                                                  2.86

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__5_/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U198/Y (OAI2BB2X1M)                          0.24       2.86 f
  U0_RegFile/MEM_reg_2__6_/D (SDFFRQX1M)                  0.00       2.86 f
  data arrival time                                                  2.86

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__6_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U196/Y (OAI2BB2X1M)                          0.24       2.86 f
  U0_RegFile/MEM_reg_2__4_/D (SDFFRQX1M)                  0.00       2.86 f
  data arrival time                                                  2.86

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__4_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U194/Y (OAI2BB2X1M)                          0.24       2.86 f
  U0_RegFile/MEM_reg_2__2_/D (SDFFRQX1M)                  0.00       2.86 f
  data arrival time                                                  2.86

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__2_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U193/Y (OAI2BB2X1M)                          0.24       2.86 f
  U0_RegFile/MEM_reg_2__1_/D (SDFFRQX1M)                  0.00       2.86 f
  data arrival time                                                  2.86

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__1_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_SYS_CTRL/current_state_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg_3_/CK (SDFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg_3_/Q (SDFFRQX1M)          0.51       0.51 f
  U0_SYS_CTRL/U82/Y (NOR4X1M)                             0.41       0.92 r
  U0_SYS_CTRL/U44/Y (INVX2M)                              0.22       1.14 f
  U0_SYS_CTRL/U93/Y (AND4X2M)                             0.27       1.41 f
  U0_SYS_CTRL/U40/Y (AND4X2M)                             0.22       1.63 f
  U0_SYS_CTRL/U21/Y (NOR2X4M)                             0.59       2.22 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       2.22 r
  U0_RegFile/Address[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       2.22 r
  U0_RegFile/U153/Y (NAND3X2M)                            0.14       2.37 f
  U0_RegFile/U152/Y (BUFX2M)                              0.25       2.62 f
  U0_RegFile/U195/Y (OAI2BB2X1M)                          0.24       2.86 f
  U0_RegFile/MEM_reg_2__3_/D (SDFFRQX1M)                  0.00       2.86 f
  data arrival time                                                  2.86

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/MEM_reg_2__3_/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                       96.52


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U178/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__7_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__7_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U177/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__6_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__6_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U176/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__5_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__5_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U175/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__4_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__4_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U174/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__3_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__3_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U173/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__2_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__2_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U172/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__1_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__1_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U134/Y (NAND3X2M)       0.31       2.53 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U171/Y (OAI2BB2X1M)     0.31       2.84 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_/D (SDFFRQX1M)
                                                          0.00       2.84 f
  data arrival time                                                  2.84

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U132/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U156/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U132/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U155/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U154/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__7_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__7_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U153/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__6_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__6_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U152/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__5_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__5_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U151/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__4_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__4_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U150/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U149/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U148/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.42       0.42 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.42 f
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.14       0.56 f
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.56 f
  U12/Y (DLY1X1M)                                         0.31       0.87 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.87 f
  U0_SYS_CTRL/U156/Y (INVXLM)                             0.06       0.93 r
  U0_SYS_CTRL/U157/Y (INVXLM)                             0.06       1.00 f
  U0_SYS_CTRL/U121/Y (INVX2M)                             0.07       1.07 r
  U0_SYS_CTRL/U77/Y (NAND2X2M)                            0.10       1.17 f
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.31       1.47 f
  U0_SYS_CTRL/U26/Y (NOR3BX2M)                            0.22       1.69 f
  U0_SYS_CTRL/U25/Y (INVX2M)                              0.10       1.78 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.78 r
  U0_ASYNC_FIFO/U1/Y (NOR2BX2M)                           0.16       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       1.94 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U130/Y (NOR2BX2M)       0.27       2.22 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U131/Y (NAND3X2M)       0.31       2.52 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U147/Y (OAI2BB2X1M)     0.31       2.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_/D (SDFFRQX1M)
                                                          0.00       2.83 f
  data arrival time                                                  2.83

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.42      99.38
  data required time                                                99.38
  --------------------------------------------------------------------------
  data required time                                                99.38
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                       96.55


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/CK (SDFFRX1M)
                                                          0.00    8409.28 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/QN (SDFFRX1M)
                                                          0.23    8409.50 f
  U0_UART_RX/U0_edge_bit_counter/test_so (edge_bit_counter_test_1)
                                                          0.00    8409.50 f
  U0_UART_RX/test_so (UART_RX_WIDTH8_test_1)              0.00    8409.50 f
  U0_UART_TX/test_si (UART_TX_test_1)                     0.00    8409.50 f
  U0_UART_TX/U0_FSM/test_si (FSM_test_1)                  0.00    8409.50 f
  U0_UART_TX/U0_FSM/current_state_reg_0_/SI (SDFFRQX2M)
                                                          0.00    8409.50 f
  data arrival time                                               8409.50

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.51    8679.83
  data required time                                              8679.83
  --------------------------------------------------------------------------
  data required time                                              8679.83
  data arrival time                                              -8409.50
  --------------------------------------------------------------------------
  slack (MET)                                                      270.32


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U28/Y (NAND2X2M)               0.10       1.91 f
  U0_UART_TX/U0_serializer/U26/Y (OAI2B11X2M)             0.07       1.98 r
  U0_UART_TX/U0_serializer/ser_data_reg/D (SDFFSQX2M)     0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/ser_data_reg/CK (SDFFSQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.02


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U45/Y (OAI2BB1X2M)             0.16       1.98 r
  U0_UART_TX/U0_serializer/data_reg_6_/D (SDFFRQX2M)      0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_6_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U43/Y (OAI2BB1X2M)             0.16       1.98 r
  U0_UART_TX/U0_serializer/data_reg_5_/D (SDFFRQX2M)      0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_5_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U41/Y (OAI2BB1X2M)             0.16       1.98 r
  U0_UART_TX/U0_serializer/data_reg_4_/D (SDFFRQX2M)      0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_4_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U39/Y (OAI2BB1X2M)             0.16       1.98 r
  U0_UART_TX/U0_serializer/data_reg_3_/D (SDFFRQX2M)      0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_3_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U37/Y (OAI2BB1X2M)             0.16       1.98 r
  U0_UART_TX/U0_serializer/data_reg_2_/D (SDFFRQX2M)      0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_2_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U35/Y (OAI2BB1X2M)             0.16       1.98 r
  U0_UART_TX/U0_serializer/data_reg_1_/D (SDFFRQX2M)      0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_1_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U20/Y (NOR2X2M)                0.18       1.57 f
  U0_UART_TX/U0_serializer/U19/Y (NOR2X2M)                0.25       1.82 r
  U0_UART_TX/U0_serializer/U33/Y (OAI2BB1X2M)             0.16       1.98 r
  U0_UART_TX/U0_serializer/data_reg_0_/D (SDFFRQX2M)      0.00       1.98 r
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_0_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.09


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/ser_done (serializer_test_1)
                                                          0.00       1.38 r
  U0_UART_TX/U0_FSM/ser_done (FSM_test_1)                 0.00       1.38 r
  U0_UART_TX/U0_FSM/U17/Y (NOR2BX2M)                      0.22       1.60 r
  U0_UART_TX/U0_FSM/U19/Y (NAND4BX1M)                     0.16       1.76 r
  U0_UART_TX/U0_FSM/U18/Y (OAI21X2M)                      0.07       1.83 f
  U0_UART_TX/U0_FSM/current_state_reg_1_/D (SDFFRQX2M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.40    8679.94
  data required time                                              8679.94
  --------------------------------------------------------------------------
  data required time                                              8679.94
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.11


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/U47/Y (AO2B2X2M)               0.36       1.75 f
  U0_UART_TX/U0_serializer/counter_r_reg_3_/D (SDFFSQX1M)
                                                          0.00       1.75 f
  data arrival time                                                  1.75

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_3_/CK (SDFFSQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.44    8679.90
  data required time                                              8679.90
  --------------------------------------------------------------------------
  data required time                                              8679.90
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.16


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/ser_done (serializer_test_1)
                                                          0.00       1.38 r
  U0_UART_TX/U0_FSM/ser_done (FSM_test_1)                 0.00       1.38 r
  U0_UART_TX/U0_FSM/U16/Y (AOI32X1M)                      0.22       1.61 f
  U0_UART_TX/U0_FSM/U15/Y (NOR3X2M)                       0.17       1.77 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/D (SDFFRQX2M)
                                                          0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U24/Y (NOR3X2M)                0.31       1.38 r
  U0_UART_TX/U0_serializer/ser_done (serializer_test_1)
                                                          0.00       1.38 r
  U0_UART_TX/U0_FSM/ser_done (FSM_test_1)                 0.00       1.38 r
  U0_UART_TX/U0_FSM/U17/Y (NOR2BX2M)                      0.22       1.60 r
  U0_UART_TX/U0_FSM/U21/Y (AOI21X2M)                      0.09       1.69 f
  U0_UART_TX/U0_FSM/U20/Y (NOR2X2M)                       0.09       1.78 r
  U0_UART_TX/U0_FSM/current_state_reg_2_/D (SDFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_FSM/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.28    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.28


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U18/Y (INVX2M)                 0.12       1.07 f
  U0_UART_TX/U0_serializer/U49/Y (AO22X1M)                0.41       1.48 f
  U0_UART_TX/U0_serializer/data_reg_7_/D (SDFFRQX2M)      0.00       1.48 f
  data arrival time                                                  1.48

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_7_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.45


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)               0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_1_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_1_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)              0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_4_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_4_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)               0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_0_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_0_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)              0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_2_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_2_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)              0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_3_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_3_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U13/Y (AO2B2X2M)              0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_5_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U14/Y (AO2B2X2M)              0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_6_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_6_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/U8/Y (NOR2X2M)                        0.15       0.66 r
  U0_UART_TX/U0_FSM/U14/Y (XNOR2X2M)                      0.13       0.80 r
  U0_UART_TX/U0_FSM/U13/Y (OAI21X2M)                      0.11       0.91 f
  U0_UART_TX/U0_FSM/busy (FSM_test_1)                     0.00       0.91 f
  U0_UART_TX/U3/Y (INVX2M)                                0.18       1.09 r
  U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_test_1)
                                                          0.00       1.09 r
  U0_UART_TX/U0_parity_calc/U15/Y (AO2B2X2M)              0.35       1.44 f
  U0_UART_TX/U0_parity_calc/data_reg_7_/D (SDFFRQX2M)     0.00       1.44 f
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_7_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/U12/Y (INVX2M)                        0.10       0.56 r
  U0_UART_TX/U0_FSM/U9/Y (XNOR2X2M)                       0.13       0.69 r
  U0_UART_TX/U0_FSM/U7/Y (NAND2X2M)                       0.14       0.83 f
  U0_UART_TX/U0_FSM/U6/Y (INVX2M)                         0.12       0.95 r
  U0_UART_TX/U0_FSM/ser_en (FSM_test_1)                   0.00       0.95 r
  U0_UART_TX/U0_serializer/ser_en (serializer_test_1)     0.00       0.95 r
  U0_UART_TX/U0_serializer/U25/Y (OAI21X2M)               0.11       1.06 f
  U0_UART_TX/U0_serializer/U22/Y (OAI33X2M)               0.35       1.41 r
  U0_UART_TX/U0_serializer/counter_r_reg_2_/D (SDFFRQX2M)
                                                          0.00       1.41 r
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_2_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.34    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.59


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_1_/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  U0_UART_TX/U0_serializer/U29/Y (NOR2X2M)                0.17       0.65 r
  U0_UART_TX/U0_serializer/U21/Y (NAND2X2M)               0.12       0.77 f
  U0_UART_TX/U0_serializer/U25/Y (OAI21X2M)               0.25       1.02 r
  U0_UART_TX/U0_serializer/U30/Y (NOR2X2M)                0.08       1.10 f
  U0_UART_TX/U0_serializer/counter_r_reg_0_/D (SDFFRQX2M)
                                                          0.00       1.10 f
  data arrival time                                                  1.10

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.83


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_1_/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  U0_UART_TX/U0_serializer/U29/Y (NOR2X2M)                0.17       0.65 r
  U0_UART_TX/U0_serializer/U21/Y (NAND2X2M)               0.12       0.77 f
  U0_UART_TX/U0_serializer/U25/Y (OAI21X2M)               0.25       1.02 r
  U0_UART_TX/U0_serializer/U31/Y (AOI2B1X1M)              0.07       1.09 f
  U0_UART_TX/U0_serializer/counter_r_reg_1_/D (SDFFRQX1M)
                                                          0.00       1.09 f
  data arrival time                                                  1.09

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.84


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.08       0.51 f
  U0_UART_TX/U0_FSM/current_state_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_FSM/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.83
  data required time                                              8679.83
  --------------------------------------------------------------------------
  data required time                                              8679.83
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.31


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_3_/CK (SDFFSQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_3_/Q (SDFFSQX1M)
                                                          0.49       0.49 f
  U0_UART_TX/U0_serializer/data_reg_0_/SI (SDFFRQX2M)     0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_0_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.53    8679.81
  data required time                                              8679.81
  --------------------------------------------------------------------------
  data required time                                              8679.81
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.33


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_1_/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  U0_UART_TX/U0_serializer/counter_r_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_2_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.53    8679.81
  data required time                                              8679.81
  --------------------------------------------------------------------------
  data required time                                              8679.81
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.33


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_2_/Q (SDFFRQX2M)
                                                          0.47       0.47 f
  U0_UART_TX/U0_FSM/test_so (FSM_test_1)                  0.00       0.47 f
  U0_UART_TX/U0_parity_calc/test_si (parity_calc_test_1)
                                                          0.00       0.47 f
  U0_UART_TX/U0_parity_calc/data_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_0_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.53    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.34


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_2_/Q (SDFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_TX/U0_serializer/counter_r_reg_3_/SI (SDFFSQX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_3_/CK (SDFFSQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.54    8679.80
  data required time                                              8679.80
  --------------------------------------------------------------------------
  data required time                                              8679.80
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.35


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_FSM/current_state_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.36


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_0_/Q (SDFFRQX2M)
                                                          0.46       0.46 f
  U0_UART_TX/U0_serializer/counter_r_reg_1_/SI (SDFFRQX1M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.37


  Startpoint: U0_UART_TX/U0_serializer/data_reg_7_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_7_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_7_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/ser_data_reg/SI (SDFFSQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/ser_data_reg/CK (SDFFSQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.54    8679.80
  data required time                                              8679.80
  --------------------------------------------------------------------------
  data required time                                              8679.80
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.37


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_7_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_7_/Q (SDFFRQX2M)     0.44       0.44 f
  U0_UART_TX/U0_parity_calc/test_so (parity_calc_test_1)
                                                          0.00       0.44 f
  U0_UART_TX/U0_serializer/test_si (serializer_test_1)
                                                          0.00       0.44 f
  U0_UART_TX/U0_serializer/counter_r_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_serializer/data_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_0_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_0_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/data_reg_1_/SI (SDFFRQX2M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_1_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_3_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/data_reg_4_/SI (SDFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_4_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_2_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/data_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_3_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_0_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/data_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_1_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_4_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_4_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/data_reg_5_/SI (SDFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_serializer/data_reg_5_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_5_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_5_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/data_reg_6_/SI (SDFFRQX2M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_6_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_serializer/data_reg_4_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_4_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_4_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/data_reg_5_/SI (SDFFRQX2M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_5_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_serializer/data_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_3_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_3_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/data_reg_4_/SI (SDFFRQX2M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_4_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_serializer/data_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_2_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_2_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/data_reg_3_/SI (SDFFRQX2M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_3_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_serializer/data_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_1_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_1_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/data_reg_2_/SI (SDFFRQX2M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_2_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_serializer/data_reg_6_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_6_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_6_/Q (SDFFRQX2M)      0.43       0.43 f
  U0_UART_TX/U0_serializer/data_reg_7_/SI (SDFFRQX2M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_serializer/data_reg_7_/CK (SDFFRQX2M)     0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_1_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/data_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_2_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_5_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/data_reg_6_/SI (SDFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_6_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_6_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_6_/Q (SDFFRQX2M)     0.43       0.43 f
  U0_UART_TX/U0_parity_calc/data_reg_7_/SI (SDFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART_TX/U0_parity_calc/data_reg_7_/CK (SDFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


1
