# SoC Lab6 Group 10

## Introduction

## File arrangement
### Design sources
In `rtl/user` and `testbench/uart` folder


## Simulation and Verification
### Simulation for the four workloads (mm/qs/fir/uart)
```sh
cd testbench/uart
source run_clean
source run_sim
```
### Vivado Synthesis and Generate bitstream
```sh
cd vivado
source run_vivado
```


