# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_ADC_Finalized.srcs/sources_1/new/ADC_FSM.vhd" \
"../../../../Lab_ADC_Finalized.srcs/sources_1/new/CLK_DIVIDER.vhd" \
"../../../../Lab_ADC_Finalized.srcs/sources_1/new/Edge_Detector.vhd" \
"../../../../Lab_ADC_Finalized.srcs/sources_1/new/RAM_Controller.vhd" \
"../../../../Lab_ADC_Finalized.srcs/sources_1/new/PreEmphasisFilter.vhd" \

# Do not sort compile order
nosort
