{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671791018305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791018306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:23:38 2022 " "Processing started: Fri Dec 23 10:23:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791018306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1671791018306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_drc --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1671791018306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1671791018601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1671791018602 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 15 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 15 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018761 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 6 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 6 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0 " "Node  \"registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RDRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RIRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0 " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|CLR_FLUSHFIFO~0 " "Node  \"registers:u_registers\|CLR_FLUSHFIFO~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0 " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018767 ""}
{ "Critical Warning" "WDRC_IMPROPER_EXTERNAL_RESET" "Rule R103: External reset signal should be correctly synchronized 1 " "(High) Rule R103: External reset signal should be correctly synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""}  } {  } 1 308025 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018767 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 3 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 3 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018768 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 9 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 9 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_P " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_P\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_F " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_F\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018768 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 291 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 291 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RDFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RIFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[1\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[1\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[0\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[0\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CPU2S_o " "Node  \"SCSI_SM:u_SCSI_SM\|CPU2S_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DIEL " "Node  \"CPU_SM:u_CPU_SM\|DIEL\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BRIDGEIN " "Node  \"CPU_SM:u_CPU_SM\|BRIDGEIN\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[0\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[0\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[1\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[1\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[3\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[3\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[4\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[4\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[5\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[5\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[7\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[7\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[6\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[6\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[3\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[3\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[1\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[1\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1671791018782 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018782 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 11 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 11 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018789 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 6 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 6 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node  \"SCSI_SM:u_SCSI_SM\|nLS2CPU\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|INCBO_o " "Node  \"SCSI_SM:u_SCSI_SM\|INCBO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PDS " "Node  \"CPU_SM:u_CPU_SM\|PDS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1671791018790 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCLK " "Node  \"SCLK\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018791 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018791 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018794 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 22 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 22 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1671791018794 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[3\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[1\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[4\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " _STERM " "Node  \"_STERM\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[2\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1671791018795 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1671791018795 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "72 344 " "Design Assistant information: finished post-fitting analysis of current design -- generated 72 information messages and 344 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1671791018799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:23:38 2022 " "Processing ended: Fri Dec 23 10:23:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1671791018848 ""}
