
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem negate_ashr_thm.extracted_1._1 : ∀ (x x_1 : BitVec 8), ¬7#8 ≥ ↑8 → x_1 - x.sshiftRight' 7#8 = x >>> 7#8 + x_1 :=
sorry