============================================
github/issue_30
============================================

module foo;
    logic b;
    assign b = (a.a.a[0] && a.a.a[1]);
endmodule

----

(source_file
  (module_declaration
    (module_ansi_header
      (module_keyword)
      name: (simple_identifier))
    (data_declaration
      (data_type_or_implicit
        (data_type
          (integer_vector_type)))
      (list_of_variable_decl_assignments
        (variable_decl_assignment
          name: (simple_identifier))))
    (continuous_assign
      (list_of_net_assignments
        (net_assignment
          (net_lvalue
            (simple_identifier))
          (expression
            (primary
              (mintypmax_expression
                (expression
                  left: (expression
                    (primary
                      (hierarchical_identifier
                        (simple_identifier)
                        (simple_identifier)
                        (simple_identifier))
                      (select
                        (bit_select
                          (expression
                            (primary
                              (primary_literal
                                (integral_number
                                  (decimal_number
                                    (unsigned_number))))))))))
                  right: (expression
                    (primary
                      (hierarchical_identifier
                        (simple_identifier))
                      (select
                        (simple_identifier)
                        (simple_identifier)
                        (bit_select
                          (expression
                            (primary
                              (primary_literal
                                (integral_number
                                  (decimal_number
                                    (unsigned_number)))))))))))))))))))
