Protel Design System Design Rule Check
PCB File : C:\Users\Nick Mah\Documents\GitHub\Altium-Designs\CPRacing Designs\Analog CAN Module\SG_CAN_Board 2018\SG_CAN_Board.PcbDoc
Date     : 12/22/2018
Time     : 8:38:01 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Int1 (GND)-AGND In net AGND On Int1 (GND)
   Polygon named: Int1 (GND)-DGND In net DGND On Int1 (GND)
   Polygon named: Int2 (PWR)-SG5V In net SG5V On Int2 (PWR)
   Polygon named: Int2 (PWR)-VCC In net VCC On Int2 (PWR)

Processing Rule : Clearance Constraint (Gap=10mil) (InNetClass('All Nets')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (Int1 (GND)-AGND) on Int1 (GND) 
   Violation between Modified Polygon: Polygon Shelved  (Int1 (GND)-DGND) on Int1 (GND) 
   Violation between Modified Polygon: Polygon Shelved  (Int2 (PWR)-SG5V) on Int2 (PWR) 
   Violation between Modified Polygon: Polygon Shelved  (Int2 (PWR)-VCC) on Int2 (PWR) 
Rule Violations :4

Processing Rule : Width Constraint (Min=5mil) (Max=150mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=247mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7594.882mil)(4767.441mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7594.882mil)(4779.252mil,7594.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7650mil)(4822.559mil,7650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(4795mil,7623.425mil) on Top Layer And Track (4810.748mil,7594.882mil)(4822.559mil,7594.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(4795mil,7623.425mil) on Top Layer And Track (4822.559mil,7594.882mil)(4822.559mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(4795mil,7676.575mil) on Top Layer And Track (4767.441mil,7594.882mil)(4767.441mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(4795mil,7676.575mil) on Top Layer And Track (4767.441mil,7650mil)(4822.559mil,7650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(4795mil,7676.575mil) on Top Layer And Track (4767.441mil,7705.118mil)(4779.252mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(4795mil,7676.575mil) on Top Layer And Track (4810.748mil,7705.118mil)(4822.559mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(4795mil,7676.575mil) on Top Layer And Track (4822.559mil,7594.882mil)(4822.559mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(1152.719mil,7586.575mil) on Top Layer And Track (1125.16mil,7504.882mil)(1125.16mil,7615.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(1152.719mil,7586.575mil) on Top Layer And Track (1125.16mil,7560mil)(1180.278mil,7560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(1152.719mil,7586.575mil) on Top Layer And Track (1125.16mil,7615.118mil)(1136.971mil,7615.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(1152.719mil,7586.575mil) on Top Layer And Track (1168.467mil,7615.118mil)(1180.278mil,7615.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(1152.719mil,7586.575mil) on Top Layer And Track (1180.278mil,7504.882mil)(1180.278mil,7615.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.741mil < 10mil) Between Pad C11-1(4963.425mil,7755mil) on Top Layer And Text "U5" (4840mil,7735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(4934.882mil,7739.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(5045.118mil,7727.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7770.748mil)(4934.882mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7782.559mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(4963.425mil,7755mil) on Top Layer And Track (4990mil,7727.441mil)(4990mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(5016.575mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(5045.118mil,7727.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(5016.575mil,7755mil) on Top Layer And Track (4934.882mil,7782.559mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(5016.575mil,7755mil) on Top Layer And Track (4990mil,7727.441mil)(4990mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(5016.575mil,7755mil) on Top Layer And Track (5045.118mil,7727.441mil)(5045.118mil,7739.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(5016.575mil,7755mil) on Top Layer And Track (5045.118mil,7770.748mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(1152.719mil,7533.425mil) on Top Layer And Track (1125.16mil,7504.882mil)(1125.16mil,7615.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(1152.719mil,7533.425mil) on Top Layer And Track (1125.16mil,7504.882mil)(1136.971mil,7504.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(1152.719mil,7533.425mil) on Top Layer And Track (1125.16mil,7560mil)(1180.278mil,7560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(1152.719mil,7533.425mil) on Top Layer And Track (1168.467mil,7504.882mil)(1180.278mil,7504.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(1152.719mil,7533.425mil) on Top Layer And Track (1180.278mil,7504.882mil)(1180.278mil,7615.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3092.441mil)(4984.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3092.441mil)(5095.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3135.748mil)(4984.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3147.559mil)(5095.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (5040mil,3092.441mil)(5040mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (4984.882mil,3092.441mil)(5095.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (4984.882mil,3147.559mil)(5095.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (5040mil,3092.441mil)(5040mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (5095.118mil,3092.441mil)(5095.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (5095.118mil,3135.748mil)(5095.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5027.441mil,5673.307mil)(5027.441mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5027.441mil,5673.307mil)(5039.252mil,5673.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5027.441mil,5728.425mil)(5082.559mil,5728.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5070.748mil,5673.307mil)(5082.559mil,5673.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5082.559mil,5673.307mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5673.307mil)(5027.441mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5728.425mil)(5082.559mil,5728.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5783.543mil)(5039.252mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5070.748mil,5783.543mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5082.559mil,5673.307mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7762.441mil)(5124.882mil,7774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7762.441mil)(5235.118mil,7762.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7805.748mil)(5124.882mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(5153.425mil,7790mil) on Top Layer And Track (5124.882mil,7817.559mil)(5235.118mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(5153.425mil,7790mil) on Top Layer And Track (5180mil,7762.441mil)(5180mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(5206.575mil,7790mil) on Top Layer And Track (5124.882mil,7762.441mil)(5235.118mil,7762.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(5206.575mil,7790mil) on Top Layer And Track (5124.882mil,7817.559mil)(5235.118mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(5206.575mil,7790mil) on Top Layer And Track (5180mil,7762.441mil)(5180mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(5206.575mil,7790mil) on Top Layer And Track (5235.118mil,7762.441mil)(5235.118mil,7774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(5206.575mil,7790mil) on Top Layer And Track (5235.118mil,7805.748mil)(5235.118mil,7817.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(6586.575mil,1373.582mil) on Top Layer And Track (6559.016mil,1291.889mil)(6559.016mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(6586.575mil,1373.582mil) on Top Layer And Track (6559.016mil,1347.007mil)(6614.134mil,1347.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(6586.575mil,1373.582mil) on Top Layer And Track (6559.016mil,1402.126mil)(6570.827mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(6586.575mil,1373.582mil) on Top Layer And Track (6602.323mil,1402.126mil)(6614.134mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(6586.575mil,1373.582mil) on Top Layer And Track (6614.134mil,1291.889mil)(6614.134mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,840.465mil)(7562.441mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,840.465mil)(7574.252mil,840.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,895.583mil)(7617.559mil,895.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7605.748mil,840.465mil)(7617.559mil,840.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7617.559mil,840.465mil)(7617.559mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7562.441mil,840.465mil)(7562.441mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7562.441mil,895.583mil)(7617.559mil,895.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7562.441mil,950.701mil)(7574.252mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7605.748mil,950.701mil)(7617.559mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7617.559mil,840.465mil)(7617.559mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1166.653mil)(7942.404mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1166.653mil)(7958.152mil,1166.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1233.583mil)(8013.27mil,1233.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7997.522mil,1166.653mil)(8013.27mil,1166.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (8013.27mil,1166.653mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1166.653mil)(7942.404mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1233.583mil)(8013.27mil,1233.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1300.512mil)(7958.152mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7997.522mil,1300.512mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (8013.27mil,1166.653mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8301.85mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1253.268mil)(8372.717mil,1253.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1320.197mil)(8317.598mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8356.968mil,1320.197mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8372.717mil,1186.339mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8301.85mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8317.598mil,1186.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C22-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8301.85mil,1253.268mil)(8372.717mil,1253.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8356.968mil,1186.339mil)(8372.717mil,1186.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-2(8337.283mil,1221.772mil) on Bottom Layer And Track (8372.717mil,1186.339mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Text "R19" (1550.254mil,990.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1542.738mil,1040.316mil)(1542.738mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1542.738mil,1040.316mil)(1554.549mil,1040.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1542.738mil,1095.434mil)(1597.856mil,1095.434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1555.81mil,1030.707mil)(1555.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1555.81mil,1038.266mil)(1655.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1586.045mil,1040.316mil)(1597.856mil,1040.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1597.856mil,1040.316mil)(1597.856mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C23-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1602.265mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1542.738mil,1040.316mil)(1542.738mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1542.738mil,1095.434mil)(1597.856mil,1095.434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1542.738mil,1150.552mil)(1554.549mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1586.045mil,1150.552mil)(1597.856mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1597.856mil,1040.316mil)(1597.856mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C23-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1602.265mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.364mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Text "R21" (1539.961mil,552.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1542.441mil,602.096mil)(1542.441mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1542.441mil,602.096mil)(1554.252mil,602.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1542.441mil,657.214mil)(1597.56mil,657.214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1555.514mil,592.486mil)(1555.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1555.514mil,600.046mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1585.748mil,602.096mil)(1597.56mil,602.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1597.56mil,602.096mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25-1(1570mil,630.639mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1601.969mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-2(1570mil,683.789mil) on Bottom Layer And Track (1542.441mil,602.096mil)(1542.441mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(1570mil,683.789mil) on Bottom Layer And Track (1542.441mil,657.214mil)(1597.56mil,657.214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(1570mil,683.789mil) on Bottom Layer And Track (1542.441mil,712.332mil)(1554.252mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(1570mil,683.789mil) on Bottom Layer And Track (1585.748mil,712.332mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25-2(1570mil,683.789mil) on Bottom Layer And Track (1597.56mil,602.096mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25-2(1570mil,683.789mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1601.969mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Text "R28" (1558.32mil,1430.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1540.806mil,1480.316mil)(1540.806mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1540.806mil,1480.316mil)(1552.617mil,1480.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1540.806mil,1535.434mil)(1595.924mil,1535.434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1553.879mil,1470.707mil)(1553.879mil,1478.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1553.879mil,1478.266mil)(1653.879mil,1478.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1584.113mil,1480.316mil)(1595.924mil,1480.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1595.924mil,1480.316mil)(1595.924mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C28-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1600.334mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28-2(1568.365mil,1562.009mil) on Bottom Layer And Track (1540.806mil,1480.316mil)(1540.806mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(1568.365mil,1562.009mil) on Bottom Layer And Track (1540.806mil,1535.434mil)(1595.924mil,1535.434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-2(1568.365mil,1562.009mil) on Bottom Layer And Track (1540.806mil,1590.552mil)(1552.617mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-2(1568.365mil,1562.009mil) on Bottom Layer And Track (1584.113mil,1590.552mil)(1595.924mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28-2(1568.365mil,1562.009mil) on Bottom Layer And Track (1595.924mil,1480.316mil)(1595.924mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C28-2(1568.365mil,1562.009mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1600.334mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1540.806mil,1702.096mil)(1540.806mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1540.806mil,1702.096mil)(1552.617mil,1702.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1540.806mil,1757.214mil)(1595.924mil,1757.214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1553.879mil,1692.486mil)(1553.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1553.879mil,1700.046mil)(1653.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1584.113mil,1702.096mil)(1595.924mil,1702.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1595.924mil,1702.096mil)(1595.924mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C29-1(1568.365mil,1730.639mil) on Bottom Layer And Track (1600.334mil,1707.211mil)(1600.334mil,1807.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1540.806mil,1702.096mil)(1540.806mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1540.806mil,1757.214mil)(1595.924mil,1757.214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1540.806mil,1812.332mil)(1552.617mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1584.113mil,1812.332mil)(1595.924mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C29-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1595.924mil,1702.096mil)(1595.924mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C29-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1600.334mil,1707.211mil)(1600.334mil,1807.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Text "R30" (1558.32mil,2088.621mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1540.806mil,2138.23mil)(1540.806mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1540.806mil,2138.23mil)(1552.617mil,2138.23mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1540.806mil,2193.348mil)(1595.924mil,2193.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1553.879mil,2128.621mil)(1553.879mil,2136.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1553.879mil,2136.18mil)(1653.879mil,2136.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1584.113mil,2138.23mil)(1595.924mil,2138.23mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1595.924mil,2138.23mil)(1595.924mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C30-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1600.334mil,2143.345mil)(1600.334mil,2243.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C30-2(1568.365mil,2219.923mil) on Bottom Layer And Track (1540.806mil,2138.23mil)(1540.806mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C30-2(1568.365mil,2219.923mil) on Bottom Layer And Track (1540.806mil,2193.348mil)(1595.924mil,2193.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-2(1568.365mil,2219.923mil) on Bottom Layer And Track (1540.806mil,2248.466mil)(1552.617mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-2(1568.365mil,2219.923mil) on Bottom Layer And Track (1584.113mil,2248.466mil)(1595.924mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C30-2(1568.365mil,2219.923mil) on Bottom Layer And Track (1595.924mil,2138.23mil)(1595.924mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C30-2(1568.365mil,2219.923mil) on Bottom Layer And Track (1600.334mil,2143.345mil)(1600.334mil,2243.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.749mil < 10mil) Between Pad C3-1(3546.85mil,989.842mil) on Top Layer And Text "U2" (3423.425mil,969.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3546.85mil,989.842mil) on Top Layer And Track (3518.307mil,1005.591mil)(3518.307mil,1017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(3546.85mil,989.842mil) on Top Layer And Track (3518.307mil,1017.402mil)(3628.543mil,1017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3546.85mil,989.842mil) on Top Layer And Track (3518.307mil,962.283mil)(3518.307mil,974.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(3546.85mil,989.842mil) on Top Layer And Track (3518.307mil,962.283mil)(3628.543mil,962.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3546.85mil,989.842mil) on Top Layer And Track (3573.425mil,962.283mil)(3573.425mil,1017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(3600mil,989.842mil) on Top Layer And Track (3518.307mil,1017.402mil)(3628.543mil,1017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(3600mil,989.842mil) on Top Layer And Track (3518.307mil,962.283mil)(3628.543mil,962.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3600mil,989.842mil) on Top Layer And Track (3573.425mil,962.283mil)(3573.425mil,1017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3600mil,989.842mil) on Top Layer And Track (3628.543mil,1005.591mil)(3628.543mil,1017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3600mil,989.842mil) on Top Layer And Track (3628.543mil,962.283mil)(3628.543mil,974.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-1(1149.014mil,7773.425mil) on Bottom Layer And Track (1121.455mil,7744.882mil)(1121.455mil,7855.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(1149.014mil,7773.425mil) on Bottom Layer And Track (1121.455mil,7744.882mil)(1133.266mil,7744.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-1(1149.014mil,7773.425mil) on Bottom Layer And Track (1121.455mil,7800mil)(1176.573mil,7800mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(1149.014mil,7773.425mil) on Bottom Layer And Track (1164.762mil,7744.882mil)(1176.573mil,7744.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-1(1149.014mil,7773.425mil) on Bottom Layer And Track (1176.573mil,7744.882mil)(1176.573mil,7855.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(1149.014mil,7826.575mil) on Bottom Layer And Track (1121.455mil,7744.882mil)(1121.455mil,7855.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-2(1149.014mil,7826.575mil) on Bottom Layer And Track (1121.455mil,7800mil)(1176.573mil,7800mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(1149.014mil,7826.575mil) on Bottom Layer And Track (1121.455mil,7855.118mil)(1133.266mil,7855.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(1149.014mil,7826.575mil) on Bottom Layer And Track (1164.762mil,7855.118mil)(1176.573mil,7855.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(1149.014mil,7826.575mil) on Bottom Layer And Track (1176.573mil,7744.882mil)(1176.573mil,7855.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3551.85mil,764.842mil) on Top Layer And Track (3523.307mil,737.283mil)(3523.307mil,749.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(3551.85mil,764.842mil) on Top Layer And Track (3523.307mil,737.283mil)(3633.543mil,737.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3551.85mil,764.842mil) on Top Layer And Track (3523.307mil,780.591mil)(3523.307mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(3551.85mil,764.842mil) on Top Layer And Track (3523.307mil,792.402mil)(3633.543mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(3551.85mil,764.842mil) on Top Layer And Track (3578.425mil,737.283mil)(3578.425mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(3605mil,764.842mil) on Top Layer And Track (3523.307mil,737.283mil)(3633.543mil,737.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(3605mil,764.842mil) on Top Layer And Track (3523.307mil,792.402mil)(3633.543mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(3605mil,764.842mil) on Top Layer And Track (3578.425mil,737.283mil)(3578.425mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3605mil,764.842mil) on Top Layer And Track (3633.543mil,737.283mil)(3633.543mil,749.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3605mil,764.842mil) on Top Layer And Track (3633.543mil,780.591mil)(3633.543mil,792.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3092.441mil)(3899.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3092.441mil)(4010.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3135.748mil)(3899.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(3928.425mil,3120mil) on Top Layer And Track (3899.882mil,3147.559mil)(4010.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(3928.425mil,3120mil) on Top Layer And Track (3955mil,3092.441mil)(3955mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(3981.575mil,3120mil) on Top Layer And Track (3899.882mil,3092.441mil)(4010.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(3981.575mil,3120mil) on Top Layer And Track (3899.882mil,3147.559mil)(4010.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(3981.575mil,3120mil) on Top Layer And Track (3955mil,3092.441mil)(3955mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3981.575mil,3120mil) on Top Layer And Track (4010.118mil,3092.441mil)(4010.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3981.575mil,3120mil) on Top Layer And Track (4010.118mil,3135.748mil)(4010.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4069.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4180.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3135.748mil)(4069.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3147.559mil)(4180.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4125mil,3092.441mil)(4125mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(4151.575mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4180.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(4151.575mil,3120mil) on Top Layer And Track (4069.882mil,3147.559mil)(4180.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(4151.575mil,3120mil) on Top Layer And Track (4125mil,3092.441mil)(4125mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(4151.575mil,3120mil) on Top Layer And Track (4180.118mil,3092.441mil)(4180.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(4151.575mil,3120mil) on Top Layer And Track (4180.118mil,3135.748mil)(4180.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4239.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4350.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3135.748mil)(4239.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3147.559mil)(4350.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4295mil,3092.441mil)(4295mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4350.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4239.882mil,3147.559mil)(4350.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4295mil,3092.441mil)(4295mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4350.118mil,3092.441mil)(4350.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4350.118mil,3135.748mil)(4350.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5808.307mil)(4607.912mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5863.425mil)(4663.03mil,5863.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5918.543mil)(4619.723mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4651.219mil,5918.543mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4663.03mil,5808.307mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5808.307mil)(4607.912mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5808.307mil)(4619.723mil,5808.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5863.425mil)(4663.03mil,5863.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4651.219mil,5808.307mil)(4663.03mil,5808.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4663.03mil,5808.307mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(1122.441mil,8216.299mil) on Top Layer And Text "UART_TX1" (780mil,8169.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(1122.441mil,8216.299mil) on Top Layer And Track (1087.441mil,8180.551mil)(1087.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(1122.441mil,8216.299mil) on Top Layer And Track (1157.441mil,8180.551mil)(1157.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(1122.441mil,8306.85mil) on Top Layer And Track (1087.441mil,8180.551mil)(1087.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(1122.441mil,8306.85mil) on Top Layer And Track (1087.441mil,8341.575mil)(1157.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(1122.441mil,8306.85mil) on Top Layer And Track (1157.441mil,8180.551mil)(1157.441mil,8341.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.153mil < 10mil) Between Pad D2-1(1235.471mil,8216.298mil) on Top Layer And Text "UART_TX1" (780mil,8169.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-1(1235.471mil,8216.298mil) on Top Layer And Track (1200.471mil,8180.55mil)(1200.471mil,8341.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-1(1235.471mil,8216.298mil) on Top Layer And Track (1270.471mil,8180.55mil)(1270.471mil,8341.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-2(1235.471mil,8306.849mil) on Top Layer And Track (1200.471mil,8180.55mil)(1200.471mil,8341.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D2-2(1235.471mil,8306.849mil) on Top Layer And Track (1200.471mil,8341.573mil)(1270.471mil,8341.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-2(1235.471mil,8306.849mil) on Top Layer And Track (1270.471mil,8180.55mil)(1270.471mil,8341.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8423.576mil,994.258mil) on Top Layer And Track (8387.828mil,1029.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8423.576mil,994.258mil) on Top Layer And Track (8387.828mil,959.258mil)(8548.852mil,959.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8387.828mil,1029.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8387.828mil,959.258mil)(8548.852mil,959.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8548.852mil,959.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (371.339mil,1966.772mil)(371.339mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (371.339mil,1966.772mil)(420.551mil,1966.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (420.551mil,1966.772mil)(450.079mil,1966.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (450.079mil,1966.772mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (371.339mil,1966.772mil)(371.339mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (371.339mil,2124.252mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (450.079mil,1966.772mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.317mil < 10mil) Between Pad IC1-3(1516.456mil,1302.566mil) on Top Layer And Text "IC7" (1486mil,1224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.317mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-4(1516.456mil,1276.975mil) on Top Layer And Text "IC7" (1486mil,1224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-5(1682.243mil,1497.045mil) on Top Layer And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.567mil < 10mil) Between Pad IC2-6(1682.243mil,1522.635mil) on Top Layer And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad IC3-3(1516.456mil,1744.415mil) on Top Layer And Text "IC2" (1484mil,1664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-4(1516.456mil,1718.825mil) on Top Layer And Text "IC2" (1484mil,1664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.301mil < 10mil) Between Pad IC4-3(1516.456mil,2180.549mil) on Top Layer And Text "IC8" (1486mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-4(1516.456mil,2154.959mil) on Top Layer And Text "IC8" (1486mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.167mil < 10mil) Between Pad IC6-3(1518.091mil,864.415mil) on Top Layer And Text "IC5" (1486mil,785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC6-4(1518.091mil,838.825mil) on Top Layer And Text "IC5" (1486mil,785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad OVP_G1-1(655.471mil,3623.425mil) on Top Layer And Text "OVP_G1" (635.471mil,3953.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(635.471mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5112.913mil,5734.37mil)(5112.913mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5112.913mil,5784.37mil)(5168.032mil,5784.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5112.913mil,5834.37mil)(5120.472mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5160.472mil,5834.37mil)(5168.032mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5168.032mil,5734.37mil)(5168.032mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5112.913mil,5734.37mil)(5112.913mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5112.913mil,5734.37mil)(5120.472mil,5734.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5112.913mil,5784.37mil)(5168.032mil,5784.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5160.472mil,5734.37mil)(5168.032mil,5734.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5168.032mil,5734.37mil)(5168.032mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(573.542mil,8094.449mil) on Top Layer And Track (538.109mil,7993.071mil)(538.109mil,8126.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R1-1(573.542mil,8094.449mil) on Top Layer And Track (538.109mil,8060mil)(608.975mil,8060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-1(573.542mil,8094.449mil) on Top Layer And Track (538.109mil,8126.929mil)(545.983mil,8126.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-1(573.542mil,8094.449mil) on Top Layer And Track (601.101mil,8126.929mil)(608.975mil,8126.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(573.542mil,8094.449mil) on Top Layer And Track (608.975mil,7993.071mil)(608.975mil,8126.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(5140.472mil,5974.961mil) on Top Layer And Track (5112.913mil,5899.37mil)(5112.913mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(5140.472mil,5974.961mil) on Top Layer And Track (5112.913mil,5949.37mil)(5168.032mil,5949.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(5140.472mil,5974.961mil) on Top Layer And Track (5112.913mil,5999.37mil)(5120.472mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(5140.472mil,5974.961mil) on Top Layer And Track (5160.472mil,5999.37mil)(5168.032mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(5140.472mil,5974.961mil) on Top Layer And Track (5168.032mil,5899.37mil)(5168.032mil,5999.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(573.542mil,8025.551mil) on Top Layer And Track (538.109mil,7993.071mil)(538.109mil,8126.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-2(573.542mil,8025.551mil) on Top Layer And Track (538.109mil,7993.071mil)(545.983mil,7993.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R1-2(573.542mil,8025.551mil) on Top Layer And Track (538.109mil,8060mil)(608.975mil,8060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-2(573.542mil,8025.551mil) on Top Layer And Track (601.101mil,7993.071mil)(608.975mil,7993.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(573.542mil,8025.551mil) on Top Layer And Track (608.975mil,7993.071mil)(608.975mil,8126.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3092.441mil)(5155mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3092.441mil)(5255mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3140mil)(5155mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3147.559mil)(5255mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5205mil,3092.441mil)(5205mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5155mil,3092.441mil)(5255mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5155mil,3147.559mil)(5255mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5205mil,3092.441mil)(5205mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5255mil,3092.441mil)(5255mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5255mil,3140mil)(5255mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1602.265mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1602.265mil,1095.431mil)(1657.384mil,1095.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1602.265mil,1145.431mil)(1609.824mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1649.824mil,1145.431mil)(1657.384mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1657.384mil,1045.431mil)(1657.384mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(1629.528mil,631.62mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1601.969mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(1629.528mil,631.62mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1609.528mil,607.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(1629.528mil,631.62mil) on Bottom Layer And Track (1601.969mil,657.211mil)(1657.087mil,657.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(1629.528mil,631.62mil) on Bottom Layer And Track (1649.528mil,607.211mil)(1657.087mil,607.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(1629.528mil,631.62mil) on Bottom Layer And Track (1657.087mil,607.211mil)(1657.087mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(1629.528mil,682.801mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1601.969mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(1629.528mil,682.801mil) on Bottom Layer And Track (1601.969mil,657.211mil)(1657.087mil,657.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(1629.528mil,682.801mil) on Bottom Layer And Track (1601.969mil,707.211mil)(1609.528mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(1629.528mil,682.801mil) on Bottom Layer And Track (1649.528mil,707.211mil)(1657.087mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(1629.528mil,682.801mil) on Bottom Layer And Track (1657.087mil,607.211mil)(1657.087mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(1631.401mil,1010.707mil) on Bottom Layer And Text "R18" (1765.514mil,952.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1555.81mil,1038.266mil)(1655.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1555.81mil,983.148mil)(1655.81mil,983.148mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1605.81mil,983.148mil)(1605.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1655.81mil,1030.707mil)(1655.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1655.81mil,983.148mil)(1655.81mil,990.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Text "C26" (1595.079mil,962.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.233mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Text "R19" (1550.254mil,990.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.233mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Track (1555.81mil,1030.707mil)(1555.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Track (1555.81mil,1038.266mil)(1655.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Track (1555.81mil,983.148mil)(1555.81mil,990.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Track (1555.81mil,983.148mil)(1655.81mil,983.148mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Track (1586.045mil,1040.316mil)(1597.856mil,1040.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Track (1597.856mil,1040.316mil)(1597.856mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(1580.219mil,1010.707mil) on Bottom Layer And Track (1605.81mil,983.148mil)(1605.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-2(1580.219mil,1890.707mil) on Bottom Layer And Track (1555.81mil,1863.148mil)(1555.81mil,1870.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-2(1580.219mil,1890.707mil) on Bottom Layer And Track (1555.81mil,1910.707mil)(1555.81mil,1918.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R20-2(1580.219mil,1890.707mil) on Bottom Layer And Track (1586.045mil,1920.316mil)(1597.856mil,1920.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R20-2(1580.219mil,1890.707mil) on Bottom Layer And Track (1597.856mil,1920.316mil)(1597.856mil,2030.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(700mil,7994.449mil) on Top Layer And Track (664.567mil,7893.071mil)(664.567mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R2-1(700mil,7994.449mil) on Top Layer And Track (664.567mil,7960mil)(735.433mil,7960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(700mil,7994.449mil) on Top Layer And Track (664.567mil,8026.929mil)(672.441mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(700mil,7994.449mil) on Top Layer And Track (727.559mil,8026.929mil)(735.433mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(700mil,7994.449mil) on Top Layer And Track (735.433mil,7893.071mil)(735.433mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1631.104mil,572.486mil) on Bottom Layer And Track (1555.514mil,544.927mil)(1655.514mil,544.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1631.104mil,572.486mil) on Bottom Layer And Track (1555.514mil,600.046mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1631.104mil,572.486mil) on Bottom Layer And Track (1605.514mil,544.927mil)(1605.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-1(1631.104mil,572.486mil) on Bottom Layer And Track (1655.514mil,544.927mil)(1655.514mil,552.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-1(1631.104mil,572.486mil) on Bottom Layer And Track (1655.514mil,592.486mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,544.927mil)(1555.514mil,552.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,544.927mil)(1655.514mil,544.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,592.486mil)(1555.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,600.046mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R21-2(1579.923mil,572.486mil) on Bottom Layer And Track (1585.748mil,602.096mil)(1597.56mil,602.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R21-2(1579.923mil,572.486mil) on Bottom Layer And Track (1597.56mil,602.096mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1579.923mil,572.486mil) on Bottom Layer And Track (1605.514mil,544.927mil)(1605.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(700mil,7925.551mil) on Top Layer And Track (664.567mil,7893.071mil)(664.567mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(700mil,7925.551mil) on Top Layer And Track (664.567mil,7893.071mil)(672.441mil,7893.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R2-2(700mil,7925.551mil) on Top Layer And Track (664.567mil,7960mil)(735.433mil,7960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(700mil,7925.551mil) on Top Layer And Track (727.559mil,7893.071mil)(735.433mil,7893.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(700mil,7925.551mil) on Top Layer And Track (735.433mil,7893.071mil)(735.433mil,8026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R22-2(1579.923mil,792.486mil) on Bottom Layer And Track (1555.514mil,764.927mil)(1555.514mil,772.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(1627.893mil,1289.77mil) on Bottom Layer And Track (1600.334mil,1265.361mil)(1600.334mil,1365.361mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(1627.893mil,1289.77mil) on Bottom Layer And Track (1600.334mil,1265.361mil)(1607.893mil,1265.361mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(1627.893mil,1289.77mil) on Bottom Layer And Track (1600.334mil,1315.361mil)(1655.452mil,1315.361mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(1627.893mil,1289.77mil) on Bottom Layer And Track (1647.893mil,1265.361mil)(1655.452mil,1265.361mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(1627.893mil,1289.77mil) on Bottom Layer And Track (1655.452mil,1265.361mil)(1655.452mil,1365.361mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1600.334mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1607.893mil,1485.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1600.334mil,1535.431mil)(1655.452mil,1535.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1647.893mil,1485.431mil)(1655.452mil,1485.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1655.452mil,1485.431mil)(1655.452mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1600.334mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1600.334mil,1535.431mil)(1655.452mil,1535.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1600.334mil,1585.431mil)(1607.893mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1647.893mil,1585.431mil)(1655.452mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1655.452mil,1485.431mil)(1655.452mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(1629.469mil,1450.707mil) on Bottom Layer And Text "R23" (1743.885mil,1390.637mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1629.469mil,1450.707mil) on Bottom Layer And Track (1553.879mil,1423.148mil)(1653.879mil,1423.148mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1629.469mil,1450.707mil) on Bottom Layer And Track (1553.879mil,1478.266mil)(1653.879mil,1478.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1629.469mil,1450.707mil) on Bottom Layer And Track (1603.879mil,1423.148mil)(1603.879mil,1478.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R28-1(1629.469mil,1450.707mil) on Bottom Layer And Track (1653.879mil,1423.148mil)(1653.879mil,1430.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R28-1(1629.469mil,1450.707mil) on Bottom Layer And Track (1653.879mil,1470.707mil)(1653.879mil,1478.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(1629.469mil,1672.486mil) on Bottom Layer And Text "R24" (1773.875mil,1610.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1644.927mil)(1653.879mil,1644.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1700.046mil)(1653.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1603.879mil,1644.927mil)(1603.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R29-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1653.879mil,1644.927mil)(1653.879mil,1652.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R29-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1653.879mil,1692.486mil)(1653.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Text "C28" (1593.444mil,1620.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Text "R29" (1558.32mil,1652.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1644.927mil)(1553.879mil,1652.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1644.927mil)(1653.879mil,1644.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1692.486mil)(1553.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1700.046mil)(1653.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1584.113mil,1702.096mil)(1595.924mil,1702.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1595.924mil,1702.096mil)(1595.924mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1603.879mil,1644.927mil)(1603.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.771mil < 10mil) Between Pad R30-1(1629.469mil,2108.621mil) on Bottom Layer And Text "R16" (1755.813mil,2050.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(1629.469mil,2108.621mil) on Bottom Layer And Track (1553.879mil,2081.061mil)(1653.879mil,2081.061mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(1629.469mil,2108.621mil) on Bottom Layer And Track (1553.879mil,2136.18mil)(1653.879mil,2136.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(1629.469mil,2108.621mil) on Bottom Layer And Track (1603.879mil,2081.061mil)(1603.879mil,2136.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-1(1629.469mil,2108.621mil) on Bottom Layer And Track (1653.879mil,2081.061mil)(1653.879mil,2088.621mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-1(1629.469mil,2108.621mil) on Bottom Layer And Track (1653.879mil,2128.621mil)(1653.879mil,2136.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1122.44mil,8296.022mil) on Bottom Layer And Track (1087.007mil,8194.645mil)(1087.007mil,8328.503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R32-2(1122.44mil,8296.022mil) on Bottom Layer And Track (1087.007mil,8261.574mil)(1157.873mil,8261.574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(1122.44mil,8296.022mil) on Bottom Layer And Track (1087.007mil,8328.503mil)(1094.881mil,8328.503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(1122.44mil,8296.022mil) on Bottom Layer And Track (1149.999mil,8328.503mil)(1157.873mil,8328.503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1122.44mil,8296.022mil) on Bottom Layer And Track (1157.873mil,8194.645mil)(1157.873mil,8328.503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(3468.425mil,1120.433mil) on Top Layer And Track (3440.866mil,1144.842mil)(3448.425mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(3468.425mil,1069.252mil) on Top Layer And Track (3440.866mil,1044.842mil)(3440.866mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(3468.425mil,1069.252mil) on Top Layer And Track (3440.866mil,1044.842mil)(3448.425mil,1044.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(3468.425mil,1069.252mil) on Top Layer And Track (3440.866mil,1094.842mil)(3495.984mil,1094.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(3468.425mil,1069.252mil) on Top Layer And Track (3488.425mil,1044.842mil)(3495.984mil,1044.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(3468.425mil,1069.252mil) on Top Layer And Track (3495.984mil,1044.842mil)(3495.984mil,1144.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7649.016mil)(4635mil,7656.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7649.016mil)(4735mil,7649.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7696.575mil)(4635mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7704.134mil)(4735mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(4659.409mil,7676.575mil) on Top Layer And Track (4685mil,7649.016mil)(4685mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(4710.591mil,7676.575mil) on Top Layer And Track (4635mil,7649.016mil)(4735mil,7649.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(4710.591mil,7676.575mil) on Top Layer And Track (4635mil,7704.134mil)(4735mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(4710.591mil,7676.575mil) on Top Layer And Track (4685mil,7649.016mil)(4685mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(4710.591mil,7676.575mil) on Top Layer And Track (4735mil,7649.016mil)(4735mil,7656.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(4710.591mil,7676.575mil) on Top Layer And Track (4735mil,7696.575mil)(4735mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(5015.591mil,7830mil) on Top Layer And Track (4940mil,7802.441mil)(5040mil,7802.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(5015.591mil,7830mil) on Top Layer And Track (4940mil,7857.559mil)(5040mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(5015.591mil,7830mil) on Top Layer And Track (4990mil,7802.441mil)(4990mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-1(5015.591mil,7830mil) on Top Layer And Track (5040mil,7802.441mil)(5040mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-1(5015.591mil,7830mil) on Top Layer And Track (5040mil,7850mil)(5040mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7802.441mil)(4940mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7802.441mil)(5040mil,7802.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7850mil)(4940mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7857.559mil)(5040mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(4964.409mil,7830mil) on Top Layer And Track (4990mil,7802.441mil)(4990mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad TEST_CANN1-1(5479.272mil,5785.275mil) on Top Layer And Text "TEST_CANN1" (5395.471mil,5673.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP17-1(1501.988mil,1286.896mil) on Top Layer And Text "IC7" (1486mil,1224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.917mil < 10mil) Between Pad U1-6(1010mil,7969.134mil) on Top Layer And Text "UART_RX1" (780mil,7885.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad U6-1(6745.316mil,1423.583mil) on Top Layer And Text "C16" (6566mil,1435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-5(6959.883mil,1273.583mil) on Top Layer And Text "C17" (6805mil,1238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.786mil < 10mil) Between Pad U6-6(6959.883mil,1323.583mil) on Top Layer And Text "C17" (6805mil,1238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.786mil]
Rule Violations :452

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.04mil < 10mil) Between Arc (4907.106mil,7713.307mil) on Top Overlay And Text "U5" (4840mil,7735mil) on Top Overlay Silk Text to Silk Clearance [7.04mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "C12" (4945mil,7425mil) on Top Overlay And Track (4939.882mil,7502.441mil)(5050.118mil,7502.441mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (6.455mil < 10mil) Between Text "C17" (6805mil,1238mil) on Top Overlay And Track (6789.608mil,1250.157mil)(6789.608mil,1447.008mil) on Top Overlay Silk Text to Silk Clearance [6.455mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (6805mil,1238mil) on Top Overlay And Track (6789.608mil,1250.157mil)(6915.592mil,1250.157mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (6805mil,1238mil) on Top Overlay And Track (6915.592mil,1250.157mil)(6915.592mil,1447.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (7019mil,1037mil) on Top Overlay And Text "U7" (7162.096mil,1096.583mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (1593.444mil,1620.707mil) on Bottom Overlay And Text "R29" (1558.32mil,1652.486mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.278mil < 10mil) Between Text "C28" (1593.444mil,1620.707mil) on Bottom Overlay And Track (1553.879mil,1644.927mil)(1553.879mil,1652.486mil) on Bottom Overlay Silk Text to Silk Clearance [6.277mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (1593.444mil,1620.707mil) on Bottom Overlay And Track (1553.879mil,1644.927mil)(1653.879mil,1644.927mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.243mil < 10mil) Between Text "C28" (1593.444mil,1620.707mil) on Bottom Overlay And Track (1553.879mil,1692.486mil)(1553.879mil,1700.046mil) on Bottom Overlay Silk Text to Silk Clearance [7.243mil]
   Violation between Silk To Silk Clearance Constraint: (2.482mil < 10mil) Between Text "C28" (1593.444mil,1620.707mil) on Bottom Overlay And Track (1603.879mil,1644.927mil)(1603.879mil,1700.046mil) on Bottom Overlay Silk Text to Silk Clearance [2.482mil]
   Violation between Silk To Silk Clearance Constraint: (9.508mil < 10mil) Between Text "C4" (3528.425mil,659.842mil) on Top Overlay And Track (3523.307mil,737.283mil)(3633.543mil,737.283mil) on Top Overlay Silk Text to Silk Clearance [9.508mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5" (1486mil,785mil) on Top Overlay And Track (1555.709mil,816.187mil)(1555.709mil,938.234mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5" (1486mil,785mil) on Top Overlay And Track (1555.709mil,816.187mil)(1646.26mil,816.187mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.372mil < 10mil) Between Text "IC5" (1486mil,785mil) on Top Overlay And Track (1646.26mil,816.187mil)(1646.26mil,938.234mil) on Top Overlay Silk Text to Silk Clearance [1.372mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC6" (1486mil,1005mil) on Top Overlay And Track (1556.006mil,1034.407mil)(1556.006mil,1156.454mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC6" (1486mil,1005mil) on Top Overlay And Track (1556.006mil,1034.407mil)(1646.557mil,1034.407mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.668mil < 10mil) Between Text "IC6" (1486mil,1005mil) on Top Overlay And Track (1646.557mil,1034.407mil)(1646.557mil,1156.454mil) on Top Overlay Silk Text to Silk Clearance [1.668mil]
   Violation between Silk To Silk Clearance Constraint: (9.657mil < 10mil) Between Text "R14" (8199mil,1063mil) on Top Overlay And Track (8167.008mil,1141.575mil)(8292.992mil,1141.575mil) on Top Overlay Silk Text to Silk Clearance [9.657mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R24" (1773.875mil,1610.707mil) on Bottom Overlay And Track (1553.879mil,1644.927mil)(1653.879mil,1644.927mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.95mil < 10mil) Between Text "R24" (1773.875mil,1610.707mil) on Bottom Overlay And Track (1603.879mil,1644.927mil)(1603.879mil,1700.046mil) on Bottom Overlay Silk Text to Silk Clearance [2.95mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R24" (1773.875mil,1610.707mil) on Bottom Overlay And Track (1653.879mil,1644.927mil)(1653.879mil,1652.486mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R25" (1773.875mil,1832.486mil) on Bottom Overlay And Track (1555.81mil,1863.148mil)(1655.81mil,1863.148mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.164mil < 10mil) Between Text "R25" (1773.875mil,1832.486mil) on Bottom Overlay And Track (1605.81mil,1863.148mil)(1605.81mil,1918.266mil) on Bottom Overlay Silk Text to Silk Clearance [0.164mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R25" (1773.875mil,1832.486mil) on Bottom Overlay And Track (1655.81mil,1863.148mil)(1655.81mil,1870.707mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (1558.32mil,1430.707mil) on Bottom Overlay And Track (1540.806mil,1480.316mil)(1540.806mil,1590.552mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (1558.32mil,1430.707mil) on Bottom Overlay And Track (1540.806mil,1480.316mil)(1552.617mil,1480.316mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (1558.32mil,1430.707mil) on Bottom Overlay And Track (1553.879mil,1423.148mil)(1553.879mil,1430.707mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (1558.32mil,1430.707mil) on Bottom Overlay And Track (1553.879mil,1423.148mil)(1653.879mil,1423.148mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (1558.32mil,1430.707mil) on Bottom Overlay And Track (1553.879mil,1470.707mil)(1553.879mil,1478.266mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (1558.32mil,1430.707mil) on Bottom Overlay And Track (1553.879mil,1478.266mil)(1653.879mil,1478.266mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R31" (1264mil,8361mil) on Bottom Overlay And Text "R32" (1151mil,8361mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP1" (1158.365mil,1364.062mil) on Top Overlay And Text "TP10" (1138.365mil,1404.131mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP15" (1140.297mil,964.131mil) on Top Overlay And Text "TP6" (1160mil,925.911mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP7" (1160.297mil,1144.131mil) on Top Overlay And Text "TP9" (1138.365mil,1184.062mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.067mil < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4905mil,7810mil)(4912.559mil,7810mil) on Top Overlay Silk Text to Silk Clearance [7.067mil]
   Violation between Silk To Silk Clearance Constraint: (7.067mil < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4912.559mil,7810mil)(4912.559mil,7910mil) on Top Overlay Silk Text to Silk Clearance [7.067mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4934.882mil,7727.441mil)(4934.882mil,7739.252mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.062mil < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4934.882mil,7727.441mil)(5045.118mil,7727.441mil) on Top Overlay Silk Text to Silk Clearance [1.062mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4934.882mil,7770.748mil)(4934.882mil,7782.559mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4934.882mil,7782.559mil)(5045.118mil,7782.559mil) on Top Overlay Silk Text to Silk Clearance [1.072mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4940mil,7802.441mil)(4940mil,7810mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U5" (4840mil,7735mil) on Top Overlay And Track (4940mil,7802.441mil)(5040mil,7802.441mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :43

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room U_ThermoAmp2 (Bounding Region = (7630mil, 10660mil, 9165mil, 11315mil) (InComponentClass('U_ThermoAmp2'))
Rule Violations :0

Processing Rule : Room U_ThermoAmp1 (Bounding Region = (6213.425mil, 3894.843mil, 7748.425mil, 4549.842mil) (InComponentClass('U_ThermoAmp1'))
Rule Violations :0

Processing Rule : Room SG_Amp1 (Bounding Region = (4614.35mil, 5352.045mil, 5659.35mil, 5568.621mil) (InComponentClass('SG_Amp1'))
Rule Violations :0

Processing Rule : Room U_USB (Bounding Region = (3275mil, 10520mil, 6030mil, 11850mil) (InComponentClass('U_USB'))
Rule Violations :0

Processing Rule : Room U_CAN_Tranceiver (Bounding Region = (8055.471mil, 8863.425mil, 9125.471mil, 9493.425mil) (InComponentClass('U_CAN_Tranceiver'))
Rule Violations :0

Processing Rule : Room U_36Pin_SuperSeal_Conn (Bounding Region = (2495.748mil, 3723.071mil, 4475.748mil, 5628.071mil) (InComponentClass('U_36Pin_SuperSeal_Conn'))
Rule Violations :0

Processing Rule : Room U_SG_Power_Supplies (Bounding Region = (9977.6mil, 3833.583mil, 12682.6mil, 5073.583mil) (InComponentClass('U_SG_Power_Supplies'))
Rule Violations :0

Processing Rule : Room U_MCU_MKE185F512VLH16 (Bounding Region = (9850mil, 7833.425mil, 11720mil, 8840mil) (InComponentClass('U_MCU_MKE185F512VLH16'))
Rule Violations :0

Processing Rule : Room SG_Amp8 (Bounding Region = (4615.985mil, 3815.911mil, 5660.985mil, 4032.486mil) (InComponentClass('SG_Amp8'))
Rule Violations :0

Processing Rule : Room SG_Amp7 (Bounding Region = (4615.985mil, 4035.911mil, 5660.985mil, 4252.486mil) (InComponentClass('SG_Amp7'))
Rule Violations :0

Processing Rule : Room SG_CAN_System (Bounding Region = (6472.126mil, 3357.519mil, 7262.126mil, 3847.519mil) (InComponentClass('SG_CAN_System'))
   Violation between Room Definition: Between Room SG_CAN_System (Bounding Region = (6472.126mil, 3357.519mil, 7262.126mil, 3847.519mil) (InComponentClass('SG_CAN_System')) And SMT Small Component TP17-RCU-0C (1501.988mil,1286.896mil) on Top Layer 
Rule Violations :1

Processing Rule : Room U_RVP_OVP_LC (Bounding Region = (3360.944mil, 6093.425mil, 4305.944mil, 7373.425mil) (InComponentClass('U_RVP_OVP_LC'))
Rule Violations :0

Processing Rule : Room SG_Amp6 (Bounding Region = (4616.281mil, 4254.131mil, 5661.281mil, 4470.707mil) (InComponentClass('SG_Amp6'))
Rule Violations :0

Processing Rule : Room SG_Amp3 (Bounding Region = (4614.35mil, 4915.911mil, 5659.35mil, 5132.486mil) (InComponentClass('SG_Amp3'))
Rule Violations :0

Processing Rule : Room SG_Amp2 (Bounding Region = (4616.281mil, 5134.131mil, 5661.281mil, 5350.707mil) (InComponentClass('SG_Amp2'))
Rule Violations :0

Processing Rule : Room SG_Amp5 (Bounding Region = (4614.35mil, 4474.062mil, 5659.35mil, 4690.637mil) (InComponentClass('SG_Amp5'))
Rule Violations :0

Processing Rule : Room SG_Amp4 (Bounding Region = (4614.35mil, 4694.131mil, 5659.35mil, 4910.707mil) (InComponentClass('SG_Amp4'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01