Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 26 21:43:16 2023
| Host         : DESKTOP-8G19R9A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              66 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                    Enable Signal                    |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG            |                                                     |                                            |                1 |              1 |         1.00 |
|  my_univ_sseg/CLK_DIV/CLK |                                                     |                                            |                1 |              2 |         2.00 |
|  count_reg[17]            | my_otter/my_fsm/rden1                               |                                            |                1 |              4 |         4.00 |
|  count_reg[17]            |                                                     |                                            |                5 |              7 |         1.40 |
|  count_reg[17]            | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[0]_1[0] |                                            |                9 |             14 |         1.56 |
|  count_reg[17]            | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[0]      | my_otter/OTTER_MEMORY/ioBuffer[15]_i_1_n_0 |                6 |             16 |         2.67 |
|  count_reg[17]            | my_otter/OTTER_MEMORY/E[0]                          |                                            |               10 |             16 |         1.60 |
|  count_reg[17]            | reg_file_reg_r1_0_31_0_5_i_68_n_0                   |                                            |               15 |             32 |         2.13 |
|  count_reg[17]            | my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[1][0]   | my_otter/my_fsm/SR[0]                      |               13 |             32 |         2.46 |
|  s_clk_BUFG               |                                                     |                                            |                9 |             32 |         3.56 |
|  count_reg[17]            | my_otter/OTTER_MEMORY/p_0_in                        |                                            |               12 |             96 |         8.00 |
+---------------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


