03:11:08 INFO  : Registering command handlers for SDK TCF services
03:11:09 INFO  : Launching XSCT server: xsct.bat -interactive F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.sdk\temp_xsdb_launch_script.tcl
03:11:12 INFO  : XSCT server has started successfully.
03:11:12 INFO  : Successfully done setting XSCT server connection channel  
03:11:16 INFO  : Successfully done setting SDK workspace  
03:11:16 INFO  : Processing command line option -hwspec F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf.
03:36:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1745346923769,  Project:1745345315033
03:36:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:36:17 INFO  : Copied contents of F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:36:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:36:21 INFO  : 
03:36:21 INFO  : Updating hardware inferred compiler options for mnist_cnn.
03:37:14 INFO  : Clearing existing target manager status.
03:37:14 INFO  : Closing and re-opening the MSS file of ther project mnist_cnn_bsp
03:37:15 INFO  : Closing and re-opening the MSS file of ther project mnist_cnn_bsp
03:37:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:37:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:13:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1745385156637,  Project:1745346923769
14:13:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:13:25 INFO  : Copied contents of F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:13:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:13:29 INFO  : 
14:13:30 INFO  : Updating hardware inferred compiler options for mnist_cnn.
14:13:30 INFO  : Clearing existing target manager status.
14:13:30 INFO  : Closing and re-opening the MSS file of ther project mnist_cnn_bsp
14:13:30 INFO  : Closing and re-opening the MSS file of ther project mnist_cnn_bsp
14:13:31 INFO  : Closing and re-opening the MSS file of ther project mnist_cnn_bsp
14:13:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:13:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1F56A' is selected.
14:16:05 INFO  : 'jtag frequency' command is executed.
14:16:05 INFO  : Sourcing of 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:06 INFO  : Context for 'APU' is selected.
14:16:06 INFO  : System reset is completed.
14:16:09 INFO  : 'after 3000' command is executed.
14:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1' command is executed.
14:16:13 INFO  : FPGA configured successfully with bitstream "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:14 INFO  : Context for 'APU' is selected.
14:16:14 INFO  : Hardware design information is loaded from 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:15 INFO  : Context for 'APU' is selected.
14:16:15 INFO  : 'ps7_init' command is executed.
14:16:15 INFO  : 'ps7_post_config' command is executed.
14:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:15 INFO  : The application 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1
fpga -file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
loadhw -hw F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
dow F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:15 INFO  : 'con' command is executed.
14:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
con
----------------End of Script----------------

14:16:15 INFO  : Disconnected from the channel tcfchan#1.
14:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1F56A' is selected.
14:17:32 INFO  : 'jtag frequency' command is executed.
14:17:32 INFO  : Sourcing of 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:32 INFO  : Context for 'APU' is selected.
14:17:33 INFO  : System reset is completed.
14:17:36 INFO  : 'after 3000' command is executed.
14:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1' command is executed.
14:17:39 INFO  : FPGA configured successfully with bitstream "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:40 INFO  : Context for 'APU' is selected.
14:17:40 INFO  : Hardware design information is loaded from 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:41 INFO  : Context for 'APU' is selected.
14:17:41 INFO  : 'ps7_init' command is executed.
14:17:41 INFO  : 'ps7_post_config' command is executed.
14:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:41 INFO  : The application 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1
fpga -file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
loadhw -hw F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
dow F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:41 INFO  : 'con' command is executed.
14:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
con
----------------End of Script----------------

14:17:41 INFO  : Disconnected from the channel tcfchan#2.
14:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1F56A' is selected.
14:18:15 INFO  : 'jtag frequency' command is executed.
14:18:15 INFO  : Sourcing of 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:17 INFO  : System reset is completed.
14:18:20 INFO  : 'after 3000' command is executed.
14:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1' command is executed.
14:18:23 INFO  : FPGA configured successfully with bitstream "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:24 INFO  : Context for 'APU' is selected.
14:18:24 INFO  : Hardware design information is loaded from 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:25 INFO  : Context for 'APU' is selected.
14:18:25 INFO  : 'ps7_init' command is executed.
14:18:25 INFO  : 'ps7_post_config' command is executed.
14:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:25 INFO  : The application 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1
fpga -file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
loadhw -hw F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
dow F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:25 INFO  : 'con' command is executed.
14:18:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
con
----------------End of Script----------------

14:18:25 INFO  : Disconnected from the channel tcfchan#3.
14:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351BA1F56A' is selected.
14:20:32 INFO  : 'jtag frequency' command is executed.
14:20:32 INFO  : Sourcing of 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:32 INFO  : Context for 'APU' is selected.
14:20:32 INFO  : System reset is completed.
14:20:35 INFO  : 'after 3000' command is executed.
14:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1' command is executed.
14:20:38 INFO  : FPGA configured successfully with bitstream "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:38 INFO  : Context for 'APU' is selected.
14:20:38 INFO  : Hardware design information is loaded from 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:38 INFO  : Context for 'APU' is selected.
14:20:38 INFO  : 'ps7_init' command is executed.
14:20:38 INFO  : 'ps7_post_config' command is executed.
14:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:38 INFO  : The application 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A" && level==0} -index 1
fpga -file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
loadhw -hw F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
dow F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/mnist_cnn/Debug/mnist_cnn.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:38 INFO  : 'con' command is executed.
14:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351BA1F56A"} -index 0
con
----------------End of Script----------------

14:20:38 INFO  : Disconnected from the channel tcfchan#4.
06:32:18 INFO  : Registering command handlers for SDK TCF services
06:32:18 INFO  : Launching XSCT server: xsct.bat -interactive F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.sdk\temp_xsdb_launch_script.tcl
06:32:22 INFO  : XSCT server has started successfully.
06:32:22 INFO  : Successfully done setting XSCT server connection channel  
06:32:24 INFO  : Successfully done setting SDK workspace  
06:32:24 INFO  : Processing command line option -hwspec F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf.
06:32:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
06:32:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1745875912404,  Project:1745385156637
06:32:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:33:02 INFO  : Copied contents of F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:33:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:33:06 INFO  : 
06:33:07 INFO  : Updating hardware inferred compiler options for mnist_cnn.
06:33:07 INFO  : Clearing existing target manager status.
