
Designer: 
	CHONG-HAO XU


Project Name:	
  2020 University/College IC Design Contest
  String Matching Engine


Class:
	A (RTL & Gate Level Pass)


HDL simulator:
	vcs


Description:


	RTL Simulation PASS
	Gate Level Simulation PASS

	Target Area   : None 
	Your Area     : 20148.138248 um2
  




	Simulation finish, ALL PASS
	cycle =4024 , Score =100 








 
	  ****************************************
	  Report : area
	  Design : SME
	  Version: Q-2019.12
	  Date   : Sun Mar  3 18:37:03 2024
	  ****************************************
	
	  Library(s) Used:
	
	      slow (File: /usr/cad/designkit/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db)
	
	  Number of ports:                           19
	  Number of nets:                          1274
	  Number of cells:                         1228
	  Number of combinational cells:            875
	  Number of sequential cells:               353
	  Number of macros/black boxes:               0
	  Number of buf/inv:                        103
	  Number of references:                      77
	
	  Combinational area:               7889.515150
	  Buf/Inv area:                      628.037992
	  Noncombinational area:           12258.623098
	  Macro/Black Box area:                0.000000
	  Net Interconnect area:          181254.260345
	
	  Total cell area:                 20148.138248
	  Total area:                     201402.398593
	  1
