|dual_ov5640_lcd
sys_clk => sys_clk.IN1
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
cam0_pclk => cam0_pclk.IN2
cam0_vsync => cam0_vsync.IN1
cam0_href => cam0_href.IN1
cam0_data[0] => cam0_data[0].IN1
cam0_data[1] => cam0_data[1].IN1
cam0_data[2] => cam0_data[2].IN1
cam0_data[3] => cam0_data[3].IN1
cam0_data[4] => cam0_data[4].IN1
cam0_data[5] => cam0_data[5].IN1
cam0_data[6] => cam0_data[6].IN1
cam0_data[7] => cam0_data[7].IN1
cam0_rst_n << ov5640_dri:u0_ov5640_dri.cam_rst_n
cam0_pwdn << ov5640_dri:u0_ov5640_dri.cam_pwdn
cam0_scl << ov5640_dri:u0_ov5640_dri.cam_scl
cam0_sda <> ov5640_dri:u0_ov5640_dri.cam_sda
cam1_pclk => cam1_pclk.IN2
cam1_vsync => cam1_vsync.IN1
cam1_href => cam1_href.IN1
cam1_data[0] => cam1_data[0].IN1
cam1_data[1] => cam1_data[1].IN1
cam1_data[2] => cam1_data[2].IN1
cam1_data[3] => cam1_data[3].IN1
cam1_data[4] => cam1_data[4].IN1
cam1_data[5] => cam1_data[5].IN1
cam1_data[6] => cam1_data[6].IN1
cam1_data[7] => cam1_data[7].IN1
cam1_rst_n << ov5640_dri:u1_ov5640_dri.cam_rst_n
cam1_pwdn << ov5640_dri:u1_ov5640_dri.cam_pwdn
cam1_scl << ov5640_dri:u1_ov5640_dri.cam_scl
cam1_sda <> ov5640_dri:u1_ov5640_dri.cam_sda
sdram_clk << sdram_top:u_sdram_top.sdram_clk
sdram_cke << sdram_top:u_sdram_top.sdram_cke
sdram_cs_n << sdram_top:u_sdram_top.sdram_cs_n
sdram_ras_n << sdram_top:u_sdram_top.sdram_ras_n
sdram_cas_n << sdram_top:u_sdram_top.sdram_cas_n
sdram_we_n << sdram_top:u_sdram_top.sdram_we_n
sdram_ba[0] << sdram_top:u_sdram_top.sdram_ba
sdram_ba[1] << sdram_top:u_sdram_top.sdram_ba
sdram_dqm[0] << sdram_top:u_sdram_top.sdram_dqm
sdram_dqm[1] << sdram_top:u_sdram_top.sdram_dqm
sdram_addr[0] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[1] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[2] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[3] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[4] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[5] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[6] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[7] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[8] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[9] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[10] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[11] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[12] << sdram_top:u_sdram_top.sdram_addr
sdram_data[0] <> sdram_top:u_sdram_top.sdram_data
sdram_data[1] <> sdram_top:u_sdram_top.sdram_data
sdram_data[2] <> sdram_top:u_sdram_top.sdram_data
sdram_data[3] <> sdram_top:u_sdram_top.sdram_data
sdram_data[4] <> sdram_top:u_sdram_top.sdram_data
sdram_data[5] <> sdram_top:u_sdram_top.sdram_data
sdram_data[6] <> sdram_top:u_sdram_top.sdram_data
sdram_data[7] <> sdram_top:u_sdram_top.sdram_data
sdram_data[8] <> sdram_top:u_sdram_top.sdram_data
sdram_data[9] <> sdram_top:u_sdram_top.sdram_data
sdram_data[10] <> sdram_top:u_sdram_top.sdram_data
sdram_data[11] <> sdram_top:u_sdram_top.sdram_data
sdram_data[12] <> sdram_top:u_sdram_top.sdram_data
sdram_data[13] <> sdram_top:u_sdram_top.sdram_data
sdram_data[14] <> sdram_top:u_sdram_top.sdram_data
sdram_data[15] <> sdram_top:u_sdram_top.sdram_data
lcd_hs << lcd:u_lcd.lcd_hs
lcd_vs << lcd:u_lcd.lcd_vs
lcd_de << lcd:u_lcd.lcd_de
lcd_rgb[0] <> lcd:u_lcd.lcd_rgb
lcd_rgb[1] <> lcd:u_lcd.lcd_rgb
lcd_rgb[2] <> lcd:u_lcd.lcd_rgb
lcd_rgb[3] <> lcd:u_lcd.lcd_rgb
lcd_rgb[4] <> lcd:u_lcd.lcd_rgb
lcd_rgb[5] <> lcd:u_lcd.lcd_rgb
lcd_rgb[6] <> lcd:u_lcd.lcd_rgb
lcd_rgb[7] <> lcd:u_lcd.lcd_rgb
lcd_rgb[8] <> lcd:u_lcd.lcd_rgb
lcd_rgb[9] <> lcd:u_lcd.lcd_rgb
lcd_rgb[10] <> lcd:u_lcd.lcd_rgb
lcd_rgb[11] <> lcd:u_lcd.lcd_rgb
lcd_rgb[12] <> lcd:u_lcd.lcd_rgb
lcd_rgb[13] <> lcd:u_lcd.lcd_rgb
lcd_rgb[14] <> lcd:u_lcd.lcd_rgb
lcd_rgb[15] <> lcd:u_lcd.lcd_rgb
lcd_bl << lcd:u_lcd.lcd_bl
lcd_rst << lcd:u_lcd.lcd_rst
lcd_pclk << lcd:u_lcd.lcd_pclk


|dual_ov5640_lcd|pll:u_pll
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|dual_ov5640_lcd|pll:u_pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|dual_ov5640_lcd|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|lcd:u_lcd
clk => clk.IN2
rst_n => rst_n.IN4
rd_h_pixel[0] => rd_h_pixel[0].IN1
rd_h_pixel[1] => rd_h_pixel[1].IN1
rd_h_pixel[2] => rd_h_pixel[2].IN1
rd_h_pixel[3] => rd_h_pixel[3].IN1
rd_h_pixel[4] => rd_h_pixel[4].IN1
rd_h_pixel[5] => rd_h_pixel[5].IN1
rd_h_pixel[6] => rd_h_pixel[6].IN1
rd_h_pixel[7] => rd_h_pixel[7].IN1
rd_h_pixel[8] => rd_h_pixel[8].IN1
rd_h_pixel[9] => rd_h_pixel[9].IN1
rd_h_pixel[10] => rd_h_pixel[10].IN1
rd_h_pixel[11] => rd_h_pixel[11].IN1
rd_h_pixel[12] => rd_h_pixel[12].IN1
lcd_hs <= lcd_driver:u_lcd_driver.lcd_hs
lcd_vs <= lcd_driver:u_lcd_driver.lcd_vs
lcd_de <= lcd_driver:u_lcd_driver.lcd_de
lcd_rgb[0] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[0] <> lcd_rgb[0]
lcd_rgb[1] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[1] <> lcd_rgb[1]
lcd_rgb[2] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[2] <> lcd_rgb[2]
lcd_rgb[3] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[3] <> lcd_rgb[3]
lcd_rgb[4] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[4] <> lcd_rgb[4]
lcd_rgb[5] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[5] <> lcd_rgb[5]
lcd_rgb[6] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[6] <> lcd_rgb[6]
lcd_rgb[7] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[7] <> lcd_rgb[7]
lcd_rgb[8] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[8] <> lcd_rgb[8]
lcd_rgb[9] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[9] <> lcd_rgb[9]
lcd_rgb[10] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[10] <> lcd_rgb[10]
lcd_rgb[11] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[11] <> lcd_rgb[11]
lcd_rgb[12] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[12] <> lcd_rgb[12]
lcd_rgb[13] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[13] <> lcd_rgb[13]
lcd_rgb[14] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[14] <> lcd_rgb[14]
lcd_rgb[15] <> rd_id:u_rd_id.lcd_rgb
lcd_rgb[15] <> lcd_rgb[15]
lcd_bl <= lcd_driver:u_lcd_driver.lcd_bl
lcd_rst <= lcd_driver:u_lcd_driver.lcd_rst
lcd_pclk <= lcd_driver:u_lcd_driver.lcd_pclk
clk_lcd <= clk_lcd.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] => rd_data[0].IN1
rd_data[1] => rd_data[1].IN1
rd_data[2] => rd_data[2].IN1
rd_data[3] => rd_data[3].IN1
rd_data[4] => rd_data[4].IN1
rd_data[5] => rd_data[5].IN1
rd_data[6] => rd_data[6].IN1
rd_data[7] => rd_data[7].IN1
rd_data[8] => rd_data[8].IN1
rd_data[9] => rd_data[9].IN1
rd_data[10] => rd_data[10].IN1
rd_data[11] => rd_data[11].IN1
rd_data[12] => rd_data[12].IN1
rd_data[13] => rd_data[13].IN1
rd_data[14] => rd_data[14].IN1
rd_data[15] => rd_data[15].IN1
rd_en <= lcd_driver:u_lcd_driver.data_req
ID_lcd[0] <= ID_lcd[0].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[1] <= ID_lcd[1].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[2] <= ID_lcd[2].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[3] <= ID_lcd[3].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[4] <= ID_lcd[4].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[5] <= ID_lcd[5].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[6] <= ID_lcd[6].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[7] <= ID_lcd[7].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[8] <= ID_lcd[8].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[9] <= ID_lcd[9].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[10] <= ID_lcd[10].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[11] <= ID_lcd[11].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[12] <= ID_lcd[12].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[13] <= ID_lcd[13].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[14] <= ID_lcd[14].DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[15] <= ID_lcd[15].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|lcd:u_lcd|rd_id:u_rd_id
clk => ID_rd_en.CLK
clk => ID_lcd[0]~reg0.CLK
clk => ID_lcd[1]~reg0.CLK
clk => ID_lcd[2]~reg0.CLK
clk => ID_lcd[3]~reg0.CLK
clk => ID_lcd[4]~reg0.CLK
clk => ID_lcd[5]~reg0.CLK
clk => ID_lcd[6]~reg0.CLK
clk => ID_lcd[7]~reg0.CLK
clk => ID_lcd[8]~reg0.CLK
clk => ID_lcd[9]~reg0.CLK
clk => ID_lcd[10]~reg0.CLK
clk => ID_lcd[11]~reg0.CLK
clk => ID_lcd[12]~reg0.CLK
clk => ID_lcd[13]~reg0.CLK
clk => ID_lcd[14]~reg0.CLK
clk => ID_lcd[15]~reg0.CLK
rst_n => ID_rd_en.ACLR
rst_n => ID_lcd[0]~reg0.ACLR
rst_n => ID_lcd[1]~reg0.ACLR
rst_n => ID_lcd[2]~reg0.ACLR
rst_n => ID_lcd[3]~reg0.ACLR
rst_n => ID_lcd[4]~reg0.ACLR
rst_n => ID_lcd[5]~reg0.ACLR
rst_n => ID_lcd[6]~reg0.ACLR
rst_n => ID_lcd[7]~reg0.ACLR
rst_n => ID_lcd[8]~reg0.ACLR
rst_n => ID_lcd[9]~reg0.ACLR
rst_n => ID_lcd[10]~reg0.ACLR
rst_n => ID_lcd[11]~reg0.ACLR
rst_n => ID_lcd[12]~reg0.ACLR
rst_n => ID_lcd[13]~reg0.ACLR
rst_n => ID_lcd[14]~reg0.ACLR
rst_n => ID_lcd[15]~reg0.ACLR
lcd_rgb[0] => ~NO_FANOUT~
lcd_rgb[1] => ~NO_FANOUT~
lcd_rgb[2] => ~NO_FANOUT~
lcd_rgb[3] => ~NO_FANOUT~
lcd_rgb[4] => ID_lcd[2]~reg0.DATAIN
lcd_rgb[5] => ~NO_FANOUT~
lcd_rgb[6] => ~NO_FANOUT~
lcd_rgb[7] => ~NO_FANOUT~
lcd_rgb[8] => ~NO_FANOUT~
lcd_rgb[9] => ~NO_FANOUT~
lcd_rgb[10] => ID_lcd[1]~reg0.DATAIN
lcd_rgb[11] => ~NO_FANOUT~
lcd_rgb[12] => ~NO_FANOUT~
lcd_rgb[13] => ~NO_FANOUT~
lcd_rgb[14] => ~NO_FANOUT~
lcd_rgb[15] => ID_lcd[0]~reg0.DATAIN
ID_lcd[0] <= ID_lcd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[1] <= ID_lcd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[2] <= ID_lcd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[3] <= ID_lcd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[4] <= ID_lcd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[5] <= ID_lcd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[6] <= ID_lcd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[7] <= ID_lcd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[8] <= ID_lcd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[9] <= ID_lcd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[10] <= ID_lcd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[11] <= ID_lcd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[12] <= ID_lcd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[13] <= ID_lcd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[14] <= ID_lcd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[15] <= ID_lcd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|lcd:u_lcd|clk_div:u_clk_div
clk => clk_10m.CLK
clk => cnt_10m[0].CLK
clk => cnt_10m[1].CLK
clk => cnt_10m[2].CLK
clk => state_33m_0[0].CLK
clk => state_33m_0[1].CLK
clk => clk_50m.CLK
clk => state_33m_1[0].CLK
clk => state_33m_1[1].CLK
rst_n => cnt_10m[0].ACLR
rst_n => cnt_10m[1].ACLR
rst_n => cnt_10m[2].ACLR
rst_n => clk_50m.ACLR
rst_n => clk_10m.ACLR
ID_lcd[0] => Equal1.IN63
ID_lcd[0] => Equal2.IN63
ID_lcd[0] => Equal3.IN63
ID_lcd[0] => Equal4.IN63
ID_lcd[0] => Equal5.IN63
ID_lcd[1] => Equal1.IN62
ID_lcd[1] => Equal2.IN62
ID_lcd[1] => Equal3.IN62
ID_lcd[1] => Equal4.IN62
ID_lcd[1] => Equal5.IN62
ID_lcd[2] => Equal1.IN61
ID_lcd[2] => Equal2.IN61
ID_lcd[2] => Equal3.IN61
ID_lcd[2] => Equal4.IN61
ID_lcd[2] => Equal5.IN61
ID_lcd[3] => Equal1.IN60
ID_lcd[3] => Equal2.IN60
ID_lcd[3] => Equal3.IN60
ID_lcd[3] => Equal4.IN60
ID_lcd[3] => Equal5.IN60
ID_lcd[4] => Equal1.IN59
ID_lcd[4] => Equal2.IN59
ID_lcd[4] => Equal3.IN59
ID_lcd[4] => Equal4.IN59
ID_lcd[4] => Equal5.IN59
ID_lcd[5] => Equal1.IN58
ID_lcd[5] => Equal2.IN58
ID_lcd[5] => Equal3.IN58
ID_lcd[5] => Equal4.IN58
ID_lcd[5] => Equal5.IN58
ID_lcd[6] => Equal1.IN57
ID_lcd[6] => Equal2.IN57
ID_lcd[6] => Equal3.IN57
ID_lcd[6] => Equal4.IN57
ID_lcd[6] => Equal5.IN57
ID_lcd[7] => Equal1.IN56
ID_lcd[7] => Equal2.IN56
ID_lcd[7] => Equal3.IN56
ID_lcd[7] => Equal4.IN56
ID_lcd[7] => Equal5.IN56
ID_lcd[8] => Equal1.IN55
ID_lcd[8] => Equal2.IN55
ID_lcd[8] => Equal3.IN55
ID_lcd[8] => Equal4.IN55
ID_lcd[8] => Equal5.IN55
ID_lcd[9] => Equal1.IN54
ID_lcd[9] => Equal2.IN54
ID_lcd[9] => Equal3.IN54
ID_lcd[9] => Equal4.IN54
ID_lcd[9] => Equal5.IN54
ID_lcd[10] => Equal1.IN53
ID_lcd[10] => Equal2.IN53
ID_lcd[10] => Equal3.IN53
ID_lcd[10] => Equal4.IN53
ID_lcd[10] => Equal5.IN53
ID_lcd[11] => Equal1.IN52
ID_lcd[11] => Equal2.IN52
ID_lcd[11] => Equal3.IN52
ID_lcd[11] => Equal4.IN52
ID_lcd[11] => Equal5.IN52
ID_lcd[12] => Equal1.IN51
ID_lcd[12] => Equal2.IN51
ID_lcd[12] => Equal3.IN51
ID_lcd[12] => Equal4.IN51
ID_lcd[12] => Equal5.IN51
ID_lcd[13] => Equal1.IN50
ID_lcd[13] => Equal2.IN50
ID_lcd[13] => Equal3.IN50
ID_lcd[13] => Equal4.IN50
ID_lcd[13] => Equal5.IN50
ID_lcd[14] => Equal1.IN49
ID_lcd[14] => Equal2.IN49
ID_lcd[14] => Equal3.IN49
ID_lcd[14] => Equal4.IN49
ID_lcd[14] => Equal5.IN49
ID_lcd[15] => Equal1.IN48
ID_lcd[15] => Equal2.IN48
ID_lcd[15] => Equal3.IN48
ID_lcd[15] => Equal4.IN48
ID_lcd[15] => Equal5.IN48
clk_lcd <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|lcd:u_lcd|lcd_disply:u_lcd_disply
lcd_clk => char3[0][0].CLK
lcd_clk => char3[0][1].CLK
lcd_clk => char3[0][2].CLK
lcd_clk => char3[0][3].CLK
lcd_clk => char3[0][4].CLK
lcd_clk => char3[0][5].CLK
lcd_clk => char3[0][6].CLK
lcd_clk => char3[0][7].CLK
lcd_clk => char3[0][8].CLK
lcd_clk => char3[0][9].CLK
lcd_clk => char3[0][10].CLK
lcd_clk => char3[0][11].CLK
lcd_clk => char3[0][12].CLK
lcd_clk => char3[0][13].CLK
lcd_clk => char3[0][14].CLK
lcd_clk => char3[0][15].CLK
lcd_clk => char3[0][16].CLK
lcd_clk => char3[0][17].CLK
lcd_clk => char3[0][18].CLK
lcd_clk => char3[0][19].CLK
lcd_clk => char3[0][20].CLK
lcd_clk => char3[0][21].CLK
lcd_clk => char3[0][22].CLK
lcd_clk => char3[0][23].CLK
lcd_clk => char3[0][24].CLK
lcd_clk => char3[0][25].CLK
lcd_clk => char3[0][26].CLK
lcd_clk => char3[0][27].CLK
lcd_clk => char3[0][28].CLK
lcd_clk => char3[0][29].CLK
lcd_clk => char3[0][30].CLK
lcd_clk => char3[0][31].CLK
lcd_clk => char3[0][32].CLK
lcd_clk => char3[0][33].CLK
lcd_clk => char3[0][34].CLK
lcd_clk => char3[0][35].CLK
lcd_clk => char3[0][36].CLK
lcd_clk => char3[0][37].CLK
lcd_clk => char3[0][38].CLK
lcd_clk => char3[0][39].CLK
lcd_clk => char3[0][40].CLK
lcd_clk => char3[0][41].CLK
lcd_clk => char3[0][42].CLK
lcd_clk => char3[0][43].CLK
lcd_clk => char3[0][44].CLK
lcd_clk => char3[0][45].CLK
lcd_clk => char3[0][46].CLK
lcd_clk => char3[0][47].CLK
lcd_clk => char3[0][48].CLK
lcd_clk => char3[0][49].CLK
lcd_clk => char3[0][50].CLK
lcd_clk => char3[0][51].CLK
lcd_clk => char3[0][52].CLK
lcd_clk => char3[0][53].CLK
lcd_clk => char3[0][54].CLK
lcd_clk => char3[0][55].CLK
lcd_clk => char3[0][56].CLK
lcd_clk => char3[0][57].CLK
lcd_clk => char3[0][58].CLK
lcd_clk => char3[0][59].CLK
lcd_clk => char3[0][60].CLK
lcd_clk => char3[0][61].CLK
lcd_clk => char3[0][62].CLK
lcd_clk => char3[0][63].CLK
lcd_clk => char3[0][64].CLK
lcd_clk => char3[0][65].CLK
lcd_clk => char3[0][66].CLK
lcd_clk => char3[0][67].CLK
lcd_clk => char3[0][68].CLK
lcd_clk => char3[0][69].CLK
lcd_clk => char3[0][70].CLK
lcd_clk => char3[0][71].CLK
lcd_clk => char3[0][72].CLK
lcd_clk => char3[0][73].CLK
lcd_clk => char3[0][74].CLK
lcd_clk => char3[0][75].CLK
lcd_clk => char3[0][76].CLK
lcd_clk => char3[0][77].CLK
lcd_clk => char3[0][78].CLK
lcd_clk => char3[0][79].CLK
lcd_clk => char3[0][80].CLK
lcd_clk => char3[0][81].CLK
lcd_clk => char3[0][82].CLK
lcd_clk => char3[0][83].CLK
lcd_clk => char3[0][84].CLK
lcd_clk => char3[0][85].CLK
lcd_clk => char3[0][86].CLK
lcd_clk => char3[0][87].CLK
lcd_clk => char3[0][88].CLK
lcd_clk => char3[0][89].CLK
lcd_clk => char3[0][90].CLK
lcd_clk => char3[0][91].CLK
lcd_clk => char3[0][92].CLK
lcd_clk => char3[0][93].CLK
lcd_clk => char3[0][94].CLK
lcd_clk => char3[0][95].CLK
lcd_clk => char3[0][96].CLK
lcd_clk => char3[0][97].CLK
lcd_clk => char3[0][98].CLK
lcd_clk => char3[0][99].CLK
lcd_clk => char3[0][100].CLK
lcd_clk => char3[0][101].CLK
lcd_clk => char3[0][102].CLK
lcd_clk => char3[0][103].CLK
lcd_clk => char3[0][104].CLK
lcd_clk => char3[0][105].CLK
lcd_clk => char3[0][106].CLK
lcd_clk => char3[0][107].CLK
lcd_clk => char3[0][108].CLK
lcd_clk => char3[0][109].CLK
lcd_clk => char3[0][110].CLK
lcd_clk => char3[0][111].CLK
lcd_clk => char3[0][112].CLK
lcd_clk => char3[0][113].CLK
lcd_clk => char3[0][114].CLK
lcd_clk => char3[0][115].CLK
lcd_clk => char3[0][116].CLK
lcd_clk => char3[0][117].CLK
lcd_clk => char3[0][118].CLK
lcd_clk => char3[0][119].CLK
lcd_clk => char3[0][120].CLK
lcd_clk => char3[0][121].CLK
lcd_clk => char3[0][122].CLK
lcd_clk => char3[0][123].CLK
lcd_clk => char3[0][124].CLK
lcd_clk => char3[0][125].CLK
lcd_clk => char3[0][126].CLK
lcd_clk => char3[0][127].CLK
lcd_clk => char3[1][0].CLK
lcd_clk => char3[1][1].CLK
lcd_clk => char3[1][2].CLK
lcd_clk => char3[1][3].CLK
lcd_clk => char3[1][4].CLK
lcd_clk => char3[1][5].CLK
lcd_clk => char3[1][6].CLK
lcd_clk => char3[1][7].CLK
lcd_clk => char3[1][8].CLK
lcd_clk => char3[1][9].CLK
lcd_clk => char3[1][10].CLK
lcd_clk => char3[1][11].CLK
lcd_clk => char3[1][12].CLK
lcd_clk => char3[1][13].CLK
lcd_clk => char3[1][14].CLK
lcd_clk => char3[1][15].CLK
lcd_clk => char3[1][16].CLK
lcd_clk => char3[1][17].CLK
lcd_clk => char3[1][18].CLK
lcd_clk => char3[1][19].CLK
lcd_clk => char3[1][20].CLK
lcd_clk => char3[1][21].CLK
lcd_clk => char3[1][22].CLK
lcd_clk => char3[1][23].CLK
lcd_clk => char3[1][24].CLK
lcd_clk => char3[1][25].CLK
lcd_clk => char3[1][26].CLK
lcd_clk => char3[1][27].CLK
lcd_clk => char3[1][28].CLK
lcd_clk => char3[1][29].CLK
lcd_clk => char3[1][30].CLK
lcd_clk => char3[1][31].CLK
lcd_clk => char3[1][32].CLK
lcd_clk => char3[1][33].CLK
lcd_clk => char3[1][34].CLK
lcd_clk => char3[1][35].CLK
lcd_clk => char3[1][36].CLK
lcd_clk => char3[1][37].CLK
lcd_clk => char3[1][38].CLK
lcd_clk => char3[1][39].CLK
lcd_clk => char3[1][40].CLK
lcd_clk => char3[1][41].CLK
lcd_clk => char3[1][42].CLK
lcd_clk => char3[1][43].CLK
lcd_clk => char3[1][44].CLK
lcd_clk => char3[1][45].CLK
lcd_clk => char3[1][46].CLK
lcd_clk => char3[1][47].CLK
lcd_clk => char3[1][48].CLK
lcd_clk => char3[1][49].CLK
lcd_clk => char3[1][50].CLK
lcd_clk => char3[1][51].CLK
lcd_clk => char3[1][52].CLK
lcd_clk => char3[1][53].CLK
lcd_clk => char3[1][54].CLK
lcd_clk => char3[1][55].CLK
lcd_clk => char3[1][56].CLK
lcd_clk => char3[1][57].CLK
lcd_clk => char3[1][58].CLK
lcd_clk => char3[1][59].CLK
lcd_clk => char3[1][60].CLK
lcd_clk => char3[1][61].CLK
lcd_clk => char3[1][62].CLK
lcd_clk => char3[1][63].CLK
lcd_clk => char3[1][64].CLK
lcd_clk => char3[1][65].CLK
lcd_clk => char3[1][66].CLK
lcd_clk => char3[1][67].CLK
lcd_clk => char3[1][68].CLK
lcd_clk => char3[1][69].CLK
lcd_clk => char3[1][70].CLK
lcd_clk => char3[1][71].CLK
lcd_clk => char3[1][72].CLK
lcd_clk => char3[1][73].CLK
lcd_clk => char3[1][74].CLK
lcd_clk => char3[1][75].CLK
lcd_clk => char3[1][76].CLK
lcd_clk => char3[1][77].CLK
lcd_clk => char3[1][78].CLK
lcd_clk => char3[1][79].CLK
lcd_clk => char3[1][80].CLK
lcd_clk => char3[1][81].CLK
lcd_clk => char3[1][82].CLK
lcd_clk => char3[1][83].CLK
lcd_clk => char3[1][84].CLK
lcd_clk => char3[1][85].CLK
lcd_clk => char3[1][86].CLK
lcd_clk => char3[1][87].CLK
lcd_clk => char3[1][88].CLK
lcd_clk => char3[1][89].CLK
lcd_clk => char3[1][90].CLK
lcd_clk => char3[1][91].CLK
lcd_clk => char3[1][92].CLK
lcd_clk => char3[1][93].CLK
lcd_clk => char3[1][94].CLK
lcd_clk => char3[1][95].CLK
lcd_clk => char3[1][96].CLK
lcd_clk => char3[1][97].CLK
lcd_clk => char3[1][98].CLK
lcd_clk => char3[1][99].CLK
lcd_clk => char3[1][100].CLK
lcd_clk => char3[1][101].CLK
lcd_clk => char3[1][102].CLK
lcd_clk => char3[1][103].CLK
lcd_clk => char3[1][104].CLK
lcd_clk => char3[1][105].CLK
lcd_clk => char3[1][106].CLK
lcd_clk => char3[1][107].CLK
lcd_clk => char3[1][108].CLK
lcd_clk => char3[1][109].CLK
lcd_clk => char3[1][110].CLK
lcd_clk => char3[1][111].CLK
lcd_clk => char3[1][112].CLK
lcd_clk => char3[1][113].CLK
lcd_clk => char3[1][114].CLK
lcd_clk => char3[1][115].CLK
lcd_clk => char3[1][116].CLK
lcd_clk => char3[1][117].CLK
lcd_clk => char3[1][118].CLK
lcd_clk => char3[1][119].CLK
lcd_clk => char3[1][120].CLK
lcd_clk => char3[1][121].CLK
lcd_clk => char3[1][122].CLK
lcd_clk => char3[1][123].CLK
lcd_clk => char3[1][124].CLK
lcd_clk => char3[1][125].CLK
lcd_clk => char3[1][126].CLK
lcd_clk => char3[1][127].CLK
lcd_clk => char3[2][0].CLK
lcd_clk => char3[2][1].CLK
lcd_clk => char3[2][2].CLK
lcd_clk => char3[2][3].CLK
lcd_clk => char3[2][4].CLK
lcd_clk => char3[2][5].CLK
lcd_clk => char3[2][6].CLK
lcd_clk => char3[2][7].CLK
lcd_clk => char3[2][8].CLK
lcd_clk => char3[2][9].CLK
lcd_clk => char3[2][10].CLK
lcd_clk => char3[2][11].CLK
lcd_clk => char3[2][12].CLK
lcd_clk => char3[2][13].CLK
lcd_clk => char3[2][14].CLK
lcd_clk => char3[2][15].CLK
lcd_clk => char3[2][16].CLK
lcd_clk => char3[2][17].CLK
lcd_clk => char3[2][18].CLK
lcd_clk => char3[2][19].CLK
lcd_clk => char3[2][20].CLK
lcd_clk => char3[2][21].CLK
lcd_clk => char3[2][22].CLK
lcd_clk => char3[2][23].CLK
lcd_clk => char3[2][24].CLK
lcd_clk => char3[2][25].CLK
lcd_clk => char3[2][26].CLK
lcd_clk => char3[2][27].CLK
lcd_clk => char3[2][28].CLK
lcd_clk => char3[2][29].CLK
lcd_clk => char3[2][30].CLK
lcd_clk => char3[2][31].CLK
lcd_clk => char3[2][32].CLK
lcd_clk => char3[2][33].CLK
lcd_clk => char3[2][34].CLK
lcd_clk => char3[2][35].CLK
lcd_clk => char3[2][36].CLK
lcd_clk => char3[2][37].CLK
lcd_clk => char3[2][38].CLK
lcd_clk => char3[2][39].CLK
lcd_clk => char3[2][40].CLK
lcd_clk => char3[2][41].CLK
lcd_clk => char3[2][42].CLK
lcd_clk => char3[2][43].CLK
lcd_clk => char3[2][44].CLK
lcd_clk => char3[2][45].CLK
lcd_clk => char3[2][46].CLK
lcd_clk => char3[2][47].CLK
lcd_clk => char3[2][48].CLK
lcd_clk => char3[2][49].CLK
lcd_clk => char3[2][50].CLK
lcd_clk => char3[2][51].CLK
lcd_clk => char3[2][52].CLK
lcd_clk => char3[2][53].CLK
lcd_clk => char3[2][54].CLK
lcd_clk => char3[2][55].CLK
lcd_clk => char3[2][56].CLK
lcd_clk => char3[2][57].CLK
lcd_clk => char3[2][58].CLK
lcd_clk => char3[2][59].CLK
lcd_clk => char3[2][60].CLK
lcd_clk => char3[2][61].CLK
lcd_clk => char3[2][62].CLK
lcd_clk => char3[2][63].CLK
lcd_clk => char3[2][64].CLK
lcd_clk => char3[2][65].CLK
lcd_clk => char3[2][66].CLK
lcd_clk => char3[2][67].CLK
lcd_clk => char3[2][68].CLK
lcd_clk => char3[2][69].CLK
lcd_clk => char3[2][70].CLK
lcd_clk => char3[2][71].CLK
lcd_clk => char3[2][72].CLK
lcd_clk => char3[2][73].CLK
lcd_clk => char3[2][74].CLK
lcd_clk => char3[2][75].CLK
lcd_clk => char3[2][76].CLK
lcd_clk => char3[2][77].CLK
lcd_clk => char3[2][78].CLK
lcd_clk => char3[2][79].CLK
lcd_clk => char3[2][80].CLK
lcd_clk => char3[2][81].CLK
lcd_clk => char3[2][82].CLK
lcd_clk => char3[2][83].CLK
lcd_clk => char3[2][84].CLK
lcd_clk => char3[2][85].CLK
lcd_clk => char3[2][86].CLK
lcd_clk => char3[2][87].CLK
lcd_clk => char3[2][88].CLK
lcd_clk => char3[2][89].CLK
lcd_clk => char3[2][90].CLK
lcd_clk => char3[2][91].CLK
lcd_clk => char3[2][92].CLK
lcd_clk => char3[2][93].CLK
lcd_clk => char3[2][94].CLK
lcd_clk => char3[2][95].CLK
lcd_clk => char3[2][96].CLK
lcd_clk => char3[2][97].CLK
lcd_clk => char3[2][98].CLK
lcd_clk => char3[2][99].CLK
lcd_clk => char3[2][100].CLK
lcd_clk => char3[2][101].CLK
lcd_clk => char3[2][102].CLK
lcd_clk => char3[2][103].CLK
lcd_clk => char3[2][104].CLK
lcd_clk => char3[2][105].CLK
lcd_clk => char3[2][106].CLK
lcd_clk => char3[2][107].CLK
lcd_clk => char3[2][108].CLK
lcd_clk => char3[2][109].CLK
lcd_clk => char3[2][110].CLK
lcd_clk => char3[2][111].CLK
lcd_clk => char3[2][112].CLK
lcd_clk => char3[2][113].CLK
lcd_clk => char3[2][114].CLK
lcd_clk => char3[2][115].CLK
lcd_clk => char3[2][116].CLK
lcd_clk => char3[2][117].CLK
lcd_clk => char3[2][118].CLK
lcd_clk => char3[2][119].CLK
lcd_clk => char3[2][120].CLK
lcd_clk => char3[2][121].CLK
lcd_clk => char3[2][122].CLK
lcd_clk => char3[2][123].CLK
lcd_clk => char3[2][124].CLK
lcd_clk => char3[2][125].CLK
lcd_clk => char3[2][126].CLK
lcd_clk => char3[2][127].CLK
lcd_clk => char3[3][0].CLK
lcd_clk => char3[3][1].CLK
lcd_clk => char3[3][2].CLK
lcd_clk => char3[3][3].CLK
lcd_clk => char3[3][4].CLK
lcd_clk => char3[3][5].CLK
lcd_clk => char3[3][6].CLK
lcd_clk => char3[3][7].CLK
lcd_clk => char3[3][8].CLK
lcd_clk => char3[3][9].CLK
lcd_clk => char3[3][10].CLK
lcd_clk => char3[3][11].CLK
lcd_clk => char3[3][12].CLK
lcd_clk => char3[3][13].CLK
lcd_clk => char3[3][14].CLK
lcd_clk => char3[3][15].CLK
lcd_clk => char3[3][16].CLK
lcd_clk => char3[3][17].CLK
lcd_clk => char3[3][18].CLK
lcd_clk => char3[3][19].CLK
lcd_clk => char3[3][20].CLK
lcd_clk => char3[3][21].CLK
lcd_clk => char3[3][22].CLK
lcd_clk => char3[3][23].CLK
lcd_clk => char3[3][24].CLK
lcd_clk => char3[3][25].CLK
lcd_clk => char3[3][26].CLK
lcd_clk => char3[3][27].CLK
lcd_clk => char3[3][28].CLK
lcd_clk => char3[3][29].CLK
lcd_clk => char3[3][30].CLK
lcd_clk => char3[3][31].CLK
lcd_clk => char3[3][32].CLK
lcd_clk => char3[3][33].CLK
lcd_clk => char3[3][34].CLK
lcd_clk => char3[3][35].CLK
lcd_clk => char3[3][36].CLK
lcd_clk => char3[3][37].CLK
lcd_clk => char3[3][38].CLK
lcd_clk => char3[3][39].CLK
lcd_clk => char3[3][40].CLK
lcd_clk => char3[3][41].CLK
lcd_clk => char3[3][42].CLK
lcd_clk => char3[3][43].CLK
lcd_clk => char3[3][44].CLK
lcd_clk => char3[3][45].CLK
lcd_clk => char3[3][46].CLK
lcd_clk => char3[3][47].CLK
lcd_clk => char3[3][48].CLK
lcd_clk => char3[3][49].CLK
lcd_clk => char3[3][50].CLK
lcd_clk => char3[3][51].CLK
lcd_clk => char3[3][52].CLK
lcd_clk => char3[3][53].CLK
lcd_clk => char3[3][54].CLK
lcd_clk => char3[3][55].CLK
lcd_clk => char3[3][56].CLK
lcd_clk => char3[3][57].CLK
lcd_clk => char3[3][58].CLK
lcd_clk => char3[3][59].CLK
lcd_clk => char3[3][60].CLK
lcd_clk => char3[3][61].CLK
lcd_clk => char3[3][62].CLK
lcd_clk => char3[3][63].CLK
lcd_clk => char3[3][64].CLK
lcd_clk => char3[3][65].CLK
lcd_clk => char3[3][66].CLK
lcd_clk => char3[3][67].CLK
lcd_clk => char3[3][68].CLK
lcd_clk => char3[3][69].CLK
lcd_clk => char3[3][70].CLK
lcd_clk => char3[3][71].CLK
lcd_clk => char3[3][72].CLK
lcd_clk => char3[3][73].CLK
lcd_clk => char3[3][74].CLK
lcd_clk => char3[3][75].CLK
lcd_clk => char3[3][76].CLK
lcd_clk => char3[3][77].CLK
lcd_clk => char3[3][78].CLK
lcd_clk => char3[3][79].CLK
lcd_clk => char3[3][80].CLK
lcd_clk => char3[3][81].CLK
lcd_clk => char3[3][82].CLK
lcd_clk => char3[3][83].CLK
lcd_clk => char3[3][84].CLK
lcd_clk => char3[3][85].CLK
lcd_clk => char3[3][86].CLK
lcd_clk => char3[3][87].CLK
lcd_clk => char3[3][88].CLK
lcd_clk => char3[3][89].CLK
lcd_clk => char3[3][90].CLK
lcd_clk => char3[3][91].CLK
lcd_clk => char3[3][92].CLK
lcd_clk => char3[3][93].CLK
lcd_clk => char3[3][94].CLK
lcd_clk => char3[3][95].CLK
lcd_clk => char3[3][96].CLK
lcd_clk => char3[3][97].CLK
lcd_clk => char3[3][98].CLK
lcd_clk => char3[3][99].CLK
lcd_clk => char3[3][100].CLK
lcd_clk => char3[3][101].CLK
lcd_clk => char3[3][102].CLK
lcd_clk => char3[3][103].CLK
lcd_clk => char3[3][104].CLK
lcd_clk => char3[3][105].CLK
lcd_clk => char3[3][106].CLK
lcd_clk => char3[3][107].CLK
lcd_clk => char3[3][108].CLK
lcd_clk => char3[3][109].CLK
lcd_clk => char3[3][110].CLK
lcd_clk => char3[3][111].CLK
lcd_clk => char3[3][112].CLK
lcd_clk => char3[3][113].CLK
lcd_clk => char3[3][114].CLK
lcd_clk => char3[3][115].CLK
lcd_clk => char3[3][116].CLK
lcd_clk => char3[3][117].CLK
lcd_clk => char3[3][118].CLK
lcd_clk => char3[3][119].CLK
lcd_clk => char3[3][120].CLK
lcd_clk => char3[3][121].CLK
lcd_clk => char3[3][122].CLK
lcd_clk => char3[3][123].CLK
lcd_clk => char3[3][124].CLK
lcd_clk => char3[3][125].CLK
lcd_clk => char3[3][126].CLK
lcd_clk => char3[3][127].CLK
lcd_clk => char3[4][0].CLK
lcd_clk => char3[4][1].CLK
lcd_clk => char3[4][2].CLK
lcd_clk => char3[4][3].CLK
lcd_clk => char3[4][4].CLK
lcd_clk => char3[4][5].CLK
lcd_clk => char3[4][6].CLK
lcd_clk => char3[4][7].CLK
lcd_clk => char3[4][8].CLK
lcd_clk => char3[4][9].CLK
lcd_clk => char3[4][10].CLK
lcd_clk => char3[4][11].CLK
lcd_clk => char3[4][12].CLK
lcd_clk => char3[4][13].CLK
lcd_clk => char3[4][14].CLK
lcd_clk => char3[4][15].CLK
lcd_clk => char3[4][16].CLK
lcd_clk => char3[4][17].CLK
lcd_clk => char3[4][18].CLK
lcd_clk => char3[4][19].CLK
lcd_clk => char3[4][20].CLK
lcd_clk => char3[4][21].CLK
lcd_clk => char3[4][22].CLK
lcd_clk => char3[4][23].CLK
lcd_clk => char3[4][24].CLK
lcd_clk => char3[4][25].CLK
lcd_clk => char3[4][26].CLK
lcd_clk => char3[4][27].CLK
lcd_clk => char3[4][28].CLK
lcd_clk => char3[4][29].CLK
lcd_clk => char3[4][30].CLK
lcd_clk => char3[4][31].CLK
lcd_clk => char3[4][32].CLK
lcd_clk => char3[4][33].CLK
lcd_clk => char3[4][34].CLK
lcd_clk => char3[4][35].CLK
lcd_clk => char3[4][36].CLK
lcd_clk => char3[4][37].CLK
lcd_clk => char3[4][38].CLK
lcd_clk => char3[4][39].CLK
lcd_clk => char3[4][40].CLK
lcd_clk => char3[4][41].CLK
lcd_clk => char3[4][42].CLK
lcd_clk => char3[4][43].CLK
lcd_clk => char3[4][44].CLK
lcd_clk => char3[4][45].CLK
lcd_clk => char3[4][46].CLK
lcd_clk => char3[4][47].CLK
lcd_clk => char3[4][48].CLK
lcd_clk => char3[4][49].CLK
lcd_clk => char3[4][50].CLK
lcd_clk => char3[4][51].CLK
lcd_clk => char3[4][52].CLK
lcd_clk => char3[4][53].CLK
lcd_clk => char3[4][54].CLK
lcd_clk => char3[4][55].CLK
lcd_clk => char3[4][56].CLK
lcd_clk => char3[4][57].CLK
lcd_clk => char3[4][58].CLK
lcd_clk => char3[4][59].CLK
lcd_clk => char3[4][60].CLK
lcd_clk => char3[4][61].CLK
lcd_clk => char3[4][62].CLK
lcd_clk => char3[4][63].CLK
lcd_clk => char3[4][64].CLK
lcd_clk => char3[4][65].CLK
lcd_clk => char3[4][66].CLK
lcd_clk => char3[4][67].CLK
lcd_clk => char3[4][68].CLK
lcd_clk => char3[4][69].CLK
lcd_clk => char3[4][70].CLK
lcd_clk => char3[4][71].CLK
lcd_clk => char3[4][72].CLK
lcd_clk => char3[4][73].CLK
lcd_clk => char3[4][74].CLK
lcd_clk => char3[4][75].CLK
lcd_clk => char3[4][76].CLK
lcd_clk => char3[4][77].CLK
lcd_clk => char3[4][78].CLK
lcd_clk => char3[4][79].CLK
lcd_clk => char3[4][80].CLK
lcd_clk => char3[4][81].CLK
lcd_clk => char3[4][82].CLK
lcd_clk => char3[4][83].CLK
lcd_clk => char3[4][84].CLK
lcd_clk => char3[4][85].CLK
lcd_clk => char3[4][86].CLK
lcd_clk => char3[4][87].CLK
lcd_clk => char3[4][88].CLK
lcd_clk => char3[4][89].CLK
lcd_clk => char3[4][90].CLK
lcd_clk => char3[4][91].CLK
lcd_clk => char3[4][92].CLK
lcd_clk => char3[4][93].CLK
lcd_clk => char3[4][94].CLK
lcd_clk => char3[4][95].CLK
lcd_clk => char3[4][96].CLK
lcd_clk => char3[4][97].CLK
lcd_clk => char3[4][98].CLK
lcd_clk => char3[4][99].CLK
lcd_clk => char3[4][100].CLK
lcd_clk => char3[4][101].CLK
lcd_clk => char3[4][102].CLK
lcd_clk => char3[4][103].CLK
lcd_clk => char3[4][104].CLK
lcd_clk => char3[4][105].CLK
lcd_clk => char3[4][106].CLK
lcd_clk => char3[4][107].CLK
lcd_clk => char3[4][108].CLK
lcd_clk => char3[4][109].CLK
lcd_clk => char3[4][110].CLK
lcd_clk => char3[4][111].CLK
lcd_clk => char3[4][112].CLK
lcd_clk => char3[4][113].CLK
lcd_clk => char3[4][114].CLK
lcd_clk => char3[4][115].CLK
lcd_clk => char3[4][116].CLK
lcd_clk => char3[4][117].CLK
lcd_clk => char3[4][118].CLK
lcd_clk => char3[4][119].CLK
lcd_clk => char3[4][120].CLK
lcd_clk => char3[4][121].CLK
lcd_clk => char3[4][122].CLK
lcd_clk => char3[4][123].CLK
lcd_clk => char3[4][124].CLK
lcd_clk => char3[4][125].CLK
lcd_clk => char3[4][126].CLK
lcd_clk => char3[4][127].CLK
lcd_clk => char3[5][0].CLK
lcd_clk => char3[5][1].CLK
lcd_clk => char3[5][2].CLK
lcd_clk => char3[5][3].CLK
lcd_clk => char3[5][4].CLK
lcd_clk => char3[5][5].CLK
lcd_clk => char3[5][6].CLK
lcd_clk => char3[5][7].CLK
lcd_clk => char3[5][8].CLK
lcd_clk => char3[5][9].CLK
lcd_clk => char3[5][10].CLK
lcd_clk => char3[5][11].CLK
lcd_clk => char3[5][12].CLK
lcd_clk => char3[5][13].CLK
lcd_clk => char3[5][14].CLK
lcd_clk => char3[5][15].CLK
lcd_clk => char3[5][16].CLK
lcd_clk => char3[5][17].CLK
lcd_clk => char3[5][18].CLK
lcd_clk => char3[5][19].CLK
lcd_clk => char3[5][20].CLK
lcd_clk => char3[5][21].CLK
lcd_clk => char3[5][22].CLK
lcd_clk => char3[5][23].CLK
lcd_clk => char3[5][24].CLK
lcd_clk => char3[5][25].CLK
lcd_clk => char3[5][26].CLK
lcd_clk => char3[5][27].CLK
lcd_clk => char3[5][28].CLK
lcd_clk => char3[5][29].CLK
lcd_clk => char3[5][30].CLK
lcd_clk => char3[5][31].CLK
lcd_clk => char3[5][32].CLK
lcd_clk => char3[5][33].CLK
lcd_clk => char3[5][34].CLK
lcd_clk => char3[5][35].CLK
lcd_clk => char3[5][36].CLK
lcd_clk => char3[5][37].CLK
lcd_clk => char3[5][38].CLK
lcd_clk => char3[5][39].CLK
lcd_clk => char3[5][40].CLK
lcd_clk => char3[5][41].CLK
lcd_clk => char3[5][42].CLK
lcd_clk => char3[5][43].CLK
lcd_clk => char3[5][44].CLK
lcd_clk => char3[5][45].CLK
lcd_clk => char3[5][46].CLK
lcd_clk => char3[5][47].CLK
lcd_clk => char3[5][48].CLK
lcd_clk => char3[5][49].CLK
lcd_clk => char3[5][50].CLK
lcd_clk => char3[5][51].CLK
lcd_clk => char3[5][52].CLK
lcd_clk => char3[5][53].CLK
lcd_clk => char3[5][54].CLK
lcd_clk => char3[5][55].CLK
lcd_clk => char3[5][56].CLK
lcd_clk => char3[5][57].CLK
lcd_clk => char3[5][58].CLK
lcd_clk => char3[5][59].CLK
lcd_clk => char3[5][60].CLK
lcd_clk => char3[5][61].CLK
lcd_clk => char3[5][62].CLK
lcd_clk => char3[5][63].CLK
lcd_clk => char3[5][64].CLK
lcd_clk => char3[5][65].CLK
lcd_clk => char3[5][66].CLK
lcd_clk => char3[5][67].CLK
lcd_clk => char3[5][68].CLK
lcd_clk => char3[5][69].CLK
lcd_clk => char3[5][70].CLK
lcd_clk => char3[5][71].CLK
lcd_clk => char3[5][72].CLK
lcd_clk => char3[5][73].CLK
lcd_clk => char3[5][74].CLK
lcd_clk => char3[5][75].CLK
lcd_clk => char3[5][76].CLK
lcd_clk => char3[5][77].CLK
lcd_clk => char3[5][78].CLK
lcd_clk => char3[5][79].CLK
lcd_clk => char3[5][80].CLK
lcd_clk => char3[5][81].CLK
lcd_clk => char3[5][82].CLK
lcd_clk => char3[5][83].CLK
lcd_clk => char3[5][84].CLK
lcd_clk => char3[5][85].CLK
lcd_clk => char3[5][86].CLK
lcd_clk => char3[5][87].CLK
lcd_clk => char3[5][88].CLK
lcd_clk => char3[5][89].CLK
lcd_clk => char3[5][90].CLK
lcd_clk => char3[5][91].CLK
lcd_clk => char3[5][92].CLK
lcd_clk => char3[5][93].CLK
lcd_clk => char3[5][94].CLK
lcd_clk => char3[5][95].CLK
lcd_clk => char3[5][96].CLK
lcd_clk => char3[5][97].CLK
lcd_clk => char3[5][98].CLK
lcd_clk => char3[5][99].CLK
lcd_clk => char3[5][100].CLK
lcd_clk => char3[5][101].CLK
lcd_clk => char3[5][102].CLK
lcd_clk => char3[5][103].CLK
lcd_clk => char3[5][104].CLK
lcd_clk => char3[5][105].CLK
lcd_clk => char3[5][106].CLK
lcd_clk => char3[5][107].CLK
lcd_clk => char3[5][108].CLK
lcd_clk => char3[5][109].CLK
lcd_clk => char3[5][110].CLK
lcd_clk => char3[5][111].CLK
lcd_clk => char3[5][112].CLK
lcd_clk => char3[5][113].CLK
lcd_clk => char3[5][114].CLK
lcd_clk => char3[5][115].CLK
lcd_clk => char3[5][116].CLK
lcd_clk => char3[5][117].CLK
lcd_clk => char3[5][118].CLK
lcd_clk => char3[5][119].CLK
lcd_clk => char3[5][120].CLK
lcd_clk => char3[5][121].CLK
lcd_clk => char3[5][122].CLK
lcd_clk => char3[5][123].CLK
lcd_clk => char3[5][124].CLK
lcd_clk => char3[5][125].CLK
lcd_clk => char3[5][126].CLK
lcd_clk => char3[5][127].CLK
lcd_clk => char3[6][0].CLK
lcd_clk => char3[6][1].CLK
lcd_clk => char3[6][2].CLK
lcd_clk => char3[6][3].CLK
lcd_clk => char3[6][4].CLK
lcd_clk => char3[6][5].CLK
lcd_clk => char3[6][6].CLK
lcd_clk => char3[6][7].CLK
lcd_clk => char3[6][8].CLK
lcd_clk => char3[6][9].CLK
lcd_clk => char3[6][10].CLK
lcd_clk => char3[6][11].CLK
lcd_clk => char3[6][12].CLK
lcd_clk => char3[6][13].CLK
lcd_clk => char3[6][14].CLK
lcd_clk => char3[6][15].CLK
lcd_clk => char3[6][16].CLK
lcd_clk => char3[6][17].CLK
lcd_clk => char3[6][18].CLK
lcd_clk => char3[6][19].CLK
lcd_clk => char3[6][20].CLK
lcd_clk => char3[6][21].CLK
lcd_clk => char3[6][22].CLK
lcd_clk => char3[6][23].CLK
lcd_clk => char3[6][24].CLK
lcd_clk => char3[6][25].CLK
lcd_clk => char3[6][26].CLK
lcd_clk => char3[6][27].CLK
lcd_clk => char3[6][28].CLK
lcd_clk => char3[6][29].CLK
lcd_clk => char3[6][30].CLK
lcd_clk => char3[6][31].CLK
lcd_clk => char3[6][32].CLK
lcd_clk => char3[6][33].CLK
lcd_clk => char3[6][34].CLK
lcd_clk => char3[6][35].CLK
lcd_clk => char3[6][36].CLK
lcd_clk => char3[6][37].CLK
lcd_clk => char3[6][38].CLK
lcd_clk => char3[6][39].CLK
lcd_clk => char3[6][40].CLK
lcd_clk => char3[6][41].CLK
lcd_clk => char3[6][42].CLK
lcd_clk => char3[6][43].CLK
lcd_clk => char3[6][44].CLK
lcd_clk => char3[6][45].CLK
lcd_clk => char3[6][46].CLK
lcd_clk => char3[6][47].CLK
lcd_clk => char3[6][48].CLK
lcd_clk => char3[6][49].CLK
lcd_clk => char3[6][50].CLK
lcd_clk => char3[6][51].CLK
lcd_clk => char3[6][52].CLK
lcd_clk => char3[6][53].CLK
lcd_clk => char3[6][54].CLK
lcd_clk => char3[6][55].CLK
lcd_clk => char3[6][56].CLK
lcd_clk => char3[6][57].CLK
lcd_clk => char3[6][58].CLK
lcd_clk => char3[6][59].CLK
lcd_clk => char3[6][60].CLK
lcd_clk => char3[6][61].CLK
lcd_clk => char3[6][62].CLK
lcd_clk => char3[6][63].CLK
lcd_clk => char3[6][64].CLK
lcd_clk => char3[6][65].CLK
lcd_clk => char3[6][66].CLK
lcd_clk => char3[6][67].CLK
lcd_clk => char3[6][68].CLK
lcd_clk => char3[6][69].CLK
lcd_clk => char3[6][70].CLK
lcd_clk => char3[6][71].CLK
lcd_clk => char3[6][72].CLK
lcd_clk => char3[6][73].CLK
lcd_clk => char3[6][74].CLK
lcd_clk => char3[6][75].CLK
lcd_clk => char3[6][76].CLK
lcd_clk => char3[6][77].CLK
lcd_clk => char3[6][78].CLK
lcd_clk => char3[6][79].CLK
lcd_clk => char3[6][80].CLK
lcd_clk => char3[6][81].CLK
lcd_clk => char3[6][82].CLK
lcd_clk => char3[6][83].CLK
lcd_clk => char3[6][84].CLK
lcd_clk => char3[6][85].CLK
lcd_clk => char3[6][86].CLK
lcd_clk => char3[6][87].CLK
lcd_clk => char3[6][88].CLK
lcd_clk => char3[6][89].CLK
lcd_clk => char3[6][90].CLK
lcd_clk => char3[6][91].CLK
lcd_clk => char3[6][92].CLK
lcd_clk => char3[6][93].CLK
lcd_clk => char3[6][94].CLK
lcd_clk => char3[6][95].CLK
lcd_clk => char3[6][96].CLK
lcd_clk => char3[6][97].CLK
lcd_clk => char3[6][98].CLK
lcd_clk => char3[6][99].CLK
lcd_clk => char3[6][100].CLK
lcd_clk => char3[6][101].CLK
lcd_clk => char3[6][102].CLK
lcd_clk => char3[6][103].CLK
lcd_clk => char3[6][104].CLK
lcd_clk => char3[6][105].CLK
lcd_clk => char3[6][106].CLK
lcd_clk => char3[6][107].CLK
lcd_clk => char3[6][108].CLK
lcd_clk => char3[6][109].CLK
lcd_clk => char3[6][110].CLK
lcd_clk => char3[6][111].CLK
lcd_clk => char3[6][112].CLK
lcd_clk => char3[6][113].CLK
lcd_clk => char3[6][114].CLK
lcd_clk => char3[6][115].CLK
lcd_clk => char3[6][116].CLK
lcd_clk => char3[6][117].CLK
lcd_clk => char3[6][118].CLK
lcd_clk => char3[6][119].CLK
lcd_clk => char3[6][120].CLK
lcd_clk => char3[6][121].CLK
lcd_clk => char3[6][122].CLK
lcd_clk => char3[6][123].CLK
lcd_clk => char3[6][124].CLK
lcd_clk => char3[6][125].CLK
lcd_clk => char3[6][126].CLK
lcd_clk => char3[6][127].CLK
lcd_clk => char3[7][0].CLK
lcd_clk => char3[7][1].CLK
lcd_clk => char3[7][2].CLK
lcd_clk => char3[7][3].CLK
lcd_clk => char3[7][4].CLK
lcd_clk => char3[7][5].CLK
lcd_clk => char3[7][6].CLK
lcd_clk => char3[7][7].CLK
lcd_clk => char3[7][8].CLK
lcd_clk => char3[7][9].CLK
lcd_clk => char3[7][10].CLK
lcd_clk => char3[7][11].CLK
lcd_clk => char3[7][12].CLK
lcd_clk => char3[7][13].CLK
lcd_clk => char3[7][14].CLK
lcd_clk => char3[7][15].CLK
lcd_clk => char3[7][16].CLK
lcd_clk => char3[7][17].CLK
lcd_clk => char3[7][18].CLK
lcd_clk => char3[7][19].CLK
lcd_clk => char3[7][20].CLK
lcd_clk => char3[7][21].CLK
lcd_clk => char3[7][22].CLK
lcd_clk => char3[7][23].CLK
lcd_clk => char3[7][24].CLK
lcd_clk => char3[7][25].CLK
lcd_clk => char3[7][26].CLK
lcd_clk => char3[7][27].CLK
lcd_clk => char3[7][28].CLK
lcd_clk => char3[7][29].CLK
lcd_clk => char3[7][30].CLK
lcd_clk => char3[7][31].CLK
lcd_clk => char3[7][32].CLK
lcd_clk => char3[7][33].CLK
lcd_clk => char3[7][34].CLK
lcd_clk => char3[7][35].CLK
lcd_clk => char3[7][36].CLK
lcd_clk => char3[7][37].CLK
lcd_clk => char3[7][38].CLK
lcd_clk => char3[7][39].CLK
lcd_clk => char3[7][40].CLK
lcd_clk => char3[7][41].CLK
lcd_clk => char3[7][42].CLK
lcd_clk => char3[7][43].CLK
lcd_clk => char3[7][44].CLK
lcd_clk => char3[7][45].CLK
lcd_clk => char3[7][46].CLK
lcd_clk => char3[7][47].CLK
lcd_clk => char3[7][48].CLK
lcd_clk => char3[7][49].CLK
lcd_clk => char3[7][50].CLK
lcd_clk => char3[7][51].CLK
lcd_clk => char3[7][52].CLK
lcd_clk => char3[7][53].CLK
lcd_clk => char3[7][54].CLK
lcd_clk => char3[7][55].CLK
lcd_clk => char3[7][56].CLK
lcd_clk => char3[7][57].CLK
lcd_clk => char3[7][58].CLK
lcd_clk => char3[7][59].CLK
lcd_clk => char3[7][60].CLK
lcd_clk => char3[7][61].CLK
lcd_clk => char3[7][62].CLK
lcd_clk => char3[7][63].CLK
lcd_clk => char3[7][64].CLK
lcd_clk => char3[7][65].CLK
lcd_clk => char3[7][66].CLK
lcd_clk => char3[7][67].CLK
lcd_clk => char3[7][68].CLK
lcd_clk => char3[7][69].CLK
lcd_clk => char3[7][70].CLK
lcd_clk => char3[7][71].CLK
lcd_clk => char3[7][72].CLK
lcd_clk => char3[7][73].CLK
lcd_clk => char3[7][74].CLK
lcd_clk => char3[7][75].CLK
lcd_clk => char3[7][76].CLK
lcd_clk => char3[7][77].CLK
lcd_clk => char3[7][78].CLK
lcd_clk => char3[7][79].CLK
lcd_clk => char3[7][80].CLK
lcd_clk => char3[7][81].CLK
lcd_clk => char3[7][82].CLK
lcd_clk => char3[7][83].CLK
lcd_clk => char3[7][84].CLK
lcd_clk => char3[7][85].CLK
lcd_clk => char3[7][86].CLK
lcd_clk => char3[7][87].CLK
lcd_clk => char3[7][88].CLK
lcd_clk => char3[7][89].CLK
lcd_clk => char3[7][90].CLK
lcd_clk => char3[7][91].CLK
lcd_clk => char3[7][92].CLK
lcd_clk => char3[7][93].CLK
lcd_clk => char3[7][94].CLK
lcd_clk => char3[7][95].CLK
lcd_clk => char3[7][96].CLK
lcd_clk => char3[7][97].CLK
lcd_clk => char3[7][98].CLK
lcd_clk => char3[7][99].CLK
lcd_clk => char3[7][100].CLK
lcd_clk => char3[7][101].CLK
lcd_clk => char3[7][102].CLK
lcd_clk => char3[7][103].CLK
lcd_clk => char3[7][104].CLK
lcd_clk => char3[7][105].CLK
lcd_clk => char3[7][106].CLK
lcd_clk => char3[7][107].CLK
lcd_clk => char3[7][108].CLK
lcd_clk => char3[7][109].CLK
lcd_clk => char3[7][110].CLK
lcd_clk => char3[7][111].CLK
lcd_clk => char3[7][112].CLK
lcd_clk => char3[7][113].CLK
lcd_clk => char3[7][114].CLK
lcd_clk => char3[7][115].CLK
lcd_clk => char3[7][116].CLK
lcd_clk => char3[7][117].CLK
lcd_clk => char3[7][118].CLK
lcd_clk => char3[7][119].CLK
lcd_clk => char3[7][120].CLK
lcd_clk => char3[7][121].CLK
lcd_clk => char3[7][122].CLK
lcd_clk => char3[7][123].CLK
lcd_clk => char3[7][124].CLK
lcd_clk => char3[7][125].CLK
lcd_clk => char3[7][126].CLK
lcd_clk => char3[7][127].CLK
lcd_clk => char3[8][0].CLK
lcd_clk => char3[8][1].CLK
lcd_clk => char3[8][2].CLK
lcd_clk => char3[8][3].CLK
lcd_clk => char3[8][4].CLK
lcd_clk => char3[8][5].CLK
lcd_clk => char3[8][6].CLK
lcd_clk => char3[8][7].CLK
lcd_clk => char3[8][8].CLK
lcd_clk => char3[8][9].CLK
lcd_clk => char3[8][10].CLK
lcd_clk => char3[8][11].CLK
lcd_clk => char3[8][12].CLK
lcd_clk => char3[8][13].CLK
lcd_clk => char3[8][14].CLK
lcd_clk => char3[8][15].CLK
lcd_clk => char3[8][16].CLK
lcd_clk => char3[8][17].CLK
lcd_clk => char3[8][18].CLK
lcd_clk => char3[8][19].CLK
lcd_clk => char3[8][20].CLK
lcd_clk => char3[8][21].CLK
lcd_clk => char3[8][22].CLK
lcd_clk => char3[8][23].CLK
lcd_clk => char3[8][24].CLK
lcd_clk => char3[8][25].CLK
lcd_clk => char3[8][26].CLK
lcd_clk => char3[8][27].CLK
lcd_clk => char3[8][28].CLK
lcd_clk => char3[8][29].CLK
lcd_clk => char3[8][30].CLK
lcd_clk => char3[8][31].CLK
lcd_clk => char3[8][32].CLK
lcd_clk => char3[8][33].CLK
lcd_clk => char3[8][34].CLK
lcd_clk => char3[8][35].CLK
lcd_clk => char3[8][36].CLK
lcd_clk => char3[8][37].CLK
lcd_clk => char3[8][38].CLK
lcd_clk => char3[8][39].CLK
lcd_clk => char3[8][40].CLK
lcd_clk => char3[8][41].CLK
lcd_clk => char3[8][42].CLK
lcd_clk => char3[8][43].CLK
lcd_clk => char3[8][44].CLK
lcd_clk => char3[8][45].CLK
lcd_clk => char3[8][46].CLK
lcd_clk => char3[8][47].CLK
lcd_clk => char3[8][48].CLK
lcd_clk => char3[8][49].CLK
lcd_clk => char3[8][50].CLK
lcd_clk => char3[8][51].CLK
lcd_clk => char3[8][52].CLK
lcd_clk => char3[8][53].CLK
lcd_clk => char3[8][54].CLK
lcd_clk => char3[8][55].CLK
lcd_clk => char3[8][56].CLK
lcd_clk => char3[8][57].CLK
lcd_clk => char3[8][58].CLK
lcd_clk => char3[8][59].CLK
lcd_clk => char3[8][60].CLK
lcd_clk => char3[8][61].CLK
lcd_clk => char3[8][62].CLK
lcd_clk => char3[8][63].CLK
lcd_clk => char3[8][64].CLK
lcd_clk => char3[8][65].CLK
lcd_clk => char3[8][66].CLK
lcd_clk => char3[8][67].CLK
lcd_clk => char3[8][68].CLK
lcd_clk => char3[8][69].CLK
lcd_clk => char3[8][70].CLK
lcd_clk => char3[8][71].CLK
lcd_clk => char3[8][72].CLK
lcd_clk => char3[8][73].CLK
lcd_clk => char3[8][74].CLK
lcd_clk => char3[8][75].CLK
lcd_clk => char3[8][76].CLK
lcd_clk => char3[8][77].CLK
lcd_clk => char3[8][78].CLK
lcd_clk => char3[8][79].CLK
lcd_clk => char3[8][80].CLK
lcd_clk => char3[8][81].CLK
lcd_clk => char3[8][82].CLK
lcd_clk => char3[8][83].CLK
lcd_clk => char3[8][84].CLK
lcd_clk => char3[8][85].CLK
lcd_clk => char3[8][86].CLK
lcd_clk => char3[8][87].CLK
lcd_clk => char3[8][88].CLK
lcd_clk => char3[8][89].CLK
lcd_clk => char3[8][90].CLK
lcd_clk => char3[8][91].CLK
lcd_clk => char3[8][92].CLK
lcd_clk => char3[8][93].CLK
lcd_clk => char3[8][94].CLK
lcd_clk => char3[8][95].CLK
lcd_clk => char3[8][96].CLK
lcd_clk => char3[8][97].CLK
lcd_clk => char3[8][98].CLK
lcd_clk => char3[8][99].CLK
lcd_clk => char3[8][100].CLK
lcd_clk => char3[8][101].CLK
lcd_clk => char3[8][102].CLK
lcd_clk => char3[8][103].CLK
lcd_clk => char3[8][104].CLK
lcd_clk => char3[8][105].CLK
lcd_clk => char3[8][106].CLK
lcd_clk => char3[8][107].CLK
lcd_clk => char3[8][108].CLK
lcd_clk => char3[8][109].CLK
lcd_clk => char3[8][110].CLK
lcd_clk => char3[8][111].CLK
lcd_clk => char3[8][112].CLK
lcd_clk => char3[8][113].CLK
lcd_clk => char3[8][114].CLK
lcd_clk => char3[8][115].CLK
lcd_clk => char3[8][116].CLK
lcd_clk => char3[8][117].CLK
lcd_clk => char3[8][118].CLK
lcd_clk => char3[8][119].CLK
lcd_clk => char3[8][120].CLK
lcd_clk => char3[8][121].CLK
lcd_clk => char3[8][122].CLK
lcd_clk => char3[8][123].CLK
lcd_clk => char3[8][124].CLK
lcd_clk => char3[8][125].CLK
lcd_clk => char3[8][126].CLK
lcd_clk => char3[8][127].CLK
lcd_clk => char3[9][0].CLK
lcd_clk => char3[9][1].CLK
lcd_clk => char3[9][2].CLK
lcd_clk => char3[9][3].CLK
lcd_clk => char3[9][4].CLK
lcd_clk => char3[9][5].CLK
lcd_clk => char3[9][6].CLK
lcd_clk => char3[9][7].CLK
lcd_clk => char3[9][8].CLK
lcd_clk => char3[9][9].CLK
lcd_clk => char3[9][10].CLK
lcd_clk => char3[9][11].CLK
lcd_clk => char3[9][12].CLK
lcd_clk => char3[9][13].CLK
lcd_clk => char3[9][14].CLK
lcd_clk => char3[9][15].CLK
lcd_clk => char3[9][16].CLK
lcd_clk => char3[9][17].CLK
lcd_clk => char3[9][18].CLK
lcd_clk => char3[9][19].CLK
lcd_clk => char3[9][20].CLK
lcd_clk => char3[9][21].CLK
lcd_clk => char3[9][22].CLK
lcd_clk => char3[9][23].CLK
lcd_clk => char3[9][24].CLK
lcd_clk => char3[9][25].CLK
lcd_clk => char3[9][26].CLK
lcd_clk => char3[9][27].CLK
lcd_clk => char3[9][28].CLK
lcd_clk => char3[9][29].CLK
lcd_clk => char3[9][30].CLK
lcd_clk => char3[9][31].CLK
lcd_clk => char3[9][32].CLK
lcd_clk => char3[9][33].CLK
lcd_clk => char3[9][34].CLK
lcd_clk => char3[9][35].CLK
lcd_clk => char3[9][36].CLK
lcd_clk => char3[9][37].CLK
lcd_clk => char3[9][38].CLK
lcd_clk => char3[9][39].CLK
lcd_clk => char3[9][40].CLK
lcd_clk => char3[9][41].CLK
lcd_clk => char3[9][42].CLK
lcd_clk => char3[9][43].CLK
lcd_clk => char3[9][44].CLK
lcd_clk => char3[9][45].CLK
lcd_clk => char3[9][46].CLK
lcd_clk => char3[9][47].CLK
lcd_clk => char3[9][48].CLK
lcd_clk => char3[9][49].CLK
lcd_clk => char3[9][50].CLK
lcd_clk => char3[9][51].CLK
lcd_clk => char3[9][52].CLK
lcd_clk => char3[9][53].CLK
lcd_clk => char3[9][54].CLK
lcd_clk => char3[9][55].CLK
lcd_clk => char3[9][56].CLK
lcd_clk => char3[9][57].CLK
lcd_clk => char3[9][58].CLK
lcd_clk => char3[9][59].CLK
lcd_clk => char3[9][60].CLK
lcd_clk => char3[9][61].CLK
lcd_clk => char3[9][62].CLK
lcd_clk => char3[9][63].CLK
lcd_clk => char3[9][64].CLK
lcd_clk => char3[9][65].CLK
lcd_clk => char3[9][66].CLK
lcd_clk => char3[9][67].CLK
lcd_clk => char3[9][68].CLK
lcd_clk => char3[9][69].CLK
lcd_clk => char3[9][70].CLK
lcd_clk => char3[9][71].CLK
lcd_clk => char3[9][72].CLK
lcd_clk => char3[9][73].CLK
lcd_clk => char3[9][74].CLK
lcd_clk => char3[9][75].CLK
lcd_clk => char3[9][76].CLK
lcd_clk => char3[9][77].CLK
lcd_clk => char3[9][78].CLK
lcd_clk => char3[9][79].CLK
lcd_clk => char3[9][80].CLK
lcd_clk => char3[9][81].CLK
lcd_clk => char3[9][82].CLK
lcd_clk => char3[9][83].CLK
lcd_clk => char3[9][84].CLK
lcd_clk => char3[9][85].CLK
lcd_clk => char3[9][86].CLK
lcd_clk => char3[9][87].CLK
lcd_clk => char3[9][88].CLK
lcd_clk => char3[9][89].CLK
lcd_clk => char3[9][90].CLK
lcd_clk => char3[9][91].CLK
lcd_clk => char3[9][92].CLK
lcd_clk => char3[9][93].CLK
lcd_clk => char3[9][94].CLK
lcd_clk => char3[9][95].CLK
lcd_clk => char3[9][96].CLK
lcd_clk => char3[9][97].CLK
lcd_clk => char3[9][98].CLK
lcd_clk => char3[9][99].CLK
lcd_clk => char3[9][100].CLK
lcd_clk => char3[9][101].CLK
lcd_clk => char3[9][102].CLK
lcd_clk => char3[9][103].CLK
lcd_clk => char3[9][104].CLK
lcd_clk => char3[9][105].CLK
lcd_clk => char3[9][106].CLK
lcd_clk => char3[9][107].CLK
lcd_clk => char3[9][108].CLK
lcd_clk => char3[9][109].CLK
lcd_clk => char3[9][110].CLK
lcd_clk => char3[9][111].CLK
lcd_clk => char3[9][112].CLK
lcd_clk => char3[9][113].CLK
lcd_clk => char3[9][114].CLK
lcd_clk => char3[9][115].CLK
lcd_clk => char3[9][116].CLK
lcd_clk => char3[9][117].CLK
lcd_clk => char3[9][118].CLK
lcd_clk => char3[9][119].CLK
lcd_clk => char3[9][120].CLK
lcd_clk => char3[9][121].CLK
lcd_clk => char3[9][122].CLK
lcd_clk => char3[9][123].CLK
lcd_clk => char3[9][124].CLK
lcd_clk => char3[9][125].CLK
lcd_clk => char3[9][126].CLK
lcd_clk => char3[9][127].CLK
lcd_clk => char3[10][0].CLK
lcd_clk => char3[10][1].CLK
lcd_clk => char3[10][2].CLK
lcd_clk => char3[10][3].CLK
lcd_clk => char3[10][4].CLK
lcd_clk => char3[10][5].CLK
lcd_clk => char3[10][6].CLK
lcd_clk => char3[10][7].CLK
lcd_clk => char3[10][8].CLK
lcd_clk => char3[10][9].CLK
lcd_clk => char3[10][10].CLK
lcd_clk => char3[10][11].CLK
lcd_clk => char3[10][12].CLK
lcd_clk => char3[10][13].CLK
lcd_clk => char3[10][14].CLK
lcd_clk => char3[10][15].CLK
lcd_clk => char3[10][16].CLK
lcd_clk => char3[10][17].CLK
lcd_clk => char3[10][18].CLK
lcd_clk => char3[10][19].CLK
lcd_clk => char3[10][20].CLK
lcd_clk => char3[10][21].CLK
lcd_clk => char3[10][22].CLK
lcd_clk => char3[10][23].CLK
lcd_clk => char3[10][24].CLK
lcd_clk => char3[10][25].CLK
lcd_clk => char3[10][26].CLK
lcd_clk => char3[10][27].CLK
lcd_clk => char3[10][28].CLK
lcd_clk => char3[10][29].CLK
lcd_clk => char3[10][30].CLK
lcd_clk => char3[10][31].CLK
lcd_clk => char3[10][32].CLK
lcd_clk => char3[10][33].CLK
lcd_clk => char3[10][34].CLK
lcd_clk => char3[10][35].CLK
lcd_clk => char3[10][36].CLK
lcd_clk => char3[10][37].CLK
lcd_clk => char3[10][38].CLK
lcd_clk => char3[10][39].CLK
lcd_clk => char3[10][40].CLK
lcd_clk => char3[10][41].CLK
lcd_clk => char3[10][42].CLK
lcd_clk => char3[10][43].CLK
lcd_clk => char3[10][44].CLK
lcd_clk => char3[10][45].CLK
lcd_clk => char3[10][46].CLK
lcd_clk => char3[10][47].CLK
lcd_clk => char3[10][48].CLK
lcd_clk => char3[10][49].CLK
lcd_clk => char3[10][50].CLK
lcd_clk => char3[10][51].CLK
lcd_clk => char3[10][52].CLK
lcd_clk => char3[10][53].CLK
lcd_clk => char3[10][54].CLK
lcd_clk => char3[10][55].CLK
lcd_clk => char3[10][56].CLK
lcd_clk => char3[10][57].CLK
lcd_clk => char3[10][58].CLK
lcd_clk => char3[10][59].CLK
lcd_clk => char3[10][60].CLK
lcd_clk => char3[10][61].CLK
lcd_clk => char3[10][62].CLK
lcd_clk => char3[10][63].CLK
lcd_clk => char3[10][64].CLK
lcd_clk => char3[10][65].CLK
lcd_clk => char3[10][66].CLK
lcd_clk => char3[10][67].CLK
lcd_clk => char3[10][68].CLK
lcd_clk => char3[10][69].CLK
lcd_clk => char3[10][70].CLK
lcd_clk => char3[10][71].CLK
lcd_clk => char3[10][72].CLK
lcd_clk => char3[10][73].CLK
lcd_clk => char3[10][74].CLK
lcd_clk => char3[10][75].CLK
lcd_clk => char3[10][76].CLK
lcd_clk => char3[10][77].CLK
lcd_clk => char3[10][78].CLK
lcd_clk => char3[10][79].CLK
lcd_clk => char3[10][80].CLK
lcd_clk => char3[10][81].CLK
lcd_clk => char3[10][82].CLK
lcd_clk => char3[10][83].CLK
lcd_clk => char3[10][84].CLK
lcd_clk => char3[10][85].CLK
lcd_clk => char3[10][86].CLK
lcd_clk => char3[10][87].CLK
lcd_clk => char3[10][88].CLK
lcd_clk => char3[10][89].CLK
lcd_clk => char3[10][90].CLK
lcd_clk => char3[10][91].CLK
lcd_clk => char3[10][92].CLK
lcd_clk => char3[10][93].CLK
lcd_clk => char3[10][94].CLK
lcd_clk => char3[10][95].CLK
lcd_clk => char3[10][96].CLK
lcd_clk => char3[10][97].CLK
lcd_clk => char3[10][98].CLK
lcd_clk => char3[10][99].CLK
lcd_clk => char3[10][100].CLK
lcd_clk => char3[10][101].CLK
lcd_clk => char3[10][102].CLK
lcd_clk => char3[10][103].CLK
lcd_clk => char3[10][104].CLK
lcd_clk => char3[10][105].CLK
lcd_clk => char3[10][106].CLK
lcd_clk => char3[10][107].CLK
lcd_clk => char3[10][108].CLK
lcd_clk => char3[10][109].CLK
lcd_clk => char3[10][110].CLK
lcd_clk => char3[10][111].CLK
lcd_clk => char3[10][112].CLK
lcd_clk => char3[10][113].CLK
lcd_clk => char3[10][114].CLK
lcd_clk => char3[10][115].CLK
lcd_clk => char3[10][116].CLK
lcd_clk => char3[10][117].CLK
lcd_clk => char3[10][118].CLK
lcd_clk => char3[10][119].CLK
lcd_clk => char3[10][120].CLK
lcd_clk => char3[10][121].CLK
lcd_clk => char3[10][122].CLK
lcd_clk => char3[10][123].CLK
lcd_clk => char3[10][124].CLK
lcd_clk => char3[10][125].CLK
lcd_clk => char3[10][126].CLK
lcd_clk => char3[10][127].CLK
lcd_clk => char3[11][0].CLK
lcd_clk => char3[11][1].CLK
lcd_clk => char3[11][2].CLK
lcd_clk => char3[11][3].CLK
lcd_clk => char3[11][4].CLK
lcd_clk => char3[11][5].CLK
lcd_clk => char3[11][6].CLK
lcd_clk => char3[11][7].CLK
lcd_clk => char3[11][8].CLK
lcd_clk => char3[11][9].CLK
lcd_clk => char3[11][10].CLK
lcd_clk => char3[11][11].CLK
lcd_clk => char3[11][12].CLK
lcd_clk => char3[11][13].CLK
lcd_clk => char3[11][14].CLK
lcd_clk => char3[11][15].CLK
lcd_clk => char3[11][16].CLK
lcd_clk => char3[11][17].CLK
lcd_clk => char3[11][18].CLK
lcd_clk => char3[11][19].CLK
lcd_clk => char3[11][20].CLK
lcd_clk => char3[11][21].CLK
lcd_clk => char3[11][22].CLK
lcd_clk => char3[11][23].CLK
lcd_clk => char3[11][24].CLK
lcd_clk => char3[11][25].CLK
lcd_clk => char3[11][26].CLK
lcd_clk => char3[11][27].CLK
lcd_clk => char3[11][28].CLK
lcd_clk => char3[11][29].CLK
lcd_clk => char3[11][30].CLK
lcd_clk => char3[11][31].CLK
lcd_clk => char3[11][32].CLK
lcd_clk => char3[11][33].CLK
lcd_clk => char3[11][34].CLK
lcd_clk => char3[11][35].CLK
lcd_clk => char3[11][36].CLK
lcd_clk => char3[11][37].CLK
lcd_clk => char3[11][38].CLK
lcd_clk => char3[11][39].CLK
lcd_clk => char3[11][40].CLK
lcd_clk => char3[11][41].CLK
lcd_clk => char3[11][42].CLK
lcd_clk => char3[11][43].CLK
lcd_clk => char3[11][44].CLK
lcd_clk => char3[11][45].CLK
lcd_clk => char3[11][46].CLK
lcd_clk => char3[11][47].CLK
lcd_clk => char3[11][48].CLK
lcd_clk => char3[11][49].CLK
lcd_clk => char3[11][50].CLK
lcd_clk => char3[11][51].CLK
lcd_clk => char3[11][52].CLK
lcd_clk => char3[11][53].CLK
lcd_clk => char3[11][54].CLK
lcd_clk => char3[11][55].CLK
lcd_clk => char3[11][56].CLK
lcd_clk => char3[11][57].CLK
lcd_clk => char3[11][58].CLK
lcd_clk => char3[11][59].CLK
lcd_clk => char3[11][60].CLK
lcd_clk => char3[11][61].CLK
lcd_clk => char3[11][62].CLK
lcd_clk => char3[11][63].CLK
lcd_clk => char3[11][64].CLK
lcd_clk => char3[11][65].CLK
lcd_clk => char3[11][66].CLK
lcd_clk => char3[11][67].CLK
lcd_clk => char3[11][68].CLK
lcd_clk => char3[11][69].CLK
lcd_clk => char3[11][70].CLK
lcd_clk => char3[11][71].CLK
lcd_clk => char3[11][72].CLK
lcd_clk => char3[11][73].CLK
lcd_clk => char3[11][74].CLK
lcd_clk => char3[11][75].CLK
lcd_clk => char3[11][76].CLK
lcd_clk => char3[11][77].CLK
lcd_clk => char3[11][78].CLK
lcd_clk => char3[11][79].CLK
lcd_clk => char3[11][80].CLK
lcd_clk => char3[11][81].CLK
lcd_clk => char3[11][82].CLK
lcd_clk => char3[11][83].CLK
lcd_clk => char3[11][84].CLK
lcd_clk => char3[11][85].CLK
lcd_clk => char3[11][86].CLK
lcd_clk => char3[11][87].CLK
lcd_clk => char3[11][88].CLK
lcd_clk => char3[11][89].CLK
lcd_clk => char3[11][90].CLK
lcd_clk => char3[11][91].CLK
lcd_clk => char3[11][92].CLK
lcd_clk => char3[11][93].CLK
lcd_clk => char3[11][94].CLK
lcd_clk => char3[11][95].CLK
lcd_clk => char3[11][96].CLK
lcd_clk => char3[11][97].CLK
lcd_clk => char3[11][98].CLK
lcd_clk => char3[11][99].CLK
lcd_clk => char3[11][100].CLK
lcd_clk => char3[11][101].CLK
lcd_clk => char3[11][102].CLK
lcd_clk => char3[11][103].CLK
lcd_clk => char3[11][104].CLK
lcd_clk => char3[11][105].CLK
lcd_clk => char3[11][106].CLK
lcd_clk => char3[11][107].CLK
lcd_clk => char3[11][108].CLK
lcd_clk => char3[11][109].CLK
lcd_clk => char3[11][110].CLK
lcd_clk => char3[11][111].CLK
lcd_clk => char3[11][112].CLK
lcd_clk => char3[11][113].CLK
lcd_clk => char3[11][114].CLK
lcd_clk => char3[11][115].CLK
lcd_clk => char3[11][116].CLK
lcd_clk => char3[11][117].CLK
lcd_clk => char3[11][118].CLK
lcd_clk => char3[11][119].CLK
lcd_clk => char3[11][120].CLK
lcd_clk => char3[11][121].CLK
lcd_clk => char3[11][122].CLK
lcd_clk => char3[11][123].CLK
lcd_clk => char3[11][124].CLK
lcd_clk => char3[11][125].CLK
lcd_clk => char3[11][126].CLK
lcd_clk => char3[11][127].CLK
lcd_clk => char3[12][0].CLK
lcd_clk => char3[12][1].CLK
lcd_clk => char3[12][2].CLK
lcd_clk => char3[12][3].CLK
lcd_clk => char3[12][4].CLK
lcd_clk => char3[12][5].CLK
lcd_clk => char3[12][6].CLK
lcd_clk => char3[12][7].CLK
lcd_clk => char3[12][8].CLK
lcd_clk => char3[12][9].CLK
lcd_clk => char3[12][10].CLK
lcd_clk => char3[12][11].CLK
lcd_clk => char3[12][12].CLK
lcd_clk => char3[12][13].CLK
lcd_clk => char3[12][14].CLK
lcd_clk => char3[12][15].CLK
lcd_clk => char3[12][16].CLK
lcd_clk => char3[12][17].CLK
lcd_clk => char3[12][18].CLK
lcd_clk => char3[12][19].CLK
lcd_clk => char3[12][20].CLK
lcd_clk => char3[12][21].CLK
lcd_clk => char3[12][22].CLK
lcd_clk => char3[12][23].CLK
lcd_clk => char3[12][24].CLK
lcd_clk => char3[12][25].CLK
lcd_clk => char3[12][26].CLK
lcd_clk => char3[12][27].CLK
lcd_clk => char3[12][28].CLK
lcd_clk => char3[12][29].CLK
lcd_clk => char3[12][30].CLK
lcd_clk => char3[12][31].CLK
lcd_clk => char3[12][32].CLK
lcd_clk => char3[12][33].CLK
lcd_clk => char3[12][34].CLK
lcd_clk => char3[12][35].CLK
lcd_clk => char3[12][36].CLK
lcd_clk => char3[12][37].CLK
lcd_clk => char3[12][38].CLK
lcd_clk => char3[12][39].CLK
lcd_clk => char3[12][40].CLK
lcd_clk => char3[12][41].CLK
lcd_clk => char3[12][42].CLK
lcd_clk => char3[12][43].CLK
lcd_clk => char3[12][44].CLK
lcd_clk => char3[12][45].CLK
lcd_clk => char3[12][46].CLK
lcd_clk => char3[12][47].CLK
lcd_clk => char3[12][48].CLK
lcd_clk => char3[12][49].CLK
lcd_clk => char3[12][50].CLK
lcd_clk => char3[12][51].CLK
lcd_clk => char3[12][52].CLK
lcd_clk => char3[12][53].CLK
lcd_clk => char3[12][54].CLK
lcd_clk => char3[12][55].CLK
lcd_clk => char3[12][56].CLK
lcd_clk => char3[12][57].CLK
lcd_clk => char3[12][58].CLK
lcd_clk => char3[12][59].CLK
lcd_clk => char3[12][60].CLK
lcd_clk => char3[12][61].CLK
lcd_clk => char3[12][62].CLK
lcd_clk => char3[12][63].CLK
lcd_clk => char3[12][64].CLK
lcd_clk => char3[12][65].CLK
lcd_clk => char3[12][66].CLK
lcd_clk => char3[12][67].CLK
lcd_clk => char3[12][68].CLK
lcd_clk => char3[12][69].CLK
lcd_clk => char3[12][70].CLK
lcd_clk => char3[12][71].CLK
lcd_clk => char3[12][72].CLK
lcd_clk => char3[12][73].CLK
lcd_clk => char3[12][74].CLK
lcd_clk => char3[12][75].CLK
lcd_clk => char3[12][76].CLK
lcd_clk => char3[12][77].CLK
lcd_clk => char3[12][78].CLK
lcd_clk => char3[12][79].CLK
lcd_clk => char3[12][80].CLK
lcd_clk => char3[12][81].CLK
lcd_clk => char3[12][82].CLK
lcd_clk => char3[12][83].CLK
lcd_clk => char3[12][84].CLK
lcd_clk => char3[12][85].CLK
lcd_clk => char3[12][86].CLK
lcd_clk => char3[12][87].CLK
lcd_clk => char3[12][88].CLK
lcd_clk => char3[12][89].CLK
lcd_clk => char3[12][90].CLK
lcd_clk => char3[12][91].CLK
lcd_clk => char3[12][92].CLK
lcd_clk => char3[12][93].CLK
lcd_clk => char3[12][94].CLK
lcd_clk => char3[12][95].CLK
lcd_clk => char3[12][96].CLK
lcd_clk => char3[12][97].CLK
lcd_clk => char3[12][98].CLK
lcd_clk => char3[12][99].CLK
lcd_clk => char3[12][100].CLK
lcd_clk => char3[12][101].CLK
lcd_clk => char3[12][102].CLK
lcd_clk => char3[12][103].CLK
lcd_clk => char3[12][104].CLK
lcd_clk => char3[12][105].CLK
lcd_clk => char3[12][106].CLK
lcd_clk => char3[12][107].CLK
lcd_clk => char3[12][108].CLK
lcd_clk => char3[12][109].CLK
lcd_clk => char3[12][110].CLK
lcd_clk => char3[12][111].CLK
lcd_clk => char3[12][112].CLK
lcd_clk => char3[12][113].CLK
lcd_clk => char3[12][114].CLK
lcd_clk => char3[12][115].CLK
lcd_clk => char3[12][116].CLK
lcd_clk => char3[12][117].CLK
lcd_clk => char3[12][118].CLK
lcd_clk => char3[12][119].CLK
lcd_clk => char3[12][120].CLK
lcd_clk => char3[12][121].CLK
lcd_clk => char3[12][122].CLK
lcd_clk => char3[12][123].CLK
lcd_clk => char3[12][124].CLK
lcd_clk => char3[12][125].CLK
lcd_clk => char3[12][126].CLK
lcd_clk => char3[12][127].CLK
lcd_clk => char3[13][0].CLK
lcd_clk => char3[13][1].CLK
lcd_clk => char3[13][2].CLK
lcd_clk => char3[13][3].CLK
lcd_clk => char3[13][4].CLK
lcd_clk => char3[13][5].CLK
lcd_clk => char3[13][6].CLK
lcd_clk => char3[13][7].CLK
lcd_clk => char3[13][8].CLK
lcd_clk => char3[13][9].CLK
lcd_clk => char3[13][10].CLK
lcd_clk => char3[13][11].CLK
lcd_clk => char3[13][12].CLK
lcd_clk => char3[13][13].CLK
lcd_clk => char3[13][14].CLK
lcd_clk => char3[13][15].CLK
lcd_clk => char3[13][16].CLK
lcd_clk => char3[13][17].CLK
lcd_clk => char3[13][18].CLK
lcd_clk => char3[13][19].CLK
lcd_clk => char3[13][20].CLK
lcd_clk => char3[13][21].CLK
lcd_clk => char3[13][22].CLK
lcd_clk => char3[13][23].CLK
lcd_clk => char3[13][24].CLK
lcd_clk => char3[13][25].CLK
lcd_clk => char3[13][26].CLK
lcd_clk => char3[13][27].CLK
lcd_clk => char3[13][28].CLK
lcd_clk => char3[13][29].CLK
lcd_clk => char3[13][30].CLK
lcd_clk => char3[13][31].CLK
lcd_clk => char3[13][32].CLK
lcd_clk => char3[13][33].CLK
lcd_clk => char3[13][34].CLK
lcd_clk => char3[13][35].CLK
lcd_clk => char3[13][36].CLK
lcd_clk => char3[13][37].CLK
lcd_clk => char3[13][38].CLK
lcd_clk => char3[13][39].CLK
lcd_clk => char3[13][40].CLK
lcd_clk => char3[13][41].CLK
lcd_clk => char3[13][42].CLK
lcd_clk => char3[13][43].CLK
lcd_clk => char3[13][44].CLK
lcd_clk => char3[13][45].CLK
lcd_clk => char3[13][46].CLK
lcd_clk => char3[13][47].CLK
lcd_clk => char3[13][48].CLK
lcd_clk => char3[13][49].CLK
lcd_clk => char3[13][50].CLK
lcd_clk => char3[13][51].CLK
lcd_clk => char3[13][52].CLK
lcd_clk => char3[13][53].CLK
lcd_clk => char3[13][54].CLK
lcd_clk => char3[13][55].CLK
lcd_clk => char3[13][56].CLK
lcd_clk => char3[13][57].CLK
lcd_clk => char3[13][58].CLK
lcd_clk => char3[13][59].CLK
lcd_clk => char3[13][60].CLK
lcd_clk => char3[13][61].CLK
lcd_clk => char3[13][62].CLK
lcd_clk => char3[13][63].CLK
lcd_clk => char3[13][64].CLK
lcd_clk => char3[13][65].CLK
lcd_clk => char3[13][66].CLK
lcd_clk => char3[13][67].CLK
lcd_clk => char3[13][68].CLK
lcd_clk => char3[13][69].CLK
lcd_clk => char3[13][70].CLK
lcd_clk => char3[13][71].CLK
lcd_clk => char3[13][72].CLK
lcd_clk => char3[13][73].CLK
lcd_clk => char3[13][74].CLK
lcd_clk => char3[13][75].CLK
lcd_clk => char3[13][76].CLK
lcd_clk => char3[13][77].CLK
lcd_clk => char3[13][78].CLK
lcd_clk => char3[13][79].CLK
lcd_clk => char3[13][80].CLK
lcd_clk => char3[13][81].CLK
lcd_clk => char3[13][82].CLK
lcd_clk => char3[13][83].CLK
lcd_clk => char3[13][84].CLK
lcd_clk => char3[13][85].CLK
lcd_clk => char3[13][86].CLK
lcd_clk => char3[13][87].CLK
lcd_clk => char3[13][88].CLK
lcd_clk => char3[13][89].CLK
lcd_clk => char3[13][90].CLK
lcd_clk => char3[13][91].CLK
lcd_clk => char3[13][92].CLK
lcd_clk => char3[13][93].CLK
lcd_clk => char3[13][94].CLK
lcd_clk => char3[13][95].CLK
lcd_clk => char3[13][96].CLK
lcd_clk => char3[13][97].CLK
lcd_clk => char3[13][98].CLK
lcd_clk => char3[13][99].CLK
lcd_clk => char3[13][100].CLK
lcd_clk => char3[13][101].CLK
lcd_clk => char3[13][102].CLK
lcd_clk => char3[13][103].CLK
lcd_clk => char3[13][104].CLK
lcd_clk => char3[13][105].CLK
lcd_clk => char3[13][106].CLK
lcd_clk => char3[13][107].CLK
lcd_clk => char3[13][108].CLK
lcd_clk => char3[13][109].CLK
lcd_clk => char3[13][110].CLK
lcd_clk => char3[13][111].CLK
lcd_clk => char3[13][112].CLK
lcd_clk => char3[13][113].CLK
lcd_clk => char3[13][114].CLK
lcd_clk => char3[13][115].CLK
lcd_clk => char3[13][116].CLK
lcd_clk => char3[13][117].CLK
lcd_clk => char3[13][118].CLK
lcd_clk => char3[13][119].CLK
lcd_clk => char3[13][120].CLK
lcd_clk => char3[13][121].CLK
lcd_clk => char3[13][122].CLK
lcd_clk => char3[13][123].CLK
lcd_clk => char3[13][124].CLK
lcd_clk => char3[13][125].CLK
lcd_clk => char3[13][126].CLK
lcd_clk => char3[13][127].CLK
lcd_clk => char3[14][0].CLK
lcd_clk => char3[14][1].CLK
lcd_clk => char3[14][2].CLK
lcd_clk => char3[14][3].CLK
lcd_clk => char3[14][4].CLK
lcd_clk => char3[14][5].CLK
lcd_clk => char3[14][6].CLK
lcd_clk => char3[14][7].CLK
lcd_clk => char3[14][8].CLK
lcd_clk => char3[14][9].CLK
lcd_clk => char3[14][10].CLK
lcd_clk => char3[14][11].CLK
lcd_clk => char3[14][12].CLK
lcd_clk => char3[14][13].CLK
lcd_clk => char3[14][14].CLK
lcd_clk => char3[14][15].CLK
lcd_clk => char3[14][16].CLK
lcd_clk => char3[14][17].CLK
lcd_clk => char3[14][18].CLK
lcd_clk => char3[14][19].CLK
lcd_clk => char3[14][20].CLK
lcd_clk => char3[14][21].CLK
lcd_clk => char3[14][22].CLK
lcd_clk => char3[14][23].CLK
lcd_clk => char3[14][24].CLK
lcd_clk => char3[14][25].CLK
lcd_clk => char3[14][26].CLK
lcd_clk => char3[14][27].CLK
lcd_clk => char3[14][28].CLK
lcd_clk => char3[14][29].CLK
lcd_clk => char3[14][30].CLK
lcd_clk => char3[14][31].CLK
lcd_clk => char3[14][32].CLK
lcd_clk => char3[14][33].CLK
lcd_clk => char3[14][34].CLK
lcd_clk => char3[14][35].CLK
lcd_clk => char3[14][36].CLK
lcd_clk => char3[14][37].CLK
lcd_clk => char3[14][38].CLK
lcd_clk => char3[14][39].CLK
lcd_clk => char3[14][40].CLK
lcd_clk => char3[14][41].CLK
lcd_clk => char3[14][42].CLK
lcd_clk => char3[14][43].CLK
lcd_clk => char3[14][44].CLK
lcd_clk => char3[14][45].CLK
lcd_clk => char3[14][46].CLK
lcd_clk => char3[14][47].CLK
lcd_clk => char3[14][48].CLK
lcd_clk => char3[14][49].CLK
lcd_clk => char3[14][50].CLK
lcd_clk => char3[14][51].CLK
lcd_clk => char3[14][52].CLK
lcd_clk => char3[14][53].CLK
lcd_clk => char3[14][54].CLK
lcd_clk => char3[14][55].CLK
lcd_clk => char3[14][56].CLK
lcd_clk => char3[14][57].CLK
lcd_clk => char3[14][58].CLK
lcd_clk => char3[14][59].CLK
lcd_clk => char3[14][60].CLK
lcd_clk => char3[14][61].CLK
lcd_clk => char3[14][62].CLK
lcd_clk => char3[14][63].CLK
lcd_clk => char3[14][64].CLK
lcd_clk => char3[14][65].CLK
lcd_clk => char3[14][66].CLK
lcd_clk => char3[14][67].CLK
lcd_clk => char3[14][68].CLK
lcd_clk => char3[14][69].CLK
lcd_clk => char3[14][70].CLK
lcd_clk => char3[14][71].CLK
lcd_clk => char3[14][72].CLK
lcd_clk => char3[14][73].CLK
lcd_clk => char3[14][74].CLK
lcd_clk => char3[14][75].CLK
lcd_clk => char3[14][76].CLK
lcd_clk => char3[14][77].CLK
lcd_clk => char3[14][78].CLK
lcd_clk => char3[14][79].CLK
lcd_clk => char3[14][80].CLK
lcd_clk => char3[14][81].CLK
lcd_clk => char3[14][82].CLK
lcd_clk => char3[14][83].CLK
lcd_clk => char3[14][84].CLK
lcd_clk => char3[14][85].CLK
lcd_clk => char3[14][86].CLK
lcd_clk => char3[14][87].CLK
lcd_clk => char3[14][88].CLK
lcd_clk => char3[14][89].CLK
lcd_clk => char3[14][90].CLK
lcd_clk => char3[14][91].CLK
lcd_clk => char3[14][92].CLK
lcd_clk => char3[14][93].CLK
lcd_clk => char3[14][94].CLK
lcd_clk => char3[14][95].CLK
lcd_clk => char3[14][96].CLK
lcd_clk => char3[14][97].CLK
lcd_clk => char3[14][98].CLK
lcd_clk => char3[14][99].CLK
lcd_clk => char3[14][100].CLK
lcd_clk => char3[14][101].CLK
lcd_clk => char3[14][102].CLK
lcd_clk => char3[14][103].CLK
lcd_clk => char3[14][104].CLK
lcd_clk => char3[14][105].CLK
lcd_clk => char3[14][106].CLK
lcd_clk => char3[14][107].CLK
lcd_clk => char3[14][108].CLK
lcd_clk => char3[14][109].CLK
lcd_clk => char3[14][110].CLK
lcd_clk => char3[14][111].CLK
lcd_clk => char3[14][112].CLK
lcd_clk => char3[14][113].CLK
lcd_clk => char3[14][114].CLK
lcd_clk => char3[14][115].CLK
lcd_clk => char3[14][116].CLK
lcd_clk => char3[14][117].CLK
lcd_clk => char3[14][118].CLK
lcd_clk => char3[14][119].CLK
lcd_clk => char3[14][120].CLK
lcd_clk => char3[14][121].CLK
lcd_clk => char3[14][122].CLK
lcd_clk => char3[14][123].CLK
lcd_clk => char3[14][124].CLK
lcd_clk => char3[14][125].CLK
lcd_clk => char3[14][126].CLK
lcd_clk => char3[14][127].CLK
lcd_clk => char3[15][0].CLK
lcd_clk => char3[15][1].CLK
lcd_clk => char3[15][2].CLK
lcd_clk => char3[15][3].CLK
lcd_clk => char3[15][4].CLK
lcd_clk => char3[15][5].CLK
lcd_clk => char3[15][6].CLK
lcd_clk => char3[15][7].CLK
lcd_clk => char3[15][8].CLK
lcd_clk => char3[15][9].CLK
lcd_clk => char3[15][10].CLK
lcd_clk => char3[15][11].CLK
lcd_clk => char3[15][12].CLK
lcd_clk => char3[15][13].CLK
lcd_clk => char3[15][14].CLK
lcd_clk => char3[15][15].CLK
lcd_clk => char3[15][16].CLK
lcd_clk => char3[15][17].CLK
lcd_clk => char3[15][18].CLK
lcd_clk => char3[15][19].CLK
lcd_clk => char3[15][20].CLK
lcd_clk => char3[15][21].CLK
lcd_clk => char3[15][22].CLK
lcd_clk => char3[15][23].CLK
lcd_clk => char3[15][24].CLK
lcd_clk => char3[15][25].CLK
lcd_clk => char3[15][26].CLK
lcd_clk => char3[15][27].CLK
lcd_clk => char3[15][28].CLK
lcd_clk => char3[15][29].CLK
lcd_clk => char3[15][30].CLK
lcd_clk => char3[15][31].CLK
lcd_clk => char3[15][32].CLK
lcd_clk => char3[15][33].CLK
lcd_clk => char3[15][34].CLK
lcd_clk => char3[15][35].CLK
lcd_clk => char3[15][36].CLK
lcd_clk => char3[15][37].CLK
lcd_clk => char3[15][38].CLK
lcd_clk => char3[15][39].CLK
lcd_clk => char3[15][40].CLK
lcd_clk => char3[15][41].CLK
lcd_clk => char3[15][42].CLK
lcd_clk => char3[15][43].CLK
lcd_clk => char3[15][44].CLK
lcd_clk => char3[15][45].CLK
lcd_clk => char3[15][46].CLK
lcd_clk => char3[15][47].CLK
lcd_clk => char3[15][48].CLK
lcd_clk => char3[15][49].CLK
lcd_clk => char3[15][50].CLK
lcd_clk => char3[15][51].CLK
lcd_clk => char3[15][52].CLK
lcd_clk => char3[15][53].CLK
lcd_clk => char3[15][54].CLK
lcd_clk => char3[15][55].CLK
lcd_clk => char3[15][56].CLK
lcd_clk => char3[15][57].CLK
lcd_clk => char3[15][58].CLK
lcd_clk => char3[15][59].CLK
lcd_clk => char3[15][60].CLK
lcd_clk => char3[15][61].CLK
lcd_clk => char3[15][62].CLK
lcd_clk => char3[15][63].CLK
lcd_clk => char3[15][64].CLK
lcd_clk => char3[15][65].CLK
lcd_clk => char3[15][66].CLK
lcd_clk => char3[15][67].CLK
lcd_clk => char3[15][68].CLK
lcd_clk => char3[15][69].CLK
lcd_clk => char3[15][70].CLK
lcd_clk => char3[15][71].CLK
lcd_clk => char3[15][72].CLK
lcd_clk => char3[15][73].CLK
lcd_clk => char3[15][74].CLK
lcd_clk => char3[15][75].CLK
lcd_clk => char3[15][76].CLK
lcd_clk => char3[15][77].CLK
lcd_clk => char3[15][78].CLK
lcd_clk => char3[15][79].CLK
lcd_clk => char3[15][80].CLK
lcd_clk => char3[15][81].CLK
lcd_clk => char3[15][82].CLK
lcd_clk => char3[15][83].CLK
lcd_clk => char3[15][84].CLK
lcd_clk => char3[15][85].CLK
lcd_clk => char3[15][86].CLK
lcd_clk => char3[15][87].CLK
lcd_clk => char3[15][88].CLK
lcd_clk => char3[15][89].CLK
lcd_clk => char3[15][90].CLK
lcd_clk => char3[15][91].CLK
lcd_clk => char3[15][92].CLK
lcd_clk => char3[15][93].CLK
lcd_clk => char3[15][94].CLK
lcd_clk => char3[15][95].CLK
lcd_clk => char3[15][96].CLK
lcd_clk => char3[15][97].CLK
lcd_clk => char3[15][98].CLK
lcd_clk => char3[15][99].CLK
lcd_clk => char3[15][100].CLK
lcd_clk => char3[15][101].CLK
lcd_clk => char3[15][102].CLK
lcd_clk => char3[15][103].CLK
lcd_clk => char3[15][104].CLK
lcd_clk => char3[15][105].CLK
lcd_clk => char3[15][106].CLK
lcd_clk => char3[15][107].CLK
lcd_clk => char3[15][108].CLK
lcd_clk => char3[15][109].CLK
lcd_clk => char3[15][110].CLK
lcd_clk => char3[15][111].CLK
lcd_clk => char3[15][112].CLK
lcd_clk => char3[15][113].CLK
lcd_clk => char3[15][114].CLK
lcd_clk => char3[15][115].CLK
lcd_clk => char3[15][116].CLK
lcd_clk => char3[15][117].CLK
lcd_clk => char3[15][118].CLK
lcd_clk => char3[15][119].CLK
lcd_clk => char3[15][120].CLK
lcd_clk => char3[15][121].CLK
lcd_clk => char3[15][122].CLK
lcd_clk => char3[15][123].CLK
lcd_clk => char3[15][124].CLK
lcd_clk => char3[15][125].CLK
lcd_clk => char3[15][126].CLK
lcd_clk => char3[15][127].CLK
lcd_clk => char3[16][0].CLK
lcd_clk => char3[16][1].CLK
lcd_clk => char3[16][2].CLK
lcd_clk => char3[16][3].CLK
lcd_clk => char3[16][4].CLK
lcd_clk => char3[16][5].CLK
lcd_clk => char3[16][6].CLK
lcd_clk => char3[16][7].CLK
lcd_clk => char3[16][8].CLK
lcd_clk => char3[16][9].CLK
lcd_clk => char3[16][10].CLK
lcd_clk => char3[16][11].CLK
lcd_clk => char3[16][12].CLK
lcd_clk => char3[16][13].CLK
lcd_clk => char3[16][14].CLK
lcd_clk => char3[16][15].CLK
lcd_clk => char3[16][16].CLK
lcd_clk => char3[16][17].CLK
lcd_clk => char3[16][18].CLK
lcd_clk => char3[16][19].CLK
lcd_clk => char3[16][20].CLK
lcd_clk => char3[16][21].CLK
lcd_clk => char3[16][22].CLK
lcd_clk => char3[16][23].CLK
lcd_clk => char3[16][24].CLK
lcd_clk => char3[16][25].CLK
lcd_clk => char3[16][26].CLK
lcd_clk => char3[16][27].CLK
lcd_clk => char3[16][28].CLK
lcd_clk => char3[16][29].CLK
lcd_clk => char3[16][30].CLK
lcd_clk => char3[16][31].CLK
lcd_clk => char3[16][32].CLK
lcd_clk => char3[16][33].CLK
lcd_clk => char3[16][34].CLK
lcd_clk => char3[16][35].CLK
lcd_clk => char3[16][36].CLK
lcd_clk => char3[16][37].CLK
lcd_clk => char3[16][38].CLK
lcd_clk => char3[16][39].CLK
lcd_clk => char3[16][40].CLK
lcd_clk => char3[16][41].CLK
lcd_clk => char3[16][42].CLK
lcd_clk => char3[16][43].CLK
lcd_clk => char3[16][44].CLK
lcd_clk => char3[16][45].CLK
lcd_clk => char3[16][46].CLK
lcd_clk => char3[16][47].CLK
lcd_clk => char3[16][48].CLK
lcd_clk => char3[16][49].CLK
lcd_clk => char3[16][50].CLK
lcd_clk => char3[16][51].CLK
lcd_clk => char3[16][52].CLK
lcd_clk => char3[16][53].CLK
lcd_clk => char3[16][54].CLK
lcd_clk => char3[16][55].CLK
lcd_clk => char3[16][56].CLK
lcd_clk => char3[16][57].CLK
lcd_clk => char3[16][58].CLK
lcd_clk => char3[16][59].CLK
lcd_clk => char3[16][60].CLK
lcd_clk => char3[16][61].CLK
lcd_clk => char3[16][62].CLK
lcd_clk => char3[16][63].CLK
lcd_clk => char3[16][64].CLK
lcd_clk => char3[16][65].CLK
lcd_clk => char3[16][66].CLK
lcd_clk => char3[16][67].CLK
lcd_clk => char3[16][68].CLK
lcd_clk => char3[16][69].CLK
lcd_clk => char3[16][70].CLK
lcd_clk => char3[16][71].CLK
lcd_clk => char3[16][72].CLK
lcd_clk => char3[16][73].CLK
lcd_clk => char3[16][74].CLK
lcd_clk => char3[16][75].CLK
lcd_clk => char3[16][76].CLK
lcd_clk => char3[16][77].CLK
lcd_clk => char3[16][78].CLK
lcd_clk => char3[16][79].CLK
lcd_clk => char3[16][80].CLK
lcd_clk => char3[16][81].CLK
lcd_clk => char3[16][82].CLK
lcd_clk => char3[16][83].CLK
lcd_clk => char3[16][84].CLK
lcd_clk => char3[16][85].CLK
lcd_clk => char3[16][86].CLK
lcd_clk => char3[16][87].CLK
lcd_clk => char3[16][88].CLK
lcd_clk => char3[16][89].CLK
lcd_clk => char3[16][90].CLK
lcd_clk => char3[16][91].CLK
lcd_clk => char3[16][92].CLK
lcd_clk => char3[16][93].CLK
lcd_clk => char3[16][94].CLK
lcd_clk => char3[16][95].CLK
lcd_clk => char3[16][96].CLK
lcd_clk => char3[16][97].CLK
lcd_clk => char3[16][98].CLK
lcd_clk => char3[16][99].CLK
lcd_clk => char3[16][100].CLK
lcd_clk => char3[16][101].CLK
lcd_clk => char3[16][102].CLK
lcd_clk => char3[16][103].CLK
lcd_clk => char3[16][104].CLK
lcd_clk => char3[16][105].CLK
lcd_clk => char3[16][106].CLK
lcd_clk => char3[16][107].CLK
lcd_clk => char3[16][108].CLK
lcd_clk => char3[16][109].CLK
lcd_clk => char3[16][110].CLK
lcd_clk => char3[16][111].CLK
lcd_clk => char3[16][112].CLK
lcd_clk => char3[16][113].CLK
lcd_clk => char3[16][114].CLK
lcd_clk => char3[16][115].CLK
lcd_clk => char3[16][116].CLK
lcd_clk => char3[16][117].CLK
lcd_clk => char3[16][118].CLK
lcd_clk => char3[16][119].CLK
lcd_clk => char3[16][120].CLK
lcd_clk => char3[16][121].CLK
lcd_clk => char3[16][122].CLK
lcd_clk => char3[16][123].CLK
lcd_clk => char3[16][124].CLK
lcd_clk => char3[16][125].CLK
lcd_clk => char3[16][126].CLK
lcd_clk => char3[16][127].CLK
lcd_clk => char3[17][0].CLK
lcd_clk => char3[17][1].CLK
lcd_clk => char3[17][2].CLK
lcd_clk => char3[17][3].CLK
lcd_clk => char3[17][4].CLK
lcd_clk => char3[17][5].CLK
lcd_clk => char3[17][6].CLK
lcd_clk => char3[17][7].CLK
lcd_clk => char3[17][8].CLK
lcd_clk => char3[17][9].CLK
lcd_clk => char3[17][10].CLK
lcd_clk => char3[17][11].CLK
lcd_clk => char3[17][12].CLK
lcd_clk => char3[17][13].CLK
lcd_clk => char3[17][14].CLK
lcd_clk => char3[17][15].CLK
lcd_clk => char3[17][16].CLK
lcd_clk => char3[17][17].CLK
lcd_clk => char3[17][18].CLK
lcd_clk => char3[17][19].CLK
lcd_clk => char3[17][20].CLK
lcd_clk => char3[17][21].CLK
lcd_clk => char3[17][22].CLK
lcd_clk => char3[17][23].CLK
lcd_clk => char3[17][24].CLK
lcd_clk => char3[17][25].CLK
lcd_clk => char3[17][26].CLK
lcd_clk => char3[17][27].CLK
lcd_clk => char3[17][28].CLK
lcd_clk => char3[17][29].CLK
lcd_clk => char3[17][30].CLK
lcd_clk => char3[17][31].CLK
lcd_clk => char3[17][32].CLK
lcd_clk => char3[17][33].CLK
lcd_clk => char3[17][34].CLK
lcd_clk => char3[17][35].CLK
lcd_clk => char3[17][36].CLK
lcd_clk => char3[17][37].CLK
lcd_clk => char3[17][38].CLK
lcd_clk => char3[17][39].CLK
lcd_clk => char3[17][40].CLK
lcd_clk => char3[17][41].CLK
lcd_clk => char3[17][42].CLK
lcd_clk => char3[17][43].CLK
lcd_clk => char3[17][44].CLK
lcd_clk => char3[17][45].CLK
lcd_clk => char3[17][46].CLK
lcd_clk => char3[17][47].CLK
lcd_clk => char3[17][48].CLK
lcd_clk => char3[17][49].CLK
lcd_clk => char3[17][50].CLK
lcd_clk => char3[17][51].CLK
lcd_clk => char3[17][52].CLK
lcd_clk => char3[17][53].CLK
lcd_clk => char3[17][54].CLK
lcd_clk => char3[17][55].CLK
lcd_clk => char3[17][56].CLK
lcd_clk => char3[17][57].CLK
lcd_clk => char3[17][58].CLK
lcd_clk => char3[17][59].CLK
lcd_clk => char3[17][60].CLK
lcd_clk => char3[17][61].CLK
lcd_clk => char3[17][62].CLK
lcd_clk => char3[17][63].CLK
lcd_clk => char3[17][64].CLK
lcd_clk => char3[17][65].CLK
lcd_clk => char3[17][66].CLK
lcd_clk => char3[17][67].CLK
lcd_clk => char3[17][68].CLK
lcd_clk => char3[17][69].CLK
lcd_clk => char3[17][70].CLK
lcd_clk => char3[17][71].CLK
lcd_clk => char3[17][72].CLK
lcd_clk => char3[17][73].CLK
lcd_clk => char3[17][74].CLK
lcd_clk => char3[17][75].CLK
lcd_clk => char3[17][76].CLK
lcd_clk => char3[17][77].CLK
lcd_clk => char3[17][78].CLK
lcd_clk => char3[17][79].CLK
lcd_clk => char3[17][80].CLK
lcd_clk => char3[17][81].CLK
lcd_clk => char3[17][82].CLK
lcd_clk => char3[17][83].CLK
lcd_clk => char3[17][84].CLK
lcd_clk => char3[17][85].CLK
lcd_clk => char3[17][86].CLK
lcd_clk => char3[17][87].CLK
lcd_clk => char3[17][88].CLK
lcd_clk => char3[17][89].CLK
lcd_clk => char3[17][90].CLK
lcd_clk => char3[17][91].CLK
lcd_clk => char3[17][92].CLK
lcd_clk => char3[17][93].CLK
lcd_clk => char3[17][94].CLK
lcd_clk => char3[17][95].CLK
lcd_clk => char3[17][96].CLK
lcd_clk => char3[17][97].CLK
lcd_clk => char3[17][98].CLK
lcd_clk => char3[17][99].CLK
lcd_clk => char3[17][100].CLK
lcd_clk => char3[17][101].CLK
lcd_clk => char3[17][102].CLK
lcd_clk => char3[17][103].CLK
lcd_clk => char3[17][104].CLK
lcd_clk => char3[17][105].CLK
lcd_clk => char3[17][106].CLK
lcd_clk => char3[17][107].CLK
lcd_clk => char3[17][108].CLK
lcd_clk => char3[17][109].CLK
lcd_clk => char3[17][110].CLK
lcd_clk => char3[17][111].CLK
lcd_clk => char3[17][112].CLK
lcd_clk => char3[17][113].CLK
lcd_clk => char3[17][114].CLK
lcd_clk => char3[17][115].CLK
lcd_clk => char3[17][116].CLK
lcd_clk => char3[17][117].CLK
lcd_clk => char3[17][118].CLK
lcd_clk => char3[17][119].CLK
lcd_clk => char3[17][120].CLK
lcd_clk => char3[17][121].CLK
lcd_clk => char3[17][122].CLK
lcd_clk => char3[17][123].CLK
lcd_clk => char3[17][124].CLK
lcd_clk => char3[17][125].CLK
lcd_clk => char3[17][126].CLK
lcd_clk => char3[17][127].CLK
lcd_clk => char3[18][0].CLK
lcd_clk => char3[18][1].CLK
lcd_clk => char3[18][2].CLK
lcd_clk => char3[18][3].CLK
lcd_clk => char3[18][4].CLK
lcd_clk => char3[18][5].CLK
lcd_clk => char3[18][6].CLK
lcd_clk => char3[18][7].CLK
lcd_clk => char3[18][8].CLK
lcd_clk => char3[18][9].CLK
lcd_clk => char3[18][10].CLK
lcd_clk => char3[18][11].CLK
lcd_clk => char3[18][12].CLK
lcd_clk => char3[18][13].CLK
lcd_clk => char3[18][14].CLK
lcd_clk => char3[18][15].CLK
lcd_clk => char3[18][16].CLK
lcd_clk => char3[18][17].CLK
lcd_clk => char3[18][18].CLK
lcd_clk => char3[18][19].CLK
lcd_clk => char3[18][20].CLK
lcd_clk => char3[18][21].CLK
lcd_clk => char3[18][22].CLK
lcd_clk => char3[18][23].CLK
lcd_clk => char3[18][24].CLK
lcd_clk => char3[18][25].CLK
lcd_clk => char3[18][26].CLK
lcd_clk => char3[18][27].CLK
lcd_clk => char3[18][28].CLK
lcd_clk => char3[18][29].CLK
lcd_clk => char3[18][30].CLK
lcd_clk => char3[18][31].CLK
lcd_clk => char3[18][32].CLK
lcd_clk => char3[18][33].CLK
lcd_clk => char3[18][34].CLK
lcd_clk => char3[18][35].CLK
lcd_clk => char3[18][36].CLK
lcd_clk => char3[18][37].CLK
lcd_clk => char3[18][38].CLK
lcd_clk => char3[18][39].CLK
lcd_clk => char3[18][40].CLK
lcd_clk => char3[18][41].CLK
lcd_clk => char3[18][42].CLK
lcd_clk => char3[18][43].CLK
lcd_clk => char3[18][44].CLK
lcd_clk => char3[18][45].CLK
lcd_clk => char3[18][46].CLK
lcd_clk => char3[18][47].CLK
lcd_clk => char3[18][48].CLK
lcd_clk => char3[18][49].CLK
lcd_clk => char3[18][50].CLK
lcd_clk => char3[18][51].CLK
lcd_clk => char3[18][52].CLK
lcd_clk => char3[18][53].CLK
lcd_clk => char3[18][54].CLK
lcd_clk => char3[18][55].CLK
lcd_clk => char3[18][56].CLK
lcd_clk => char3[18][57].CLK
lcd_clk => char3[18][58].CLK
lcd_clk => char3[18][59].CLK
lcd_clk => char3[18][60].CLK
lcd_clk => char3[18][61].CLK
lcd_clk => char3[18][62].CLK
lcd_clk => char3[18][63].CLK
lcd_clk => char3[18][64].CLK
lcd_clk => char3[18][65].CLK
lcd_clk => char3[18][66].CLK
lcd_clk => char3[18][67].CLK
lcd_clk => char3[18][68].CLK
lcd_clk => char3[18][69].CLK
lcd_clk => char3[18][70].CLK
lcd_clk => char3[18][71].CLK
lcd_clk => char3[18][72].CLK
lcd_clk => char3[18][73].CLK
lcd_clk => char3[18][74].CLK
lcd_clk => char3[18][75].CLK
lcd_clk => char3[18][76].CLK
lcd_clk => char3[18][77].CLK
lcd_clk => char3[18][78].CLK
lcd_clk => char3[18][79].CLK
lcd_clk => char3[18][80].CLK
lcd_clk => char3[18][81].CLK
lcd_clk => char3[18][82].CLK
lcd_clk => char3[18][83].CLK
lcd_clk => char3[18][84].CLK
lcd_clk => char3[18][85].CLK
lcd_clk => char3[18][86].CLK
lcd_clk => char3[18][87].CLK
lcd_clk => char3[18][88].CLK
lcd_clk => char3[18][89].CLK
lcd_clk => char3[18][90].CLK
lcd_clk => char3[18][91].CLK
lcd_clk => char3[18][92].CLK
lcd_clk => char3[18][93].CLK
lcd_clk => char3[18][94].CLK
lcd_clk => char3[18][95].CLK
lcd_clk => char3[18][96].CLK
lcd_clk => char3[18][97].CLK
lcd_clk => char3[18][98].CLK
lcd_clk => char3[18][99].CLK
lcd_clk => char3[18][100].CLK
lcd_clk => char3[18][101].CLK
lcd_clk => char3[18][102].CLK
lcd_clk => char3[18][103].CLK
lcd_clk => char3[18][104].CLK
lcd_clk => char3[18][105].CLK
lcd_clk => char3[18][106].CLK
lcd_clk => char3[18][107].CLK
lcd_clk => char3[18][108].CLK
lcd_clk => char3[18][109].CLK
lcd_clk => char3[18][110].CLK
lcd_clk => char3[18][111].CLK
lcd_clk => char3[18][112].CLK
lcd_clk => char3[18][113].CLK
lcd_clk => char3[18][114].CLK
lcd_clk => char3[18][115].CLK
lcd_clk => char3[18][116].CLK
lcd_clk => char3[18][117].CLK
lcd_clk => char3[18][118].CLK
lcd_clk => char3[18][119].CLK
lcd_clk => char3[18][120].CLK
lcd_clk => char3[18][121].CLK
lcd_clk => char3[18][122].CLK
lcd_clk => char3[18][123].CLK
lcd_clk => char3[18][124].CLK
lcd_clk => char3[18][125].CLK
lcd_clk => char3[18][126].CLK
lcd_clk => char3[18][127].CLK
lcd_clk => char3[19][0].CLK
lcd_clk => char3[19][1].CLK
lcd_clk => char3[19][2].CLK
lcd_clk => char3[19][3].CLK
lcd_clk => char3[19][4].CLK
lcd_clk => char3[19][5].CLK
lcd_clk => char3[19][6].CLK
lcd_clk => char3[19][7].CLK
lcd_clk => char3[19][8].CLK
lcd_clk => char3[19][9].CLK
lcd_clk => char3[19][10].CLK
lcd_clk => char3[19][11].CLK
lcd_clk => char3[19][12].CLK
lcd_clk => char3[19][13].CLK
lcd_clk => char3[19][14].CLK
lcd_clk => char3[19][15].CLK
lcd_clk => char3[19][16].CLK
lcd_clk => char3[19][17].CLK
lcd_clk => char3[19][18].CLK
lcd_clk => char3[19][19].CLK
lcd_clk => char3[19][20].CLK
lcd_clk => char3[19][21].CLK
lcd_clk => char3[19][22].CLK
lcd_clk => char3[19][23].CLK
lcd_clk => char3[19][24].CLK
lcd_clk => char3[19][25].CLK
lcd_clk => char3[19][26].CLK
lcd_clk => char3[19][27].CLK
lcd_clk => char3[19][28].CLK
lcd_clk => char3[19][29].CLK
lcd_clk => char3[19][30].CLK
lcd_clk => char3[19][31].CLK
lcd_clk => char3[19][32].CLK
lcd_clk => char3[19][33].CLK
lcd_clk => char3[19][34].CLK
lcd_clk => char3[19][35].CLK
lcd_clk => char3[19][36].CLK
lcd_clk => char3[19][37].CLK
lcd_clk => char3[19][38].CLK
lcd_clk => char3[19][39].CLK
lcd_clk => char3[19][40].CLK
lcd_clk => char3[19][41].CLK
lcd_clk => char3[19][42].CLK
lcd_clk => char3[19][43].CLK
lcd_clk => char3[19][44].CLK
lcd_clk => char3[19][45].CLK
lcd_clk => char3[19][46].CLK
lcd_clk => char3[19][47].CLK
lcd_clk => char3[19][48].CLK
lcd_clk => char3[19][49].CLK
lcd_clk => char3[19][50].CLK
lcd_clk => char3[19][51].CLK
lcd_clk => char3[19][52].CLK
lcd_clk => char3[19][53].CLK
lcd_clk => char3[19][54].CLK
lcd_clk => char3[19][55].CLK
lcd_clk => char3[19][56].CLK
lcd_clk => char3[19][57].CLK
lcd_clk => char3[19][58].CLK
lcd_clk => char3[19][59].CLK
lcd_clk => char3[19][60].CLK
lcd_clk => char3[19][61].CLK
lcd_clk => char3[19][62].CLK
lcd_clk => char3[19][63].CLK
lcd_clk => char3[19][64].CLK
lcd_clk => char3[19][65].CLK
lcd_clk => char3[19][66].CLK
lcd_clk => char3[19][67].CLK
lcd_clk => char3[19][68].CLK
lcd_clk => char3[19][69].CLK
lcd_clk => char3[19][70].CLK
lcd_clk => char3[19][71].CLK
lcd_clk => char3[19][72].CLK
lcd_clk => char3[19][73].CLK
lcd_clk => char3[19][74].CLK
lcd_clk => char3[19][75].CLK
lcd_clk => char3[19][76].CLK
lcd_clk => char3[19][77].CLK
lcd_clk => char3[19][78].CLK
lcd_clk => char3[19][79].CLK
lcd_clk => char3[19][80].CLK
lcd_clk => char3[19][81].CLK
lcd_clk => char3[19][82].CLK
lcd_clk => char3[19][83].CLK
lcd_clk => char3[19][84].CLK
lcd_clk => char3[19][85].CLK
lcd_clk => char3[19][86].CLK
lcd_clk => char3[19][87].CLK
lcd_clk => char3[19][88].CLK
lcd_clk => char3[19][89].CLK
lcd_clk => char3[19][90].CLK
lcd_clk => char3[19][91].CLK
lcd_clk => char3[19][92].CLK
lcd_clk => char3[19][93].CLK
lcd_clk => char3[19][94].CLK
lcd_clk => char3[19][95].CLK
lcd_clk => char3[19][96].CLK
lcd_clk => char3[19][97].CLK
lcd_clk => char3[19][98].CLK
lcd_clk => char3[19][99].CLK
lcd_clk => char3[19][100].CLK
lcd_clk => char3[19][101].CLK
lcd_clk => char3[19][102].CLK
lcd_clk => char3[19][103].CLK
lcd_clk => char3[19][104].CLK
lcd_clk => char3[19][105].CLK
lcd_clk => char3[19][106].CLK
lcd_clk => char3[19][107].CLK
lcd_clk => char3[19][108].CLK
lcd_clk => char3[19][109].CLK
lcd_clk => char3[19][110].CLK
lcd_clk => char3[19][111].CLK
lcd_clk => char3[19][112].CLK
lcd_clk => char3[19][113].CLK
lcd_clk => char3[19][114].CLK
lcd_clk => char3[19][115].CLK
lcd_clk => char3[19][116].CLK
lcd_clk => char3[19][117].CLK
lcd_clk => char3[19][118].CLK
lcd_clk => char3[19][119].CLK
lcd_clk => char3[19][120].CLK
lcd_clk => char3[19][121].CLK
lcd_clk => char3[19][122].CLK
lcd_clk => char3[19][123].CLK
lcd_clk => char3[19][124].CLK
lcd_clk => char3[19][125].CLK
lcd_clk => char3[19][126].CLK
lcd_clk => char3[19][127].CLK
lcd_clk => char3[20][0].CLK
lcd_clk => char3[20][1].CLK
lcd_clk => char3[20][2].CLK
lcd_clk => char3[20][3].CLK
lcd_clk => char3[20][4].CLK
lcd_clk => char3[20][5].CLK
lcd_clk => char3[20][6].CLK
lcd_clk => char3[20][7].CLK
lcd_clk => char3[20][8].CLK
lcd_clk => char3[20][9].CLK
lcd_clk => char3[20][10].CLK
lcd_clk => char3[20][11].CLK
lcd_clk => char3[20][12].CLK
lcd_clk => char3[20][13].CLK
lcd_clk => char3[20][14].CLK
lcd_clk => char3[20][15].CLK
lcd_clk => char3[20][16].CLK
lcd_clk => char3[20][17].CLK
lcd_clk => char3[20][18].CLK
lcd_clk => char3[20][19].CLK
lcd_clk => char3[20][20].CLK
lcd_clk => char3[20][21].CLK
lcd_clk => char3[20][22].CLK
lcd_clk => char3[20][23].CLK
lcd_clk => char3[20][24].CLK
lcd_clk => char3[20][25].CLK
lcd_clk => char3[20][26].CLK
lcd_clk => char3[20][27].CLK
lcd_clk => char3[20][28].CLK
lcd_clk => char3[20][29].CLK
lcd_clk => char3[20][30].CLK
lcd_clk => char3[20][31].CLK
lcd_clk => char3[20][32].CLK
lcd_clk => char3[20][33].CLK
lcd_clk => char3[20][34].CLK
lcd_clk => char3[20][35].CLK
lcd_clk => char3[20][36].CLK
lcd_clk => char3[20][37].CLK
lcd_clk => char3[20][38].CLK
lcd_clk => char3[20][39].CLK
lcd_clk => char3[20][40].CLK
lcd_clk => char3[20][41].CLK
lcd_clk => char3[20][42].CLK
lcd_clk => char3[20][43].CLK
lcd_clk => char3[20][44].CLK
lcd_clk => char3[20][45].CLK
lcd_clk => char3[20][46].CLK
lcd_clk => char3[20][47].CLK
lcd_clk => char3[20][48].CLK
lcd_clk => char3[20][49].CLK
lcd_clk => char3[20][50].CLK
lcd_clk => char3[20][51].CLK
lcd_clk => char3[20][52].CLK
lcd_clk => char3[20][53].CLK
lcd_clk => char3[20][54].CLK
lcd_clk => char3[20][55].CLK
lcd_clk => char3[20][56].CLK
lcd_clk => char3[20][57].CLK
lcd_clk => char3[20][58].CLK
lcd_clk => char3[20][59].CLK
lcd_clk => char3[20][60].CLK
lcd_clk => char3[20][61].CLK
lcd_clk => char3[20][62].CLK
lcd_clk => char3[20][63].CLK
lcd_clk => char3[20][64].CLK
lcd_clk => char3[20][65].CLK
lcd_clk => char3[20][66].CLK
lcd_clk => char3[20][67].CLK
lcd_clk => char3[20][68].CLK
lcd_clk => char3[20][69].CLK
lcd_clk => char3[20][70].CLK
lcd_clk => char3[20][71].CLK
lcd_clk => char3[20][72].CLK
lcd_clk => char3[20][73].CLK
lcd_clk => char3[20][74].CLK
lcd_clk => char3[20][75].CLK
lcd_clk => char3[20][76].CLK
lcd_clk => char3[20][77].CLK
lcd_clk => char3[20][78].CLK
lcd_clk => char3[20][79].CLK
lcd_clk => char3[20][80].CLK
lcd_clk => char3[20][81].CLK
lcd_clk => char3[20][82].CLK
lcd_clk => char3[20][83].CLK
lcd_clk => char3[20][84].CLK
lcd_clk => char3[20][85].CLK
lcd_clk => char3[20][86].CLK
lcd_clk => char3[20][87].CLK
lcd_clk => char3[20][88].CLK
lcd_clk => char3[20][89].CLK
lcd_clk => char3[20][90].CLK
lcd_clk => char3[20][91].CLK
lcd_clk => char3[20][92].CLK
lcd_clk => char3[20][93].CLK
lcd_clk => char3[20][94].CLK
lcd_clk => char3[20][95].CLK
lcd_clk => char3[20][96].CLK
lcd_clk => char3[20][97].CLK
lcd_clk => char3[20][98].CLK
lcd_clk => char3[20][99].CLK
lcd_clk => char3[20][100].CLK
lcd_clk => char3[20][101].CLK
lcd_clk => char3[20][102].CLK
lcd_clk => char3[20][103].CLK
lcd_clk => char3[20][104].CLK
lcd_clk => char3[20][105].CLK
lcd_clk => char3[20][106].CLK
lcd_clk => char3[20][107].CLK
lcd_clk => char3[20][108].CLK
lcd_clk => char3[20][109].CLK
lcd_clk => char3[20][110].CLK
lcd_clk => char3[20][111].CLK
lcd_clk => char3[20][112].CLK
lcd_clk => char3[20][113].CLK
lcd_clk => char3[20][114].CLK
lcd_clk => char3[20][115].CLK
lcd_clk => char3[20][116].CLK
lcd_clk => char3[20][117].CLK
lcd_clk => char3[20][118].CLK
lcd_clk => char3[20][119].CLK
lcd_clk => char3[20][120].CLK
lcd_clk => char3[20][121].CLK
lcd_clk => char3[20][122].CLK
lcd_clk => char3[20][123].CLK
lcd_clk => char3[20][124].CLK
lcd_clk => char3[20][125].CLK
lcd_clk => char3[20][126].CLK
lcd_clk => char3[20][127].CLK
lcd_clk => char3[21][0].CLK
lcd_clk => char3[21][1].CLK
lcd_clk => char3[21][2].CLK
lcd_clk => char3[21][3].CLK
lcd_clk => char3[21][4].CLK
lcd_clk => char3[21][5].CLK
lcd_clk => char3[21][6].CLK
lcd_clk => char3[21][7].CLK
lcd_clk => char3[21][8].CLK
lcd_clk => char3[21][9].CLK
lcd_clk => char3[21][10].CLK
lcd_clk => char3[21][11].CLK
lcd_clk => char3[21][12].CLK
lcd_clk => char3[21][13].CLK
lcd_clk => char3[21][14].CLK
lcd_clk => char3[21][15].CLK
lcd_clk => char3[21][16].CLK
lcd_clk => char3[21][17].CLK
lcd_clk => char3[21][18].CLK
lcd_clk => char3[21][19].CLK
lcd_clk => char3[21][20].CLK
lcd_clk => char3[21][21].CLK
lcd_clk => char3[21][22].CLK
lcd_clk => char3[21][23].CLK
lcd_clk => char3[21][24].CLK
lcd_clk => char3[21][25].CLK
lcd_clk => char3[21][26].CLK
lcd_clk => char3[21][27].CLK
lcd_clk => char3[21][28].CLK
lcd_clk => char3[21][29].CLK
lcd_clk => char3[21][30].CLK
lcd_clk => char3[21][31].CLK
lcd_clk => char3[21][32].CLK
lcd_clk => char3[21][33].CLK
lcd_clk => char3[21][34].CLK
lcd_clk => char3[21][35].CLK
lcd_clk => char3[21][36].CLK
lcd_clk => char3[21][37].CLK
lcd_clk => char3[21][38].CLK
lcd_clk => char3[21][39].CLK
lcd_clk => char3[21][40].CLK
lcd_clk => char3[21][41].CLK
lcd_clk => char3[21][42].CLK
lcd_clk => char3[21][43].CLK
lcd_clk => char3[21][44].CLK
lcd_clk => char3[21][45].CLK
lcd_clk => char3[21][46].CLK
lcd_clk => char3[21][47].CLK
lcd_clk => char3[21][48].CLK
lcd_clk => char3[21][49].CLK
lcd_clk => char3[21][50].CLK
lcd_clk => char3[21][51].CLK
lcd_clk => char3[21][52].CLK
lcd_clk => char3[21][53].CLK
lcd_clk => char3[21][54].CLK
lcd_clk => char3[21][55].CLK
lcd_clk => char3[21][56].CLK
lcd_clk => char3[21][57].CLK
lcd_clk => char3[21][58].CLK
lcd_clk => char3[21][59].CLK
lcd_clk => char3[21][60].CLK
lcd_clk => char3[21][61].CLK
lcd_clk => char3[21][62].CLK
lcd_clk => char3[21][63].CLK
lcd_clk => char3[21][64].CLK
lcd_clk => char3[21][65].CLK
lcd_clk => char3[21][66].CLK
lcd_clk => char3[21][67].CLK
lcd_clk => char3[21][68].CLK
lcd_clk => char3[21][69].CLK
lcd_clk => char3[21][70].CLK
lcd_clk => char3[21][71].CLK
lcd_clk => char3[21][72].CLK
lcd_clk => char3[21][73].CLK
lcd_clk => char3[21][74].CLK
lcd_clk => char3[21][75].CLK
lcd_clk => char3[21][76].CLK
lcd_clk => char3[21][77].CLK
lcd_clk => char3[21][78].CLK
lcd_clk => char3[21][79].CLK
lcd_clk => char3[21][80].CLK
lcd_clk => char3[21][81].CLK
lcd_clk => char3[21][82].CLK
lcd_clk => char3[21][83].CLK
lcd_clk => char3[21][84].CLK
lcd_clk => char3[21][85].CLK
lcd_clk => char3[21][86].CLK
lcd_clk => char3[21][87].CLK
lcd_clk => char3[21][88].CLK
lcd_clk => char3[21][89].CLK
lcd_clk => char3[21][90].CLK
lcd_clk => char3[21][91].CLK
lcd_clk => char3[21][92].CLK
lcd_clk => char3[21][93].CLK
lcd_clk => char3[21][94].CLK
lcd_clk => char3[21][95].CLK
lcd_clk => char3[21][96].CLK
lcd_clk => char3[21][97].CLK
lcd_clk => char3[21][98].CLK
lcd_clk => char3[21][99].CLK
lcd_clk => char3[21][100].CLK
lcd_clk => char3[21][101].CLK
lcd_clk => char3[21][102].CLK
lcd_clk => char3[21][103].CLK
lcd_clk => char3[21][104].CLK
lcd_clk => char3[21][105].CLK
lcd_clk => char3[21][106].CLK
lcd_clk => char3[21][107].CLK
lcd_clk => char3[21][108].CLK
lcd_clk => char3[21][109].CLK
lcd_clk => char3[21][110].CLK
lcd_clk => char3[21][111].CLK
lcd_clk => char3[21][112].CLK
lcd_clk => char3[21][113].CLK
lcd_clk => char3[21][114].CLK
lcd_clk => char3[21][115].CLK
lcd_clk => char3[21][116].CLK
lcd_clk => char3[21][117].CLK
lcd_clk => char3[21][118].CLK
lcd_clk => char3[21][119].CLK
lcd_clk => char3[21][120].CLK
lcd_clk => char3[21][121].CLK
lcd_clk => char3[21][122].CLK
lcd_clk => char3[21][123].CLK
lcd_clk => char3[21][124].CLK
lcd_clk => char3[21][125].CLK
lcd_clk => char3[21][126].CLK
lcd_clk => char3[21][127].CLK
lcd_clk => char3[22][0].CLK
lcd_clk => char3[22][1].CLK
lcd_clk => char3[22][2].CLK
lcd_clk => char3[22][3].CLK
lcd_clk => char3[22][4].CLK
lcd_clk => char3[22][5].CLK
lcd_clk => char3[22][6].CLK
lcd_clk => char3[22][7].CLK
lcd_clk => char3[22][8].CLK
lcd_clk => char3[22][9].CLK
lcd_clk => char3[22][10].CLK
lcd_clk => char3[22][11].CLK
lcd_clk => char3[22][12].CLK
lcd_clk => char3[22][13].CLK
lcd_clk => char3[22][14].CLK
lcd_clk => char3[22][15].CLK
lcd_clk => char3[22][16].CLK
lcd_clk => char3[22][17].CLK
lcd_clk => char3[22][18].CLK
lcd_clk => char3[22][19].CLK
lcd_clk => char3[22][20].CLK
lcd_clk => char3[22][21].CLK
lcd_clk => char3[22][22].CLK
lcd_clk => char3[22][23].CLK
lcd_clk => char3[22][24].CLK
lcd_clk => char3[22][25].CLK
lcd_clk => char3[22][26].CLK
lcd_clk => char3[22][27].CLK
lcd_clk => char3[22][28].CLK
lcd_clk => char3[22][29].CLK
lcd_clk => char3[22][30].CLK
lcd_clk => char3[22][31].CLK
lcd_clk => char3[22][32].CLK
lcd_clk => char3[22][33].CLK
lcd_clk => char3[22][34].CLK
lcd_clk => char3[22][35].CLK
lcd_clk => char3[22][36].CLK
lcd_clk => char3[22][37].CLK
lcd_clk => char3[22][38].CLK
lcd_clk => char3[22][39].CLK
lcd_clk => char3[22][40].CLK
lcd_clk => char3[22][41].CLK
lcd_clk => char3[22][42].CLK
lcd_clk => char3[22][43].CLK
lcd_clk => char3[22][44].CLK
lcd_clk => char3[22][45].CLK
lcd_clk => char3[22][46].CLK
lcd_clk => char3[22][47].CLK
lcd_clk => char3[22][48].CLK
lcd_clk => char3[22][49].CLK
lcd_clk => char3[22][50].CLK
lcd_clk => char3[22][51].CLK
lcd_clk => char3[22][52].CLK
lcd_clk => char3[22][53].CLK
lcd_clk => char3[22][54].CLK
lcd_clk => char3[22][55].CLK
lcd_clk => char3[22][56].CLK
lcd_clk => char3[22][57].CLK
lcd_clk => char3[22][58].CLK
lcd_clk => char3[22][59].CLK
lcd_clk => char3[22][60].CLK
lcd_clk => char3[22][61].CLK
lcd_clk => char3[22][62].CLK
lcd_clk => char3[22][63].CLK
lcd_clk => char3[22][64].CLK
lcd_clk => char3[22][65].CLK
lcd_clk => char3[22][66].CLK
lcd_clk => char3[22][67].CLK
lcd_clk => char3[22][68].CLK
lcd_clk => char3[22][69].CLK
lcd_clk => char3[22][70].CLK
lcd_clk => char3[22][71].CLK
lcd_clk => char3[22][72].CLK
lcd_clk => char3[22][73].CLK
lcd_clk => char3[22][74].CLK
lcd_clk => char3[22][75].CLK
lcd_clk => char3[22][76].CLK
lcd_clk => char3[22][77].CLK
lcd_clk => char3[22][78].CLK
lcd_clk => char3[22][79].CLK
lcd_clk => char3[22][80].CLK
lcd_clk => char3[22][81].CLK
lcd_clk => char3[22][82].CLK
lcd_clk => char3[22][83].CLK
lcd_clk => char3[22][84].CLK
lcd_clk => char3[22][85].CLK
lcd_clk => char3[22][86].CLK
lcd_clk => char3[22][87].CLK
lcd_clk => char3[22][88].CLK
lcd_clk => char3[22][89].CLK
lcd_clk => char3[22][90].CLK
lcd_clk => char3[22][91].CLK
lcd_clk => char3[22][92].CLK
lcd_clk => char3[22][93].CLK
lcd_clk => char3[22][94].CLK
lcd_clk => char3[22][95].CLK
lcd_clk => char3[22][96].CLK
lcd_clk => char3[22][97].CLK
lcd_clk => char3[22][98].CLK
lcd_clk => char3[22][99].CLK
lcd_clk => char3[22][100].CLK
lcd_clk => char3[22][101].CLK
lcd_clk => char3[22][102].CLK
lcd_clk => char3[22][103].CLK
lcd_clk => char3[22][104].CLK
lcd_clk => char3[22][105].CLK
lcd_clk => char3[22][106].CLK
lcd_clk => char3[22][107].CLK
lcd_clk => char3[22][108].CLK
lcd_clk => char3[22][109].CLK
lcd_clk => char3[22][110].CLK
lcd_clk => char3[22][111].CLK
lcd_clk => char3[22][112].CLK
lcd_clk => char3[22][113].CLK
lcd_clk => char3[22][114].CLK
lcd_clk => char3[22][115].CLK
lcd_clk => char3[22][116].CLK
lcd_clk => char3[22][117].CLK
lcd_clk => char3[22][118].CLK
lcd_clk => char3[22][119].CLK
lcd_clk => char3[22][120].CLK
lcd_clk => char3[22][121].CLK
lcd_clk => char3[22][122].CLK
lcd_clk => char3[22][123].CLK
lcd_clk => char3[22][124].CLK
lcd_clk => char3[22][125].CLK
lcd_clk => char3[22][126].CLK
lcd_clk => char3[22][127].CLK
lcd_clk => char3[23][0].CLK
lcd_clk => char3[23][1].CLK
lcd_clk => char3[23][2].CLK
lcd_clk => char3[23][3].CLK
lcd_clk => char3[23][4].CLK
lcd_clk => char3[23][5].CLK
lcd_clk => char3[23][6].CLK
lcd_clk => char3[23][7].CLK
lcd_clk => char3[23][8].CLK
lcd_clk => char3[23][9].CLK
lcd_clk => char3[23][10].CLK
lcd_clk => char3[23][11].CLK
lcd_clk => char3[23][12].CLK
lcd_clk => char3[23][13].CLK
lcd_clk => char3[23][14].CLK
lcd_clk => char3[23][15].CLK
lcd_clk => char3[23][16].CLK
lcd_clk => char3[23][17].CLK
lcd_clk => char3[23][18].CLK
lcd_clk => char3[23][19].CLK
lcd_clk => char3[23][20].CLK
lcd_clk => char3[23][21].CLK
lcd_clk => char3[23][22].CLK
lcd_clk => char3[23][23].CLK
lcd_clk => char3[23][24].CLK
lcd_clk => char3[23][25].CLK
lcd_clk => char3[23][26].CLK
lcd_clk => char3[23][27].CLK
lcd_clk => char3[23][28].CLK
lcd_clk => char3[23][29].CLK
lcd_clk => char3[23][30].CLK
lcd_clk => char3[23][31].CLK
lcd_clk => char3[23][32].CLK
lcd_clk => char3[23][33].CLK
lcd_clk => char3[23][34].CLK
lcd_clk => char3[23][35].CLK
lcd_clk => char3[23][36].CLK
lcd_clk => char3[23][37].CLK
lcd_clk => char3[23][38].CLK
lcd_clk => char3[23][39].CLK
lcd_clk => char3[23][40].CLK
lcd_clk => char3[23][41].CLK
lcd_clk => char3[23][42].CLK
lcd_clk => char3[23][43].CLK
lcd_clk => char3[23][44].CLK
lcd_clk => char3[23][45].CLK
lcd_clk => char3[23][46].CLK
lcd_clk => char3[23][47].CLK
lcd_clk => char3[23][48].CLK
lcd_clk => char3[23][49].CLK
lcd_clk => char3[23][50].CLK
lcd_clk => char3[23][51].CLK
lcd_clk => char3[23][52].CLK
lcd_clk => char3[23][53].CLK
lcd_clk => char3[23][54].CLK
lcd_clk => char3[23][55].CLK
lcd_clk => char3[23][56].CLK
lcd_clk => char3[23][57].CLK
lcd_clk => char3[23][58].CLK
lcd_clk => char3[23][59].CLK
lcd_clk => char3[23][60].CLK
lcd_clk => char3[23][61].CLK
lcd_clk => char3[23][62].CLK
lcd_clk => char3[23][63].CLK
lcd_clk => char3[23][64].CLK
lcd_clk => char3[23][65].CLK
lcd_clk => char3[23][66].CLK
lcd_clk => char3[23][67].CLK
lcd_clk => char3[23][68].CLK
lcd_clk => char3[23][69].CLK
lcd_clk => char3[23][70].CLK
lcd_clk => char3[23][71].CLK
lcd_clk => char3[23][72].CLK
lcd_clk => char3[23][73].CLK
lcd_clk => char3[23][74].CLK
lcd_clk => char3[23][75].CLK
lcd_clk => char3[23][76].CLK
lcd_clk => char3[23][77].CLK
lcd_clk => char3[23][78].CLK
lcd_clk => char3[23][79].CLK
lcd_clk => char3[23][80].CLK
lcd_clk => char3[23][81].CLK
lcd_clk => char3[23][82].CLK
lcd_clk => char3[23][83].CLK
lcd_clk => char3[23][84].CLK
lcd_clk => char3[23][85].CLK
lcd_clk => char3[23][86].CLK
lcd_clk => char3[23][87].CLK
lcd_clk => char3[23][88].CLK
lcd_clk => char3[23][89].CLK
lcd_clk => char3[23][90].CLK
lcd_clk => char3[23][91].CLK
lcd_clk => char3[23][92].CLK
lcd_clk => char3[23][93].CLK
lcd_clk => char3[23][94].CLK
lcd_clk => char3[23][95].CLK
lcd_clk => char3[23][96].CLK
lcd_clk => char3[23][97].CLK
lcd_clk => char3[23][98].CLK
lcd_clk => char3[23][99].CLK
lcd_clk => char3[23][100].CLK
lcd_clk => char3[23][101].CLK
lcd_clk => char3[23][102].CLK
lcd_clk => char3[23][103].CLK
lcd_clk => char3[23][104].CLK
lcd_clk => char3[23][105].CLK
lcd_clk => char3[23][106].CLK
lcd_clk => char3[23][107].CLK
lcd_clk => char3[23][108].CLK
lcd_clk => char3[23][109].CLK
lcd_clk => char3[23][110].CLK
lcd_clk => char3[23][111].CLK
lcd_clk => char3[23][112].CLK
lcd_clk => char3[23][113].CLK
lcd_clk => char3[23][114].CLK
lcd_clk => char3[23][115].CLK
lcd_clk => char3[23][116].CLK
lcd_clk => char3[23][117].CLK
lcd_clk => char3[23][118].CLK
lcd_clk => char3[23][119].CLK
lcd_clk => char3[23][120].CLK
lcd_clk => char3[23][121].CLK
lcd_clk => char3[23][122].CLK
lcd_clk => char3[23][123].CLK
lcd_clk => char3[23][124].CLK
lcd_clk => char3[23][125].CLK
lcd_clk => char3[23][126].CLK
lcd_clk => char3[23][127].CLK
lcd_clk => char3[24][0].CLK
lcd_clk => char3[24][1].CLK
lcd_clk => char3[24][2].CLK
lcd_clk => char3[24][3].CLK
lcd_clk => char3[24][4].CLK
lcd_clk => char3[24][5].CLK
lcd_clk => char3[24][6].CLK
lcd_clk => char3[24][7].CLK
lcd_clk => char3[24][8].CLK
lcd_clk => char3[24][9].CLK
lcd_clk => char3[24][10].CLK
lcd_clk => char3[24][11].CLK
lcd_clk => char3[24][12].CLK
lcd_clk => char3[24][13].CLK
lcd_clk => char3[24][14].CLK
lcd_clk => char3[24][15].CLK
lcd_clk => char3[24][16].CLK
lcd_clk => char3[24][17].CLK
lcd_clk => char3[24][18].CLK
lcd_clk => char3[24][19].CLK
lcd_clk => char3[24][20].CLK
lcd_clk => char3[24][21].CLK
lcd_clk => char3[24][22].CLK
lcd_clk => char3[24][23].CLK
lcd_clk => char3[24][24].CLK
lcd_clk => char3[24][25].CLK
lcd_clk => char3[24][26].CLK
lcd_clk => char3[24][27].CLK
lcd_clk => char3[24][28].CLK
lcd_clk => char3[24][29].CLK
lcd_clk => char3[24][30].CLK
lcd_clk => char3[24][31].CLK
lcd_clk => char3[24][32].CLK
lcd_clk => char3[24][33].CLK
lcd_clk => char3[24][34].CLK
lcd_clk => char3[24][35].CLK
lcd_clk => char3[24][36].CLK
lcd_clk => char3[24][37].CLK
lcd_clk => char3[24][38].CLK
lcd_clk => char3[24][39].CLK
lcd_clk => char3[24][40].CLK
lcd_clk => char3[24][41].CLK
lcd_clk => char3[24][42].CLK
lcd_clk => char3[24][43].CLK
lcd_clk => char3[24][44].CLK
lcd_clk => char3[24][45].CLK
lcd_clk => char3[24][46].CLK
lcd_clk => char3[24][47].CLK
lcd_clk => char3[24][48].CLK
lcd_clk => char3[24][49].CLK
lcd_clk => char3[24][50].CLK
lcd_clk => char3[24][51].CLK
lcd_clk => char3[24][52].CLK
lcd_clk => char3[24][53].CLK
lcd_clk => char3[24][54].CLK
lcd_clk => char3[24][55].CLK
lcd_clk => char3[24][56].CLK
lcd_clk => char3[24][57].CLK
lcd_clk => char3[24][58].CLK
lcd_clk => char3[24][59].CLK
lcd_clk => char3[24][60].CLK
lcd_clk => char3[24][61].CLK
lcd_clk => char3[24][62].CLK
lcd_clk => char3[24][63].CLK
lcd_clk => char3[24][64].CLK
lcd_clk => char3[24][65].CLK
lcd_clk => char3[24][66].CLK
lcd_clk => char3[24][67].CLK
lcd_clk => char3[24][68].CLK
lcd_clk => char3[24][69].CLK
lcd_clk => char3[24][70].CLK
lcd_clk => char3[24][71].CLK
lcd_clk => char3[24][72].CLK
lcd_clk => char3[24][73].CLK
lcd_clk => char3[24][74].CLK
lcd_clk => char3[24][75].CLK
lcd_clk => char3[24][76].CLK
lcd_clk => char3[24][77].CLK
lcd_clk => char3[24][78].CLK
lcd_clk => char3[24][79].CLK
lcd_clk => char3[24][80].CLK
lcd_clk => char3[24][81].CLK
lcd_clk => char3[24][82].CLK
lcd_clk => char3[24][83].CLK
lcd_clk => char3[24][84].CLK
lcd_clk => char3[24][85].CLK
lcd_clk => char3[24][86].CLK
lcd_clk => char3[24][87].CLK
lcd_clk => char3[24][88].CLK
lcd_clk => char3[24][89].CLK
lcd_clk => char3[24][90].CLK
lcd_clk => char3[24][91].CLK
lcd_clk => char3[24][92].CLK
lcd_clk => char3[24][93].CLK
lcd_clk => char3[24][94].CLK
lcd_clk => char3[24][95].CLK
lcd_clk => char3[24][96].CLK
lcd_clk => char3[24][97].CLK
lcd_clk => char3[24][98].CLK
lcd_clk => char3[24][99].CLK
lcd_clk => char3[24][100].CLK
lcd_clk => char3[24][101].CLK
lcd_clk => char3[24][102].CLK
lcd_clk => char3[24][103].CLK
lcd_clk => char3[24][104].CLK
lcd_clk => char3[24][105].CLK
lcd_clk => char3[24][106].CLK
lcd_clk => char3[24][107].CLK
lcd_clk => char3[24][108].CLK
lcd_clk => char3[24][109].CLK
lcd_clk => char3[24][110].CLK
lcd_clk => char3[24][111].CLK
lcd_clk => char3[24][112].CLK
lcd_clk => char3[24][113].CLK
lcd_clk => char3[24][114].CLK
lcd_clk => char3[24][115].CLK
lcd_clk => char3[24][116].CLK
lcd_clk => char3[24][117].CLK
lcd_clk => char3[24][118].CLK
lcd_clk => char3[24][119].CLK
lcd_clk => char3[24][120].CLK
lcd_clk => char3[24][121].CLK
lcd_clk => char3[24][122].CLK
lcd_clk => char3[24][123].CLK
lcd_clk => char3[24][124].CLK
lcd_clk => char3[24][125].CLK
lcd_clk => char3[24][126].CLK
lcd_clk => char3[24][127].CLK
lcd_clk => char3[25][0].CLK
lcd_clk => char3[25][1].CLK
lcd_clk => char3[25][2].CLK
lcd_clk => char3[25][3].CLK
lcd_clk => char3[25][4].CLK
lcd_clk => char3[25][5].CLK
lcd_clk => char3[25][6].CLK
lcd_clk => char3[25][7].CLK
lcd_clk => char3[25][8].CLK
lcd_clk => char3[25][9].CLK
lcd_clk => char3[25][10].CLK
lcd_clk => char3[25][11].CLK
lcd_clk => char3[25][12].CLK
lcd_clk => char3[25][13].CLK
lcd_clk => char3[25][14].CLK
lcd_clk => char3[25][15].CLK
lcd_clk => char3[25][16].CLK
lcd_clk => char3[25][17].CLK
lcd_clk => char3[25][18].CLK
lcd_clk => char3[25][19].CLK
lcd_clk => char3[25][20].CLK
lcd_clk => char3[25][21].CLK
lcd_clk => char3[25][22].CLK
lcd_clk => char3[25][23].CLK
lcd_clk => char3[25][24].CLK
lcd_clk => char3[25][25].CLK
lcd_clk => char3[25][26].CLK
lcd_clk => char3[25][27].CLK
lcd_clk => char3[25][28].CLK
lcd_clk => char3[25][29].CLK
lcd_clk => char3[25][30].CLK
lcd_clk => char3[25][31].CLK
lcd_clk => char3[25][32].CLK
lcd_clk => char3[25][33].CLK
lcd_clk => char3[25][34].CLK
lcd_clk => char3[25][35].CLK
lcd_clk => char3[25][36].CLK
lcd_clk => char3[25][37].CLK
lcd_clk => char3[25][38].CLK
lcd_clk => char3[25][39].CLK
lcd_clk => char3[25][40].CLK
lcd_clk => char3[25][41].CLK
lcd_clk => char3[25][42].CLK
lcd_clk => char3[25][43].CLK
lcd_clk => char3[25][44].CLK
lcd_clk => char3[25][45].CLK
lcd_clk => char3[25][46].CLK
lcd_clk => char3[25][47].CLK
lcd_clk => char3[25][48].CLK
lcd_clk => char3[25][49].CLK
lcd_clk => char3[25][50].CLK
lcd_clk => char3[25][51].CLK
lcd_clk => char3[25][52].CLK
lcd_clk => char3[25][53].CLK
lcd_clk => char3[25][54].CLK
lcd_clk => char3[25][55].CLK
lcd_clk => char3[25][56].CLK
lcd_clk => char3[25][57].CLK
lcd_clk => char3[25][58].CLK
lcd_clk => char3[25][59].CLK
lcd_clk => char3[25][60].CLK
lcd_clk => char3[25][61].CLK
lcd_clk => char3[25][62].CLK
lcd_clk => char3[25][63].CLK
lcd_clk => char3[25][64].CLK
lcd_clk => char3[25][65].CLK
lcd_clk => char3[25][66].CLK
lcd_clk => char3[25][67].CLK
lcd_clk => char3[25][68].CLK
lcd_clk => char3[25][69].CLK
lcd_clk => char3[25][70].CLK
lcd_clk => char3[25][71].CLK
lcd_clk => char3[25][72].CLK
lcd_clk => char3[25][73].CLK
lcd_clk => char3[25][74].CLK
lcd_clk => char3[25][75].CLK
lcd_clk => char3[25][76].CLK
lcd_clk => char3[25][77].CLK
lcd_clk => char3[25][78].CLK
lcd_clk => char3[25][79].CLK
lcd_clk => char3[25][80].CLK
lcd_clk => char3[25][81].CLK
lcd_clk => char3[25][82].CLK
lcd_clk => char3[25][83].CLK
lcd_clk => char3[25][84].CLK
lcd_clk => char3[25][85].CLK
lcd_clk => char3[25][86].CLK
lcd_clk => char3[25][87].CLK
lcd_clk => char3[25][88].CLK
lcd_clk => char3[25][89].CLK
lcd_clk => char3[25][90].CLK
lcd_clk => char3[25][91].CLK
lcd_clk => char3[25][92].CLK
lcd_clk => char3[25][93].CLK
lcd_clk => char3[25][94].CLK
lcd_clk => char3[25][95].CLK
lcd_clk => char3[25][96].CLK
lcd_clk => char3[25][97].CLK
lcd_clk => char3[25][98].CLK
lcd_clk => char3[25][99].CLK
lcd_clk => char3[25][100].CLK
lcd_clk => char3[25][101].CLK
lcd_clk => char3[25][102].CLK
lcd_clk => char3[25][103].CLK
lcd_clk => char3[25][104].CLK
lcd_clk => char3[25][105].CLK
lcd_clk => char3[25][106].CLK
lcd_clk => char3[25][107].CLK
lcd_clk => char3[25][108].CLK
lcd_clk => char3[25][109].CLK
lcd_clk => char3[25][110].CLK
lcd_clk => char3[25][111].CLK
lcd_clk => char3[25][112].CLK
lcd_clk => char3[25][113].CLK
lcd_clk => char3[25][114].CLK
lcd_clk => char3[25][115].CLK
lcd_clk => char3[25][116].CLK
lcd_clk => char3[25][117].CLK
lcd_clk => char3[25][118].CLK
lcd_clk => char3[25][119].CLK
lcd_clk => char3[25][120].CLK
lcd_clk => char3[25][121].CLK
lcd_clk => char3[25][122].CLK
lcd_clk => char3[25][123].CLK
lcd_clk => char3[25][124].CLK
lcd_clk => char3[25][125].CLK
lcd_clk => char3[25][126].CLK
lcd_clk => char3[25][127].CLK
lcd_clk => char3[26][0].CLK
lcd_clk => char3[26][1].CLK
lcd_clk => char3[26][2].CLK
lcd_clk => char3[26][3].CLK
lcd_clk => char3[26][4].CLK
lcd_clk => char3[26][5].CLK
lcd_clk => char3[26][6].CLK
lcd_clk => char3[26][7].CLK
lcd_clk => char3[26][8].CLK
lcd_clk => char3[26][9].CLK
lcd_clk => char3[26][10].CLK
lcd_clk => char3[26][11].CLK
lcd_clk => char3[26][12].CLK
lcd_clk => char3[26][13].CLK
lcd_clk => char3[26][14].CLK
lcd_clk => char3[26][15].CLK
lcd_clk => char3[26][16].CLK
lcd_clk => char3[26][17].CLK
lcd_clk => char3[26][18].CLK
lcd_clk => char3[26][19].CLK
lcd_clk => char3[26][20].CLK
lcd_clk => char3[26][21].CLK
lcd_clk => char3[26][22].CLK
lcd_clk => char3[26][23].CLK
lcd_clk => char3[26][24].CLK
lcd_clk => char3[26][25].CLK
lcd_clk => char3[26][26].CLK
lcd_clk => char3[26][27].CLK
lcd_clk => char3[26][28].CLK
lcd_clk => char3[26][29].CLK
lcd_clk => char3[26][30].CLK
lcd_clk => char3[26][31].CLK
lcd_clk => char3[26][32].CLK
lcd_clk => char3[26][33].CLK
lcd_clk => char3[26][34].CLK
lcd_clk => char3[26][35].CLK
lcd_clk => char3[26][36].CLK
lcd_clk => char3[26][37].CLK
lcd_clk => char3[26][38].CLK
lcd_clk => char3[26][39].CLK
lcd_clk => char3[26][40].CLK
lcd_clk => char3[26][41].CLK
lcd_clk => char3[26][42].CLK
lcd_clk => char3[26][43].CLK
lcd_clk => char3[26][44].CLK
lcd_clk => char3[26][45].CLK
lcd_clk => char3[26][46].CLK
lcd_clk => char3[26][47].CLK
lcd_clk => char3[26][48].CLK
lcd_clk => char3[26][49].CLK
lcd_clk => char3[26][50].CLK
lcd_clk => char3[26][51].CLK
lcd_clk => char3[26][52].CLK
lcd_clk => char3[26][53].CLK
lcd_clk => char3[26][54].CLK
lcd_clk => char3[26][55].CLK
lcd_clk => char3[26][56].CLK
lcd_clk => char3[26][57].CLK
lcd_clk => char3[26][58].CLK
lcd_clk => char3[26][59].CLK
lcd_clk => char3[26][60].CLK
lcd_clk => char3[26][61].CLK
lcd_clk => char3[26][62].CLK
lcd_clk => char3[26][63].CLK
lcd_clk => char3[26][64].CLK
lcd_clk => char3[26][65].CLK
lcd_clk => char3[26][66].CLK
lcd_clk => char3[26][67].CLK
lcd_clk => char3[26][68].CLK
lcd_clk => char3[26][69].CLK
lcd_clk => char3[26][70].CLK
lcd_clk => char3[26][71].CLK
lcd_clk => char3[26][72].CLK
lcd_clk => char3[26][73].CLK
lcd_clk => char3[26][74].CLK
lcd_clk => char3[26][75].CLK
lcd_clk => char3[26][76].CLK
lcd_clk => char3[26][77].CLK
lcd_clk => char3[26][78].CLK
lcd_clk => char3[26][79].CLK
lcd_clk => char3[26][80].CLK
lcd_clk => char3[26][81].CLK
lcd_clk => char3[26][82].CLK
lcd_clk => char3[26][83].CLK
lcd_clk => char3[26][84].CLK
lcd_clk => char3[26][85].CLK
lcd_clk => char3[26][86].CLK
lcd_clk => char3[26][87].CLK
lcd_clk => char3[26][88].CLK
lcd_clk => char3[26][89].CLK
lcd_clk => char3[26][90].CLK
lcd_clk => char3[26][91].CLK
lcd_clk => char3[26][92].CLK
lcd_clk => char3[26][93].CLK
lcd_clk => char3[26][94].CLK
lcd_clk => char3[26][95].CLK
lcd_clk => char3[26][96].CLK
lcd_clk => char3[26][97].CLK
lcd_clk => char3[26][98].CLK
lcd_clk => char3[26][99].CLK
lcd_clk => char3[26][100].CLK
lcd_clk => char3[26][101].CLK
lcd_clk => char3[26][102].CLK
lcd_clk => char3[26][103].CLK
lcd_clk => char3[26][104].CLK
lcd_clk => char3[26][105].CLK
lcd_clk => char3[26][106].CLK
lcd_clk => char3[26][107].CLK
lcd_clk => char3[26][108].CLK
lcd_clk => char3[26][109].CLK
lcd_clk => char3[26][110].CLK
lcd_clk => char3[26][111].CLK
lcd_clk => char3[26][112].CLK
lcd_clk => char3[26][113].CLK
lcd_clk => char3[26][114].CLK
lcd_clk => char3[26][115].CLK
lcd_clk => char3[26][116].CLK
lcd_clk => char3[26][117].CLK
lcd_clk => char3[26][118].CLK
lcd_clk => char3[26][119].CLK
lcd_clk => char3[26][120].CLK
lcd_clk => char3[26][121].CLK
lcd_clk => char3[26][122].CLK
lcd_clk => char3[26][123].CLK
lcd_clk => char3[26][124].CLK
lcd_clk => char3[26][125].CLK
lcd_clk => char3[26][126].CLK
lcd_clk => char3[26][127].CLK
lcd_clk => char3[27][0].CLK
lcd_clk => char3[27][1].CLK
lcd_clk => char3[27][2].CLK
lcd_clk => char3[27][3].CLK
lcd_clk => char3[27][4].CLK
lcd_clk => char3[27][5].CLK
lcd_clk => char3[27][6].CLK
lcd_clk => char3[27][7].CLK
lcd_clk => char3[27][8].CLK
lcd_clk => char3[27][9].CLK
lcd_clk => char3[27][10].CLK
lcd_clk => char3[27][11].CLK
lcd_clk => char3[27][12].CLK
lcd_clk => char3[27][13].CLK
lcd_clk => char3[27][14].CLK
lcd_clk => char3[27][15].CLK
lcd_clk => char3[27][16].CLK
lcd_clk => char3[27][17].CLK
lcd_clk => char3[27][18].CLK
lcd_clk => char3[27][19].CLK
lcd_clk => char3[27][20].CLK
lcd_clk => char3[27][21].CLK
lcd_clk => char3[27][22].CLK
lcd_clk => char3[27][23].CLK
lcd_clk => char3[27][24].CLK
lcd_clk => char3[27][25].CLK
lcd_clk => char3[27][26].CLK
lcd_clk => char3[27][27].CLK
lcd_clk => char3[27][28].CLK
lcd_clk => char3[27][29].CLK
lcd_clk => char3[27][30].CLK
lcd_clk => char3[27][31].CLK
lcd_clk => char3[27][32].CLK
lcd_clk => char3[27][33].CLK
lcd_clk => char3[27][34].CLK
lcd_clk => char3[27][35].CLK
lcd_clk => char3[27][36].CLK
lcd_clk => char3[27][37].CLK
lcd_clk => char3[27][38].CLK
lcd_clk => char3[27][39].CLK
lcd_clk => char3[27][40].CLK
lcd_clk => char3[27][41].CLK
lcd_clk => char3[27][42].CLK
lcd_clk => char3[27][43].CLK
lcd_clk => char3[27][44].CLK
lcd_clk => char3[27][45].CLK
lcd_clk => char3[27][46].CLK
lcd_clk => char3[27][47].CLK
lcd_clk => char3[27][48].CLK
lcd_clk => char3[27][49].CLK
lcd_clk => char3[27][50].CLK
lcd_clk => char3[27][51].CLK
lcd_clk => char3[27][52].CLK
lcd_clk => char3[27][53].CLK
lcd_clk => char3[27][54].CLK
lcd_clk => char3[27][55].CLK
lcd_clk => char3[27][56].CLK
lcd_clk => char3[27][57].CLK
lcd_clk => char3[27][58].CLK
lcd_clk => char3[27][59].CLK
lcd_clk => char3[27][60].CLK
lcd_clk => char3[27][61].CLK
lcd_clk => char3[27][62].CLK
lcd_clk => char3[27][63].CLK
lcd_clk => char3[27][64].CLK
lcd_clk => char3[27][65].CLK
lcd_clk => char3[27][66].CLK
lcd_clk => char3[27][67].CLK
lcd_clk => char3[27][68].CLK
lcd_clk => char3[27][69].CLK
lcd_clk => char3[27][70].CLK
lcd_clk => char3[27][71].CLK
lcd_clk => char3[27][72].CLK
lcd_clk => char3[27][73].CLK
lcd_clk => char3[27][74].CLK
lcd_clk => char3[27][75].CLK
lcd_clk => char3[27][76].CLK
lcd_clk => char3[27][77].CLK
lcd_clk => char3[27][78].CLK
lcd_clk => char3[27][79].CLK
lcd_clk => char3[27][80].CLK
lcd_clk => char3[27][81].CLK
lcd_clk => char3[27][82].CLK
lcd_clk => char3[27][83].CLK
lcd_clk => char3[27][84].CLK
lcd_clk => char3[27][85].CLK
lcd_clk => char3[27][86].CLK
lcd_clk => char3[27][87].CLK
lcd_clk => char3[27][88].CLK
lcd_clk => char3[27][89].CLK
lcd_clk => char3[27][90].CLK
lcd_clk => char3[27][91].CLK
lcd_clk => char3[27][92].CLK
lcd_clk => char3[27][93].CLK
lcd_clk => char3[27][94].CLK
lcd_clk => char3[27][95].CLK
lcd_clk => char3[27][96].CLK
lcd_clk => char3[27][97].CLK
lcd_clk => char3[27][98].CLK
lcd_clk => char3[27][99].CLK
lcd_clk => char3[27][100].CLK
lcd_clk => char3[27][101].CLK
lcd_clk => char3[27][102].CLK
lcd_clk => char3[27][103].CLK
lcd_clk => char3[27][104].CLK
lcd_clk => char3[27][105].CLK
lcd_clk => char3[27][106].CLK
lcd_clk => char3[27][107].CLK
lcd_clk => char3[27][108].CLK
lcd_clk => char3[27][109].CLK
lcd_clk => char3[27][110].CLK
lcd_clk => char3[27][111].CLK
lcd_clk => char3[27][112].CLK
lcd_clk => char3[27][113].CLK
lcd_clk => char3[27][114].CLK
lcd_clk => char3[27][115].CLK
lcd_clk => char3[27][116].CLK
lcd_clk => char3[27][117].CLK
lcd_clk => char3[27][118].CLK
lcd_clk => char3[27][119].CLK
lcd_clk => char3[27][120].CLK
lcd_clk => char3[27][121].CLK
lcd_clk => char3[27][122].CLK
lcd_clk => char3[27][123].CLK
lcd_clk => char3[27][124].CLK
lcd_clk => char3[27][125].CLK
lcd_clk => char3[27][126].CLK
lcd_clk => char3[27][127].CLK
lcd_clk => char3[28][0].CLK
lcd_clk => char3[28][1].CLK
lcd_clk => char3[28][2].CLK
lcd_clk => char3[28][3].CLK
lcd_clk => char3[28][4].CLK
lcd_clk => char3[28][5].CLK
lcd_clk => char3[28][6].CLK
lcd_clk => char3[28][7].CLK
lcd_clk => char3[28][8].CLK
lcd_clk => char3[28][9].CLK
lcd_clk => char3[28][10].CLK
lcd_clk => char3[28][11].CLK
lcd_clk => char3[28][12].CLK
lcd_clk => char3[28][13].CLK
lcd_clk => char3[28][14].CLK
lcd_clk => char3[28][15].CLK
lcd_clk => char3[28][16].CLK
lcd_clk => char3[28][17].CLK
lcd_clk => char3[28][18].CLK
lcd_clk => char3[28][19].CLK
lcd_clk => char3[28][20].CLK
lcd_clk => char3[28][21].CLK
lcd_clk => char3[28][22].CLK
lcd_clk => char3[28][23].CLK
lcd_clk => char3[28][24].CLK
lcd_clk => char3[28][25].CLK
lcd_clk => char3[28][26].CLK
lcd_clk => char3[28][27].CLK
lcd_clk => char3[28][28].CLK
lcd_clk => char3[28][29].CLK
lcd_clk => char3[28][30].CLK
lcd_clk => char3[28][31].CLK
lcd_clk => char3[28][32].CLK
lcd_clk => char3[28][33].CLK
lcd_clk => char3[28][34].CLK
lcd_clk => char3[28][35].CLK
lcd_clk => char3[28][36].CLK
lcd_clk => char3[28][37].CLK
lcd_clk => char3[28][38].CLK
lcd_clk => char3[28][39].CLK
lcd_clk => char3[28][40].CLK
lcd_clk => char3[28][41].CLK
lcd_clk => char3[28][42].CLK
lcd_clk => char3[28][43].CLK
lcd_clk => char3[28][44].CLK
lcd_clk => char3[28][45].CLK
lcd_clk => char3[28][46].CLK
lcd_clk => char3[28][47].CLK
lcd_clk => char3[28][48].CLK
lcd_clk => char3[28][49].CLK
lcd_clk => char3[28][50].CLK
lcd_clk => char3[28][51].CLK
lcd_clk => char3[28][52].CLK
lcd_clk => char3[28][53].CLK
lcd_clk => char3[28][54].CLK
lcd_clk => char3[28][55].CLK
lcd_clk => char3[28][56].CLK
lcd_clk => char3[28][57].CLK
lcd_clk => char3[28][58].CLK
lcd_clk => char3[28][59].CLK
lcd_clk => char3[28][60].CLK
lcd_clk => char3[28][61].CLK
lcd_clk => char3[28][62].CLK
lcd_clk => char3[28][63].CLK
lcd_clk => char3[28][64].CLK
lcd_clk => char3[28][65].CLK
lcd_clk => char3[28][66].CLK
lcd_clk => char3[28][67].CLK
lcd_clk => char3[28][68].CLK
lcd_clk => char3[28][69].CLK
lcd_clk => char3[28][70].CLK
lcd_clk => char3[28][71].CLK
lcd_clk => char3[28][72].CLK
lcd_clk => char3[28][73].CLK
lcd_clk => char3[28][74].CLK
lcd_clk => char3[28][75].CLK
lcd_clk => char3[28][76].CLK
lcd_clk => char3[28][77].CLK
lcd_clk => char3[28][78].CLK
lcd_clk => char3[28][79].CLK
lcd_clk => char3[28][80].CLK
lcd_clk => char3[28][81].CLK
lcd_clk => char3[28][82].CLK
lcd_clk => char3[28][83].CLK
lcd_clk => char3[28][84].CLK
lcd_clk => char3[28][85].CLK
lcd_clk => char3[28][86].CLK
lcd_clk => char3[28][87].CLK
lcd_clk => char3[28][88].CLK
lcd_clk => char3[28][89].CLK
lcd_clk => char3[28][90].CLK
lcd_clk => char3[28][91].CLK
lcd_clk => char3[28][92].CLK
lcd_clk => char3[28][93].CLK
lcd_clk => char3[28][94].CLK
lcd_clk => char3[28][95].CLK
lcd_clk => char3[28][96].CLK
lcd_clk => char3[28][97].CLK
lcd_clk => char3[28][98].CLK
lcd_clk => char3[28][99].CLK
lcd_clk => char3[28][100].CLK
lcd_clk => char3[28][101].CLK
lcd_clk => char3[28][102].CLK
lcd_clk => char3[28][103].CLK
lcd_clk => char3[28][104].CLK
lcd_clk => char3[28][105].CLK
lcd_clk => char3[28][106].CLK
lcd_clk => char3[28][107].CLK
lcd_clk => char3[28][108].CLK
lcd_clk => char3[28][109].CLK
lcd_clk => char3[28][110].CLK
lcd_clk => char3[28][111].CLK
lcd_clk => char3[28][112].CLK
lcd_clk => char3[28][113].CLK
lcd_clk => char3[28][114].CLK
lcd_clk => char3[28][115].CLK
lcd_clk => char3[28][116].CLK
lcd_clk => char3[28][117].CLK
lcd_clk => char3[28][118].CLK
lcd_clk => char3[28][119].CLK
lcd_clk => char3[28][120].CLK
lcd_clk => char3[28][121].CLK
lcd_clk => char3[28][122].CLK
lcd_clk => char3[28][123].CLK
lcd_clk => char3[28][124].CLK
lcd_clk => char3[28][125].CLK
lcd_clk => char3[28][126].CLK
lcd_clk => char3[28][127].CLK
lcd_clk => char3[29][0].CLK
lcd_clk => char3[29][1].CLK
lcd_clk => char3[29][2].CLK
lcd_clk => char3[29][3].CLK
lcd_clk => char3[29][4].CLK
lcd_clk => char3[29][5].CLK
lcd_clk => char3[29][6].CLK
lcd_clk => char3[29][7].CLK
lcd_clk => char3[29][8].CLK
lcd_clk => char3[29][9].CLK
lcd_clk => char3[29][10].CLK
lcd_clk => char3[29][11].CLK
lcd_clk => char3[29][12].CLK
lcd_clk => char3[29][13].CLK
lcd_clk => char3[29][14].CLK
lcd_clk => char3[29][15].CLK
lcd_clk => char3[29][16].CLK
lcd_clk => char3[29][17].CLK
lcd_clk => char3[29][18].CLK
lcd_clk => char3[29][19].CLK
lcd_clk => char3[29][20].CLK
lcd_clk => char3[29][21].CLK
lcd_clk => char3[29][22].CLK
lcd_clk => char3[29][23].CLK
lcd_clk => char3[29][24].CLK
lcd_clk => char3[29][25].CLK
lcd_clk => char3[29][26].CLK
lcd_clk => char3[29][27].CLK
lcd_clk => char3[29][28].CLK
lcd_clk => char3[29][29].CLK
lcd_clk => char3[29][30].CLK
lcd_clk => char3[29][31].CLK
lcd_clk => char3[29][32].CLK
lcd_clk => char3[29][33].CLK
lcd_clk => char3[29][34].CLK
lcd_clk => char3[29][35].CLK
lcd_clk => char3[29][36].CLK
lcd_clk => char3[29][37].CLK
lcd_clk => char3[29][38].CLK
lcd_clk => char3[29][39].CLK
lcd_clk => char3[29][40].CLK
lcd_clk => char3[29][41].CLK
lcd_clk => char3[29][42].CLK
lcd_clk => char3[29][43].CLK
lcd_clk => char3[29][44].CLK
lcd_clk => char3[29][45].CLK
lcd_clk => char3[29][46].CLK
lcd_clk => char3[29][47].CLK
lcd_clk => char3[29][48].CLK
lcd_clk => char3[29][49].CLK
lcd_clk => char3[29][50].CLK
lcd_clk => char3[29][51].CLK
lcd_clk => char3[29][52].CLK
lcd_clk => char3[29][53].CLK
lcd_clk => char3[29][54].CLK
lcd_clk => char3[29][55].CLK
lcd_clk => char3[29][56].CLK
lcd_clk => char3[29][57].CLK
lcd_clk => char3[29][58].CLK
lcd_clk => char3[29][59].CLK
lcd_clk => char3[29][60].CLK
lcd_clk => char3[29][61].CLK
lcd_clk => char3[29][62].CLK
lcd_clk => char3[29][63].CLK
lcd_clk => char3[29][64].CLK
lcd_clk => char3[29][65].CLK
lcd_clk => char3[29][66].CLK
lcd_clk => char3[29][67].CLK
lcd_clk => char3[29][68].CLK
lcd_clk => char3[29][69].CLK
lcd_clk => char3[29][70].CLK
lcd_clk => char3[29][71].CLK
lcd_clk => char3[29][72].CLK
lcd_clk => char3[29][73].CLK
lcd_clk => char3[29][74].CLK
lcd_clk => char3[29][75].CLK
lcd_clk => char3[29][76].CLK
lcd_clk => char3[29][77].CLK
lcd_clk => char3[29][78].CLK
lcd_clk => char3[29][79].CLK
lcd_clk => char3[29][80].CLK
lcd_clk => char3[29][81].CLK
lcd_clk => char3[29][82].CLK
lcd_clk => char3[29][83].CLK
lcd_clk => char3[29][84].CLK
lcd_clk => char3[29][85].CLK
lcd_clk => char3[29][86].CLK
lcd_clk => char3[29][87].CLK
lcd_clk => char3[29][88].CLK
lcd_clk => char3[29][89].CLK
lcd_clk => char3[29][90].CLK
lcd_clk => char3[29][91].CLK
lcd_clk => char3[29][92].CLK
lcd_clk => char3[29][93].CLK
lcd_clk => char3[29][94].CLK
lcd_clk => char3[29][95].CLK
lcd_clk => char3[29][96].CLK
lcd_clk => char3[29][97].CLK
lcd_clk => char3[29][98].CLK
lcd_clk => char3[29][99].CLK
lcd_clk => char3[29][100].CLK
lcd_clk => char3[29][101].CLK
lcd_clk => char3[29][102].CLK
lcd_clk => char3[29][103].CLK
lcd_clk => char3[29][104].CLK
lcd_clk => char3[29][105].CLK
lcd_clk => char3[29][106].CLK
lcd_clk => char3[29][107].CLK
lcd_clk => char3[29][108].CLK
lcd_clk => char3[29][109].CLK
lcd_clk => char3[29][110].CLK
lcd_clk => char3[29][111].CLK
lcd_clk => char3[29][112].CLK
lcd_clk => char3[29][113].CLK
lcd_clk => char3[29][114].CLK
lcd_clk => char3[29][115].CLK
lcd_clk => char3[29][116].CLK
lcd_clk => char3[29][117].CLK
lcd_clk => char3[29][118].CLK
lcd_clk => char3[29][119].CLK
lcd_clk => char3[29][120].CLK
lcd_clk => char3[29][121].CLK
lcd_clk => char3[29][122].CLK
lcd_clk => char3[29][123].CLK
lcd_clk => char3[29][124].CLK
lcd_clk => char3[29][125].CLK
lcd_clk => char3[29][126].CLK
lcd_clk => char3[29][127].CLK
lcd_clk => char3[30][0].CLK
lcd_clk => char3[30][1].CLK
lcd_clk => char3[30][2].CLK
lcd_clk => char3[30][3].CLK
lcd_clk => char3[30][4].CLK
lcd_clk => char3[30][5].CLK
lcd_clk => char3[30][6].CLK
lcd_clk => char3[30][7].CLK
lcd_clk => char3[30][8].CLK
lcd_clk => char3[30][9].CLK
lcd_clk => char3[30][10].CLK
lcd_clk => char3[30][11].CLK
lcd_clk => char3[30][12].CLK
lcd_clk => char3[30][13].CLK
lcd_clk => char3[30][14].CLK
lcd_clk => char3[30][15].CLK
lcd_clk => char3[30][16].CLK
lcd_clk => char3[30][17].CLK
lcd_clk => char3[30][18].CLK
lcd_clk => char3[30][19].CLK
lcd_clk => char3[30][20].CLK
lcd_clk => char3[30][21].CLK
lcd_clk => char3[30][22].CLK
lcd_clk => char3[30][23].CLK
lcd_clk => char3[30][24].CLK
lcd_clk => char3[30][25].CLK
lcd_clk => char3[30][26].CLK
lcd_clk => char3[30][27].CLK
lcd_clk => char3[30][28].CLK
lcd_clk => char3[30][29].CLK
lcd_clk => char3[30][30].CLK
lcd_clk => char3[30][31].CLK
lcd_clk => char3[30][32].CLK
lcd_clk => char3[30][33].CLK
lcd_clk => char3[30][34].CLK
lcd_clk => char3[30][35].CLK
lcd_clk => char3[30][36].CLK
lcd_clk => char3[30][37].CLK
lcd_clk => char3[30][38].CLK
lcd_clk => char3[30][39].CLK
lcd_clk => char3[30][40].CLK
lcd_clk => char3[30][41].CLK
lcd_clk => char3[30][42].CLK
lcd_clk => char3[30][43].CLK
lcd_clk => char3[30][44].CLK
lcd_clk => char3[30][45].CLK
lcd_clk => char3[30][46].CLK
lcd_clk => char3[30][47].CLK
lcd_clk => char3[30][48].CLK
lcd_clk => char3[30][49].CLK
lcd_clk => char3[30][50].CLK
lcd_clk => char3[30][51].CLK
lcd_clk => char3[30][52].CLK
lcd_clk => char3[30][53].CLK
lcd_clk => char3[30][54].CLK
lcd_clk => char3[30][55].CLK
lcd_clk => char3[30][56].CLK
lcd_clk => char3[30][57].CLK
lcd_clk => char3[30][58].CLK
lcd_clk => char3[30][59].CLK
lcd_clk => char3[30][60].CLK
lcd_clk => char3[30][61].CLK
lcd_clk => char3[30][62].CLK
lcd_clk => char3[30][63].CLK
lcd_clk => char3[30][64].CLK
lcd_clk => char3[30][65].CLK
lcd_clk => char3[30][66].CLK
lcd_clk => char3[30][67].CLK
lcd_clk => char3[30][68].CLK
lcd_clk => char3[30][69].CLK
lcd_clk => char3[30][70].CLK
lcd_clk => char3[30][71].CLK
lcd_clk => char3[30][72].CLK
lcd_clk => char3[30][73].CLK
lcd_clk => char3[30][74].CLK
lcd_clk => char3[30][75].CLK
lcd_clk => char3[30][76].CLK
lcd_clk => char3[30][77].CLK
lcd_clk => char3[30][78].CLK
lcd_clk => char3[30][79].CLK
lcd_clk => char3[30][80].CLK
lcd_clk => char3[30][81].CLK
lcd_clk => char3[30][82].CLK
lcd_clk => char3[30][83].CLK
lcd_clk => char3[30][84].CLK
lcd_clk => char3[30][85].CLK
lcd_clk => char3[30][86].CLK
lcd_clk => char3[30][87].CLK
lcd_clk => char3[30][88].CLK
lcd_clk => char3[30][89].CLK
lcd_clk => char3[30][90].CLK
lcd_clk => char3[30][91].CLK
lcd_clk => char3[30][92].CLK
lcd_clk => char3[30][93].CLK
lcd_clk => char3[30][94].CLK
lcd_clk => char3[30][95].CLK
lcd_clk => char3[30][96].CLK
lcd_clk => char3[30][97].CLK
lcd_clk => char3[30][98].CLK
lcd_clk => char3[30][99].CLK
lcd_clk => char3[30][100].CLK
lcd_clk => char3[30][101].CLK
lcd_clk => char3[30][102].CLK
lcd_clk => char3[30][103].CLK
lcd_clk => char3[30][104].CLK
lcd_clk => char3[30][105].CLK
lcd_clk => char3[30][106].CLK
lcd_clk => char3[30][107].CLK
lcd_clk => char3[30][108].CLK
lcd_clk => char3[30][109].CLK
lcd_clk => char3[30][110].CLK
lcd_clk => char3[30][111].CLK
lcd_clk => char3[30][112].CLK
lcd_clk => char3[30][113].CLK
lcd_clk => char3[30][114].CLK
lcd_clk => char3[30][115].CLK
lcd_clk => char3[30][116].CLK
lcd_clk => char3[30][117].CLK
lcd_clk => char3[30][118].CLK
lcd_clk => char3[30][119].CLK
lcd_clk => char3[30][120].CLK
lcd_clk => char3[30][121].CLK
lcd_clk => char3[30][122].CLK
lcd_clk => char3[30][123].CLK
lcd_clk => char3[30][124].CLK
lcd_clk => char3[30][125].CLK
lcd_clk => char3[30][126].CLK
lcd_clk => char3[30][127].CLK
lcd_clk => char3[31][0].CLK
lcd_clk => char3[31][1].CLK
lcd_clk => char3[31][2].CLK
lcd_clk => char3[31][3].CLK
lcd_clk => char3[31][4].CLK
lcd_clk => char3[31][5].CLK
lcd_clk => char3[31][6].CLK
lcd_clk => char3[31][7].CLK
lcd_clk => char3[31][8].CLK
lcd_clk => char3[31][9].CLK
lcd_clk => char3[31][10].CLK
lcd_clk => char3[31][11].CLK
lcd_clk => char3[31][12].CLK
lcd_clk => char3[31][13].CLK
lcd_clk => char3[31][14].CLK
lcd_clk => char3[31][15].CLK
lcd_clk => char3[31][16].CLK
lcd_clk => char3[31][17].CLK
lcd_clk => char3[31][18].CLK
lcd_clk => char3[31][19].CLK
lcd_clk => char3[31][20].CLK
lcd_clk => char3[31][21].CLK
lcd_clk => char3[31][22].CLK
lcd_clk => char3[31][23].CLK
lcd_clk => char3[31][24].CLK
lcd_clk => char3[31][25].CLK
lcd_clk => char3[31][26].CLK
lcd_clk => char3[31][27].CLK
lcd_clk => char3[31][28].CLK
lcd_clk => char3[31][29].CLK
lcd_clk => char3[31][30].CLK
lcd_clk => char3[31][31].CLK
lcd_clk => char3[31][32].CLK
lcd_clk => char3[31][33].CLK
lcd_clk => char3[31][34].CLK
lcd_clk => char3[31][35].CLK
lcd_clk => char3[31][36].CLK
lcd_clk => char3[31][37].CLK
lcd_clk => char3[31][38].CLK
lcd_clk => char3[31][39].CLK
lcd_clk => char3[31][40].CLK
lcd_clk => char3[31][41].CLK
lcd_clk => char3[31][42].CLK
lcd_clk => char3[31][43].CLK
lcd_clk => char3[31][44].CLK
lcd_clk => char3[31][45].CLK
lcd_clk => char3[31][46].CLK
lcd_clk => char3[31][47].CLK
lcd_clk => char3[31][48].CLK
lcd_clk => char3[31][49].CLK
lcd_clk => char3[31][50].CLK
lcd_clk => char3[31][51].CLK
lcd_clk => char3[31][52].CLK
lcd_clk => char3[31][53].CLK
lcd_clk => char3[31][54].CLK
lcd_clk => char3[31][55].CLK
lcd_clk => char3[31][56].CLK
lcd_clk => char3[31][57].CLK
lcd_clk => char3[31][58].CLK
lcd_clk => char3[31][59].CLK
lcd_clk => char3[31][60].CLK
lcd_clk => char3[31][61].CLK
lcd_clk => char3[31][62].CLK
lcd_clk => char3[31][63].CLK
lcd_clk => char3[31][64].CLK
lcd_clk => char3[31][65].CLK
lcd_clk => char3[31][66].CLK
lcd_clk => char3[31][67].CLK
lcd_clk => char3[31][68].CLK
lcd_clk => char3[31][69].CLK
lcd_clk => char3[31][70].CLK
lcd_clk => char3[31][71].CLK
lcd_clk => char3[31][72].CLK
lcd_clk => char3[31][73].CLK
lcd_clk => char3[31][74].CLK
lcd_clk => char3[31][75].CLK
lcd_clk => char3[31][76].CLK
lcd_clk => char3[31][77].CLK
lcd_clk => char3[31][78].CLK
lcd_clk => char3[31][79].CLK
lcd_clk => char3[31][80].CLK
lcd_clk => char3[31][81].CLK
lcd_clk => char3[31][82].CLK
lcd_clk => char3[31][83].CLK
lcd_clk => char3[31][84].CLK
lcd_clk => char3[31][85].CLK
lcd_clk => char3[31][86].CLK
lcd_clk => char3[31][87].CLK
lcd_clk => char3[31][88].CLK
lcd_clk => char3[31][89].CLK
lcd_clk => char3[31][90].CLK
lcd_clk => char3[31][91].CLK
lcd_clk => char3[31][92].CLK
lcd_clk => char3[31][93].CLK
lcd_clk => char3[31][94].CLK
lcd_clk => char3[31][95].CLK
lcd_clk => char3[31][96].CLK
lcd_clk => char3[31][97].CLK
lcd_clk => char3[31][98].CLK
lcd_clk => char3[31][99].CLK
lcd_clk => char3[31][100].CLK
lcd_clk => char3[31][101].CLK
lcd_clk => char3[31][102].CLK
lcd_clk => char3[31][103].CLK
lcd_clk => char3[31][104].CLK
lcd_clk => char3[31][105].CLK
lcd_clk => char3[31][106].CLK
lcd_clk => char3[31][107].CLK
lcd_clk => char3[31][108].CLK
lcd_clk => char3[31][109].CLK
lcd_clk => char3[31][110].CLK
lcd_clk => char3[31][111].CLK
lcd_clk => char3[31][112].CLK
lcd_clk => char3[31][113].CLK
lcd_clk => char3[31][114].CLK
lcd_clk => char3[31][115].CLK
lcd_clk => char3[31][116].CLK
lcd_clk => char3[31][117].CLK
lcd_clk => char3[31][118].CLK
lcd_clk => char3[31][119].CLK
lcd_clk => char3[31][120].CLK
lcd_clk => char3[31][121].CLK
lcd_clk => char3[31][122].CLK
lcd_clk => char3[31][123].CLK
lcd_clk => char3[31][124].CLK
lcd_clk => char3[31][125].CLK
lcd_clk => char3[31][126].CLK
lcd_clk => char3[31][127].CLK
lcd_clk => char2[0][0].CLK
lcd_clk => char2[0][1].CLK
lcd_clk => char2[0][2].CLK
lcd_clk => char2[0][3].CLK
lcd_clk => char2[0][4].CLK
lcd_clk => char2[0][5].CLK
lcd_clk => char2[0][6].CLK
lcd_clk => char2[0][7].CLK
lcd_clk => char2[0][8].CLK
lcd_clk => char2[0][9].CLK
lcd_clk => char2[0][10].CLK
lcd_clk => char2[0][11].CLK
lcd_clk => char2[0][12].CLK
lcd_clk => char2[0][13].CLK
lcd_clk => char2[0][14].CLK
lcd_clk => char2[0][15].CLK
lcd_clk => char2[0][16].CLK
lcd_clk => char2[0][17].CLK
lcd_clk => char2[0][18].CLK
lcd_clk => char2[0][19].CLK
lcd_clk => char2[0][20].CLK
lcd_clk => char2[0][21].CLK
lcd_clk => char2[0][22].CLK
lcd_clk => char2[0][23].CLK
lcd_clk => char2[0][24].CLK
lcd_clk => char2[0][25].CLK
lcd_clk => char2[0][26].CLK
lcd_clk => char2[0][27].CLK
lcd_clk => char2[0][28].CLK
lcd_clk => char2[0][29].CLK
lcd_clk => char2[0][30].CLK
lcd_clk => char2[0][31].CLK
lcd_clk => char2[0][32].CLK
lcd_clk => char2[0][33].CLK
lcd_clk => char2[0][34].CLK
lcd_clk => char2[0][35].CLK
lcd_clk => char2[0][36].CLK
lcd_clk => char2[0][37].CLK
lcd_clk => char2[0][38].CLK
lcd_clk => char2[0][39].CLK
lcd_clk => char2[0][40].CLK
lcd_clk => char2[0][41].CLK
lcd_clk => char2[0][42].CLK
lcd_clk => char2[0][43].CLK
lcd_clk => char2[0][44].CLK
lcd_clk => char2[0][45].CLK
lcd_clk => char2[0][46].CLK
lcd_clk => char2[0][47].CLK
lcd_clk => char2[0][48].CLK
lcd_clk => char2[0][49].CLK
lcd_clk => char2[0][50].CLK
lcd_clk => char2[0][51].CLK
lcd_clk => char2[0][52].CLK
lcd_clk => char2[0][53].CLK
lcd_clk => char2[0][54].CLK
lcd_clk => char2[0][55].CLK
lcd_clk => char2[0][56].CLK
lcd_clk => char2[0][57].CLK
lcd_clk => char2[0][58].CLK
lcd_clk => char2[0][59].CLK
lcd_clk => char2[0][60].CLK
lcd_clk => char2[0][61].CLK
lcd_clk => char2[0][62].CLK
lcd_clk => char2[0][63].CLK
lcd_clk => char2[0][64].CLK
lcd_clk => char2[0][65].CLK
lcd_clk => char2[0][66].CLK
lcd_clk => char2[0][67].CLK
lcd_clk => char2[0][68].CLK
lcd_clk => char2[0][69].CLK
lcd_clk => char2[0][70].CLK
lcd_clk => char2[0][71].CLK
lcd_clk => char2[0][72].CLK
lcd_clk => char2[0][73].CLK
lcd_clk => char2[0][74].CLK
lcd_clk => char2[0][75].CLK
lcd_clk => char2[0][76].CLK
lcd_clk => char2[0][77].CLK
lcd_clk => char2[0][78].CLK
lcd_clk => char2[0][79].CLK
lcd_clk => char2[0][80].CLK
lcd_clk => char2[0][81].CLK
lcd_clk => char2[0][82].CLK
lcd_clk => char2[0][83].CLK
lcd_clk => char2[0][84].CLK
lcd_clk => char2[0][85].CLK
lcd_clk => char2[0][86].CLK
lcd_clk => char2[0][87].CLK
lcd_clk => char2[0][88].CLK
lcd_clk => char2[0][89].CLK
lcd_clk => char2[0][90].CLK
lcd_clk => char2[0][91].CLK
lcd_clk => char2[0][92].CLK
lcd_clk => char2[0][93].CLK
lcd_clk => char2[0][94].CLK
lcd_clk => char2[0][95].CLK
lcd_clk => char2[0][96].CLK
lcd_clk => char2[0][97].CLK
lcd_clk => char2[0][98].CLK
lcd_clk => char2[0][99].CLK
lcd_clk => char2[0][100].CLK
lcd_clk => char2[0][101].CLK
lcd_clk => char2[0][102].CLK
lcd_clk => char2[0][103].CLK
lcd_clk => char2[0][104].CLK
lcd_clk => char2[0][105].CLK
lcd_clk => char2[0][106].CLK
lcd_clk => char2[0][107].CLK
lcd_clk => char2[0][108].CLK
lcd_clk => char2[0][109].CLK
lcd_clk => char2[0][110].CLK
lcd_clk => char2[0][111].CLK
lcd_clk => char2[0][112].CLK
lcd_clk => char2[0][113].CLK
lcd_clk => char2[0][114].CLK
lcd_clk => char2[0][115].CLK
lcd_clk => char2[0][116].CLK
lcd_clk => char2[0][117].CLK
lcd_clk => char2[0][118].CLK
lcd_clk => char2[0][119].CLK
lcd_clk => char2[0][120].CLK
lcd_clk => char2[0][121].CLK
lcd_clk => char2[0][122].CLK
lcd_clk => char2[0][123].CLK
lcd_clk => char2[0][124].CLK
lcd_clk => char2[0][125].CLK
lcd_clk => char2[0][126].CLK
lcd_clk => char2[0][127].CLK
lcd_clk => char2[1][0].CLK
lcd_clk => char2[1][1].CLK
lcd_clk => char2[1][2].CLK
lcd_clk => char2[1][3].CLK
lcd_clk => char2[1][4].CLK
lcd_clk => char2[1][5].CLK
lcd_clk => char2[1][6].CLK
lcd_clk => char2[1][7].CLK
lcd_clk => char2[1][8].CLK
lcd_clk => char2[1][9].CLK
lcd_clk => char2[1][10].CLK
lcd_clk => char2[1][11].CLK
lcd_clk => char2[1][12].CLK
lcd_clk => char2[1][13].CLK
lcd_clk => char2[1][14].CLK
lcd_clk => char2[1][15].CLK
lcd_clk => char2[1][16].CLK
lcd_clk => char2[1][17].CLK
lcd_clk => char2[1][18].CLK
lcd_clk => char2[1][19].CLK
lcd_clk => char2[1][20].CLK
lcd_clk => char2[1][21].CLK
lcd_clk => char2[1][22].CLK
lcd_clk => char2[1][23].CLK
lcd_clk => char2[1][24].CLK
lcd_clk => char2[1][25].CLK
lcd_clk => char2[1][26].CLK
lcd_clk => char2[1][27].CLK
lcd_clk => char2[1][28].CLK
lcd_clk => char2[1][29].CLK
lcd_clk => char2[1][30].CLK
lcd_clk => char2[1][31].CLK
lcd_clk => char2[1][32].CLK
lcd_clk => char2[1][33].CLK
lcd_clk => char2[1][34].CLK
lcd_clk => char2[1][35].CLK
lcd_clk => char2[1][36].CLK
lcd_clk => char2[1][37].CLK
lcd_clk => char2[1][38].CLK
lcd_clk => char2[1][39].CLK
lcd_clk => char2[1][40].CLK
lcd_clk => char2[1][41].CLK
lcd_clk => char2[1][42].CLK
lcd_clk => char2[1][43].CLK
lcd_clk => char2[1][44].CLK
lcd_clk => char2[1][45].CLK
lcd_clk => char2[1][46].CLK
lcd_clk => char2[1][47].CLK
lcd_clk => char2[1][48].CLK
lcd_clk => char2[1][49].CLK
lcd_clk => char2[1][50].CLK
lcd_clk => char2[1][51].CLK
lcd_clk => char2[1][52].CLK
lcd_clk => char2[1][53].CLK
lcd_clk => char2[1][54].CLK
lcd_clk => char2[1][55].CLK
lcd_clk => char2[1][56].CLK
lcd_clk => char2[1][57].CLK
lcd_clk => char2[1][58].CLK
lcd_clk => char2[1][59].CLK
lcd_clk => char2[1][60].CLK
lcd_clk => char2[1][61].CLK
lcd_clk => char2[1][62].CLK
lcd_clk => char2[1][63].CLK
lcd_clk => char2[1][64].CLK
lcd_clk => char2[1][65].CLK
lcd_clk => char2[1][66].CLK
lcd_clk => char2[1][67].CLK
lcd_clk => char2[1][68].CLK
lcd_clk => char2[1][69].CLK
lcd_clk => char2[1][70].CLK
lcd_clk => char2[1][71].CLK
lcd_clk => char2[1][72].CLK
lcd_clk => char2[1][73].CLK
lcd_clk => char2[1][74].CLK
lcd_clk => char2[1][75].CLK
lcd_clk => char2[1][76].CLK
lcd_clk => char2[1][77].CLK
lcd_clk => char2[1][78].CLK
lcd_clk => char2[1][79].CLK
lcd_clk => char2[1][80].CLK
lcd_clk => char2[1][81].CLK
lcd_clk => char2[1][82].CLK
lcd_clk => char2[1][83].CLK
lcd_clk => char2[1][84].CLK
lcd_clk => char2[1][85].CLK
lcd_clk => char2[1][86].CLK
lcd_clk => char2[1][87].CLK
lcd_clk => char2[1][88].CLK
lcd_clk => char2[1][89].CLK
lcd_clk => char2[1][90].CLK
lcd_clk => char2[1][91].CLK
lcd_clk => char2[1][92].CLK
lcd_clk => char2[1][93].CLK
lcd_clk => char2[1][94].CLK
lcd_clk => char2[1][95].CLK
lcd_clk => char2[1][96].CLK
lcd_clk => char2[1][97].CLK
lcd_clk => char2[1][98].CLK
lcd_clk => char2[1][99].CLK
lcd_clk => char2[1][100].CLK
lcd_clk => char2[1][101].CLK
lcd_clk => char2[1][102].CLK
lcd_clk => char2[1][103].CLK
lcd_clk => char2[1][104].CLK
lcd_clk => char2[1][105].CLK
lcd_clk => char2[1][106].CLK
lcd_clk => char2[1][107].CLK
lcd_clk => char2[1][108].CLK
lcd_clk => char2[1][109].CLK
lcd_clk => char2[1][110].CLK
lcd_clk => char2[1][111].CLK
lcd_clk => char2[1][112].CLK
lcd_clk => char2[1][113].CLK
lcd_clk => char2[1][114].CLK
lcd_clk => char2[1][115].CLK
lcd_clk => char2[1][116].CLK
lcd_clk => char2[1][117].CLK
lcd_clk => char2[1][118].CLK
lcd_clk => char2[1][119].CLK
lcd_clk => char2[1][120].CLK
lcd_clk => char2[1][121].CLK
lcd_clk => char2[1][122].CLK
lcd_clk => char2[1][123].CLK
lcd_clk => char2[1][124].CLK
lcd_clk => char2[1][125].CLK
lcd_clk => char2[1][126].CLK
lcd_clk => char2[1][127].CLK
lcd_clk => char2[2][0].CLK
lcd_clk => char2[2][1].CLK
lcd_clk => char2[2][2].CLK
lcd_clk => char2[2][3].CLK
lcd_clk => char2[2][4].CLK
lcd_clk => char2[2][5].CLK
lcd_clk => char2[2][6].CLK
lcd_clk => char2[2][7].CLK
lcd_clk => char2[2][8].CLK
lcd_clk => char2[2][9].CLK
lcd_clk => char2[2][10].CLK
lcd_clk => char2[2][11].CLK
lcd_clk => char2[2][12].CLK
lcd_clk => char2[2][13].CLK
lcd_clk => char2[2][14].CLK
lcd_clk => char2[2][15].CLK
lcd_clk => char2[2][16].CLK
lcd_clk => char2[2][17].CLK
lcd_clk => char2[2][18].CLK
lcd_clk => char2[2][19].CLK
lcd_clk => char2[2][20].CLK
lcd_clk => char2[2][21].CLK
lcd_clk => char2[2][22].CLK
lcd_clk => char2[2][23].CLK
lcd_clk => char2[2][24].CLK
lcd_clk => char2[2][25].CLK
lcd_clk => char2[2][26].CLK
lcd_clk => char2[2][27].CLK
lcd_clk => char2[2][28].CLK
lcd_clk => char2[2][29].CLK
lcd_clk => char2[2][30].CLK
lcd_clk => char2[2][31].CLK
lcd_clk => char2[2][32].CLK
lcd_clk => char2[2][33].CLK
lcd_clk => char2[2][34].CLK
lcd_clk => char2[2][35].CLK
lcd_clk => char2[2][36].CLK
lcd_clk => char2[2][37].CLK
lcd_clk => char2[2][38].CLK
lcd_clk => char2[2][39].CLK
lcd_clk => char2[2][40].CLK
lcd_clk => char2[2][41].CLK
lcd_clk => char2[2][42].CLK
lcd_clk => char2[2][43].CLK
lcd_clk => char2[2][44].CLK
lcd_clk => char2[2][45].CLK
lcd_clk => char2[2][46].CLK
lcd_clk => char2[2][47].CLK
lcd_clk => char2[2][48].CLK
lcd_clk => char2[2][49].CLK
lcd_clk => char2[2][50].CLK
lcd_clk => char2[2][51].CLK
lcd_clk => char2[2][52].CLK
lcd_clk => char2[2][53].CLK
lcd_clk => char2[2][54].CLK
lcd_clk => char2[2][55].CLK
lcd_clk => char2[2][56].CLK
lcd_clk => char2[2][57].CLK
lcd_clk => char2[2][58].CLK
lcd_clk => char2[2][59].CLK
lcd_clk => char2[2][60].CLK
lcd_clk => char2[2][61].CLK
lcd_clk => char2[2][62].CLK
lcd_clk => char2[2][63].CLK
lcd_clk => char2[2][64].CLK
lcd_clk => char2[2][65].CLK
lcd_clk => char2[2][66].CLK
lcd_clk => char2[2][67].CLK
lcd_clk => char2[2][68].CLK
lcd_clk => char2[2][69].CLK
lcd_clk => char2[2][70].CLK
lcd_clk => char2[2][71].CLK
lcd_clk => char2[2][72].CLK
lcd_clk => char2[2][73].CLK
lcd_clk => char2[2][74].CLK
lcd_clk => char2[2][75].CLK
lcd_clk => char2[2][76].CLK
lcd_clk => char2[2][77].CLK
lcd_clk => char2[2][78].CLK
lcd_clk => char2[2][79].CLK
lcd_clk => char2[2][80].CLK
lcd_clk => char2[2][81].CLK
lcd_clk => char2[2][82].CLK
lcd_clk => char2[2][83].CLK
lcd_clk => char2[2][84].CLK
lcd_clk => char2[2][85].CLK
lcd_clk => char2[2][86].CLK
lcd_clk => char2[2][87].CLK
lcd_clk => char2[2][88].CLK
lcd_clk => char2[2][89].CLK
lcd_clk => char2[2][90].CLK
lcd_clk => char2[2][91].CLK
lcd_clk => char2[2][92].CLK
lcd_clk => char2[2][93].CLK
lcd_clk => char2[2][94].CLK
lcd_clk => char2[2][95].CLK
lcd_clk => char2[2][96].CLK
lcd_clk => char2[2][97].CLK
lcd_clk => char2[2][98].CLK
lcd_clk => char2[2][99].CLK
lcd_clk => char2[2][100].CLK
lcd_clk => char2[2][101].CLK
lcd_clk => char2[2][102].CLK
lcd_clk => char2[2][103].CLK
lcd_clk => char2[2][104].CLK
lcd_clk => char2[2][105].CLK
lcd_clk => char2[2][106].CLK
lcd_clk => char2[2][107].CLK
lcd_clk => char2[2][108].CLK
lcd_clk => char2[2][109].CLK
lcd_clk => char2[2][110].CLK
lcd_clk => char2[2][111].CLK
lcd_clk => char2[2][112].CLK
lcd_clk => char2[2][113].CLK
lcd_clk => char2[2][114].CLK
lcd_clk => char2[2][115].CLK
lcd_clk => char2[2][116].CLK
lcd_clk => char2[2][117].CLK
lcd_clk => char2[2][118].CLK
lcd_clk => char2[2][119].CLK
lcd_clk => char2[2][120].CLK
lcd_clk => char2[2][121].CLK
lcd_clk => char2[2][122].CLK
lcd_clk => char2[2][123].CLK
lcd_clk => char2[2][124].CLK
lcd_clk => char2[2][125].CLK
lcd_clk => char2[2][126].CLK
lcd_clk => char2[2][127].CLK
lcd_clk => char2[3][0].CLK
lcd_clk => char2[3][1].CLK
lcd_clk => char2[3][2].CLK
lcd_clk => char2[3][3].CLK
lcd_clk => char2[3][4].CLK
lcd_clk => char2[3][5].CLK
lcd_clk => char2[3][6].CLK
lcd_clk => char2[3][7].CLK
lcd_clk => char2[3][8].CLK
lcd_clk => char2[3][9].CLK
lcd_clk => char2[3][10].CLK
lcd_clk => char2[3][11].CLK
lcd_clk => char2[3][12].CLK
lcd_clk => char2[3][13].CLK
lcd_clk => char2[3][14].CLK
lcd_clk => char2[3][15].CLK
lcd_clk => char2[3][16].CLK
lcd_clk => char2[3][17].CLK
lcd_clk => char2[3][18].CLK
lcd_clk => char2[3][19].CLK
lcd_clk => char2[3][20].CLK
lcd_clk => char2[3][21].CLK
lcd_clk => char2[3][22].CLK
lcd_clk => char2[3][23].CLK
lcd_clk => char2[3][24].CLK
lcd_clk => char2[3][25].CLK
lcd_clk => char2[3][26].CLK
lcd_clk => char2[3][27].CLK
lcd_clk => char2[3][28].CLK
lcd_clk => char2[3][29].CLK
lcd_clk => char2[3][30].CLK
lcd_clk => char2[3][31].CLK
lcd_clk => char2[3][32].CLK
lcd_clk => char2[3][33].CLK
lcd_clk => char2[3][34].CLK
lcd_clk => char2[3][35].CLK
lcd_clk => char2[3][36].CLK
lcd_clk => char2[3][37].CLK
lcd_clk => char2[3][38].CLK
lcd_clk => char2[3][39].CLK
lcd_clk => char2[3][40].CLK
lcd_clk => char2[3][41].CLK
lcd_clk => char2[3][42].CLK
lcd_clk => char2[3][43].CLK
lcd_clk => char2[3][44].CLK
lcd_clk => char2[3][45].CLK
lcd_clk => char2[3][46].CLK
lcd_clk => char2[3][47].CLK
lcd_clk => char2[3][48].CLK
lcd_clk => char2[3][49].CLK
lcd_clk => char2[3][50].CLK
lcd_clk => char2[3][51].CLK
lcd_clk => char2[3][52].CLK
lcd_clk => char2[3][53].CLK
lcd_clk => char2[3][54].CLK
lcd_clk => char2[3][55].CLK
lcd_clk => char2[3][56].CLK
lcd_clk => char2[3][57].CLK
lcd_clk => char2[3][58].CLK
lcd_clk => char2[3][59].CLK
lcd_clk => char2[3][60].CLK
lcd_clk => char2[3][61].CLK
lcd_clk => char2[3][62].CLK
lcd_clk => char2[3][63].CLK
lcd_clk => char2[3][64].CLK
lcd_clk => char2[3][65].CLK
lcd_clk => char2[3][66].CLK
lcd_clk => char2[3][67].CLK
lcd_clk => char2[3][68].CLK
lcd_clk => char2[3][69].CLK
lcd_clk => char2[3][70].CLK
lcd_clk => char2[3][71].CLK
lcd_clk => char2[3][72].CLK
lcd_clk => char2[3][73].CLK
lcd_clk => char2[3][74].CLK
lcd_clk => char2[3][75].CLK
lcd_clk => char2[3][76].CLK
lcd_clk => char2[3][77].CLK
lcd_clk => char2[3][78].CLK
lcd_clk => char2[3][79].CLK
lcd_clk => char2[3][80].CLK
lcd_clk => char2[3][81].CLK
lcd_clk => char2[3][82].CLK
lcd_clk => char2[3][83].CLK
lcd_clk => char2[3][84].CLK
lcd_clk => char2[3][85].CLK
lcd_clk => char2[3][86].CLK
lcd_clk => char2[3][87].CLK
lcd_clk => char2[3][88].CLK
lcd_clk => char2[3][89].CLK
lcd_clk => char2[3][90].CLK
lcd_clk => char2[3][91].CLK
lcd_clk => char2[3][92].CLK
lcd_clk => char2[3][93].CLK
lcd_clk => char2[3][94].CLK
lcd_clk => char2[3][95].CLK
lcd_clk => char2[3][96].CLK
lcd_clk => char2[3][97].CLK
lcd_clk => char2[3][98].CLK
lcd_clk => char2[3][99].CLK
lcd_clk => char2[3][100].CLK
lcd_clk => char2[3][101].CLK
lcd_clk => char2[3][102].CLK
lcd_clk => char2[3][103].CLK
lcd_clk => char2[3][104].CLK
lcd_clk => char2[3][105].CLK
lcd_clk => char2[3][106].CLK
lcd_clk => char2[3][107].CLK
lcd_clk => char2[3][108].CLK
lcd_clk => char2[3][109].CLK
lcd_clk => char2[3][110].CLK
lcd_clk => char2[3][111].CLK
lcd_clk => char2[3][112].CLK
lcd_clk => char2[3][113].CLK
lcd_clk => char2[3][114].CLK
lcd_clk => char2[3][115].CLK
lcd_clk => char2[3][116].CLK
lcd_clk => char2[3][117].CLK
lcd_clk => char2[3][118].CLK
lcd_clk => char2[3][119].CLK
lcd_clk => char2[3][120].CLK
lcd_clk => char2[3][121].CLK
lcd_clk => char2[3][122].CLK
lcd_clk => char2[3][123].CLK
lcd_clk => char2[3][124].CLK
lcd_clk => char2[3][125].CLK
lcd_clk => char2[3][126].CLK
lcd_clk => char2[3][127].CLK
lcd_clk => char2[4][0].CLK
lcd_clk => char2[4][1].CLK
lcd_clk => char2[4][2].CLK
lcd_clk => char2[4][3].CLK
lcd_clk => char2[4][4].CLK
lcd_clk => char2[4][5].CLK
lcd_clk => char2[4][6].CLK
lcd_clk => char2[4][7].CLK
lcd_clk => char2[4][8].CLK
lcd_clk => char2[4][9].CLK
lcd_clk => char2[4][10].CLK
lcd_clk => char2[4][11].CLK
lcd_clk => char2[4][12].CLK
lcd_clk => char2[4][13].CLK
lcd_clk => char2[4][14].CLK
lcd_clk => char2[4][15].CLK
lcd_clk => char2[4][16].CLK
lcd_clk => char2[4][17].CLK
lcd_clk => char2[4][18].CLK
lcd_clk => char2[4][19].CLK
lcd_clk => char2[4][20].CLK
lcd_clk => char2[4][21].CLK
lcd_clk => char2[4][22].CLK
lcd_clk => char2[4][23].CLK
lcd_clk => char2[4][24].CLK
lcd_clk => char2[4][25].CLK
lcd_clk => char2[4][26].CLK
lcd_clk => char2[4][27].CLK
lcd_clk => char2[4][28].CLK
lcd_clk => char2[4][29].CLK
lcd_clk => char2[4][30].CLK
lcd_clk => char2[4][31].CLK
lcd_clk => char2[4][32].CLK
lcd_clk => char2[4][33].CLK
lcd_clk => char2[4][34].CLK
lcd_clk => char2[4][35].CLK
lcd_clk => char2[4][36].CLK
lcd_clk => char2[4][37].CLK
lcd_clk => char2[4][38].CLK
lcd_clk => char2[4][39].CLK
lcd_clk => char2[4][40].CLK
lcd_clk => char2[4][41].CLK
lcd_clk => char2[4][42].CLK
lcd_clk => char2[4][43].CLK
lcd_clk => char2[4][44].CLK
lcd_clk => char2[4][45].CLK
lcd_clk => char2[4][46].CLK
lcd_clk => char2[4][47].CLK
lcd_clk => char2[4][48].CLK
lcd_clk => char2[4][49].CLK
lcd_clk => char2[4][50].CLK
lcd_clk => char2[4][51].CLK
lcd_clk => char2[4][52].CLK
lcd_clk => char2[4][53].CLK
lcd_clk => char2[4][54].CLK
lcd_clk => char2[4][55].CLK
lcd_clk => char2[4][56].CLK
lcd_clk => char2[4][57].CLK
lcd_clk => char2[4][58].CLK
lcd_clk => char2[4][59].CLK
lcd_clk => char2[4][60].CLK
lcd_clk => char2[4][61].CLK
lcd_clk => char2[4][62].CLK
lcd_clk => char2[4][63].CLK
lcd_clk => char2[4][64].CLK
lcd_clk => char2[4][65].CLK
lcd_clk => char2[4][66].CLK
lcd_clk => char2[4][67].CLK
lcd_clk => char2[4][68].CLK
lcd_clk => char2[4][69].CLK
lcd_clk => char2[4][70].CLK
lcd_clk => char2[4][71].CLK
lcd_clk => char2[4][72].CLK
lcd_clk => char2[4][73].CLK
lcd_clk => char2[4][74].CLK
lcd_clk => char2[4][75].CLK
lcd_clk => char2[4][76].CLK
lcd_clk => char2[4][77].CLK
lcd_clk => char2[4][78].CLK
lcd_clk => char2[4][79].CLK
lcd_clk => char2[4][80].CLK
lcd_clk => char2[4][81].CLK
lcd_clk => char2[4][82].CLK
lcd_clk => char2[4][83].CLK
lcd_clk => char2[4][84].CLK
lcd_clk => char2[4][85].CLK
lcd_clk => char2[4][86].CLK
lcd_clk => char2[4][87].CLK
lcd_clk => char2[4][88].CLK
lcd_clk => char2[4][89].CLK
lcd_clk => char2[4][90].CLK
lcd_clk => char2[4][91].CLK
lcd_clk => char2[4][92].CLK
lcd_clk => char2[4][93].CLK
lcd_clk => char2[4][94].CLK
lcd_clk => char2[4][95].CLK
lcd_clk => char2[4][96].CLK
lcd_clk => char2[4][97].CLK
lcd_clk => char2[4][98].CLK
lcd_clk => char2[4][99].CLK
lcd_clk => char2[4][100].CLK
lcd_clk => char2[4][101].CLK
lcd_clk => char2[4][102].CLK
lcd_clk => char2[4][103].CLK
lcd_clk => char2[4][104].CLK
lcd_clk => char2[4][105].CLK
lcd_clk => char2[4][106].CLK
lcd_clk => char2[4][107].CLK
lcd_clk => char2[4][108].CLK
lcd_clk => char2[4][109].CLK
lcd_clk => char2[4][110].CLK
lcd_clk => char2[4][111].CLK
lcd_clk => char2[4][112].CLK
lcd_clk => char2[4][113].CLK
lcd_clk => char2[4][114].CLK
lcd_clk => char2[4][115].CLK
lcd_clk => char2[4][116].CLK
lcd_clk => char2[4][117].CLK
lcd_clk => char2[4][118].CLK
lcd_clk => char2[4][119].CLK
lcd_clk => char2[4][120].CLK
lcd_clk => char2[4][121].CLK
lcd_clk => char2[4][122].CLK
lcd_clk => char2[4][123].CLK
lcd_clk => char2[4][124].CLK
lcd_clk => char2[4][125].CLK
lcd_clk => char2[4][126].CLK
lcd_clk => char2[4][127].CLK
lcd_clk => char2[5][0].CLK
lcd_clk => char2[5][1].CLK
lcd_clk => char2[5][2].CLK
lcd_clk => char2[5][3].CLK
lcd_clk => char2[5][4].CLK
lcd_clk => char2[5][5].CLK
lcd_clk => char2[5][6].CLK
lcd_clk => char2[5][7].CLK
lcd_clk => char2[5][8].CLK
lcd_clk => char2[5][9].CLK
lcd_clk => char2[5][10].CLK
lcd_clk => char2[5][11].CLK
lcd_clk => char2[5][12].CLK
lcd_clk => char2[5][13].CLK
lcd_clk => char2[5][14].CLK
lcd_clk => char2[5][15].CLK
lcd_clk => char2[5][16].CLK
lcd_clk => char2[5][17].CLK
lcd_clk => char2[5][18].CLK
lcd_clk => char2[5][19].CLK
lcd_clk => char2[5][20].CLK
lcd_clk => char2[5][21].CLK
lcd_clk => char2[5][22].CLK
lcd_clk => char2[5][23].CLK
lcd_clk => char2[5][24].CLK
lcd_clk => char2[5][25].CLK
lcd_clk => char2[5][26].CLK
lcd_clk => char2[5][27].CLK
lcd_clk => char2[5][28].CLK
lcd_clk => char2[5][29].CLK
lcd_clk => char2[5][30].CLK
lcd_clk => char2[5][31].CLK
lcd_clk => char2[5][32].CLK
lcd_clk => char2[5][33].CLK
lcd_clk => char2[5][34].CLK
lcd_clk => char2[5][35].CLK
lcd_clk => char2[5][36].CLK
lcd_clk => char2[5][37].CLK
lcd_clk => char2[5][38].CLK
lcd_clk => char2[5][39].CLK
lcd_clk => char2[5][40].CLK
lcd_clk => char2[5][41].CLK
lcd_clk => char2[5][42].CLK
lcd_clk => char2[5][43].CLK
lcd_clk => char2[5][44].CLK
lcd_clk => char2[5][45].CLK
lcd_clk => char2[5][46].CLK
lcd_clk => char2[5][47].CLK
lcd_clk => char2[5][48].CLK
lcd_clk => char2[5][49].CLK
lcd_clk => char2[5][50].CLK
lcd_clk => char2[5][51].CLK
lcd_clk => char2[5][52].CLK
lcd_clk => char2[5][53].CLK
lcd_clk => char2[5][54].CLK
lcd_clk => char2[5][55].CLK
lcd_clk => char2[5][56].CLK
lcd_clk => char2[5][57].CLK
lcd_clk => char2[5][58].CLK
lcd_clk => char2[5][59].CLK
lcd_clk => char2[5][60].CLK
lcd_clk => char2[5][61].CLK
lcd_clk => char2[5][62].CLK
lcd_clk => char2[5][63].CLK
lcd_clk => char2[5][64].CLK
lcd_clk => char2[5][65].CLK
lcd_clk => char2[5][66].CLK
lcd_clk => char2[5][67].CLK
lcd_clk => char2[5][68].CLK
lcd_clk => char2[5][69].CLK
lcd_clk => char2[5][70].CLK
lcd_clk => char2[5][71].CLK
lcd_clk => char2[5][72].CLK
lcd_clk => char2[5][73].CLK
lcd_clk => char2[5][74].CLK
lcd_clk => char2[5][75].CLK
lcd_clk => char2[5][76].CLK
lcd_clk => char2[5][77].CLK
lcd_clk => char2[5][78].CLK
lcd_clk => char2[5][79].CLK
lcd_clk => char2[5][80].CLK
lcd_clk => char2[5][81].CLK
lcd_clk => char2[5][82].CLK
lcd_clk => char2[5][83].CLK
lcd_clk => char2[5][84].CLK
lcd_clk => char2[5][85].CLK
lcd_clk => char2[5][86].CLK
lcd_clk => char2[5][87].CLK
lcd_clk => char2[5][88].CLK
lcd_clk => char2[5][89].CLK
lcd_clk => char2[5][90].CLK
lcd_clk => char2[5][91].CLK
lcd_clk => char2[5][92].CLK
lcd_clk => char2[5][93].CLK
lcd_clk => char2[5][94].CLK
lcd_clk => char2[5][95].CLK
lcd_clk => char2[5][96].CLK
lcd_clk => char2[5][97].CLK
lcd_clk => char2[5][98].CLK
lcd_clk => char2[5][99].CLK
lcd_clk => char2[5][100].CLK
lcd_clk => char2[5][101].CLK
lcd_clk => char2[5][102].CLK
lcd_clk => char2[5][103].CLK
lcd_clk => char2[5][104].CLK
lcd_clk => char2[5][105].CLK
lcd_clk => char2[5][106].CLK
lcd_clk => char2[5][107].CLK
lcd_clk => char2[5][108].CLK
lcd_clk => char2[5][109].CLK
lcd_clk => char2[5][110].CLK
lcd_clk => char2[5][111].CLK
lcd_clk => char2[5][112].CLK
lcd_clk => char2[5][113].CLK
lcd_clk => char2[5][114].CLK
lcd_clk => char2[5][115].CLK
lcd_clk => char2[5][116].CLK
lcd_clk => char2[5][117].CLK
lcd_clk => char2[5][118].CLK
lcd_clk => char2[5][119].CLK
lcd_clk => char2[5][120].CLK
lcd_clk => char2[5][121].CLK
lcd_clk => char2[5][122].CLK
lcd_clk => char2[5][123].CLK
lcd_clk => char2[5][124].CLK
lcd_clk => char2[5][125].CLK
lcd_clk => char2[5][126].CLK
lcd_clk => char2[5][127].CLK
lcd_clk => char2[6][0].CLK
lcd_clk => char2[6][1].CLK
lcd_clk => char2[6][2].CLK
lcd_clk => char2[6][3].CLK
lcd_clk => char2[6][4].CLK
lcd_clk => char2[6][5].CLK
lcd_clk => char2[6][6].CLK
lcd_clk => char2[6][7].CLK
lcd_clk => char2[6][8].CLK
lcd_clk => char2[6][9].CLK
lcd_clk => char2[6][10].CLK
lcd_clk => char2[6][11].CLK
lcd_clk => char2[6][12].CLK
lcd_clk => char2[6][13].CLK
lcd_clk => char2[6][14].CLK
lcd_clk => char2[6][15].CLK
lcd_clk => char2[6][16].CLK
lcd_clk => char2[6][17].CLK
lcd_clk => char2[6][18].CLK
lcd_clk => char2[6][19].CLK
lcd_clk => char2[6][20].CLK
lcd_clk => char2[6][21].CLK
lcd_clk => char2[6][22].CLK
lcd_clk => char2[6][23].CLK
lcd_clk => char2[6][24].CLK
lcd_clk => char2[6][25].CLK
lcd_clk => char2[6][26].CLK
lcd_clk => char2[6][27].CLK
lcd_clk => char2[6][28].CLK
lcd_clk => char2[6][29].CLK
lcd_clk => char2[6][30].CLK
lcd_clk => char2[6][31].CLK
lcd_clk => char2[6][32].CLK
lcd_clk => char2[6][33].CLK
lcd_clk => char2[6][34].CLK
lcd_clk => char2[6][35].CLK
lcd_clk => char2[6][36].CLK
lcd_clk => char2[6][37].CLK
lcd_clk => char2[6][38].CLK
lcd_clk => char2[6][39].CLK
lcd_clk => char2[6][40].CLK
lcd_clk => char2[6][41].CLK
lcd_clk => char2[6][42].CLK
lcd_clk => char2[6][43].CLK
lcd_clk => char2[6][44].CLK
lcd_clk => char2[6][45].CLK
lcd_clk => char2[6][46].CLK
lcd_clk => char2[6][47].CLK
lcd_clk => char2[6][48].CLK
lcd_clk => char2[6][49].CLK
lcd_clk => char2[6][50].CLK
lcd_clk => char2[6][51].CLK
lcd_clk => char2[6][52].CLK
lcd_clk => char2[6][53].CLK
lcd_clk => char2[6][54].CLK
lcd_clk => char2[6][55].CLK
lcd_clk => char2[6][56].CLK
lcd_clk => char2[6][57].CLK
lcd_clk => char2[6][58].CLK
lcd_clk => char2[6][59].CLK
lcd_clk => char2[6][60].CLK
lcd_clk => char2[6][61].CLK
lcd_clk => char2[6][62].CLK
lcd_clk => char2[6][63].CLK
lcd_clk => char2[6][64].CLK
lcd_clk => char2[6][65].CLK
lcd_clk => char2[6][66].CLK
lcd_clk => char2[6][67].CLK
lcd_clk => char2[6][68].CLK
lcd_clk => char2[6][69].CLK
lcd_clk => char2[6][70].CLK
lcd_clk => char2[6][71].CLK
lcd_clk => char2[6][72].CLK
lcd_clk => char2[6][73].CLK
lcd_clk => char2[6][74].CLK
lcd_clk => char2[6][75].CLK
lcd_clk => char2[6][76].CLK
lcd_clk => char2[6][77].CLK
lcd_clk => char2[6][78].CLK
lcd_clk => char2[6][79].CLK
lcd_clk => char2[6][80].CLK
lcd_clk => char2[6][81].CLK
lcd_clk => char2[6][82].CLK
lcd_clk => char2[6][83].CLK
lcd_clk => char2[6][84].CLK
lcd_clk => char2[6][85].CLK
lcd_clk => char2[6][86].CLK
lcd_clk => char2[6][87].CLK
lcd_clk => char2[6][88].CLK
lcd_clk => char2[6][89].CLK
lcd_clk => char2[6][90].CLK
lcd_clk => char2[6][91].CLK
lcd_clk => char2[6][92].CLK
lcd_clk => char2[6][93].CLK
lcd_clk => char2[6][94].CLK
lcd_clk => char2[6][95].CLK
lcd_clk => char2[6][96].CLK
lcd_clk => char2[6][97].CLK
lcd_clk => char2[6][98].CLK
lcd_clk => char2[6][99].CLK
lcd_clk => char2[6][100].CLK
lcd_clk => char2[6][101].CLK
lcd_clk => char2[6][102].CLK
lcd_clk => char2[6][103].CLK
lcd_clk => char2[6][104].CLK
lcd_clk => char2[6][105].CLK
lcd_clk => char2[6][106].CLK
lcd_clk => char2[6][107].CLK
lcd_clk => char2[6][108].CLK
lcd_clk => char2[6][109].CLK
lcd_clk => char2[6][110].CLK
lcd_clk => char2[6][111].CLK
lcd_clk => char2[6][112].CLK
lcd_clk => char2[6][113].CLK
lcd_clk => char2[6][114].CLK
lcd_clk => char2[6][115].CLK
lcd_clk => char2[6][116].CLK
lcd_clk => char2[6][117].CLK
lcd_clk => char2[6][118].CLK
lcd_clk => char2[6][119].CLK
lcd_clk => char2[6][120].CLK
lcd_clk => char2[6][121].CLK
lcd_clk => char2[6][122].CLK
lcd_clk => char2[6][123].CLK
lcd_clk => char2[6][124].CLK
lcd_clk => char2[6][125].CLK
lcd_clk => char2[6][126].CLK
lcd_clk => char2[6][127].CLK
lcd_clk => char2[7][0].CLK
lcd_clk => char2[7][1].CLK
lcd_clk => char2[7][2].CLK
lcd_clk => char2[7][3].CLK
lcd_clk => char2[7][4].CLK
lcd_clk => char2[7][5].CLK
lcd_clk => char2[7][6].CLK
lcd_clk => char2[7][7].CLK
lcd_clk => char2[7][8].CLK
lcd_clk => char2[7][9].CLK
lcd_clk => char2[7][10].CLK
lcd_clk => char2[7][11].CLK
lcd_clk => char2[7][12].CLK
lcd_clk => char2[7][13].CLK
lcd_clk => char2[7][14].CLK
lcd_clk => char2[7][15].CLK
lcd_clk => char2[7][16].CLK
lcd_clk => char2[7][17].CLK
lcd_clk => char2[7][18].CLK
lcd_clk => char2[7][19].CLK
lcd_clk => char2[7][20].CLK
lcd_clk => char2[7][21].CLK
lcd_clk => char2[7][22].CLK
lcd_clk => char2[7][23].CLK
lcd_clk => char2[7][24].CLK
lcd_clk => char2[7][25].CLK
lcd_clk => char2[7][26].CLK
lcd_clk => char2[7][27].CLK
lcd_clk => char2[7][28].CLK
lcd_clk => char2[7][29].CLK
lcd_clk => char2[7][30].CLK
lcd_clk => char2[7][31].CLK
lcd_clk => char2[7][32].CLK
lcd_clk => char2[7][33].CLK
lcd_clk => char2[7][34].CLK
lcd_clk => char2[7][35].CLK
lcd_clk => char2[7][36].CLK
lcd_clk => char2[7][37].CLK
lcd_clk => char2[7][38].CLK
lcd_clk => char2[7][39].CLK
lcd_clk => char2[7][40].CLK
lcd_clk => char2[7][41].CLK
lcd_clk => char2[7][42].CLK
lcd_clk => char2[7][43].CLK
lcd_clk => char2[7][44].CLK
lcd_clk => char2[7][45].CLK
lcd_clk => char2[7][46].CLK
lcd_clk => char2[7][47].CLK
lcd_clk => char2[7][48].CLK
lcd_clk => char2[7][49].CLK
lcd_clk => char2[7][50].CLK
lcd_clk => char2[7][51].CLK
lcd_clk => char2[7][52].CLK
lcd_clk => char2[7][53].CLK
lcd_clk => char2[7][54].CLK
lcd_clk => char2[7][55].CLK
lcd_clk => char2[7][56].CLK
lcd_clk => char2[7][57].CLK
lcd_clk => char2[7][58].CLK
lcd_clk => char2[7][59].CLK
lcd_clk => char2[7][60].CLK
lcd_clk => char2[7][61].CLK
lcd_clk => char2[7][62].CLK
lcd_clk => char2[7][63].CLK
lcd_clk => char2[7][64].CLK
lcd_clk => char2[7][65].CLK
lcd_clk => char2[7][66].CLK
lcd_clk => char2[7][67].CLK
lcd_clk => char2[7][68].CLK
lcd_clk => char2[7][69].CLK
lcd_clk => char2[7][70].CLK
lcd_clk => char2[7][71].CLK
lcd_clk => char2[7][72].CLK
lcd_clk => char2[7][73].CLK
lcd_clk => char2[7][74].CLK
lcd_clk => char2[7][75].CLK
lcd_clk => char2[7][76].CLK
lcd_clk => char2[7][77].CLK
lcd_clk => char2[7][78].CLK
lcd_clk => char2[7][79].CLK
lcd_clk => char2[7][80].CLK
lcd_clk => char2[7][81].CLK
lcd_clk => char2[7][82].CLK
lcd_clk => char2[7][83].CLK
lcd_clk => char2[7][84].CLK
lcd_clk => char2[7][85].CLK
lcd_clk => char2[7][86].CLK
lcd_clk => char2[7][87].CLK
lcd_clk => char2[7][88].CLK
lcd_clk => char2[7][89].CLK
lcd_clk => char2[7][90].CLK
lcd_clk => char2[7][91].CLK
lcd_clk => char2[7][92].CLK
lcd_clk => char2[7][93].CLK
lcd_clk => char2[7][94].CLK
lcd_clk => char2[7][95].CLK
lcd_clk => char2[7][96].CLK
lcd_clk => char2[7][97].CLK
lcd_clk => char2[7][98].CLK
lcd_clk => char2[7][99].CLK
lcd_clk => char2[7][100].CLK
lcd_clk => char2[7][101].CLK
lcd_clk => char2[7][102].CLK
lcd_clk => char2[7][103].CLK
lcd_clk => char2[7][104].CLK
lcd_clk => char2[7][105].CLK
lcd_clk => char2[7][106].CLK
lcd_clk => char2[7][107].CLK
lcd_clk => char2[7][108].CLK
lcd_clk => char2[7][109].CLK
lcd_clk => char2[7][110].CLK
lcd_clk => char2[7][111].CLK
lcd_clk => char2[7][112].CLK
lcd_clk => char2[7][113].CLK
lcd_clk => char2[7][114].CLK
lcd_clk => char2[7][115].CLK
lcd_clk => char2[7][116].CLK
lcd_clk => char2[7][117].CLK
lcd_clk => char2[7][118].CLK
lcd_clk => char2[7][119].CLK
lcd_clk => char2[7][120].CLK
lcd_clk => char2[7][121].CLK
lcd_clk => char2[7][122].CLK
lcd_clk => char2[7][123].CLK
lcd_clk => char2[7][124].CLK
lcd_clk => char2[7][125].CLK
lcd_clk => char2[7][126].CLK
lcd_clk => char2[7][127].CLK
lcd_clk => char2[8][0].CLK
lcd_clk => char2[8][1].CLK
lcd_clk => char2[8][2].CLK
lcd_clk => char2[8][3].CLK
lcd_clk => char2[8][4].CLK
lcd_clk => char2[8][5].CLK
lcd_clk => char2[8][6].CLK
lcd_clk => char2[8][7].CLK
lcd_clk => char2[8][8].CLK
lcd_clk => char2[8][9].CLK
lcd_clk => char2[8][10].CLK
lcd_clk => char2[8][11].CLK
lcd_clk => char2[8][12].CLK
lcd_clk => char2[8][13].CLK
lcd_clk => char2[8][14].CLK
lcd_clk => char2[8][15].CLK
lcd_clk => char2[8][16].CLK
lcd_clk => char2[8][17].CLK
lcd_clk => char2[8][18].CLK
lcd_clk => char2[8][19].CLK
lcd_clk => char2[8][20].CLK
lcd_clk => char2[8][21].CLK
lcd_clk => char2[8][22].CLK
lcd_clk => char2[8][23].CLK
lcd_clk => char2[8][24].CLK
lcd_clk => char2[8][25].CLK
lcd_clk => char2[8][26].CLK
lcd_clk => char2[8][27].CLK
lcd_clk => char2[8][28].CLK
lcd_clk => char2[8][29].CLK
lcd_clk => char2[8][30].CLK
lcd_clk => char2[8][31].CLK
lcd_clk => char2[8][32].CLK
lcd_clk => char2[8][33].CLK
lcd_clk => char2[8][34].CLK
lcd_clk => char2[8][35].CLK
lcd_clk => char2[8][36].CLK
lcd_clk => char2[8][37].CLK
lcd_clk => char2[8][38].CLK
lcd_clk => char2[8][39].CLK
lcd_clk => char2[8][40].CLK
lcd_clk => char2[8][41].CLK
lcd_clk => char2[8][42].CLK
lcd_clk => char2[8][43].CLK
lcd_clk => char2[8][44].CLK
lcd_clk => char2[8][45].CLK
lcd_clk => char2[8][46].CLK
lcd_clk => char2[8][47].CLK
lcd_clk => char2[8][48].CLK
lcd_clk => char2[8][49].CLK
lcd_clk => char2[8][50].CLK
lcd_clk => char2[8][51].CLK
lcd_clk => char2[8][52].CLK
lcd_clk => char2[8][53].CLK
lcd_clk => char2[8][54].CLK
lcd_clk => char2[8][55].CLK
lcd_clk => char2[8][56].CLK
lcd_clk => char2[8][57].CLK
lcd_clk => char2[8][58].CLK
lcd_clk => char2[8][59].CLK
lcd_clk => char2[8][60].CLK
lcd_clk => char2[8][61].CLK
lcd_clk => char2[8][62].CLK
lcd_clk => char2[8][63].CLK
lcd_clk => char2[8][64].CLK
lcd_clk => char2[8][65].CLK
lcd_clk => char2[8][66].CLK
lcd_clk => char2[8][67].CLK
lcd_clk => char2[8][68].CLK
lcd_clk => char2[8][69].CLK
lcd_clk => char2[8][70].CLK
lcd_clk => char2[8][71].CLK
lcd_clk => char2[8][72].CLK
lcd_clk => char2[8][73].CLK
lcd_clk => char2[8][74].CLK
lcd_clk => char2[8][75].CLK
lcd_clk => char2[8][76].CLK
lcd_clk => char2[8][77].CLK
lcd_clk => char2[8][78].CLK
lcd_clk => char2[8][79].CLK
lcd_clk => char2[8][80].CLK
lcd_clk => char2[8][81].CLK
lcd_clk => char2[8][82].CLK
lcd_clk => char2[8][83].CLK
lcd_clk => char2[8][84].CLK
lcd_clk => char2[8][85].CLK
lcd_clk => char2[8][86].CLK
lcd_clk => char2[8][87].CLK
lcd_clk => char2[8][88].CLK
lcd_clk => char2[8][89].CLK
lcd_clk => char2[8][90].CLK
lcd_clk => char2[8][91].CLK
lcd_clk => char2[8][92].CLK
lcd_clk => char2[8][93].CLK
lcd_clk => char2[8][94].CLK
lcd_clk => char2[8][95].CLK
lcd_clk => char2[8][96].CLK
lcd_clk => char2[8][97].CLK
lcd_clk => char2[8][98].CLK
lcd_clk => char2[8][99].CLK
lcd_clk => char2[8][100].CLK
lcd_clk => char2[8][101].CLK
lcd_clk => char2[8][102].CLK
lcd_clk => char2[8][103].CLK
lcd_clk => char2[8][104].CLK
lcd_clk => char2[8][105].CLK
lcd_clk => char2[8][106].CLK
lcd_clk => char2[8][107].CLK
lcd_clk => char2[8][108].CLK
lcd_clk => char2[8][109].CLK
lcd_clk => char2[8][110].CLK
lcd_clk => char2[8][111].CLK
lcd_clk => char2[8][112].CLK
lcd_clk => char2[8][113].CLK
lcd_clk => char2[8][114].CLK
lcd_clk => char2[8][115].CLK
lcd_clk => char2[8][116].CLK
lcd_clk => char2[8][117].CLK
lcd_clk => char2[8][118].CLK
lcd_clk => char2[8][119].CLK
lcd_clk => char2[8][120].CLK
lcd_clk => char2[8][121].CLK
lcd_clk => char2[8][122].CLK
lcd_clk => char2[8][123].CLK
lcd_clk => char2[8][124].CLK
lcd_clk => char2[8][125].CLK
lcd_clk => char2[8][126].CLK
lcd_clk => char2[8][127].CLK
lcd_clk => char2[9][0].CLK
lcd_clk => char2[9][1].CLK
lcd_clk => char2[9][2].CLK
lcd_clk => char2[9][3].CLK
lcd_clk => char2[9][4].CLK
lcd_clk => char2[9][5].CLK
lcd_clk => char2[9][6].CLK
lcd_clk => char2[9][7].CLK
lcd_clk => char2[9][8].CLK
lcd_clk => char2[9][9].CLK
lcd_clk => char2[9][10].CLK
lcd_clk => char2[9][11].CLK
lcd_clk => char2[9][12].CLK
lcd_clk => char2[9][13].CLK
lcd_clk => char2[9][14].CLK
lcd_clk => char2[9][15].CLK
lcd_clk => char2[9][16].CLK
lcd_clk => char2[9][17].CLK
lcd_clk => char2[9][18].CLK
lcd_clk => char2[9][19].CLK
lcd_clk => char2[9][20].CLK
lcd_clk => char2[9][21].CLK
lcd_clk => char2[9][22].CLK
lcd_clk => char2[9][23].CLK
lcd_clk => char2[9][24].CLK
lcd_clk => char2[9][25].CLK
lcd_clk => char2[9][26].CLK
lcd_clk => char2[9][27].CLK
lcd_clk => char2[9][28].CLK
lcd_clk => char2[9][29].CLK
lcd_clk => char2[9][30].CLK
lcd_clk => char2[9][31].CLK
lcd_clk => char2[9][32].CLK
lcd_clk => char2[9][33].CLK
lcd_clk => char2[9][34].CLK
lcd_clk => char2[9][35].CLK
lcd_clk => char2[9][36].CLK
lcd_clk => char2[9][37].CLK
lcd_clk => char2[9][38].CLK
lcd_clk => char2[9][39].CLK
lcd_clk => char2[9][40].CLK
lcd_clk => char2[9][41].CLK
lcd_clk => char2[9][42].CLK
lcd_clk => char2[9][43].CLK
lcd_clk => char2[9][44].CLK
lcd_clk => char2[9][45].CLK
lcd_clk => char2[9][46].CLK
lcd_clk => char2[9][47].CLK
lcd_clk => char2[9][48].CLK
lcd_clk => char2[9][49].CLK
lcd_clk => char2[9][50].CLK
lcd_clk => char2[9][51].CLK
lcd_clk => char2[9][52].CLK
lcd_clk => char2[9][53].CLK
lcd_clk => char2[9][54].CLK
lcd_clk => char2[9][55].CLK
lcd_clk => char2[9][56].CLK
lcd_clk => char2[9][57].CLK
lcd_clk => char2[9][58].CLK
lcd_clk => char2[9][59].CLK
lcd_clk => char2[9][60].CLK
lcd_clk => char2[9][61].CLK
lcd_clk => char2[9][62].CLK
lcd_clk => char2[9][63].CLK
lcd_clk => char2[9][64].CLK
lcd_clk => char2[9][65].CLK
lcd_clk => char2[9][66].CLK
lcd_clk => char2[9][67].CLK
lcd_clk => char2[9][68].CLK
lcd_clk => char2[9][69].CLK
lcd_clk => char2[9][70].CLK
lcd_clk => char2[9][71].CLK
lcd_clk => char2[9][72].CLK
lcd_clk => char2[9][73].CLK
lcd_clk => char2[9][74].CLK
lcd_clk => char2[9][75].CLK
lcd_clk => char2[9][76].CLK
lcd_clk => char2[9][77].CLK
lcd_clk => char2[9][78].CLK
lcd_clk => char2[9][79].CLK
lcd_clk => char2[9][80].CLK
lcd_clk => char2[9][81].CLK
lcd_clk => char2[9][82].CLK
lcd_clk => char2[9][83].CLK
lcd_clk => char2[9][84].CLK
lcd_clk => char2[9][85].CLK
lcd_clk => char2[9][86].CLK
lcd_clk => char2[9][87].CLK
lcd_clk => char2[9][88].CLK
lcd_clk => char2[9][89].CLK
lcd_clk => char2[9][90].CLK
lcd_clk => char2[9][91].CLK
lcd_clk => char2[9][92].CLK
lcd_clk => char2[9][93].CLK
lcd_clk => char2[9][94].CLK
lcd_clk => char2[9][95].CLK
lcd_clk => char2[9][96].CLK
lcd_clk => char2[9][97].CLK
lcd_clk => char2[9][98].CLK
lcd_clk => char2[9][99].CLK
lcd_clk => char2[9][100].CLK
lcd_clk => char2[9][101].CLK
lcd_clk => char2[9][102].CLK
lcd_clk => char2[9][103].CLK
lcd_clk => char2[9][104].CLK
lcd_clk => char2[9][105].CLK
lcd_clk => char2[9][106].CLK
lcd_clk => char2[9][107].CLK
lcd_clk => char2[9][108].CLK
lcd_clk => char2[9][109].CLK
lcd_clk => char2[9][110].CLK
lcd_clk => char2[9][111].CLK
lcd_clk => char2[9][112].CLK
lcd_clk => char2[9][113].CLK
lcd_clk => char2[9][114].CLK
lcd_clk => char2[9][115].CLK
lcd_clk => char2[9][116].CLK
lcd_clk => char2[9][117].CLK
lcd_clk => char2[9][118].CLK
lcd_clk => char2[9][119].CLK
lcd_clk => char2[9][120].CLK
lcd_clk => char2[9][121].CLK
lcd_clk => char2[9][122].CLK
lcd_clk => char2[9][123].CLK
lcd_clk => char2[9][124].CLK
lcd_clk => char2[9][125].CLK
lcd_clk => char2[9][126].CLK
lcd_clk => char2[9][127].CLK
lcd_clk => char2[10][0].CLK
lcd_clk => char2[10][1].CLK
lcd_clk => char2[10][2].CLK
lcd_clk => char2[10][3].CLK
lcd_clk => char2[10][4].CLK
lcd_clk => char2[10][5].CLK
lcd_clk => char2[10][6].CLK
lcd_clk => char2[10][7].CLK
lcd_clk => char2[10][8].CLK
lcd_clk => char2[10][9].CLK
lcd_clk => char2[10][10].CLK
lcd_clk => char2[10][11].CLK
lcd_clk => char2[10][12].CLK
lcd_clk => char2[10][13].CLK
lcd_clk => char2[10][14].CLK
lcd_clk => char2[10][15].CLK
lcd_clk => char2[10][16].CLK
lcd_clk => char2[10][17].CLK
lcd_clk => char2[10][18].CLK
lcd_clk => char2[10][19].CLK
lcd_clk => char2[10][20].CLK
lcd_clk => char2[10][21].CLK
lcd_clk => char2[10][22].CLK
lcd_clk => char2[10][23].CLK
lcd_clk => char2[10][24].CLK
lcd_clk => char2[10][25].CLK
lcd_clk => char2[10][26].CLK
lcd_clk => char2[10][27].CLK
lcd_clk => char2[10][28].CLK
lcd_clk => char2[10][29].CLK
lcd_clk => char2[10][30].CLK
lcd_clk => char2[10][31].CLK
lcd_clk => char2[10][32].CLK
lcd_clk => char2[10][33].CLK
lcd_clk => char2[10][34].CLK
lcd_clk => char2[10][35].CLK
lcd_clk => char2[10][36].CLK
lcd_clk => char2[10][37].CLK
lcd_clk => char2[10][38].CLK
lcd_clk => char2[10][39].CLK
lcd_clk => char2[10][40].CLK
lcd_clk => char2[10][41].CLK
lcd_clk => char2[10][42].CLK
lcd_clk => char2[10][43].CLK
lcd_clk => char2[10][44].CLK
lcd_clk => char2[10][45].CLK
lcd_clk => char2[10][46].CLK
lcd_clk => char2[10][47].CLK
lcd_clk => char2[10][48].CLK
lcd_clk => char2[10][49].CLK
lcd_clk => char2[10][50].CLK
lcd_clk => char2[10][51].CLK
lcd_clk => char2[10][52].CLK
lcd_clk => char2[10][53].CLK
lcd_clk => char2[10][54].CLK
lcd_clk => char2[10][55].CLK
lcd_clk => char2[10][56].CLK
lcd_clk => char2[10][57].CLK
lcd_clk => char2[10][58].CLK
lcd_clk => char2[10][59].CLK
lcd_clk => char2[10][60].CLK
lcd_clk => char2[10][61].CLK
lcd_clk => char2[10][62].CLK
lcd_clk => char2[10][63].CLK
lcd_clk => char2[10][64].CLK
lcd_clk => char2[10][65].CLK
lcd_clk => char2[10][66].CLK
lcd_clk => char2[10][67].CLK
lcd_clk => char2[10][68].CLK
lcd_clk => char2[10][69].CLK
lcd_clk => char2[10][70].CLK
lcd_clk => char2[10][71].CLK
lcd_clk => char2[10][72].CLK
lcd_clk => char2[10][73].CLK
lcd_clk => char2[10][74].CLK
lcd_clk => char2[10][75].CLK
lcd_clk => char2[10][76].CLK
lcd_clk => char2[10][77].CLK
lcd_clk => char2[10][78].CLK
lcd_clk => char2[10][79].CLK
lcd_clk => char2[10][80].CLK
lcd_clk => char2[10][81].CLK
lcd_clk => char2[10][82].CLK
lcd_clk => char2[10][83].CLK
lcd_clk => char2[10][84].CLK
lcd_clk => char2[10][85].CLK
lcd_clk => char2[10][86].CLK
lcd_clk => char2[10][87].CLK
lcd_clk => char2[10][88].CLK
lcd_clk => char2[10][89].CLK
lcd_clk => char2[10][90].CLK
lcd_clk => char2[10][91].CLK
lcd_clk => char2[10][92].CLK
lcd_clk => char2[10][93].CLK
lcd_clk => char2[10][94].CLK
lcd_clk => char2[10][95].CLK
lcd_clk => char2[10][96].CLK
lcd_clk => char2[10][97].CLK
lcd_clk => char2[10][98].CLK
lcd_clk => char2[10][99].CLK
lcd_clk => char2[10][100].CLK
lcd_clk => char2[10][101].CLK
lcd_clk => char2[10][102].CLK
lcd_clk => char2[10][103].CLK
lcd_clk => char2[10][104].CLK
lcd_clk => char2[10][105].CLK
lcd_clk => char2[10][106].CLK
lcd_clk => char2[10][107].CLK
lcd_clk => char2[10][108].CLK
lcd_clk => char2[10][109].CLK
lcd_clk => char2[10][110].CLK
lcd_clk => char2[10][111].CLK
lcd_clk => char2[10][112].CLK
lcd_clk => char2[10][113].CLK
lcd_clk => char2[10][114].CLK
lcd_clk => char2[10][115].CLK
lcd_clk => char2[10][116].CLK
lcd_clk => char2[10][117].CLK
lcd_clk => char2[10][118].CLK
lcd_clk => char2[10][119].CLK
lcd_clk => char2[10][120].CLK
lcd_clk => char2[10][121].CLK
lcd_clk => char2[10][122].CLK
lcd_clk => char2[10][123].CLK
lcd_clk => char2[10][124].CLK
lcd_clk => char2[10][125].CLK
lcd_clk => char2[10][126].CLK
lcd_clk => char2[10][127].CLK
lcd_clk => char2[11][0].CLK
lcd_clk => char2[11][1].CLK
lcd_clk => char2[11][2].CLK
lcd_clk => char2[11][3].CLK
lcd_clk => char2[11][4].CLK
lcd_clk => char2[11][5].CLK
lcd_clk => char2[11][6].CLK
lcd_clk => char2[11][7].CLK
lcd_clk => char2[11][8].CLK
lcd_clk => char2[11][9].CLK
lcd_clk => char2[11][10].CLK
lcd_clk => char2[11][11].CLK
lcd_clk => char2[11][12].CLK
lcd_clk => char2[11][13].CLK
lcd_clk => char2[11][14].CLK
lcd_clk => char2[11][15].CLK
lcd_clk => char2[11][16].CLK
lcd_clk => char2[11][17].CLK
lcd_clk => char2[11][18].CLK
lcd_clk => char2[11][19].CLK
lcd_clk => char2[11][20].CLK
lcd_clk => char2[11][21].CLK
lcd_clk => char2[11][22].CLK
lcd_clk => char2[11][23].CLK
lcd_clk => char2[11][24].CLK
lcd_clk => char2[11][25].CLK
lcd_clk => char2[11][26].CLK
lcd_clk => char2[11][27].CLK
lcd_clk => char2[11][28].CLK
lcd_clk => char2[11][29].CLK
lcd_clk => char2[11][30].CLK
lcd_clk => char2[11][31].CLK
lcd_clk => char2[11][32].CLK
lcd_clk => char2[11][33].CLK
lcd_clk => char2[11][34].CLK
lcd_clk => char2[11][35].CLK
lcd_clk => char2[11][36].CLK
lcd_clk => char2[11][37].CLK
lcd_clk => char2[11][38].CLK
lcd_clk => char2[11][39].CLK
lcd_clk => char2[11][40].CLK
lcd_clk => char2[11][41].CLK
lcd_clk => char2[11][42].CLK
lcd_clk => char2[11][43].CLK
lcd_clk => char2[11][44].CLK
lcd_clk => char2[11][45].CLK
lcd_clk => char2[11][46].CLK
lcd_clk => char2[11][47].CLK
lcd_clk => char2[11][48].CLK
lcd_clk => char2[11][49].CLK
lcd_clk => char2[11][50].CLK
lcd_clk => char2[11][51].CLK
lcd_clk => char2[11][52].CLK
lcd_clk => char2[11][53].CLK
lcd_clk => char2[11][54].CLK
lcd_clk => char2[11][55].CLK
lcd_clk => char2[11][56].CLK
lcd_clk => char2[11][57].CLK
lcd_clk => char2[11][58].CLK
lcd_clk => char2[11][59].CLK
lcd_clk => char2[11][60].CLK
lcd_clk => char2[11][61].CLK
lcd_clk => char2[11][62].CLK
lcd_clk => char2[11][63].CLK
lcd_clk => char2[11][64].CLK
lcd_clk => char2[11][65].CLK
lcd_clk => char2[11][66].CLK
lcd_clk => char2[11][67].CLK
lcd_clk => char2[11][68].CLK
lcd_clk => char2[11][69].CLK
lcd_clk => char2[11][70].CLK
lcd_clk => char2[11][71].CLK
lcd_clk => char2[11][72].CLK
lcd_clk => char2[11][73].CLK
lcd_clk => char2[11][74].CLK
lcd_clk => char2[11][75].CLK
lcd_clk => char2[11][76].CLK
lcd_clk => char2[11][77].CLK
lcd_clk => char2[11][78].CLK
lcd_clk => char2[11][79].CLK
lcd_clk => char2[11][80].CLK
lcd_clk => char2[11][81].CLK
lcd_clk => char2[11][82].CLK
lcd_clk => char2[11][83].CLK
lcd_clk => char2[11][84].CLK
lcd_clk => char2[11][85].CLK
lcd_clk => char2[11][86].CLK
lcd_clk => char2[11][87].CLK
lcd_clk => char2[11][88].CLK
lcd_clk => char2[11][89].CLK
lcd_clk => char2[11][90].CLK
lcd_clk => char2[11][91].CLK
lcd_clk => char2[11][92].CLK
lcd_clk => char2[11][93].CLK
lcd_clk => char2[11][94].CLK
lcd_clk => char2[11][95].CLK
lcd_clk => char2[11][96].CLK
lcd_clk => char2[11][97].CLK
lcd_clk => char2[11][98].CLK
lcd_clk => char2[11][99].CLK
lcd_clk => char2[11][100].CLK
lcd_clk => char2[11][101].CLK
lcd_clk => char2[11][102].CLK
lcd_clk => char2[11][103].CLK
lcd_clk => char2[11][104].CLK
lcd_clk => char2[11][105].CLK
lcd_clk => char2[11][106].CLK
lcd_clk => char2[11][107].CLK
lcd_clk => char2[11][108].CLK
lcd_clk => char2[11][109].CLK
lcd_clk => char2[11][110].CLK
lcd_clk => char2[11][111].CLK
lcd_clk => char2[11][112].CLK
lcd_clk => char2[11][113].CLK
lcd_clk => char2[11][114].CLK
lcd_clk => char2[11][115].CLK
lcd_clk => char2[11][116].CLK
lcd_clk => char2[11][117].CLK
lcd_clk => char2[11][118].CLK
lcd_clk => char2[11][119].CLK
lcd_clk => char2[11][120].CLK
lcd_clk => char2[11][121].CLK
lcd_clk => char2[11][122].CLK
lcd_clk => char2[11][123].CLK
lcd_clk => char2[11][124].CLK
lcd_clk => char2[11][125].CLK
lcd_clk => char2[11][126].CLK
lcd_clk => char2[11][127].CLK
lcd_clk => char2[12][0].CLK
lcd_clk => char2[12][1].CLK
lcd_clk => char2[12][2].CLK
lcd_clk => char2[12][3].CLK
lcd_clk => char2[12][4].CLK
lcd_clk => char2[12][5].CLK
lcd_clk => char2[12][6].CLK
lcd_clk => char2[12][7].CLK
lcd_clk => char2[12][8].CLK
lcd_clk => char2[12][9].CLK
lcd_clk => char2[12][10].CLK
lcd_clk => char2[12][11].CLK
lcd_clk => char2[12][12].CLK
lcd_clk => char2[12][13].CLK
lcd_clk => char2[12][14].CLK
lcd_clk => char2[12][15].CLK
lcd_clk => char2[12][16].CLK
lcd_clk => char2[12][17].CLK
lcd_clk => char2[12][18].CLK
lcd_clk => char2[12][19].CLK
lcd_clk => char2[12][20].CLK
lcd_clk => char2[12][21].CLK
lcd_clk => char2[12][22].CLK
lcd_clk => char2[12][23].CLK
lcd_clk => char2[12][24].CLK
lcd_clk => char2[12][25].CLK
lcd_clk => char2[12][26].CLK
lcd_clk => char2[12][27].CLK
lcd_clk => char2[12][28].CLK
lcd_clk => char2[12][29].CLK
lcd_clk => char2[12][30].CLK
lcd_clk => char2[12][31].CLK
lcd_clk => char2[12][32].CLK
lcd_clk => char2[12][33].CLK
lcd_clk => char2[12][34].CLK
lcd_clk => char2[12][35].CLK
lcd_clk => char2[12][36].CLK
lcd_clk => char2[12][37].CLK
lcd_clk => char2[12][38].CLK
lcd_clk => char2[12][39].CLK
lcd_clk => char2[12][40].CLK
lcd_clk => char2[12][41].CLK
lcd_clk => char2[12][42].CLK
lcd_clk => char2[12][43].CLK
lcd_clk => char2[12][44].CLK
lcd_clk => char2[12][45].CLK
lcd_clk => char2[12][46].CLK
lcd_clk => char2[12][47].CLK
lcd_clk => char2[12][48].CLK
lcd_clk => char2[12][49].CLK
lcd_clk => char2[12][50].CLK
lcd_clk => char2[12][51].CLK
lcd_clk => char2[12][52].CLK
lcd_clk => char2[12][53].CLK
lcd_clk => char2[12][54].CLK
lcd_clk => char2[12][55].CLK
lcd_clk => char2[12][56].CLK
lcd_clk => char2[12][57].CLK
lcd_clk => char2[12][58].CLK
lcd_clk => char2[12][59].CLK
lcd_clk => char2[12][60].CLK
lcd_clk => char2[12][61].CLK
lcd_clk => char2[12][62].CLK
lcd_clk => char2[12][63].CLK
lcd_clk => char2[12][64].CLK
lcd_clk => char2[12][65].CLK
lcd_clk => char2[12][66].CLK
lcd_clk => char2[12][67].CLK
lcd_clk => char2[12][68].CLK
lcd_clk => char2[12][69].CLK
lcd_clk => char2[12][70].CLK
lcd_clk => char2[12][71].CLK
lcd_clk => char2[12][72].CLK
lcd_clk => char2[12][73].CLK
lcd_clk => char2[12][74].CLK
lcd_clk => char2[12][75].CLK
lcd_clk => char2[12][76].CLK
lcd_clk => char2[12][77].CLK
lcd_clk => char2[12][78].CLK
lcd_clk => char2[12][79].CLK
lcd_clk => char2[12][80].CLK
lcd_clk => char2[12][81].CLK
lcd_clk => char2[12][82].CLK
lcd_clk => char2[12][83].CLK
lcd_clk => char2[12][84].CLK
lcd_clk => char2[12][85].CLK
lcd_clk => char2[12][86].CLK
lcd_clk => char2[12][87].CLK
lcd_clk => char2[12][88].CLK
lcd_clk => char2[12][89].CLK
lcd_clk => char2[12][90].CLK
lcd_clk => char2[12][91].CLK
lcd_clk => char2[12][92].CLK
lcd_clk => char2[12][93].CLK
lcd_clk => char2[12][94].CLK
lcd_clk => char2[12][95].CLK
lcd_clk => char2[12][96].CLK
lcd_clk => char2[12][97].CLK
lcd_clk => char2[12][98].CLK
lcd_clk => char2[12][99].CLK
lcd_clk => char2[12][100].CLK
lcd_clk => char2[12][101].CLK
lcd_clk => char2[12][102].CLK
lcd_clk => char2[12][103].CLK
lcd_clk => char2[12][104].CLK
lcd_clk => char2[12][105].CLK
lcd_clk => char2[12][106].CLK
lcd_clk => char2[12][107].CLK
lcd_clk => char2[12][108].CLK
lcd_clk => char2[12][109].CLK
lcd_clk => char2[12][110].CLK
lcd_clk => char2[12][111].CLK
lcd_clk => char2[12][112].CLK
lcd_clk => char2[12][113].CLK
lcd_clk => char2[12][114].CLK
lcd_clk => char2[12][115].CLK
lcd_clk => char2[12][116].CLK
lcd_clk => char2[12][117].CLK
lcd_clk => char2[12][118].CLK
lcd_clk => char2[12][119].CLK
lcd_clk => char2[12][120].CLK
lcd_clk => char2[12][121].CLK
lcd_clk => char2[12][122].CLK
lcd_clk => char2[12][123].CLK
lcd_clk => char2[12][124].CLK
lcd_clk => char2[12][125].CLK
lcd_clk => char2[12][126].CLK
lcd_clk => char2[12][127].CLK
lcd_clk => char2[13][0].CLK
lcd_clk => char2[13][1].CLK
lcd_clk => char2[13][2].CLK
lcd_clk => char2[13][3].CLK
lcd_clk => char2[13][4].CLK
lcd_clk => char2[13][5].CLK
lcd_clk => char2[13][6].CLK
lcd_clk => char2[13][7].CLK
lcd_clk => char2[13][8].CLK
lcd_clk => char2[13][9].CLK
lcd_clk => char2[13][10].CLK
lcd_clk => char2[13][11].CLK
lcd_clk => char2[13][12].CLK
lcd_clk => char2[13][13].CLK
lcd_clk => char2[13][14].CLK
lcd_clk => char2[13][15].CLK
lcd_clk => char2[13][16].CLK
lcd_clk => char2[13][17].CLK
lcd_clk => char2[13][18].CLK
lcd_clk => char2[13][19].CLK
lcd_clk => char2[13][20].CLK
lcd_clk => char2[13][21].CLK
lcd_clk => char2[13][22].CLK
lcd_clk => char2[13][23].CLK
lcd_clk => char2[13][24].CLK
lcd_clk => char2[13][25].CLK
lcd_clk => char2[13][26].CLK
lcd_clk => char2[13][27].CLK
lcd_clk => char2[13][28].CLK
lcd_clk => char2[13][29].CLK
lcd_clk => char2[13][30].CLK
lcd_clk => char2[13][31].CLK
lcd_clk => char2[13][32].CLK
lcd_clk => char2[13][33].CLK
lcd_clk => char2[13][34].CLK
lcd_clk => char2[13][35].CLK
lcd_clk => char2[13][36].CLK
lcd_clk => char2[13][37].CLK
lcd_clk => char2[13][38].CLK
lcd_clk => char2[13][39].CLK
lcd_clk => char2[13][40].CLK
lcd_clk => char2[13][41].CLK
lcd_clk => char2[13][42].CLK
lcd_clk => char2[13][43].CLK
lcd_clk => char2[13][44].CLK
lcd_clk => char2[13][45].CLK
lcd_clk => char2[13][46].CLK
lcd_clk => char2[13][47].CLK
lcd_clk => char2[13][48].CLK
lcd_clk => char2[13][49].CLK
lcd_clk => char2[13][50].CLK
lcd_clk => char2[13][51].CLK
lcd_clk => char2[13][52].CLK
lcd_clk => char2[13][53].CLK
lcd_clk => char2[13][54].CLK
lcd_clk => char2[13][55].CLK
lcd_clk => char2[13][56].CLK
lcd_clk => char2[13][57].CLK
lcd_clk => char2[13][58].CLK
lcd_clk => char2[13][59].CLK
lcd_clk => char2[13][60].CLK
lcd_clk => char2[13][61].CLK
lcd_clk => char2[13][62].CLK
lcd_clk => char2[13][63].CLK
lcd_clk => char2[13][64].CLK
lcd_clk => char2[13][65].CLK
lcd_clk => char2[13][66].CLK
lcd_clk => char2[13][67].CLK
lcd_clk => char2[13][68].CLK
lcd_clk => char2[13][69].CLK
lcd_clk => char2[13][70].CLK
lcd_clk => char2[13][71].CLK
lcd_clk => char2[13][72].CLK
lcd_clk => char2[13][73].CLK
lcd_clk => char2[13][74].CLK
lcd_clk => char2[13][75].CLK
lcd_clk => char2[13][76].CLK
lcd_clk => char2[13][77].CLK
lcd_clk => char2[13][78].CLK
lcd_clk => char2[13][79].CLK
lcd_clk => char2[13][80].CLK
lcd_clk => char2[13][81].CLK
lcd_clk => char2[13][82].CLK
lcd_clk => char2[13][83].CLK
lcd_clk => char2[13][84].CLK
lcd_clk => char2[13][85].CLK
lcd_clk => char2[13][86].CLK
lcd_clk => char2[13][87].CLK
lcd_clk => char2[13][88].CLK
lcd_clk => char2[13][89].CLK
lcd_clk => char2[13][90].CLK
lcd_clk => char2[13][91].CLK
lcd_clk => char2[13][92].CLK
lcd_clk => char2[13][93].CLK
lcd_clk => char2[13][94].CLK
lcd_clk => char2[13][95].CLK
lcd_clk => char2[13][96].CLK
lcd_clk => char2[13][97].CLK
lcd_clk => char2[13][98].CLK
lcd_clk => char2[13][99].CLK
lcd_clk => char2[13][100].CLK
lcd_clk => char2[13][101].CLK
lcd_clk => char2[13][102].CLK
lcd_clk => char2[13][103].CLK
lcd_clk => char2[13][104].CLK
lcd_clk => char2[13][105].CLK
lcd_clk => char2[13][106].CLK
lcd_clk => char2[13][107].CLK
lcd_clk => char2[13][108].CLK
lcd_clk => char2[13][109].CLK
lcd_clk => char2[13][110].CLK
lcd_clk => char2[13][111].CLK
lcd_clk => char2[13][112].CLK
lcd_clk => char2[13][113].CLK
lcd_clk => char2[13][114].CLK
lcd_clk => char2[13][115].CLK
lcd_clk => char2[13][116].CLK
lcd_clk => char2[13][117].CLK
lcd_clk => char2[13][118].CLK
lcd_clk => char2[13][119].CLK
lcd_clk => char2[13][120].CLK
lcd_clk => char2[13][121].CLK
lcd_clk => char2[13][122].CLK
lcd_clk => char2[13][123].CLK
lcd_clk => char2[13][124].CLK
lcd_clk => char2[13][125].CLK
lcd_clk => char2[13][126].CLK
lcd_clk => char2[13][127].CLK
lcd_clk => char2[14][0].CLK
lcd_clk => char2[14][1].CLK
lcd_clk => char2[14][2].CLK
lcd_clk => char2[14][3].CLK
lcd_clk => char2[14][4].CLK
lcd_clk => char2[14][5].CLK
lcd_clk => char2[14][6].CLK
lcd_clk => char2[14][7].CLK
lcd_clk => char2[14][8].CLK
lcd_clk => char2[14][9].CLK
lcd_clk => char2[14][10].CLK
lcd_clk => char2[14][11].CLK
lcd_clk => char2[14][12].CLK
lcd_clk => char2[14][13].CLK
lcd_clk => char2[14][14].CLK
lcd_clk => char2[14][15].CLK
lcd_clk => char2[14][16].CLK
lcd_clk => char2[14][17].CLK
lcd_clk => char2[14][18].CLK
lcd_clk => char2[14][19].CLK
lcd_clk => char2[14][20].CLK
lcd_clk => char2[14][21].CLK
lcd_clk => char2[14][22].CLK
lcd_clk => char2[14][23].CLK
lcd_clk => char2[14][24].CLK
lcd_clk => char2[14][25].CLK
lcd_clk => char2[14][26].CLK
lcd_clk => char2[14][27].CLK
lcd_clk => char2[14][28].CLK
lcd_clk => char2[14][29].CLK
lcd_clk => char2[14][30].CLK
lcd_clk => char2[14][31].CLK
lcd_clk => char2[14][32].CLK
lcd_clk => char2[14][33].CLK
lcd_clk => char2[14][34].CLK
lcd_clk => char2[14][35].CLK
lcd_clk => char2[14][36].CLK
lcd_clk => char2[14][37].CLK
lcd_clk => char2[14][38].CLK
lcd_clk => char2[14][39].CLK
lcd_clk => char2[14][40].CLK
lcd_clk => char2[14][41].CLK
lcd_clk => char2[14][42].CLK
lcd_clk => char2[14][43].CLK
lcd_clk => char2[14][44].CLK
lcd_clk => char2[14][45].CLK
lcd_clk => char2[14][46].CLK
lcd_clk => char2[14][47].CLK
lcd_clk => char2[14][48].CLK
lcd_clk => char2[14][49].CLK
lcd_clk => char2[14][50].CLK
lcd_clk => char2[14][51].CLK
lcd_clk => char2[14][52].CLK
lcd_clk => char2[14][53].CLK
lcd_clk => char2[14][54].CLK
lcd_clk => char2[14][55].CLK
lcd_clk => char2[14][56].CLK
lcd_clk => char2[14][57].CLK
lcd_clk => char2[14][58].CLK
lcd_clk => char2[14][59].CLK
lcd_clk => char2[14][60].CLK
lcd_clk => char2[14][61].CLK
lcd_clk => char2[14][62].CLK
lcd_clk => char2[14][63].CLK
lcd_clk => char2[14][64].CLK
lcd_clk => char2[14][65].CLK
lcd_clk => char2[14][66].CLK
lcd_clk => char2[14][67].CLK
lcd_clk => char2[14][68].CLK
lcd_clk => char2[14][69].CLK
lcd_clk => char2[14][70].CLK
lcd_clk => char2[14][71].CLK
lcd_clk => char2[14][72].CLK
lcd_clk => char2[14][73].CLK
lcd_clk => char2[14][74].CLK
lcd_clk => char2[14][75].CLK
lcd_clk => char2[14][76].CLK
lcd_clk => char2[14][77].CLK
lcd_clk => char2[14][78].CLK
lcd_clk => char2[14][79].CLK
lcd_clk => char2[14][80].CLK
lcd_clk => char2[14][81].CLK
lcd_clk => char2[14][82].CLK
lcd_clk => char2[14][83].CLK
lcd_clk => char2[14][84].CLK
lcd_clk => char2[14][85].CLK
lcd_clk => char2[14][86].CLK
lcd_clk => char2[14][87].CLK
lcd_clk => char2[14][88].CLK
lcd_clk => char2[14][89].CLK
lcd_clk => char2[14][90].CLK
lcd_clk => char2[14][91].CLK
lcd_clk => char2[14][92].CLK
lcd_clk => char2[14][93].CLK
lcd_clk => char2[14][94].CLK
lcd_clk => char2[14][95].CLK
lcd_clk => char2[14][96].CLK
lcd_clk => char2[14][97].CLK
lcd_clk => char2[14][98].CLK
lcd_clk => char2[14][99].CLK
lcd_clk => char2[14][100].CLK
lcd_clk => char2[14][101].CLK
lcd_clk => char2[14][102].CLK
lcd_clk => char2[14][103].CLK
lcd_clk => char2[14][104].CLK
lcd_clk => char2[14][105].CLK
lcd_clk => char2[14][106].CLK
lcd_clk => char2[14][107].CLK
lcd_clk => char2[14][108].CLK
lcd_clk => char2[14][109].CLK
lcd_clk => char2[14][110].CLK
lcd_clk => char2[14][111].CLK
lcd_clk => char2[14][112].CLK
lcd_clk => char2[14][113].CLK
lcd_clk => char2[14][114].CLK
lcd_clk => char2[14][115].CLK
lcd_clk => char2[14][116].CLK
lcd_clk => char2[14][117].CLK
lcd_clk => char2[14][118].CLK
lcd_clk => char2[14][119].CLK
lcd_clk => char2[14][120].CLK
lcd_clk => char2[14][121].CLK
lcd_clk => char2[14][122].CLK
lcd_clk => char2[14][123].CLK
lcd_clk => char2[14][124].CLK
lcd_clk => char2[14][125].CLK
lcd_clk => char2[14][126].CLK
lcd_clk => char2[14][127].CLK
lcd_clk => char2[15][0].CLK
lcd_clk => char2[15][1].CLK
lcd_clk => char2[15][2].CLK
lcd_clk => char2[15][3].CLK
lcd_clk => char2[15][4].CLK
lcd_clk => char2[15][5].CLK
lcd_clk => char2[15][6].CLK
lcd_clk => char2[15][7].CLK
lcd_clk => char2[15][8].CLK
lcd_clk => char2[15][9].CLK
lcd_clk => char2[15][10].CLK
lcd_clk => char2[15][11].CLK
lcd_clk => char2[15][12].CLK
lcd_clk => char2[15][13].CLK
lcd_clk => char2[15][14].CLK
lcd_clk => char2[15][15].CLK
lcd_clk => char2[15][16].CLK
lcd_clk => char2[15][17].CLK
lcd_clk => char2[15][18].CLK
lcd_clk => char2[15][19].CLK
lcd_clk => char2[15][20].CLK
lcd_clk => char2[15][21].CLK
lcd_clk => char2[15][22].CLK
lcd_clk => char2[15][23].CLK
lcd_clk => char2[15][24].CLK
lcd_clk => char2[15][25].CLK
lcd_clk => char2[15][26].CLK
lcd_clk => char2[15][27].CLK
lcd_clk => char2[15][28].CLK
lcd_clk => char2[15][29].CLK
lcd_clk => char2[15][30].CLK
lcd_clk => char2[15][31].CLK
lcd_clk => char2[15][32].CLK
lcd_clk => char2[15][33].CLK
lcd_clk => char2[15][34].CLK
lcd_clk => char2[15][35].CLK
lcd_clk => char2[15][36].CLK
lcd_clk => char2[15][37].CLK
lcd_clk => char2[15][38].CLK
lcd_clk => char2[15][39].CLK
lcd_clk => char2[15][40].CLK
lcd_clk => char2[15][41].CLK
lcd_clk => char2[15][42].CLK
lcd_clk => char2[15][43].CLK
lcd_clk => char2[15][44].CLK
lcd_clk => char2[15][45].CLK
lcd_clk => char2[15][46].CLK
lcd_clk => char2[15][47].CLK
lcd_clk => char2[15][48].CLK
lcd_clk => char2[15][49].CLK
lcd_clk => char2[15][50].CLK
lcd_clk => char2[15][51].CLK
lcd_clk => char2[15][52].CLK
lcd_clk => char2[15][53].CLK
lcd_clk => char2[15][54].CLK
lcd_clk => char2[15][55].CLK
lcd_clk => char2[15][56].CLK
lcd_clk => char2[15][57].CLK
lcd_clk => char2[15][58].CLK
lcd_clk => char2[15][59].CLK
lcd_clk => char2[15][60].CLK
lcd_clk => char2[15][61].CLK
lcd_clk => char2[15][62].CLK
lcd_clk => char2[15][63].CLK
lcd_clk => char2[15][64].CLK
lcd_clk => char2[15][65].CLK
lcd_clk => char2[15][66].CLK
lcd_clk => char2[15][67].CLK
lcd_clk => char2[15][68].CLK
lcd_clk => char2[15][69].CLK
lcd_clk => char2[15][70].CLK
lcd_clk => char2[15][71].CLK
lcd_clk => char2[15][72].CLK
lcd_clk => char2[15][73].CLK
lcd_clk => char2[15][74].CLK
lcd_clk => char2[15][75].CLK
lcd_clk => char2[15][76].CLK
lcd_clk => char2[15][77].CLK
lcd_clk => char2[15][78].CLK
lcd_clk => char2[15][79].CLK
lcd_clk => char2[15][80].CLK
lcd_clk => char2[15][81].CLK
lcd_clk => char2[15][82].CLK
lcd_clk => char2[15][83].CLK
lcd_clk => char2[15][84].CLK
lcd_clk => char2[15][85].CLK
lcd_clk => char2[15][86].CLK
lcd_clk => char2[15][87].CLK
lcd_clk => char2[15][88].CLK
lcd_clk => char2[15][89].CLK
lcd_clk => char2[15][90].CLK
lcd_clk => char2[15][91].CLK
lcd_clk => char2[15][92].CLK
lcd_clk => char2[15][93].CLK
lcd_clk => char2[15][94].CLK
lcd_clk => char2[15][95].CLK
lcd_clk => char2[15][96].CLK
lcd_clk => char2[15][97].CLK
lcd_clk => char2[15][98].CLK
lcd_clk => char2[15][99].CLK
lcd_clk => char2[15][100].CLK
lcd_clk => char2[15][101].CLK
lcd_clk => char2[15][102].CLK
lcd_clk => char2[15][103].CLK
lcd_clk => char2[15][104].CLK
lcd_clk => char2[15][105].CLK
lcd_clk => char2[15][106].CLK
lcd_clk => char2[15][107].CLK
lcd_clk => char2[15][108].CLK
lcd_clk => char2[15][109].CLK
lcd_clk => char2[15][110].CLK
lcd_clk => char2[15][111].CLK
lcd_clk => char2[15][112].CLK
lcd_clk => char2[15][113].CLK
lcd_clk => char2[15][114].CLK
lcd_clk => char2[15][115].CLK
lcd_clk => char2[15][116].CLK
lcd_clk => char2[15][117].CLK
lcd_clk => char2[15][118].CLK
lcd_clk => char2[15][119].CLK
lcd_clk => char2[15][120].CLK
lcd_clk => char2[15][121].CLK
lcd_clk => char2[15][122].CLK
lcd_clk => char2[15][123].CLK
lcd_clk => char2[15][124].CLK
lcd_clk => char2[15][125].CLK
lcd_clk => char2[15][126].CLK
lcd_clk => char2[15][127].CLK
lcd_clk => char2[16][0].CLK
lcd_clk => char2[16][1].CLK
lcd_clk => char2[16][2].CLK
lcd_clk => char2[16][3].CLK
lcd_clk => char2[16][4].CLK
lcd_clk => char2[16][5].CLK
lcd_clk => char2[16][6].CLK
lcd_clk => char2[16][7].CLK
lcd_clk => char2[16][8].CLK
lcd_clk => char2[16][9].CLK
lcd_clk => char2[16][10].CLK
lcd_clk => char2[16][11].CLK
lcd_clk => char2[16][12].CLK
lcd_clk => char2[16][13].CLK
lcd_clk => char2[16][14].CLK
lcd_clk => char2[16][15].CLK
lcd_clk => char2[16][16].CLK
lcd_clk => char2[16][17].CLK
lcd_clk => char2[16][18].CLK
lcd_clk => char2[16][19].CLK
lcd_clk => char2[16][20].CLK
lcd_clk => char2[16][21].CLK
lcd_clk => char2[16][22].CLK
lcd_clk => char2[16][23].CLK
lcd_clk => char2[16][24].CLK
lcd_clk => char2[16][25].CLK
lcd_clk => char2[16][26].CLK
lcd_clk => char2[16][27].CLK
lcd_clk => char2[16][28].CLK
lcd_clk => char2[16][29].CLK
lcd_clk => char2[16][30].CLK
lcd_clk => char2[16][31].CLK
lcd_clk => char2[16][32].CLK
lcd_clk => char2[16][33].CLK
lcd_clk => char2[16][34].CLK
lcd_clk => char2[16][35].CLK
lcd_clk => char2[16][36].CLK
lcd_clk => char2[16][37].CLK
lcd_clk => char2[16][38].CLK
lcd_clk => char2[16][39].CLK
lcd_clk => char2[16][40].CLK
lcd_clk => char2[16][41].CLK
lcd_clk => char2[16][42].CLK
lcd_clk => char2[16][43].CLK
lcd_clk => char2[16][44].CLK
lcd_clk => char2[16][45].CLK
lcd_clk => char2[16][46].CLK
lcd_clk => char2[16][47].CLK
lcd_clk => char2[16][48].CLK
lcd_clk => char2[16][49].CLK
lcd_clk => char2[16][50].CLK
lcd_clk => char2[16][51].CLK
lcd_clk => char2[16][52].CLK
lcd_clk => char2[16][53].CLK
lcd_clk => char2[16][54].CLK
lcd_clk => char2[16][55].CLK
lcd_clk => char2[16][56].CLK
lcd_clk => char2[16][57].CLK
lcd_clk => char2[16][58].CLK
lcd_clk => char2[16][59].CLK
lcd_clk => char2[16][60].CLK
lcd_clk => char2[16][61].CLK
lcd_clk => char2[16][62].CLK
lcd_clk => char2[16][63].CLK
lcd_clk => char2[16][64].CLK
lcd_clk => char2[16][65].CLK
lcd_clk => char2[16][66].CLK
lcd_clk => char2[16][67].CLK
lcd_clk => char2[16][68].CLK
lcd_clk => char2[16][69].CLK
lcd_clk => char2[16][70].CLK
lcd_clk => char2[16][71].CLK
lcd_clk => char2[16][72].CLK
lcd_clk => char2[16][73].CLK
lcd_clk => char2[16][74].CLK
lcd_clk => char2[16][75].CLK
lcd_clk => char2[16][76].CLK
lcd_clk => char2[16][77].CLK
lcd_clk => char2[16][78].CLK
lcd_clk => char2[16][79].CLK
lcd_clk => char2[16][80].CLK
lcd_clk => char2[16][81].CLK
lcd_clk => char2[16][82].CLK
lcd_clk => char2[16][83].CLK
lcd_clk => char2[16][84].CLK
lcd_clk => char2[16][85].CLK
lcd_clk => char2[16][86].CLK
lcd_clk => char2[16][87].CLK
lcd_clk => char2[16][88].CLK
lcd_clk => char2[16][89].CLK
lcd_clk => char2[16][90].CLK
lcd_clk => char2[16][91].CLK
lcd_clk => char2[16][92].CLK
lcd_clk => char2[16][93].CLK
lcd_clk => char2[16][94].CLK
lcd_clk => char2[16][95].CLK
lcd_clk => char2[16][96].CLK
lcd_clk => char2[16][97].CLK
lcd_clk => char2[16][98].CLK
lcd_clk => char2[16][99].CLK
lcd_clk => char2[16][100].CLK
lcd_clk => char2[16][101].CLK
lcd_clk => char2[16][102].CLK
lcd_clk => char2[16][103].CLK
lcd_clk => char2[16][104].CLK
lcd_clk => char2[16][105].CLK
lcd_clk => char2[16][106].CLK
lcd_clk => char2[16][107].CLK
lcd_clk => char2[16][108].CLK
lcd_clk => char2[16][109].CLK
lcd_clk => char2[16][110].CLK
lcd_clk => char2[16][111].CLK
lcd_clk => char2[16][112].CLK
lcd_clk => char2[16][113].CLK
lcd_clk => char2[16][114].CLK
lcd_clk => char2[16][115].CLK
lcd_clk => char2[16][116].CLK
lcd_clk => char2[16][117].CLK
lcd_clk => char2[16][118].CLK
lcd_clk => char2[16][119].CLK
lcd_clk => char2[16][120].CLK
lcd_clk => char2[16][121].CLK
lcd_clk => char2[16][122].CLK
lcd_clk => char2[16][123].CLK
lcd_clk => char2[16][124].CLK
lcd_clk => char2[16][125].CLK
lcd_clk => char2[16][126].CLK
lcd_clk => char2[16][127].CLK
lcd_clk => char2[17][0].CLK
lcd_clk => char2[17][1].CLK
lcd_clk => char2[17][2].CLK
lcd_clk => char2[17][3].CLK
lcd_clk => char2[17][4].CLK
lcd_clk => char2[17][5].CLK
lcd_clk => char2[17][6].CLK
lcd_clk => char2[17][7].CLK
lcd_clk => char2[17][8].CLK
lcd_clk => char2[17][9].CLK
lcd_clk => char2[17][10].CLK
lcd_clk => char2[17][11].CLK
lcd_clk => char2[17][12].CLK
lcd_clk => char2[17][13].CLK
lcd_clk => char2[17][14].CLK
lcd_clk => char2[17][15].CLK
lcd_clk => char2[17][16].CLK
lcd_clk => char2[17][17].CLK
lcd_clk => char2[17][18].CLK
lcd_clk => char2[17][19].CLK
lcd_clk => char2[17][20].CLK
lcd_clk => char2[17][21].CLK
lcd_clk => char2[17][22].CLK
lcd_clk => char2[17][23].CLK
lcd_clk => char2[17][24].CLK
lcd_clk => char2[17][25].CLK
lcd_clk => char2[17][26].CLK
lcd_clk => char2[17][27].CLK
lcd_clk => char2[17][28].CLK
lcd_clk => char2[17][29].CLK
lcd_clk => char2[17][30].CLK
lcd_clk => char2[17][31].CLK
lcd_clk => char2[17][32].CLK
lcd_clk => char2[17][33].CLK
lcd_clk => char2[17][34].CLK
lcd_clk => char2[17][35].CLK
lcd_clk => char2[17][36].CLK
lcd_clk => char2[17][37].CLK
lcd_clk => char2[17][38].CLK
lcd_clk => char2[17][39].CLK
lcd_clk => char2[17][40].CLK
lcd_clk => char2[17][41].CLK
lcd_clk => char2[17][42].CLK
lcd_clk => char2[17][43].CLK
lcd_clk => char2[17][44].CLK
lcd_clk => char2[17][45].CLK
lcd_clk => char2[17][46].CLK
lcd_clk => char2[17][47].CLK
lcd_clk => char2[17][48].CLK
lcd_clk => char2[17][49].CLK
lcd_clk => char2[17][50].CLK
lcd_clk => char2[17][51].CLK
lcd_clk => char2[17][52].CLK
lcd_clk => char2[17][53].CLK
lcd_clk => char2[17][54].CLK
lcd_clk => char2[17][55].CLK
lcd_clk => char2[17][56].CLK
lcd_clk => char2[17][57].CLK
lcd_clk => char2[17][58].CLK
lcd_clk => char2[17][59].CLK
lcd_clk => char2[17][60].CLK
lcd_clk => char2[17][61].CLK
lcd_clk => char2[17][62].CLK
lcd_clk => char2[17][63].CLK
lcd_clk => char2[17][64].CLK
lcd_clk => char2[17][65].CLK
lcd_clk => char2[17][66].CLK
lcd_clk => char2[17][67].CLK
lcd_clk => char2[17][68].CLK
lcd_clk => char2[17][69].CLK
lcd_clk => char2[17][70].CLK
lcd_clk => char2[17][71].CLK
lcd_clk => char2[17][72].CLK
lcd_clk => char2[17][73].CLK
lcd_clk => char2[17][74].CLK
lcd_clk => char2[17][75].CLK
lcd_clk => char2[17][76].CLK
lcd_clk => char2[17][77].CLK
lcd_clk => char2[17][78].CLK
lcd_clk => char2[17][79].CLK
lcd_clk => char2[17][80].CLK
lcd_clk => char2[17][81].CLK
lcd_clk => char2[17][82].CLK
lcd_clk => char2[17][83].CLK
lcd_clk => char2[17][84].CLK
lcd_clk => char2[17][85].CLK
lcd_clk => char2[17][86].CLK
lcd_clk => char2[17][87].CLK
lcd_clk => char2[17][88].CLK
lcd_clk => char2[17][89].CLK
lcd_clk => char2[17][90].CLK
lcd_clk => char2[17][91].CLK
lcd_clk => char2[17][92].CLK
lcd_clk => char2[17][93].CLK
lcd_clk => char2[17][94].CLK
lcd_clk => char2[17][95].CLK
lcd_clk => char2[17][96].CLK
lcd_clk => char2[17][97].CLK
lcd_clk => char2[17][98].CLK
lcd_clk => char2[17][99].CLK
lcd_clk => char2[17][100].CLK
lcd_clk => char2[17][101].CLK
lcd_clk => char2[17][102].CLK
lcd_clk => char2[17][103].CLK
lcd_clk => char2[17][104].CLK
lcd_clk => char2[17][105].CLK
lcd_clk => char2[17][106].CLK
lcd_clk => char2[17][107].CLK
lcd_clk => char2[17][108].CLK
lcd_clk => char2[17][109].CLK
lcd_clk => char2[17][110].CLK
lcd_clk => char2[17][111].CLK
lcd_clk => char2[17][112].CLK
lcd_clk => char2[17][113].CLK
lcd_clk => char2[17][114].CLK
lcd_clk => char2[17][115].CLK
lcd_clk => char2[17][116].CLK
lcd_clk => char2[17][117].CLK
lcd_clk => char2[17][118].CLK
lcd_clk => char2[17][119].CLK
lcd_clk => char2[17][120].CLK
lcd_clk => char2[17][121].CLK
lcd_clk => char2[17][122].CLK
lcd_clk => char2[17][123].CLK
lcd_clk => char2[17][124].CLK
lcd_clk => char2[17][125].CLK
lcd_clk => char2[17][126].CLK
lcd_clk => char2[17][127].CLK
lcd_clk => char2[18][0].CLK
lcd_clk => char2[18][1].CLK
lcd_clk => char2[18][2].CLK
lcd_clk => char2[18][3].CLK
lcd_clk => char2[18][4].CLK
lcd_clk => char2[18][5].CLK
lcd_clk => char2[18][6].CLK
lcd_clk => char2[18][7].CLK
lcd_clk => char2[18][8].CLK
lcd_clk => char2[18][9].CLK
lcd_clk => char2[18][10].CLK
lcd_clk => char2[18][11].CLK
lcd_clk => char2[18][12].CLK
lcd_clk => char2[18][13].CLK
lcd_clk => char2[18][14].CLK
lcd_clk => char2[18][15].CLK
lcd_clk => char2[18][16].CLK
lcd_clk => char2[18][17].CLK
lcd_clk => char2[18][18].CLK
lcd_clk => char2[18][19].CLK
lcd_clk => char2[18][20].CLK
lcd_clk => char2[18][21].CLK
lcd_clk => char2[18][22].CLK
lcd_clk => char2[18][23].CLK
lcd_clk => char2[18][24].CLK
lcd_clk => char2[18][25].CLK
lcd_clk => char2[18][26].CLK
lcd_clk => char2[18][27].CLK
lcd_clk => char2[18][28].CLK
lcd_clk => char2[18][29].CLK
lcd_clk => char2[18][30].CLK
lcd_clk => char2[18][31].CLK
lcd_clk => char2[18][32].CLK
lcd_clk => char2[18][33].CLK
lcd_clk => char2[18][34].CLK
lcd_clk => char2[18][35].CLK
lcd_clk => char2[18][36].CLK
lcd_clk => char2[18][37].CLK
lcd_clk => char2[18][38].CLK
lcd_clk => char2[18][39].CLK
lcd_clk => char2[18][40].CLK
lcd_clk => char2[18][41].CLK
lcd_clk => char2[18][42].CLK
lcd_clk => char2[18][43].CLK
lcd_clk => char2[18][44].CLK
lcd_clk => char2[18][45].CLK
lcd_clk => char2[18][46].CLK
lcd_clk => char2[18][47].CLK
lcd_clk => char2[18][48].CLK
lcd_clk => char2[18][49].CLK
lcd_clk => char2[18][50].CLK
lcd_clk => char2[18][51].CLK
lcd_clk => char2[18][52].CLK
lcd_clk => char2[18][53].CLK
lcd_clk => char2[18][54].CLK
lcd_clk => char2[18][55].CLK
lcd_clk => char2[18][56].CLK
lcd_clk => char2[18][57].CLK
lcd_clk => char2[18][58].CLK
lcd_clk => char2[18][59].CLK
lcd_clk => char2[18][60].CLK
lcd_clk => char2[18][61].CLK
lcd_clk => char2[18][62].CLK
lcd_clk => char2[18][63].CLK
lcd_clk => char2[18][64].CLK
lcd_clk => char2[18][65].CLK
lcd_clk => char2[18][66].CLK
lcd_clk => char2[18][67].CLK
lcd_clk => char2[18][68].CLK
lcd_clk => char2[18][69].CLK
lcd_clk => char2[18][70].CLK
lcd_clk => char2[18][71].CLK
lcd_clk => char2[18][72].CLK
lcd_clk => char2[18][73].CLK
lcd_clk => char2[18][74].CLK
lcd_clk => char2[18][75].CLK
lcd_clk => char2[18][76].CLK
lcd_clk => char2[18][77].CLK
lcd_clk => char2[18][78].CLK
lcd_clk => char2[18][79].CLK
lcd_clk => char2[18][80].CLK
lcd_clk => char2[18][81].CLK
lcd_clk => char2[18][82].CLK
lcd_clk => char2[18][83].CLK
lcd_clk => char2[18][84].CLK
lcd_clk => char2[18][85].CLK
lcd_clk => char2[18][86].CLK
lcd_clk => char2[18][87].CLK
lcd_clk => char2[18][88].CLK
lcd_clk => char2[18][89].CLK
lcd_clk => char2[18][90].CLK
lcd_clk => char2[18][91].CLK
lcd_clk => char2[18][92].CLK
lcd_clk => char2[18][93].CLK
lcd_clk => char2[18][94].CLK
lcd_clk => char2[18][95].CLK
lcd_clk => char2[18][96].CLK
lcd_clk => char2[18][97].CLK
lcd_clk => char2[18][98].CLK
lcd_clk => char2[18][99].CLK
lcd_clk => char2[18][100].CLK
lcd_clk => char2[18][101].CLK
lcd_clk => char2[18][102].CLK
lcd_clk => char2[18][103].CLK
lcd_clk => char2[18][104].CLK
lcd_clk => char2[18][105].CLK
lcd_clk => char2[18][106].CLK
lcd_clk => char2[18][107].CLK
lcd_clk => char2[18][108].CLK
lcd_clk => char2[18][109].CLK
lcd_clk => char2[18][110].CLK
lcd_clk => char2[18][111].CLK
lcd_clk => char2[18][112].CLK
lcd_clk => char2[18][113].CLK
lcd_clk => char2[18][114].CLK
lcd_clk => char2[18][115].CLK
lcd_clk => char2[18][116].CLK
lcd_clk => char2[18][117].CLK
lcd_clk => char2[18][118].CLK
lcd_clk => char2[18][119].CLK
lcd_clk => char2[18][120].CLK
lcd_clk => char2[18][121].CLK
lcd_clk => char2[18][122].CLK
lcd_clk => char2[18][123].CLK
lcd_clk => char2[18][124].CLK
lcd_clk => char2[18][125].CLK
lcd_clk => char2[18][126].CLK
lcd_clk => char2[18][127].CLK
lcd_clk => char2[19][0].CLK
lcd_clk => char2[19][1].CLK
lcd_clk => char2[19][2].CLK
lcd_clk => char2[19][3].CLK
lcd_clk => char2[19][4].CLK
lcd_clk => char2[19][5].CLK
lcd_clk => char2[19][6].CLK
lcd_clk => char2[19][7].CLK
lcd_clk => char2[19][8].CLK
lcd_clk => char2[19][9].CLK
lcd_clk => char2[19][10].CLK
lcd_clk => char2[19][11].CLK
lcd_clk => char2[19][12].CLK
lcd_clk => char2[19][13].CLK
lcd_clk => char2[19][14].CLK
lcd_clk => char2[19][15].CLK
lcd_clk => char2[19][16].CLK
lcd_clk => char2[19][17].CLK
lcd_clk => char2[19][18].CLK
lcd_clk => char2[19][19].CLK
lcd_clk => char2[19][20].CLK
lcd_clk => char2[19][21].CLK
lcd_clk => char2[19][22].CLK
lcd_clk => char2[19][23].CLK
lcd_clk => char2[19][24].CLK
lcd_clk => char2[19][25].CLK
lcd_clk => char2[19][26].CLK
lcd_clk => char2[19][27].CLK
lcd_clk => char2[19][28].CLK
lcd_clk => char2[19][29].CLK
lcd_clk => char2[19][30].CLK
lcd_clk => char2[19][31].CLK
lcd_clk => char2[19][32].CLK
lcd_clk => char2[19][33].CLK
lcd_clk => char2[19][34].CLK
lcd_clk => char2[19][35].CLK
lcd_clk => char2[19][36].CLK
lcd_clk => char2[19][37].CLK
lcd_clk => char2[19][38].CLK
lcd_clk => char2[19][39].CLK
lcd_clk => char2[19][40].CLK
lcd_clk => char2[19][41].CLK
lcd_clk => char2[19][42].CLK
lcd_clk => char2[19][43].CLK
lcd_clk => char2[19][44].CLK
lcd_clk => char2[19][45].CLK
lcd_clk => char2[19][46].CLK
lcd_clk => char2[19][47].CLK
lcd_clk => char2[19][48].CLK
lcd_clk => char2[19][49].CLK
lcd_clk => char2[19][50].CLK
lcd_clk => char2[19][51].CLK
lcd_clk => char2[19][52].CLK
lcd_clk => char2[19][53].CLK
lcd_clk => char2[19][54].CLK
lcd_clk => char2[19][55].CLK
lcd_clk => char2[19][56].CLK
lcd_clk => char2[19][57].CLK
lcd_clk => char2[19][58].CLK
lcd_clk => char2[19][59].CLK
lcd_clk => char2[19][60].CLK
lcd_clk => char2[19][61].CLK
lcd_clk => char2[19][62].CLK
lcd_clk => char2[19][63].CLK
lcd_clk => char2[19][64].CLK
lcd_clk => char2[19][65].CLK
lcd_clk => char2[19][66].CLK
lcd_clk => char2[19][67].CLK
lcd_clk => char2[19][68].CLK
lcd_clk => char2[19][69].CLK
lcd_clk => char2[19][70].CLK
lcd_clk => char2[19][71].CLK
lcd_clk => char2[19][72].CLK
lcd_clk => char2[19][73].CLK
lcd_clk => char2[19][74].CLK
lcd_clk => char2[19][75].CLK
lcd_clk => char2[19][76].CLK
lcd_clk => char2[19][77].CLK
lcd_clk => char2[19][78].CLK
lcd_clk => char2[19][79].CLK
lcd_clk => char2[19][80].CLK
lcd_clk => char2[19][81].CLK
lcd_clk => char2[19][82].CLK
lcd_clk => char2[19][83].CLK
lcd_clk => char2[19][84].CLK
lcd_clk => char2[19][85].CLK
lcd_clk => char2[19][86].CLK
lcd_clk => char2[19][87].CLK
lcd_clk => char2[19][88].CLK
lcd_clk => char2[19][89].CLK
lcd_clk => char2[19][90].CLK
lcd_clk => char2[19][91].CLK
lcd_clk => char2[19][92].CLK
lcd_clk => char2[19][93].CLK
lcd_clk => char2[19][94].CLK
lcd_clk => char2[19][95].CLK
lcd_clk => char2[19][96].CLK
lcd_clk => char2[19][97].CLK
lcd_clk => char2[19][98].CLK
lcd_clk => char2[19][99].CLK
lcd_clk => char2[19][100].CLK
lcd_clk => char2[19][101].CLK
lcd_clk => char2[19][102].CLK
lcd_clk => char2[19][103].CLK
lcd_clk => char2[19][104].CLK
lcd_clk => char2[19][105].CLK
lcd_clk => char2[19][106].CLK
lcd_clk => char2[19][107].CLK
lcd_clk => char2[19][108].CLK
lcd_clk => char2[19][109].CLK
lcd_clk => char2[19][110].CLK
lcd_clk => char2[19][111].CLK
lcd_clk => char2[19][112].CLK
lcd_clk => char2[19][113].CLK
lcd_clk => char2[19][114].CLK
lcd_clk => char2[19][115].CLK
lcd_clk => char2[19][116].CLK
lcd_clk => char2[19][117].CLK
lcd_clk => char2[19][118].CLK
lcd_clk => char2[19][119].CLK
lcd_clk => char2[19][120].CLK
lcd_clk => char2[19][121].CLK
lcd_clk => char2[19][122].CLK
lcd_clk => char2[19][123].CLK
lcd_clk => char2[19][124].CLK
lcd_clk => char2[19][125].CLK
lcd_clk => char2[19][126].CLK
lcd_clk => char2[19][127].CLK
lcd_clk => char2[20][0].CLK
lcd_clk => char2[20][1].CLK
lcd_clk => char2[20][2].CLK
lcd_clk => char2[20][3].CLK
lcd_clk => char2[20][4].CLK
lcd_clk => char2[20][5].CLK
lcd_clk => char2[20][6].CLK
lcd_clk => char2[20][7].CLK
lcd_clk => char2[20][8].CLK
lcd_clk => char2[20][9].CLK
lcd_clk => char2[20][10].CLK
lcd_clk => char2[20][11].CLK
lcd_clk => char2[20][12].CLK
lcd_clk => char2[20][13].CLK
lcd_clk => char2[20][14].CLK
lcd_clk => char2[20][15].CLK
lcd_clk => char2[20][16].CLK
lcd_clk => char2[20][17].CLK
lcd_clk => char2[20][18].CLK
lcd_clk => char2[20][19].CLK
lcd_clk => char2[20][20].CLK
lcd_clk => char2[20][21].CLK
lcd_clk => char2[20][22].CLK
lcd_clk => char2[20][23].CLK
lcd_clk => char2[20][24].CLK
lcd_clk => char2[20][25].CLK
lcd_clk => char2[20][26].CLK
lcd_clk => char2[20][27].CLK
lcd_clk => char2[20][28].CLK
lcd_clk => char2[20][29].CLK
lcd_clk => char2[20][30].CLK
lcd_clk => char2[20][31].CLK
lcd_clk => char2[20][32].CLK
lcd_clk => char2[20][33].CLK
lcd_clk => char2[20][34].CLK
lcd_clk => char2[20][35].CLK
lcd_clk => char2[20][36].CLK
lcd_clk => char2[20][37].CLK
lcd_clk => char2[20][38].CLK
lcd_clk => char2[20][39].CLK
lcd_clk => char2[20][40].CLK
lcd_clk => char2[20][41].CLK
lcd_clk => char2[20][42].CLK
lcd_clk => char2[20][43].CLK
lcd_clk => char2[20][44].CLK
lcd_clk => char2[20][45].CLK
lcd_clk => char2[20][46].CLK
lcd_clk => char2[20][47].CLK
lcd_clk => char2[20][48].CLK
lcd_clk => char2[20][49].CLK
lcd_clk => char2[20][50].CLK
lcd_clk => char2[20][51].CLK
lcd_clk => char2[20][52].CLK
lcd_clk => char2[20][53].CLK
lcd_clk => char2[20][54].CLK
lcd_clk => char2[20][55].CLK
lcd_clk => char2[20][56].CLK
lcd_clk => char2[20][57].CLK
lcd_clk => char2[20][58].CLK
lcd_clk => char2[20][59].CLK
lcd_clk => char2[20][60].CLK
lcd_clk => char2[20][61].CLK
lcd_clk => char2[20][62].CLK
lcd_clk => char2[20][63].CLK
lcd_clk => char2[20][64].CLK
lcd_clk => char2[20][65].CLK
lcd_clk => char2[20][66].CLK
lcd_clk => char2[20][67].CLK
lcd_clk => char2[20][68].CLK
lcd_clk => char2[20][69].CLK
lcd_clk => char2[20][70].CLK
lcd_clk => char2[20][71].CLK
lcd_clk => char2[20][72].CLK
lcd_clk => char2[20][73].CLK
lcd_clk => char2[20][74].CLK
lcd_clk => char2[20][75].CLK
lcd_clk => char2[20][76].CLK
lcd_clk => char2[20][77].CLK
lcd_clk => char2[20][78].CLK
lcd_clk => char2[20][79].CLK
lcd_clk => char2[20][80].CLK
lcd_clk => char2[20][81].CLK
lcd_clk => char2[20][82].CLK
lcd_clk => char2[20][83].CLK
lcd_clk => char2[20][84].CLK
lcd_clk => char2[20][85].CLK
lcd_clk => char2[20][86].CLK
lcd_clk => char2[20][87].CLK
lcd_clk => char2[20][88].CLK
lcd_clk => char2[20][89].CLK
lcd_clk => char2[20][90].CLK
lcd_clk => char2[20][91].CLK
lcd_clk => char2[20][92].CLK
lcd_clk => char2[20][93].CLK
lcd_clk => char2[20][94].CLK
lcd_clk => char2[20][95].CLK
lcd_clk => char2[20][96].CLK
lcd_clk => char2[20][97].CLK
lcd_clk => char2[20][98].CLK
lcd_clk => char2[20][99].CLK
lcd_clk => char2[20][100].CLK
lcd_clk => char2[20][101].CLK
lcd_clk => char2[20][102].CLK
lcd_clk => char2[20][103].CLK
lcd_clk => char2[20][104].CLK
lcd_clk => char2[20][105].CLK
lcd_clk => char2[20][106].CLK
lcd_clk => char2[20][107].CLK
lcd_clk => char2[20][108].CLK
lcd_clk => char2[20][109].CLK
lcd_clk => char2[20][110].CLK
lcd_clk => char2[20][111].CLK
lcd_clk => char2[20][112].CLK
lcd_clk => char2[20][113].CLK
lcd_clk => char2[20][114].CLK
lcd_clk => char2[20][115].CLK
lcd_clk => char2[20][116].CLK
lcd_clk => char2[20][117].CLK
lcd_clk => char2[20][118].CLK
lcd_clk => char2[20][119].CLK
lcd_clk => char2[20][120].CLK
lcd_clk => char2[20][121].CLK
lcd_clk => char2[20][122].CLK
lcd_clk => char2[20][123].CLK
lcd_clk => char2[20][124].CLK
lcd_clk => char2[20][125].CLK
lcd_clk => char2[20][126].CLK
lcd_clk => char2[20][127].CLK
lcd_clk => char2[21][0].CLK
lcd_clk => char2[21][1].CLK
lcd_clk => char2[21][2].CLK
lcd_clk => char2[21][3].CLK
lcd_clk => char2[21][4].CLK
lcd_clk => char2[21][5].CLK
lcd_clk => char2[21][6].CLK
lcd_clk => char2[21][7].CLK
lcd_clk => char2[21][8].CLK
lcd_clk => char2[21][9].CLK
lcd_clk => char2[21][10].CLK
lcd_clk => char2[21][11].CLK
lcd_clk => char2[21][12].CLK
lcd_clk => char2[21][13].CLK
lcd_clk => char2[21][14].CLK
lcd_clk => char2[21][15].CLK
lcd_clk => char2[21][16].CLK
lcd_clk => char2[21][17].CLK
lcd_clk => char2[21][18].CLK
lcd_clk => char2[21][19].CLK
lcd_clk => char2[21][20].CLK
lcd_clk => char2[21][21].CLK
lcd_clk => char2[21][22].CLK
lcd_clk => char2[21][23].CLK
lcd_clk => char2[21][24].CLK
lcd_clk => char2[21][25].CLK
lcd_clk => char2[21][26].CLK
lcd_clk => char2[21][27].CLK
lcd_clk => char2[21][28].CLK
lcd_clk => char2[21][29].CLK
lcd_clk => char2[21][30].CLK
lcd_clk => char2[21][31].CLK
lcd_clk => char2[21][32].CLK
lcd_clk => char2[21][33].CLK
lcd_clk => char2[21][34].CLK
lcd_clk => char2[21][35].CLK
lcd_clk => char2[21][36].CLK
lcd_clk => char2[21][37].CLK
lcd_clk => char2[21][38].CLK
lcd_clk => char2[21][39].CLK
lcd_clk => char2[21][40].CLK
lcd_clk => char2[21][41].CLK
lcd_clk => char2[21][42].CLK
lcd_clk => char2[21][43].CLK
lcd_clk => char2[21][44].CLK
lcd_clk => char2[21][45].CLK
lcd_clk => char2[21][46].CLK
lcd_clk => char2[21][47].CLK
lcd_clk => char2[21][48].CLK
lcd_clk => char2[21][49].CLK
lcd_clk => char2[21][50].CLK
lcd_clk => char2[21][51].CLK
lcd_clk => char2[21][52].CLK
lcd_clk => char2[21][53].CLK
lcd_clk => char2[21][54].CLK
lcd_clk => char2[21][55].CLK
lcd_clk => char2[21][56].CLK
lcd_clk => char2[21][57].CLK
lcd_clk => char2[21][58].CLK
lcd_clk => char2[21][59].CLK
lcd_clk => char2[21][60].CLK
lcd_clk => char2[21][61].CLK
lcd_clk => char2[21][62].CLK
lcd_clk => char2[21][63].CLK
lcd_clk => char2[21][64].CLK
lcd_clk => char2[21][65].CLK
lcd_clk => char2[21][66].CLK
lcd_clk => char2[21][67].CLK
lcd_clk => char2[21][68].CLK
lcd_clk => char2[21][69].CLK
lcd_clk => char2[21][70].CLK
lcd_clk => char2[21][71].CLK
lcd_clk => char2[21][72].CLK
lcd_clk => char2[21][73].CLK
lcd_clk => char2[21][74].CLK
lcd_clk => char2[21][75].CLK
lcd_clk => char2[21][76].CLK
lcd_clk => char2[21][77].CLK
lcd_clk => char2[21][78].CLK
lcd_clk => char2[21][79].CLK
lcd_clk => char2[21][80].CLK
lcd_clk => char2[21][81].CLK
lcd_clk => char2[21][82].CLK
lcd_clk => char2[21][83].CLK
lcd_clk => char2[21][84].CLK
lcd_clk => char2[21][85].CLK
lcd_clk => char2[21][86].CLK
lcd_clk => char2[21][87].CLK
lcd_clk => char2[21][88].CLK
lcd_clk => char2[21][89].CLK
lcd_clk => char2[21][90].CLK
lcd_clk => char2[21][91].CLK
lcd_clk => char2[21][92].CLK
lcd_clk => char2[21][93].CLK
lcd_clk => char2[21][94].CLK
lcd_clk => char2[21][95].CLK
lcd_clk => char2[21][96].CLK
lcd_clk => char2[21][97].CLK
lcd_clk => char2[21][98].CLK
lcd_clk => char2[21][99].CLK
lcd_clk => char2[21][100].CLK
lcd_clk => char2[21][101].CLK
lcd_clk => char2[21][102].CLK
lcd_clk => char2[21][103].CLK
lcd_clk => char2[21][104].CLK
lcd_clk => char2[21][105].CLK
lcd_clk => char2[21][106].CLK
lcd_clk => char2[21][107].CLK
lcd_clk => char2[21][108].CLK
lcd_clk => char2[21][109].CLK
lcd_clk => char2[21][110].CLK
lcd_clk => char2[21][111].CLK
lcd_clk => char2[21][112].CLK
lcd_clk => char2[21][113].CLK
lcd_clk => char2[21][114].CLK
lcd_clk => char2[21][115].CLK
lcd_clk => char2[21][116].CLK
lcd_clk => char2[21][117].CLK
lcd_clk => char2[21][118].CLK
lcd_clk => char2[21][119].CLK
lcd_clk => char2[21][120].CLK
lcd_clk => char2[21][121].CLK
lcd_clk => char2[21][122].CLK
lcd_clk => char2[21][123].CLK
lcd_clk => char2[21][124].CLK
lcd_clk => char2[21][125].CLK
lcd_clk => char2[21][126].CLK
lcd_clk => char2[21][127].CLK
lcd_clk => char2[22][0].CLK
lcd_clk => char2[22][1].CLK
lcd_clk => char2[22][2].CLK
lcd_clk => char2[22][3].CLK
lcd_clk => char2[22][4].CLK
lcd_clk => char2[22][5].CLK
lcd_clk => char2[22][6].CLK
lcd_clk => char2[22][7].CLK
lcd_clk => char2[22][8].CLK
lcd_clk => char2[22][9].CLK
lcd_clk => char2[22][10].CLK
lcd_clk => char2[22][11].CLK
lcd_clk => char2[22][12].CLK
lcd_clk => char2[22][13].CLK
lcd_clk => char2[22][14].CLK
lcd_clk => char2[22][15].CLK
lcd_clk => char2[22][16].CLK
lcd_clk => char2[22][17].CLK
lcd_clk => char2[22][18].CLK
lcd_clk => char2[22][19].CLK
lcd_clk => char2[22][20].CLK
lcd_clk => char2[22][21].CLK
lcd_clk => char2[22][22].CLK
lcd_clk => char2[22][23].CLK
lcd_clk => char2[22][24].CLK
lcd_clk => char2[22][25].CLK
lcd_clk => char2[22][26].CLK
lcd_clk => char2[22][27].CLK
lcd_clk => char2[22][28].CLK
lcd_clk => char2[22][29].CLK
lcd_clk => char2[22][30].CLK
lcd_clk => char2[22][31].CLK
lcd_clk => char2[22][32].CLK
lcd_clk => char2[22][33].CLK
lcd_clk => char2[22][34].CLK
lcd_clk => char2[22][35].CLK
lcd_clk => char2[22][36].CLK
lcd_clk => char2[22][37].CLK
lcd_clk => char2[22][38].CLK
lcd_clk => char2[22][39].CLK
lcd_clk => char2[22][40].CLK
lcd_clk => char2[22][41].CLK
lcd_clk => char2[22][42].CLK
lcd_clk => char2[22][43].CLK
lcd_clk => char2[22][44].CLK
lcd_clk => char2[22][45].CLK
lcd_clk => char2[22][46].CLK
lcd_clk => char2[22][47].CLK
lcd_clk => char2[22][48].CLK
lcd_clk => char2[22][49].CLK
lcd_clk => char2[22][50].CLK
lcd_clk => char2[22][51].CLK
lcd_clk => char2[22][52].CLK
lcd_clk => char2[22][53].CLK
lcd_clk => char2[22][54].CLK
lcd_clk => char2[22][55].CLK
lcd_clk => char2[22][56].CLK
lcd_clk => char2[22][57].CLK
lcd_clk => char2[22][58].CLK
lcd_clk => char2[22][59].CLK
lcd_clk => char2[22][60].CLK
lcd_clk => char2[22][61].CLK
lcd_clk => char2[22][62].CLK
lcd_clk => char2[22][63].CLK
lcd_clk => char2[22][64].CLK
lcd_clk => char2[22][65].CLK
lcd_clk => char2[22][66].CLK
lcd_clk => char2[22][67].CLK
lcd_clk => char2[22][68].CLK
lcd_clk => char2[22][69].CLK
lcd_clk => char2[22][70].CLK
lcd_clk => char2[22][71].CLK
lcd_clk => char2[22][72].CLK
lcd_clk => char2[22][73].CLK
lcd_clk => char2[22][74].CLK
lcd_clk => char2[22][75].CLK
lcd_clk => char2[22][76].CLK
lcd_clk => char2[22][77].CLK
lcd_clk => char2[22][78].CLK
lcd_clk => char2[22][79].CLK
lcd_clk => char2[22][80].CLK
lcd_clk => char2[22][81].CLK
lcd_clk => char2[22][82].CLK
lcd_clk => char2[22][83].CLK
lcd_clk => char2[22][84].CLK
lcd_clk => char2[22][85].CLK
lcd_clk => char2[22][86].CLK
lcd_clk => char2[22][87].CLK
lcd_clk => char2[22][88].CLK
lcd_clk => char2[22][89].CLK
lcd_clk => char2[22][90].CLK
lcd_clk => char2[22][91].CLK
lcd_clk => char2[22][92].CLK
lcd_clk => char2[22][93].CLK
lcd_clk => char2[22][94].CLK
lcd_clk => char2[22][95].CLK
lcd_clk => char2[22][96].CLK
lcd_clk => char2[22][97].CLK
lcd_clk => char2[22][98].CLK
lcd_clk => char2[22][99].CLK
lcd_clk => char2[22][100].CLK
lcd_clk => char2[22][101].CLK
lcd_clk => char2[22][102].CLK
lcd_clk => char2[22][103].CLK
lcd_clk => char2[22][104].CLK
lcd_clk => char2[22][105].CLK
lcd_clk => char2[22][106].CLK
lcd_clk => char2[22][107].CLK
lcd_clk => char2[22][108].CLK
lcd_clk => char2[22][109].CLK
lcd_clk => char2[22][110].CLK
lcd_clk => char2[22][111].CLK
lcd_clk => char2[22][112].CLK
lcd_clk => char2[22][113].CLK
lcd_clk => char2[22][114].CLK
lcd_clk => char2[22][115].CLK
lcd_clk => char2[22][116].CLK
lcd_clk => char2[22][117].CLK
lcd_clk => char2[22][118].CLK
lcd_clk => char2[22][119].CLK
lcd_clk => char2[22][120].CLK
lcd_clk => char2[22][121].CLK
lcd_clk => char2[22][122].CLK
lcd_clk => char2[22][123].CLK
lcd_clk => char2[22][124].CLK
lcd_clk => char2[22][125].CLK
lcd_clk => char2[22][126].CLK
lcd_clk => char2[22][127].CLK
lcd_clk => char2[23][0].CLK
lcd_clk => char2[23][1].CLK
lcd_clk => char2[23][2].CLK
lcd_clk => char2[23][3].CLK
lcd_clk => char2[23][4].CLK
lcd_clk => char2[23][5].CLK
lcd_clk => char2[23][6].CLK
lcd_clk => char2[23][7].CLK
lcd_clk => char2[23][8].CLK
lcd_clk => char2[23][9].CLK
lcd_clk => char2[23][10].CLK
lcd_clk => char2[23][11].CLK
lcd_clk => char2[23][12].CLK
lcd_clk => char2[23][13].CLK
lcd_clk => char2[23][14].CLK
lcd_clk => char2[23][15].CLK
lcd_clk => char2[23][16].CLK
lcd_clk => char2[23][17].CLK
lcd_clk => char2[23][18].CLK
lcd_clk => char2[23][19].CLK
lcd_clk => char2[23][20].CLK
lcd_clk => char2[23][21].CLK
lcd_clk => char2[23][22].CLK
lcd_clk => char2[23][23].CLK
lcd_clk => char2[23][24].CLK
lcd_clk => char2[23][25].CLK
lcd_clk => char2[23][26].CLK
lcd_clk => char2[23][27].CLK
lcd_clk => char2[23][28].CLK
lcd_clk => char2[23][29].CLK
lcd_clk => char2[23][30].CLK
lcd_clk => char2[23][31].CLK
lcd_clk => char2[23][32].CLK
lcd_clk => char2[23][33].CLK
lcd_clk => char2[23][34].CLK
lcd_clk => char2[23][35].CLK
lcd_clk => char2[23][36].CLK
lcd_clk => char2[23][37].CLK
lcd_clk => char2[23][38].CLK
lcd_clk => char2[23][39].CLK
lcd_clk => char2[23][40].CLK
lcd_clk => char2[23][41].CLK
lcd_clk => char2[23][42].CLK
lcd_clk => char2[23][43].CLK
lcd_clk => char2[23][44].CLK
lcd_clk => char2[23][45].CLK
lcd_clk => char2[23][46].CLK
lcd_clk => char2[23][47].CLK
lcd_clk => char2[23][48].CLK
lcd_clk => char2[23][49].CLK
lcd_clk => char2[23][50].CLK
lcd_clk => char2[23][51].CLK
lcd_clk => char2[23][52].CLK
lcd_clk => char2[23][53].CLK
lcd_clk => char2[23][54].CLK
lcd_clk => char2[23][55].CLK
lcd_clk => char2[23][56].CLK
lcd_clk => char2[23][57].CLK
lcd_clk => char2[23][58].CLK
lcd_clk => char2[23][59].CLK
lcd_clk => char2[23][60].CLK
lcd_clk => char2[23][61].CLK
lcd_clk => char2[23][62].CLK
lcd_clk => char2[23][63].CLK
lcd_clk => char2[23][64].CLK
lcd_clk => char2[23][65].CLK
lcd_clk => char2[23][66].CLK
lcd_clk => char2[23][67].CLK
lcd_clk => char2[23][68].CLK
lcd_clk => char2[23][69].CLK
lcd_clk => char2[23][70].CLK
lcd_clk => char2[23][71].CLK
lcd_clk => char2[23][72].CLK
lcd_clk => char2[23][73].CLK
lcd_clk => char2[23][74].CLK
lcd_clk => char2[23][75].CLK
lcd_clk => char2[23][76].CLK
lcd_clk => char2[23][77].CLK
lcd_clk => char2[23][78].CLK
lcd_clk => char2[23][79].CLK
lcd_clk => char2[23][80].CLK
lcd_clk => char2[23][81].CLK
lcd_clk => char2[23][82].CLK
lcd_clk => char2[23][83].CLK
lcd_clk => char2[23][84].CLK
lcd_clk => char2[23][85].CLK
lcd_clk => char2[23][86].CLK
lcd_clk => char2[23][87].CLK
lcd_clk => char2[23][88].CLK
lcd_clk => char2[23][89].CLK
lcd_clk => char2[23][90].CLK
lcd_clk => char2[23][91].CLK
lcd_clk => char2[23][92].CLK
lcd_clk => char2[23][93].CLK
lcd_clk => char2[23][94].CLK
lcd_clk => char2[23][95].CLK
lcd_clk => char2[23][96].CLK
lcd_clk => char2[23][97].CLK
lcd_clk => char2[23][98].CLK
lcd_clk => char2[23][99].CLK
lcd_clk => char2[23][100].CLK
lcd_clk => char2[23][101].CLK
lcd_clk => char2[23][102].CLK
lcd_clk => char2[23][103].CLK
lcd_clk => char2[23][104].CLK
lcd_clk => char2[23][105].CLK
lcd_clk => char2[23][106].CLK
lcd_clk => char2[23][107].CLK
lcd_clk => char2[23][108].CLK
lcd_clk => char2[23][109].CLK
lcd_clk => char2[23][110].CLK
lcd_clk => char2[23][111].CLK
lcd_clk => char2[23][112].CLK
lcd_clk => char2[23][113].CLK
lcd_clk => char2[23][114].CLK
lcd_clk => char2[23][115].CLK
lcd_clk => char2[23][116].CLK
lcd_clk => char2[23][117].CLK
lcd_clk => char2[23][118].CLK
lcd_clk => char2[23][119].CLK
lcd_clk => char2[23][120].CLK
lcd_clk => char2[23][121].CLK
lcd_clk => char2[23][122].CLK
lcd_clk => char2[23][123].CLK
lcd_clk => char2[23][124].CLK
lcd_clk => char2[23][125].CLK
lcd_clk => char2[23][126].CLK
lcd_clk => char2[23][127].CLK
lcd_clk => char2[24][0].CLK
lcd_clk => char2[24][1].CLK
lcd_clk => char2[24][2].CLK
lcd_clk => char2[24][3].CLK
lcd_clk => char2[24][4].CLK
lcd_clk => char2[24][5].CLK
lcd_clk => char2[24][6].CLK
lcd_clk => char2[24][7].CLK
lcd_clk => char2[24][8].CLK
lcd_clk => char2[24][9].CLK
lcd_clk => char2[24][10].CLK
lcd_clk => char2[24][11].CLK
lcd_clk => char2[24][12].CLK
lcd_clk => char2[24][13].CLK
lcd_clk => char2[24][14].CLK
lcd_clk => char2[24][15].CLK
lcd_clk => char2[24][16].CLK
lcd_clk => char2[24][17].CLK
lcd_clk => char2[24][18].CLK
lcd_clk => char2[24][19].CLK
lcd_clk => char2[24][20].CLK
lcd_clk => char2[24][21].CLK
lcd_clk => char2[24][22].CLK
lcd_clk => char2[24][23].CLK
lcd_clk => char2[24][24].CLK
lcd_clk => char2[24][25].CLK
lcd_clk => char2[24][26].CLK
lcd_clk => char2[24][27].CLK
lcd_clk => char2[24][28].CLK
lcd_clk => char2[24][29].CLK
lcd_clk => char2[24][30].CLK
lcd_clk => char2[24][31].CLK
lcd_clk => char2[24][32].CLK
lcd_clk => char2[24][33].CLK
lcd_clk => char2[24][34].CLK
lcd_clk => char2[24][35].CLK
lcd_clk => char2[24][36].CLK
lcd_clk => char2[24][37].CLK
lcd_clk => char2[24][38].CLK
lcd_clk => char2[24][39].CLK
lcd_clk => char2[24][40].CLK
lcd_clk => char2[24][41].CLK
lcd_clk => char2[24][42].CLK
lcd_clk => char2[24][43].CLK
lcd_clk => char2[24][44].CLK
lcd_clk => char2[24][45].CLK
lcd_clk => char2[24][46].CLK
lcd_clk => char2[24][47].CLK
lcd_clk => char2[24][48].CLK
lcd_clk => char2[24][49].CLK
lcd_clk => char2[24][50].CLK
lcd_clk => char2[24][51].CLK
lcd_clk => char2[24][52].CLK
lcd_clk => char2[24][53].CLK
lcd_clk => char2[24][54].CLK
lcd_clk => char2[24][55].CLK
lcd_clk => char2[24][56].CLK
lcd_clk => char2[24][57].CLK
lcd_clk => char2[24][58].CLK
lcd_clk => char2[24][59].CLK
lcd_clk => char2[24][60].CLK
lcd_clk => char2[24][61].CLK
lcd_clk => char2[24][62].CLK
lcd_clk => char2[24][63].CLK
lcd_clk => char2[24][64].CLK
lcd_clk => char2[24][65].CLK
lcd_clk => char2[24][66].CLK
lcd_clk => char2[24][67].CLK
lcd_clk => char2[24][68].CLK
lcd_clk => char2[24][69].CLK
lcd_clk => char2[24][70].CLK
lcd_clk => char2[24][71].CLK
lcd_clk => char2[24][72].CLK
lcd_clk => char2[24][73].CLK
lcd_clk => char2[24][74].CLK
lcd_clk => char2[24][75].CLK
lcd_clk => char2[24][76].CLK
lcd_clk => char2[24][77].CLK
lcd_clk => char2[24][78].CLK
lcd_clk => char2[24][79].CLK
lcd_clk => char2[24][80].CLK
lcd_clk => char2[24][81].CLK
lcd_clk => char2[24][82].CLK
lcd_clk => char2[24][83].CLK
lcd_clk => char2[24][84].CLK
lcd_clk => char2[24][85].CLK
lcd_clk => char2[24][86].CLK
lcd_clk => char2[24][87].CLK
lcd_clk => char2[24][88].CLK
lcd_clk => char2[24][89].CLK
lcd_clk => char2[24][90].CLK
lcd_clk => char2[24][91].CLK
lcd_clk => char2[24][92].CLK
lcd_clk => char2[24][93].CLK
lcd_clk => char2[24][94].CLK
lcd_clk => char2[24][95].CLK
lcd_clk => char2[24][96].CLK
lcd_clk => char2[24][97].CLK
lcd_clk => char2[24][98].CLK
lcd_clk => char2[24][99].CLK
lcd_clk => char2[24][100].CLK
lcd_clk => char2[24][101].CLK
lcd_clk => char2[24][102].CLK
lcd_clk => char2[24][103].CLK
lcd_clk => char2[24][104].CLK
lcd_clk => char2[24][105].CLK
lcd_clk => char2[24][106].CLK
lcd_clk => char2[24][107].CLK
lcd_clk => char2[24][108].CLK
lcd_clk => char2[24][109].CLK
lcd_clk => char2[24][110].CLK
lcd_clk => char2[24][111].CLK
lcd_clk => char2[24][112].CLK
lcd_clk => char2[24][113].CLK
lcd_clk => char2[24][114].CLK
lcd_clk => char2[24][115].CLK
lcd_clk => char2[24][116].CLK
lcd_clk => char2[24][117].CLK
lcd_clk => char2[24][118].CLK
lcd_clk => char2[24][119].CLK
lcd_clk => char2[24][120].CLK
lcd_clk => char2[24][121].CLK
lcd_clk => char2[24][122].CLK
lcd_clk => char2[24][123].CLK
lcd_clk => char2[24][124].CLK
lcd_clk => char2[24][125].CLK
lcd_clk => char2[24][126].CLK
lcd_clk => char2[24][127].CLK
lcd_clk => char2[25][0].CLK
lcd_clk => char2[25][1].CLK
lcd_clk => char2[25][2].CLK
lcd_clk => char2[25][3].CLK
lcd_clk => char2[25][4].CLK
lcd_clk => char2[25][5].CLK
lcd_clk => char2[25][6].CLK
lcd_clk => char2[25][7].CLK
lcd_clk => char2[25][8].CLK
lcd_clk => char2[25][9].CLK
lcd_clk => char2[25][10].CLK
lcd_clk => char2[25][11].CLK
lcd_clk => char2[25][12].CLK
lcd_clk => char2[25][13].CLK
lcd_clk => char2[25][14].CLK
lcd_clk => char2[25][15].CLK
lcd_clk => char2[25][16].CLK
lcd_clk => char2[25][17].CLK
lcd_clk => char2[25][18].CLK
lcd_clk => char2[25][19].CLK
lcd_clk => char2[25][20].CLK
lcd_clk => char2[25][21].CLK
lcd_clk => char2[25][22].CLK
lcd_clk => char2[25][23].CLK
lcd_clk => char2[25][24].CLK
lcd_clk => char2[25][25].CLK
lcd_clk => char2[25][26].CLK
lcd_clk => char2[25][27].CLK
lcd_clk => char2[25][28].CLK
lcd_clk => char2[25][29].CLK
lcd_clk => char2[25][30].CLK
lcd_clk => char2[25][31].CLK
lcd_clk => char2[25][32].CLK
lcd_clk => char2[25][33].CLK
lcd_clk => char2[25][34].CLK
lcd_clk => char2[25][35].CLK
lcd_clk => char2[25][36].CLK
lcd_clk => char2[25][37].CLK
lcd_clk => char2[25][38].CLK
lcd_clk => char2[25][39].CLK
lcd_clk => char2[25][40].CLK
lcd_clk => char2[25][41].CLK
lcd_clk => char2[25][42].CLK
lcd_clk => char2[25][43].CLK
lcd_clk => char2[25][44].CLK
lcd_clk => char2[25][45].CLK
lcd_clk => char2[25][46].CLK
lcd_clk => char2[25][47].CLK
lcd_clk => char2[25][48].CLK
lcd_clk => char2[25][49].CLK
lcd_clk => char2[25][50].CLK
lcd_clk => char2[25][51].CLK
lcd_clk => char2[25][52].CLK
lcd_clk => char2[25][53].CLK
lcd_clk => char2[25][54].CLK
lcd_clk => char2[25][55].CLK
lcd_clk => char2[25][56].CLK
lcd_clk => char2[25][57].CLK
lcd_clk => char2[25][58].CLK
lcd_clk => char2[25][59].CLK
lcd_clk => char2[25][60].CLK
lcd_clk => char2[25][61].CLK
lcd_clk => char2[25][62].CLK
lcd_clk => char2[25][63].CLK
lcd_clk => char2[25][64].CLK
lcd_clk => char2[25][65].CLK
lcd_clk => char2[25][66].CLK
lcd_clk => char2[25][67].CLK
lcd_clk => char2[25][68].CLK
lcd_clk => char2[25][69].CLK
lcd_clk => char2[25][70].CLK
lcd_clk => char2[25][71].CLK
lcd_clk => char2[25][72].CLK
lcd_clk => char2[25][73].CLK
lcd_clk => char2[25][74].CLK
lcd_clk => char2[25][75].CLK
lcd_clk => char2[25][76].CLK
lcd_clk => char2[25][77].CLK
lcd_clk => char2[25][78].CLK
lcd_clk => char2[25][79].CLK
lcd_clk => char2[25][80].CLK
lcd_clk => char2[25][81].CLK
lcd_clk => char2[25][82].CLK
lcd_clk => char2[25][83].CLK
lcd_clk => char2[25][84].CLK
lcd_clk => char2[25][85].CLK
lcd_clk => char2[25][86].CLK
lcd_clk => char2[25][87].CLK
lcd_clk => char2[25][88].CLK
lcd_clk => char2[25][89].CLK
lcd_clk => char2[25][90].CLK
lcd_clk => char2[25][91].CLK
lcd_clk => char2[25][92].CLK
lcd_clk => char2[25][93].CLK
lcd_clk => char2[25][94].CLK
lcd_clk => char2[25][95].CLK
lcd_clk => char2[25][96].CLK
lcd_clk => char2[25][97].CLK
lcd_clk => char2[25][98].CLK
lcd_clk => char2[25][99].CLK
lcd_clk => char2[25][100].CLK
lcd_clk => char2[25][101].CLK
lcd_clk => char2[25][102].CLK
lcd_clk => char2[25][103].CLK
lcd_clk => char2[25][104].CLK
lcd_clk => char2[25][105].CLK
lcd_clk => char2[25][106].CLK
lcd_clk => char2[25][107].CLK
lcd_clk => char2[25][108].CLK
lcd_clk => char2[25][109].CLK
lcd_clk => char2[25][110].CLK
lcd_clk => char2[25][111].CLK
lcd_clk => char2[25][112].CLK
lcd_clk => char2[25][113].CLK
lcd_clk => char2[25][114].CLK
lcd_clk => char2[25][115].CLK
lcd_clk => char2[25][116].CLK
lcd_clk => char2[25][117].CLK
lcd_clk => char2[25][118].CLK
lcd_clk => char2[25][119].CLK
lcd_clk => char2[25][120].CLK
lcd_clk => char2[25][121].CLK
lcd_clk => char2[25][122].CLK
lcd_clk => char2[25][123].CLK
lcd_clk => char2[25][124].CLK
lcd_clk => char2[25][125].CLK
lcd_clk => char2[25][126].CLK
lcd_clk => char2[25][127].CLK
lcd_clk => char2[26][0].CLK
lcd_clk => char2[26][1].CLK
lcd_clk => char2[26][2].CLK
lcd_clk => char2[26][3].CLK
lcd_clk => char2[26][4].CLK
lcd_clk => char2[26][5].CLK
lcd_clk => char2[26][6].CLK
lcd_clk => char2[26][7].CLK
lcd_clk => char2[26][8].CLK
lcd_clk => char2[26][9].CLK
lcd_clk => char2[26][10].CLK
lcd_clk => char2[26][11].CLK
lcd_clk => char2[26][12].CLK
lcd_clk => char2[26][13].CLK
lcd_clk => char2[26][14].CLK
lcd_clk => char2[26][15].CLK
lcd_clk => char2[26][16].CLK
lcd_clk => char2[26][17].CLK
lcd_clk => char2[26][18].CLK
lcd_clk => char2[26][19].CLK
lcd_clk => char2[26][20].CLK
lcd_clk => char2[26][21].CLK
lcd_clk => char2[26][22].CLK
lcd_clk => char2[26][23].CLK
lcd_clk => char2[26][24].CLK
lcd_clk => char2[26][25].CLK
lcd_clk => char2[26][26].CLK
lcd_clk => char2[26][27].CLK
lcd_clk => char2[26][28].CLK
lcd_clk => char2[26][29].CLK
lcd_clk => char2[26][30].CLK
lcd_clk => char2[26][31].CLK
lcd_clk => char2[26][32].CLK
lcd_clk => char2[26][33].CLK
lcd_clk => char2[26][34].CLK
lcd_clk => char2[26][35].CLK
lcd_clk => char2[26][36].CLK
lcd_clk => char2[26][37].CLK
lcd_clk => char2[26][38].CLK
lcd_clk => char2[26][39].CLK
lcd_clk => char2[26][40].CLK
lcd_clk => char2[26][41].CLK
lcd_clk => char2[26][42].CLK
lcd_clk => char2[26][43].CLK
lcd_clk => char2[26][44].CLK
lcd_clk => char2[26][45].CLK
lcd_clk => char2[26][46].CLK
lcd_clk => char2[26][47].CLK
lcd_clk => char2[26][48].CLK
lcd_clk => char2[26][49].CLK
lcd_clk => char2[26][50].CLK
lcd_clk => char2[26][51].CLK
lcd_clk => char2[26][52].CLK
lcd_clk => char2[26][53].CLK
lcd_clk => char2[26][54].CLK
lcd_clk => char2[26][55].CLK
lcd_clk => char2[26][56].CLK
lcd_clk => char2[26][57].CLK
lcd_clk => char2[26][58].CLK
lcd_clk => char2[26][59].CLK
lcd_clk => char2[26][60].CLK
lcd_clk => char2[26][61].CLK
lcd_clk => char2[26][62].CLK
lcd_clk => char2[26][63].CLK
lcd_clk => char2[26][64].CLK
lcd_clk => char2[26][65].CLK
lcd_clk => char2[26][66].CLK
lcd_clk => char2[26][67].CLK
lcd_clk => char2[26][68].CLK
lcd_clk => char2[26][69].CLK
lcd_clk => char2[26][70].CLK
lcd_clk => char2[26][71].CLK
lcd_clk => char2[26][72].CLK
lcd_clk => char2[26][73].CLK
lcd_clk => char2[26][74].CLK
lcd_clk => char2[26][75].CLK
lcd_clk => char2[26][76].CLK
lcd_clk => char2[26][77].CLK
lcd_clk => char2[26][78].CLK
lcd_clk => char2[26][79].CLK
lcd_clk => char2[26][80].CLK
lcd_clk => char2[26][81].CLK
lcd_clk => char2[26][82].CLK
lcd_clk => char2[26][83].CLK
lcd_clk => char2[26][84].CLK
lcd_clk => char2[26][85].CLK
lcd_clk => char2[26][86].CLK
lcd_clk => char2[26][87].CLK
lcd_clk => char2[26][88].CLK
lcd_clk => char2[26][89].CLK
lcd_clk => char2[26][90].CLK
lcd_clk => char2[26][91].CLK
lcd_clk => char2[26][92].CLK
lcd_clk => char2[26][93].CLK
lcd_clk => char2[26][94].CLK
lcd_clk => char2[26][95].CLK
lcd_clk => char2[26][96].CLK
lcd_clk => char2[26][97].CLK
lcd_clk => char2[26][98].CLK
lcd_clk => char2[26][99].CLK
lcd_clk => char2[26][100].CLK
lcd_clk => char2[26][101].CLK
lcd_clk => char2[26][102].CLK
lcd_clk => char2[26][103].CLK
lcd_clk => char2[26][104].CLK
lcd_clk => char2[26][105].CLK
lcd_clk => char2[26][106].CLK
lcd_clk => char2[26][107].CLK
lcd_clk => char2[26][108].CLK
lcd_clk => char2[26][109].CLK
lcd_clk => char2[26][110].CLK
lcd_clk => char2[26][111].CLK
lcd_clk => char2[26][112].CLK
lcd_clk => char2[26][113].CLK
lcd_clk => char2[26][114].CLK
lcd_clk => char2[26][115].CLK
lcd_clk => char2[26][116].CLK
lcd_clk => char2[26][117].CLK
lcd_clk => char2[26][118].CLK
lcd_clk => char2[26][119].CLK
lcd_clk => char2[26][120].CLK
lcd_clk => char2[26][121].CLK
lcd_clk => char2[26][122].CLK
lcd_clk => char2[26][123].CLK
lcd_clk => char2[26][124].CLK
lcd_clk => char2[26][125].CLK
lcd_clk => char2[26][126].CLK
lcd_clk => char2[26][127].CLK
lcd_clk => char2[27][0].CLK
lcd_clk => char2[27][1].CLK
lcd_clk => char2[27][2].CLK
lcd_clk => char2[27][3].CLK
lcd_clk => char2[27][4].CLK
lcd_clk => char2[27][5].CLK
lcd_clk => char2[27][6].CLK
lcd_clk => char2[27][7].CLK
lcd_clk => char2[27][8].CLK
lcd_clk => char2[27][9].CLK
lcd_clk => char2[27][10].CLK
lcd_clk => char2[27][11].CLK
lcd_clk => char2[27][12].CLK
lcd_clk => char2[27][13].CLK
lcd_clk => char2[27][14].CLK
lcd_clk => char2[27][15].CLK
lcd_clk => char2[27][16].CLK
lcd_clk => char2[27][17].CLK
lcd_clk => char2[27][18].CLK
lcd_clk => char2[27][19].CLK
lcd_clk => char2[27][20].CLK
lcd_clk => char2[27][21].CLK
lcd_clk => char2[27][22].CLK
lcd_clk => char2[27][23].CLK
lcd_clk => char2[27][24].CLK
lcd_clk => char2[27][25].CLK
lcd_clk => char2[27][26].CLK
lcd_clk => char2[27][27].CLK
lcd_clk => char2[27][28].CLK
lcd_clk => char2[27][29].CLK
lcd_clk => char2[27][30].CLK
lcd_clk => char2[27][31].CLK
lcd_clk => char2[27][32].CLK
lcd_clk => char2[27][33].CLK
lcd_clk => char2[27][34].CLK
lcd_clk => char2[27][35].CLK
lcd_clk => char2[27][36].CLK
lcd_clk => char2[27][37].CLK
lcd_clk => char2[27][38].CLK
lcd_clk => char2[27][39].CLK
lcd_clk => char2[27][40].CLK
lcd_clk => char2[27][41].CLK
lcd_clk => char2[27][42].CLK
lcd_clk => char2[27][43].CLK
lcd_clk => char2[27][44].CLK
lcd_clk => char2[27][45].CLK
lcd_clk => char2[27][46].CLK
lcd_clk => char2[27][47].CLK
lcd_clk => char2[27][48].CLK
lcd_clk => char2[27][49].CLK
lcd_clk => char2[27][50].CLK
lcd_clk => char2[27][51].CLK
lcd_clk => char2[27][52].CLK
lcd_clk => char2[27][53].CLK
lcd_clk => char2[27][54].CLK
lcd_clk => char2[27][55].CLK
lcd_clk => char2[27][56].CLK
lcd_clk => char2[27][57].CLK
lcd_clk => char2[27][58].CLK
lcd_clk => char2[27][59].CLK
lcd_clk => char2[27][60].CLK
lcd_clk => char2[27][61].CLK
lcd_clk => char2[27][62].CLK
lcd_clk => char2[27][63].CLK
lcd_clk => char2[27][64].CLK
lcd_clk => char2[27][65].CLK
lcd_clk => char2[27][66].CLK
lcd_clk => char2[27][67].CLK
lcd_clk => char2[27][68].CLK
lcd_clk => char2[27][69].CLK
lcd_clk => char2[27][70].CLK
lcd_clk => char2[27][71].CLK
lcd_clk => char2[27][72].CLK
lcd_clk => char2[27][73].CLK
lcd_clk => char2[27][74].CLK
lcd_clk => char2[27][75].CLK
lcd_clk => char2[27][76].CLK
lcd_clk => char2[27][77].CLK
lcd_clk => char2[27][78].CLK
lcd_clk => char2[27][79].CLK
lcd_clk => char2[27][80].CLK
lcd_clk => char2[27][81].CLK
lcd_clk => char2[27][82].CLK
lcd_clk => char2[27][83].CLK
lcd_clk => char2[27][84].CLK
lcd_clk => char2[27][85].CLK
lcd_clk => char2[27][86].CLK
lcd_clk => char2[27][87].CLK
lcd_clk => char2[27][88].CLK
lcd_clk => char2[27][89].CLK
lcd_clk => char2[27][90].CLK
lcd_clk => char2[27][91].CLK
lcd_clk => char2[27][92].CLK
lcd_clk => char2[27][93].CLK
lcd_clk => char2[27][94].CLK
lcd_clk => char2[27][95].CLK
lcd_clk => char2[27][96].CLK
lcd_clk => char2[27][97].CLK
lcd_clk => char2[27][98].CLK
lcd_clk => char2[27][99].CLK
lcd_clk => char2[27][100].CLK
lcd_clk => char2[27][101].CLK
lcd_clk => char2[27][102].CLK
lcd_clk => char2[27][103].CLK
lcd_clk => char2[27][104].CLK
lcd_clk => char2[27][105].CLK
lcd_clk => char2[27][106].CLK
lcd_clk => char2[27][107].CLK
lcd_clk => char2[27][108].CLK
lcd_clk => char2[27][109].CLK
lcd_clk => char2[27][110].CLK
lcd_clk => char2[27][111].CLK
lcd_clk => char2[27][112].CLK
lcd_clk => char2[27][113].CLK
lcd_clk => char2[27][114].CLK
lcd_clk => char2[27][115].CLK
lcd_clk => char2[27][116].CLK
lcd_clk => char2[27][117].CLK
lcd_clk => char2[27][118].CLK
lcd_clk => char2[27][119].CLK
lcd_clk => char2[27][120].CLK
lcd_clk => char2[27][121].CLK
lcd_clk => char2[27][122].CLK
lcd_clk => char2[27][123].CLK
lcd_clk => char2[27][124].CLK
lcd_clk => char2[27][125].CLK
lcd_clk => char2[27][126].CLK
lcd_clk => char2[27][127].CLK
lcd_clk => char2[28][0].CLK
lcd_clk => char2[28][1].CLK
lcd_clk => char2[28][2].CLK
lcd_clk => char2[28][3].CLK
lcd_clk => char2[28][4].CLK
lcd_clk => char2[28][5].CLK
lcd_clk => char2[28][6].CLK
lcd_clk => char2[28][7].CLK
lcd_clk => char2[28][8].CLK
lcd_clk => char2[28][9].CLK
lcd_clk => char2[28][10].CLK
lcd_clk => char2[28][11].CLK
lcd_clk => char2[28][12].CLK
lcd_clk => char2[28][13].CLK
lcd_clk => char2[28][14].CLK
lcd_clk => char2[28][15].CLK
lcd_clk => char2[28][16].CLK
lcd_clk => char2[28][17].CLK
lcd_clk => char2[28][18].CLK
lcd_clk => char2[28][19].CLK
lcd_clk => char2[28][20].CLK
lcd_clk => char2[28][21].CLK
lcd_clk => char2[28][22].CLK
lcd_clk => char2[28][23].CLK
lcd_clk => char2[28][24].CLK
lcd_clk => char2[28][25].CLK
lcd_clk => char2[28][26].CLK
lcd_clk => char2[28][27].CLK
lcd_clk => char2[28][28].CLK
lcd_clk => char2[28][29].CLK
lcd_clk => char2[28][30].CLK
lcd_clk => char2[28][31].CLK
lcd_clk => char2[28][32].CLK
lcd_clk => char2[28][33].CLK
lcd_clk => char2[28][34].CLK
lcd_clk => char2[28][35].CLK
lcd_clk => char2[28][36].CLK
lcd_clk => char2[28][37].CLK
lcd_clk => char2[28][38].CLK
lcd_clk => char2[28][39].CLK
lcd_clk => char2[28][40].CLK
lcd_clk => char2[28][41].CLK
lcd_clk => char2[28][42].CLK
lcd_clk => char2[28][43].CLK
lcd_clk => char2[28][44].CLK
lcd_clk => char2[28][45].CLK
lcd_clk => char2[28][46].CLK
lcd_clk => char2[28][47].CLK
lcd_clk => char2[28][48].CLK
lcd_clk => char2[28][49].CLK
lcd_clk => char2[28][50].CLK
lcd_clk => char2[28][51].CLK
lcd_clk => char2[28][52].CLK
lcd_clk => char2[28][53].CLK
lcd_clk => char2[28][54].CLK
lcd_clk => char2[28][55].CLK
lcd_clk => char2[28][56].CLK
lcd_clk => char2[28][57].CLK
lcd_clk => char2[28][58].CLK
lcd_clk => char2[28][59].CLK
lcd_clk => char2[28][60].CLK
lcd_clk => char2[28][61].CLK
lcd_clk => char2[28][62].CLK
lcd_clk => char2[28][63].CLK
lcd_clk => char2[28][64].CLK
lcd_clk => char2[28][65].CLK
lcd_clk => char2[28][66].CLK
lcd_clk => char2[28][67].CLK
lcd_clk => char2[28][68].CLK
lcd_clk => char2[28][69].CLK
lcd_clk => char2[28][70].CLK
lcd_clk => char2[28][71].CLK
lcd_clk => char2[28][72].CLK
lcd_clk => char2[28][73].CLK
lcd_clk => char2[28][74].CLK
lcd_clk => char2[28][75].CLK
lcd_clk => char2[28][76].CLK
lcd_clk => char2[28][77].CLK
lcd_clk => char2[28][78].CLK
lcd_clk => char2[28][79].CLK
lcd_clk => char2[28][80].CLK
lcd_clk => char2[28][81].CLK
lcd_clk => char2[28][82].CLK
lcd_clk => char2[28][83].CLK
lcd_clk => char2[28][84].CLK
lcd_clk => char2[28][85].CLK
lcd_clk => char2[28][86].CLK
lcd_clk => char2[28][87].CLK
lcd_clk => char2[28][88].CLK
lcd_clk => char2[28][89].CLK
lcd_clk => char2[28][90].CLK
lcd_clk => char2[28][91].CLK
lcd_clk => char2[28][92].CLK
lcd_clk => char2[28][93].CLK
lcd_clk => char2[28][94].CLK
lcd_clk => char2[28][95].CLK
lcd_clk => char2[28][96].CLK
lcd_clk => char2[28][97].CLK
lcd_clk => char2[28][98].CLK
lcd_clk => char2[28][99].CLK
lcd_clk => char2[28][100].CLK
lcd_clk => char2[28][101].CLK
lcd_clk => char2[28][102].CLK
lcd_clk => char2[28][103].CLK
lcd_clk => char2[28][104].CLK
lcd_clk => char2[28][105].CLK
lcd_clk => char2[28][106].CLK
lcd_clk => char2[28][107].CLK
lcd_clk => char2[28][108].CLK
lcd_clk => char2[28][109].CLK
lcd_clk => char2[28][110].CLK
lcd_clk => char2[28][111].CLK
lcd_clk => char2[28][112].CLK
lcd_clk => char2[28][113].CLK
lcd_clk => char2[28][114].CLK
lcd_clk => char2[28][115].CLK
lcd_clk => char2[28][116].CLK
lcd_clk => char2[28][117].CLK
lcd_clk => char2[28][118].CLK
lcd_clk => char2[28][119].CLK
lcd_clk => char2[28][120].CLK
lcd_clk => char2[28][121].CLK
lcd_clk => char2[28][122].CLK
lcd_clk => char2[28][123].CLK
lcd_clk => char2[28][124].CLK
lcd_clk => char2[28][125].CLK
lcd_clk => char2[28][126].CLK
lcd_clk => char2[28][127].CLK
lcd_clk => char2[29][0].CLK
lcd_clk => char2[29][1].CLK
lcd_clk => char2[29][2].CLK
lcd_clk => char2[29][3].CLK
lcd_clk => char2[29][4].CLK
lcd_clk => char2[29][5].CLK
lcd_clk => char2[29][6].CLK
lcd_clk => char2[29][7].CLK
lcd_clk => char2[29][8].CLK
lcd_clk => char2[29][9].CLK
lcd_clk => char2[29][10].CLK
lcd_clk => char2[29][11].CLK
lcd_clk => char2[29][12].CLK
lcd_clk => char2[29][13].CLK
lcd_clk => char2[29][14].CLK
lcd_clk => char2[29][15].CLK
lcd_clk => char2[29][16].CLK
lcd_clk => char2[29][17].CLK
lcd_clk => char2[29][18].CLK
lcd_clk => char2[29][19].CLK
lcd_clk => char2[29][20].CLK
lcd_clk => char2[29][21].CLK
lcd_clk => char2[29][22].CLK
lcd_clk => char2[29][23].CLK
lcd_clk => char2[29][24].CLK
lcd_clk => char2[29][25].CLK
lcd_clk => char2[29][26].CLK
lcd_clk => char2[29][27].CLK
lcd_clk => char2[29][28].CLK
lcd_clk => char2[29][29].CLK
lcd_clk => char2[29][30].CLK
lcd_clk => char2[29][31].CLK
lcd_clk => char2[29][32].CLK
lcd_clk => char2[29][33].CLK
lcd_clk => char2[29][34].CLK
lcd_clk => char2[29][35].CLK
lcd_clk => char2[29][36].CLK
lcd_clk => char2[29][37].CLK
lcd_clk => char2[29][38].CLK
lcd_clk => char2[29][39].CLK
lcd_clk => char2[29][40].CLK
lcd_clk => char2[29][41].CLK
lcd_clk => char2[29][42].CLK
lcd_clk => char2[29][43].CLK
lcd_clk => char2[29][44].CLK
lcd_clk => char2[29][45].CLK
lcd_clk => char2[29][46].CLK
lcd_clk => char2[29][47].CLK
lcd_clk => char2[29][48].CLK
lcd_clk => char2[29][49].CLK
lcd_clk => char2[29][50].CLK
lcd_clk => char2[29][51].CLK
lcd_clk => char2[29][52].CLK
lcd_clk => char2[29][53].CLK
lcd_clk => char2[29][54].CLK
lcd_clk => char2[29][55].CLK
lcd_clk => char2[29][56].CLK
lcd_clk => char2[29][57].CLK
lcd_clk => char2[29][58].CLK
lcd_clk => char2[29][59].CLK
lcd_clk => char2[29][60].CLK
lcd_clk => char2[29][61].CLK
lcd_clk => char2[29][62].CLK
lcd_clk => char2[29][63].CLK
lcd_clk => char2[29][64].CLK
lcd_clk => char2[29][65].CLK
lcd_clk => char2[29][66].CLK
lcd_clk => char2[29][67].CLK
lcd_clk => char2[29][68].CLK
lcd_clk => char2[29][69].CLK
lcd_clk => char2[29][70].CLK
lcd_clk => char2[29][71].CLK
lcd_clk => char2[29][72].CLK
lcd_clk => char2[29][73].CLK
lcd_clk => char2[29][74].CLK
lcd_clk => char2[29][75].CLK
lcd_clk => char2[29][76].CLK
lcd_clk => char2[29][77].CLK
lcd_clk => char2[29][78].CLK
lcd_clk => char2[29][79].CLK
lcd_clk => char2[29][80].CLK
lcd_clk => char2[29][81].CLK
lcd_clk => char2[29][82].CLK
lcd_clk => char2[29][83].CLK
lcd_clk => char2[29][84].CLK
lcd_clk => char2[29][85].CLK
lcd_clk => char2[29][86].CLK
lcd_clk => char2[29][87].CLK
lcd_clk => char2[29][88].CLK
lcd_clk => char2[29][89].CLK
lcd_clk => char2[29][90].CLK
lcd_clk => char2[29][91].CLK
lcd_clk => char2[29][92].CLK
lcd_clk => char2[29][93].CLK
lcd_clk => char2[29][94].CLK
lcd_clk => char2[29][95].CLK
lcd_clk => char2[29][96].CLK
lcd_clk => char2[29][97].CLK
lcd_clk => char2[29][98].CLK
lcd_clk => char2[29][99].CLK
lcd_clk => char2[29][100].CLK
lcd_clk => char2[29][101].CLK
lcd_clk => char2[29][102].CLK
lcd_clk => char2[29][103].CLK
lcd_clk => char2[29][104].CLK
lcd_clk => char2[29][105].CLK
lcd_clk => char2[29][106].CLK
lcd_clk => char2[29][107].CLK
lcd_clk => char2[29][108].CLK
lcd_clk => char2[29][109].CLK
lcd_clk => char2[29][110].CLK
lcd_clk => char2[29][111].CLK
lcd_clk => char2[29][112].CLK
lcd_clk => char2[29][113].CLK
lcd_clk => char2[29][114].CLK
lcd_clk => char2[29][115].CLK
lcd_clk => char2[29][116].CLK
lcd_clk => char2[29][117].CLK
lcd_clk => char2[29][118].CLK
lcd_clk => char2[29][119].CLK
lcd_clk => char2[29][120].CLK
lcd_clk => char2[29][121].CLK
lcd_clk => char2[29][122].CLK
lcd_clk => char2[29][123].CLK
lcd_clk => char2[29][124].CLK
lcd_clk => char2[29][125].CLK
lcd_clk => char2[29][126].CLK
lcd_clk => char2[29][127].CLK
lcd_clk => char2[30][0].CLK
lcd_clk => char2[30][1].CLK
lcd_clk => char2[30][2].CLK
lcd_clk => char2[30][3].CLK
lcd_clk => char2[30][4].CLK
lcd_clk => char2[30][5].CLK
lcd_clk => char2[30][6].CLK
lcd_clk => char2[30][7].CLK
lcd_clk => char2[30][8].CLK
lcd_clk => char2[30][9].CLK
lcd_clk => char2[30][10].CLK
lcd_clk => char2[30][11].CLK
lcd_clk => char2[30][12].CLK
lcd_clk => char2[30][13].CLK
lcd_clk => char2[30][14].CLK
lcd_clk => char2[30][15].CLK
lcd_clk => char2[30][16].CLK
lcd_clk => char2[30][17].CLK
lcd_clk => char2[30][18].CLK
lcd_clk => char2[30][19].CLK
lcd_clk => char2[30][20].CLK
lcd_clk => char2[30][21].CLK
lcd_clk => char2[30][22].CLK
lcd_clk => char2[30][23].CLK
lcd_clk => char2[30][24].CLK
lcd_clk => char2[30][25].CLK
lcd_clk => char2[30][26].CLK
lcd_clk => char2[30][27].CLK
lcd_clk => char2[30][28].CLK
lcd_clk => char2[30][29].CLK
lcd_clk => char2[30][30].CLK
lcd_clk => char2[30][31].CLK
lcd_clk => char2[30][32].CLK
lcd_clk => char2[30][33].CLK
lcd_clk => char2[30][34].CLK
lcd_clk => char2[30][35].CLK
lcd_clk => char2[30][36].CLK
lcd_clk => char2[30][37].CLK
lcd_clk => char2[30][38].CLK
lcd_clk => char2[30][39].CLK
lcd_clk => char2[30][40].CLK
lcd_clk => char2[30][41].CLK
lcd_clk => char2[30][42].CLK
lcd_clk => char2[30][43].CLK
lcd_clk => char2[30][44].CLK
lcd_clk => char2[30][45].CLK
lcd_clk => char2[30][46].CLK
lcd_clk => char2[30][47].CLK
lcd_clk => char2[30][48].CLK
lcd_clk => char2[30][49].CLK
lcd_clk => char2[30][50].CLK
lcd_clk => char2[30][51].CLK
lcd_clk => char2[30][52].CLK
lcd_clk => char2[30][53].CLK
lcd_clk => char2[30][54].CLK
lcd_clk => char2[30][55].CLK
lcd_clk => char2[30][56].CLK
lcd_clk => char2[30][57].CLK
lcd_clk => char2[30][58].CLK
lcd_clk => char2[30][59].CLK
lcd_clk => char2[30][60].CLK
lcd_clk => char2[30][61].CLK
lcd_clk => char2[30][62].CLK
lcd_clk => char2[30][63].CLK
lcd_clk => char2[30][64].CLK
lcd_clk => char2[30][65].CLK
lcd_clk => char2[30][66].CLK
lcd_clk => char2[30][67].CLK
lcd_clk => char2[30][68].CLK
lcd_clk => char2[30][69].CLK
lcd_clk => char2[30][70].CLK
lcd_clk => char2[30][71].CLK
lcd_clk => char2[30][72].CLK
lcd_clk => char2[30][73].CLK
lcd_clk => char2[30][74].CLK
lcd_clk => char2[30][75].CLK
lcd_clk => char2[30][76].CLK
lcd_clk => char2[30][77].CLK
lcd_clk => char2[30][78].CLK
lcd_clk => char2[30][79].CLK
lcd_clk => char2[30][80].CLK
lcd_clk => char2[30][81].CLK
lcd_clk => char2[30][82].CLK
lcd_clk => char2[30][83].CLK
lcd_clk => char2[30][84].CLK
lcd_clk => char2[30][85].CLK
lcd_clk => char2[30][86].CLK
lcd_clk => char2[30][87].CLK
lcd_clk => char2[30][88].CLK
lcd_clk => char2[30][89].CLK
lcd_clk => char2[30][90].CLK
lcd_clk => char2[30][91].CLK
lcd_clk => char2[30][92].CLK
lcd_clk => char2[30][93].CLK
lcd_clk => char2[30][94].CLK
lcd_clk => char2[30][95].CLK
lcd_clk => char2[30][96].CLK
lcd_clk => char2[30][97].CLK
lcd_clk => char2[30][98].CLK
lcd_clk => char2[30][99].CLK
lcd_clk => char2[30][100].CLK
lcd_clk => char2[30][101].CLK
lcd_clk => char2[30][102].CLK
lcd_clk => char2[30][103].CLK
lcd_clk => char2[30][104].CLK
lcd_clk => char2[30][105].CLK
lcd_clk => char2[30][106].CLK
lcd_clk => char2[30][107].CLK
lcd_clk => char2[30][108].CLK
lcd_clk => char2[30][109].CLK
lcd_clk => char2[30][110].CLK
lcd_clk => char2[30][111].CLK
lcd_clk => char2[30][112].CLK
lcd_clk => char2[30][113].CLK
lcd_clk => char2[30][114].CLK
lcd_clk => char2[30][115].CLK
lcd_clk => char2[30][116].CLK
lcd_clk => char2[30][117].CLK
lcd_clk => char2[30][118].CLK
lcd_clk => char2[30][119].CLK
lcd_clk => char2[30][120].CLK
lcd_clk => char2[30][121].CLK
lcd_clk => char2[30][122].CLK
lcd_clk => char2[30][123].CLK
lcd_clk => char2[30][124].CLK
lcd_clk => char2[30][125].CLK
lcd_clk => char2[30][126].CLK
lcd_clk => char2[30][127].CLK
lcd_clk => char2[31][0].CLK
lcd_clk => char2[31][1].CLK
lcd_clk => char2[31][2].CLK
lcd_clk => char2[31][3].CLK
lcd_clk => char2[31][4].CLK
lcd_clk => char2[31][5].CLK
lcd_clk => char2[31][6].CLK
lcd_clk => char2[31][7].CLK
lcd_clk => char2[31][8].CLK
lcd_clk => char2[31][9].CLK
lcd_clk => char2[31][10].CLK
lcd_clk => char2[31][11].CLK
lcd_clk => char2[31][12].CLK
lcd_clk => char2[31][13].CLK
lcd_clk => char2[31][14].CLK
lcd_clk => char2[31][15].CLK
lcd_clk => char2[31][16].CLK
lcd_clk => char2[31][17].CLK
lcd_clk => char2[31][18].CLK
lcd_clk => char2[31][19].CLK
lcd_clk => char2[31][20].CLK
lcd_clk => char2[31][21].CLK
lcd_clk => char2[31][22].CLK
lcd_clk => char2[31][23].CLK
lcd_clk => char2[31][24].CLK
lcd_clk => char2[31][25].CLK
lcd_clk => char2[31][26].CLK
lcd_clk => char2[31][27].CLK
lcd_clk => char2[31][28].CLK
lcd_clk => char2[31][29].CLK
lcd_clk => char2[31][30].CLK
lcd_clk => char2[31][31].CLK
lcd_clk => char2[31][32].CLK
lcd_clk => char2[31][33].CLK
lcd_clk => char2[31][34].CLK
lcd_clk => char2[31][35].CLK
lcd_clk => char2[31][36].CLK
lcd_clk => char2[31][37].CLK
lcd_clk => char2[31][38].CLK
lcd_clk => char2[31][39].CLK
lcd_clk => char2[31][40].CLK
lcd_clk => char2[31][41].CLK
lcd_clk => char2[31][42].CLK
lcd_clk => char2[31][43].CLK
lcd_clk => char2[31][44].CLK
lcd_clk => char2[31][45].CLK
lcd_clk => char2[31][46].CLK
lcd_clk => char2[31][47].CLK
lcd_clk => char2[31][48].CLK
lcd_clk => char2[31][49].CLK
lcd_clk => char2[31][50].CLK
lcd_clk => char2[31][51].CLK
lcd_clk => char2[31][52].CLK
lcd_clk => char2[31][53].CLK
lcd_clk => char2[31][54].CLK
lcd_clk => char2[31][55].CLK
lcd_clk => char2[31][56].CLK
lcd_clk => char2[31][57].CLK
lcd_clk => char2[31][58].CLK
lcd_clk => char2[31][59].CLK
lcd_clk => char2[31][60].CLK
lcd_clk => char2[31][61].CLK
lcd_clk => char2[31][62].CLK
lcd_clk => char2[31][63].CLK
lcd_clk => char2[31][64].CLK
lcd_clk => char2[31][65].CLK
lcd_clk => char2[31][66].CLK
lcd_clk => char2[31][67].CLK
lcd_clk => char2[31][68].CLK
lcd_clk => char2[31][69].CLK
lcd_clk => char2[31][70].CLK
lcd_clk => char2[31][71].CLK
lcd_clk => char2[31][72].CLK
lcd_clk => char2[31][73].CLK
lcd_clk => char2[31][74].CLK
lcd_clk => char2[31][75].CLK
lcd_clk => char2[31][76].CLK
lcd_clk => char2[31][77].CLK
lcd_clk => char2[31][78].CLK
lcd_clk => char2[31][79].CLK
lcd_clk => char2[31][80].CLK
lcd_clk => char2[31][81].CLK
lcd_clk => char2[31][82].CLK
lcd_clk => char2[31][83].CLK
lcd_clk => char2[31][84].CLK
lcd_clk => char2[31][85].CLK
lcd_clk => char2[31][86].CLK
lcd_clk => char2[31][87].CLK
lcd_clk => char2[31][88].CLK
lcd_clk => char2[31][89].CLK
lcd_clk => char2[31][90].CLK
lcd_clk => char2[31][91].CLK
lcd_clk => char2[31][92].CLK
lcd_clk => char2[31][93].CLK
lcd_clk => char2[31][94].CLK
lcd_clk => char2[31][95].CLK
lcd_clk => char2[31][96].CLK
lcd_clk => char2[31][97].CLK
lcd_clk => char2[31][98].CLK
lcd_clk => char2[31][99].CLK
lcd_clk => char2[31][100].CLK
lcd_clk => char2[31][101].CLK
lcd_clk => char2[31][102].CLK
lcd_clk => char2[31][103].CLK
lcd_clk => char2[31][104].CLK
lcd_clk => char2[31][105].CLK
lcd_clk => char2[31][106].CLK
lcd_clk => char2[31][107].CLK
lcd_clk => char2[31][108].CLK
lcd_clk => char2[31][109].CLK
lcd_clk => char2[31][110].CLK
lcd_clk => char2[31][111].CLK
lcd_clk => char2[31][112].CLK
lcd_clk => char2[31][113].CLK
lcd_clk => char2[31][114].CLK
lcd_clk => char2[31][115].CLK
lcd_clk => char2[31][116].CLK
lcd_clk => char2[31][117].CLK
lcd_clk => char2[31][118].CLK
lcd_clk => char2[31][119].CLK
lcd_clk => char2[31][120].CLK
lcd_clk => char2[31][121].CLK
lcd_clk => char2[31][122].CLK
lcd_clk => char2[31][123].CLK
lcd_clk => char2[31][124].CLK
lcd_clk => char2[31][125].CLK
lcd_clk => char2[31][126].CLK
lcd_clk => char2[31][127].CLK
lcd_clk => char1[0][0].CLK
lcd_clk => char1[0][1].CLK
lcd_clk => char1[0][2].CLK
lcd_clk => char1[0][3].CLK
lcd_clk => char1[0][4].CLK
lcd_clk => char1[0][5].CLK
lcd_clk => char1[0][6].CLK
lcd_clk => char1[0][7].CLK
lcd_clk => char1[0][8].CLK
lcd_clk => char1[0][9].CLK
lcd_clk => char1[0][10].CLK
lcd_clk => char1[0][11].CLK
lcd_clk => char1[0][12].CLK
lcd_clk => char1[0][13].CLK
lcd_clk => char1[0][14].CLK
lcd_clk => char1[0][15].CLK
lcd_clk => char1[0][16].CLK
lcd_clk => char1[0][17].CLK
lcd_clk => char1[0][18].CLK
lcd_clk => char1[0][19].CLK
lcd_clk => char1[0][20].CLK
lcd_clk => char1[0][21].CLK
lcd_clk => char1[0][22].CLK
lcd_clk => char1[0][23].CLK
lcd_clk => char1[0][24].CLK
lcd_clk => char1[0][25].CLK
lcd_clk => char1[0][26].CLK
lcd_clk => char1[0][27].CLK
lcd_clk => char1[0][28].CLK
lcd_clk => char1[0][29].CLK
lcd_clk => char1[0][30].CLK
lcd_clk => char1[0][31].CLK
lcd_clk => char1[0][32].CLK
lcd_clk => char1[0][33].CLK
lcd_clk => char1[0][34].CLK
lcd_clk => char1[0][35].CLK
lcd_clk => char1[0][36].CLK
lcd_clk => char1[0][37].CLK
lcd_clk => char1[0][38].CLK
lcd_clk => char1[0][39].CLK
lcd_clk => char1[0][40].CLK
lcd_clk => char1[0][41].CLK
lcd_clk => char1[0][42].CLK
lcd_clk => char1[0][43].CLK
lcd_clk => char1[0][44].CLK
lcd_clk => char1[0][45].CLK
lcd_clk => char1[0][46].CLK
lcd_clk => char1[0][47].CLK
lcd_clk => char1[0][48].CLK
lcd_clk => char1[0][49].CLK
lcd_clk => char1[0][50].CLK
lcd_clk => char1[0][51].CLK
lcd_clk => char1[0][52].CLK
lcd_clk => char1[0][53].CLK
lcd_clk => char1[0][54].CLK
lcd_clk => char1[0][55].CLK
lcd_clk => char1[0][56].CLK
lcd_clk => char1[0][57].CLK
lcd_clk => char1[0][58].CLK
lcd_clk => char1[0][59].CLK
lcd_clk => char1[0][60].CLK
lcd_clk => char1[0][61].CLK
lcd_clk => char1[0][62].CLK
lcd_clk => char1[0][63].CLK
lcd_clk => char1[1][0].CLK
lcd_clk => char1[1][1].CLK
lcd_clk => char1[1][2].CLK
lcd_clk => char1[1][3].CLK
lcd_clk => char1[1][4].CLK
lcd_clk => char1[1][5].CLK
lcd_clk => char1[1][6].CLK
lcd_clk => char1[1][7].CLK
lcd_clk => char1[1][8].CLK
lcd_clk => char1[1][9].CLK
lcd_clk => char1[1][10].CLK
lcd_clk => char1[1][11].CLK
lcd_clk => char1[1][12].CLK
lcd_clk => char1[1][13].CLK
lcd_clk => char1[1][14].CLK
lcd_clk => char1[1][15].CLK
lcd_clk => char1[1][16].CLK
lcd_clk => char1[1][17].CLK
lcd_clk => char1[1][18].CLK
lcd_clk => char1[1][19].CLK
lcd_clk => char1[1][20].CLK
lcd_clk => char1[1][21].CLK
lcd_clk => char1[1][22].CLK
lcd_clk => char1[1][23].CLK
lcd_clk => char1[1][24].CLK
lcd_clk => char1[1][25].CLK
lcd_clk => char1[1][26].CLK
lcd_clk => char1[1][27].CLK
lcd_clk => char1[1][28].CLK
lcd_clk => char1[1][29].CLK
lcd_clk => char1[1][30].CLK
lcd_clk => char1[1][31].CLK
lcd_clk => char1[1][32].CLK
lcd_clk => char1[1][33].CLK
lcd_clk => char1[1][34].CLK
lcd_clk => char1[1][35].CLK
lcd_clk => char1[1][36].CLK
lcd_clk => char1[1][37].CLK
lcd_clk => char1[1][38].CLK
lcd_clk => char1[1][39].CLK
lcd_clk => char1[1][40].CLK
lcd_clk => char1[1][41].CLK
lcd_clk => char1[1][42].CLK
lcd_clk => char1[1][43].CLK
lcd_clk => char1[1][44].CLK
lcd_clk => char1[1][45].CLK
lcd_clk => char1[1][46].CLK
lcd_clk => char1[1][47].CLK
lcd_clk => char1[1][48].CLK
lcd_clk => char1[1][49].CLK
lcd_clk => char1[1][50].CLK
lcd_clk => char1[1][51].CLK
lcd_clk => char1[1][52].CLK
lcd_clk => char1[1][53].CLK
lcd_clk => char1[1][54].CLK
lcd_clk => char1[1][55].CLK
lcd_clk => char1[1][56].CLK
lcd_clk => char1[1][57].CLK
lcd_clk => char1[1][58].CLK
lcd_clk => char1[1][59].CLK
lcd_clk => char1[1][60].CLK
lcd_clk => char1[1][61].CLK
lcd_clk => char1[1][62].CLK
lcd_clk => char1[1][63].CLK
lcd_clk => char1[2][0].CLK
lcd_clk => char1[2][1].CLK
lcd_clk => char1[2][2].CLK
lcd_clk => char1[2][3].CLK
lcd_clk => char1[2][4].CLK
lcd_clk => char1[2][5].CLK
lcd_clk => char1[2][6].CLK
lcd_clk => char1[2][7].CLK
lcd_clk => char1[2][8].CLK
lcd_clk => char1[2][9].CLK
lcd_clk => char1[2][10].CLK
lcd_clk => char1[2][11].CLK
lcd_clk => char1[2][12].CLK
lcd_clk => char1[2][13].CLK
lcd_clk => char1[2][14].CLK
lcd_clk => char1[2][15].CLK
lcd_clk => char1[2][16].CLK
lcd_clk => char1[2][17].CLK
lcd_clk => char1[2][18].CLK
lcd_clk => char1[2][19].CLK
lcd_clk => char1[2][20].CLK
lcd_clk => char1[2][21].CLK
lcd_clk => char1[2][22].CLK
lcd_clk => char1[2][23].CLK
lcd_clk => char1[2][24].CLK
lcd_clk => char1[2][25].CLK
lcd_clk => char1[2][26].CLK
lcd_clk => char1[2][27].CLK
lcd_clk => char1[2][28].CLK
lcd_clk => char1[2][29].CLK
lcd_clk => char1[2][30].CLK
lcd_clk => char1[2][31].CLK
lcd_clk => char1[2][32].CLK
lcd_clk => char1[2][33].CLK
lcd_clk => char1[2][34].CLK
lcd_clk => char1[2][35].CLK
lcd_clk => char1[2][36].CLK
lcd_clk => char1[2][37].CLK
lcd_clk => char1[2][38].CLK
lcd_clk => char1[2][39].CLK
lcd_clk => char1[2][40].CLK
lcd_clk => char1[2][41].CLK
lcd_clk => char1[2][42].CLK
lcd_clk => char1[2][43].CLK
lcd_clk => char1[2][44].CLK
lcd_clk => char1[2][45].CLK
lcd_clk => char1[2][46].CLK
lcd_clk => char1[2][47].CLK
lcd_clk => char1[2][48].CLK
lcd_clk => char1[2][49].CLK
lcd_clk => char1[2][50].CLK
lcd_clk => char1[2][51].CLK
lcd_clk => char1[2][52].CLK
lcd_clk => char1[2][53].CLK
lcd_clk => char1[2][54].CLK
lcd_clk => char1[2][55].CLK
lcd_clk => char1[2][56].CLK
lcd_clk => char1[2][57].CLK
lcd_clk => char1[2][58].CLK
lcd_clk => char1[2][59].CLK
lcd_clk => char1[2][60].CLK
lcd_clk => char1[2][61].CLK
lcd_clk => char1[2][62].CLK
lcd_clk => char1[2][63].CLK
lcd_clk => char1[3][0].CLK
lcd_clk => char1[3][1].CLK
lcd_clk => char1[3][2].CLK
lcd_clk => char1[3][3].CLK
lcd_clk => char1[3][4].CLK
lcd_clk => char1[3][5].CLK
lcd_clk => char1[3][6].CLK
lcd_clk => char1[3][7].CLK
lcd_clk => char1[3][8].CLK
lcd_clk => char1[3][9].CLK
lcd_clk => char1[3][10].CLK
lcd_clk => char1[3][11].CLK
lcd_clk => char1[3][12].CLK
lcd_clk => char1[3][13].CLK
lcd_clk => char1[3][14].CLK
lcd_clk => char1[3][15].CLK
lcd_clk => char1[3][16].CLK
lcd_clk => char1[3][17].CLK
lcd_clk => char1[3][18].CLK
lcd_clk => char1[3][19].CLK
lcd_clk => char1[3][20].CLK
lcd_clk => char1[3][21].CLK
lcd_clk => char1[3][22].CLK
lcd_clk => char1[3][23].CLK
lcd_clk => char1[3][24].CLK
lcd_clk => char1[3][25].CLK
lcd_clk => char1[3][26].CLK
lcd_clk => char1[3][27].CLK
lcd_clk => char1[3][28].CLK
lcd_clk => char1[3][29].CLK
lcd_clk => char1[3][30].CLK
lcd_clk => char1[3][31].CLK
lcd_clk => char1[3][32].CLK
lcd_clk => char1[3][33].CLK
lcd_clk => char1[3][34].CLK
lcd_clk => char1[3][35].CLK
lcd_clk => char1[3][36].CLK
lcd_clk => char1[3][37].CLK
lcd_clk => char1[3][38].CLK
lcd_clk => char1[3][39].CLK
lcd_clk => char1[3][40].CLK
lcd_clk => char1[3][41].CLK
lcd_clk => char1[3][42].CLK
lcd_clk => char1[3][43].CLK
lcd_clk => char1[3][44].CLK
lcd_clk => char1[3][45].CLK
lcd_clk => char1[3][46].CLK
lcd_clk => char1[3][47].CLK
lcd_clk => char1[3][48].CLK
lcd_clk => char1[3][49].CLK
lcd_clk => char1[3][50].CLK
lcd_clk => char1[3][51].CLK
lcd_clk => char1[3][52].CLK
lcd_clk => char1[3][53].CLK
lcd_clk => char1[3][54].CLK
lcd_clk => char1[3][55].CLK
lcd_clk => char1[3][56].CLK
lcd_clk => char1[3][57].CLK
lcd_clk => char1[3][58].CLK
lcd_clk => char1[3][59].CLK
lcd_clk => char1[3][60].CLK
lcd_clk => char1[3][61].CLK
lcd_clk => char1[3][62].CLK
lcd_clk => char1[3][63].CLK
lcd_clk => char1[4][0].CLK
lcd_clk => char1[4][1].CLK
lcd_clk => char1[4][2].CLK
lcd_clk => char1[4][3].CLK
lcd_clk => char1[4][4].CLK
lcd_clk => char1[4][5].CLK
lcd_clk => char1[4][6].CLK
lcd_clk => char1[4][7].CLK
lcd_clk => char1[4][8].CLK
lcd_clk => char1[4][9].CLK
lcd_clk => char1[4][10].CLK
lcd_clk => char1[4][11].CLK
lcd_clk => char1[4][12].CLK
lcd_clk => char1[4][13].CLK
lcd_clk => char1[4][14].CLK
lcd_clk => char1[4][15].CLK
lcd_clk => char1[4][16].CLK
lcd_clk => char1[4][17].CLK
lcd_clk => char1[4][18].CLK
lcd_clk => char1[4][19].CLK
lcd_clk => char1[4][20].CLK
lcd_clk => char1[4][21].CLK
lcd_clk => char1[4][22].CLK
lcd_clk => char1[4][23].CLK
lcd_clk => char1[4][24].CLK
lcd_clk => char1[4][25].CLK
lcd_clk => char1[4][26].CLK
lcd_clk => char1[4][27].CLK
lcd_clk => char1[4][28].CLK
lcd_clk => char1[4][29].CLK
lcd_clk => char1[4][30].CLK
lcd_clk => char1[4][31].CLK
lcd_clk => char1[4][32].CLK
lcd_clk => char1[4][33].CLK
lcd_clk => char1[4][34].CLK
lcd_clk => char1[4][35].CLK
lcd_clk => char1[4][36].CLK
lcd_clk => char1[4][37].CLK
lcd_clk => char1[4][38].CLK
lcd_clk => char1[4][39].CLK
lcd_clk => char1[4][40].CLK
lcd_clk => char1[4][41].CLK
lcd_clk => char1[4][42].CLK
lcd_clk => char1[4][43].CLK
lcd_clk => char1[4][44].CLK
lcd_clk => char1[4][45].CLK
lcd_clk => char1[4][46].CLK
lcd_clk => char1[4][47].CLK
lcd_clk => char1[4][48].CLK
lcd_clk => char1[4][49].CLK
lcd_clk => char1[4][50].CLK
lcd_clk => char1[4][51].CLK
lcd_clk => char1[4][52].CLK
lcd_clk => char1[4][53].CLK
lcd_clk => char1[4][54].CLK
lcd_clk => char1[4][55].CLK
lcd_clk => char1[4][56].CLK
lcd_clk => char1[4][57].CLK
lcd_clk => char1[4][58].CLK
lcd_clk => char1[4][59].CLK
lcd_clk => char1[4][60].CLK
lcd_clk => char1[4][61].CLK
lcd_clk => char1[4][62].CLK
lcd_clk => char1[4][63].CLK
lcd_clk => char1[5][0].CLK
lcd_clk => char1[5][1].CLK
lcd_clk => char1[5][2].CLK
lcd_clk => char1[5][3].CLK
lcd_clk => char1[5][4].CLK
lcd_clk => char1[5][5].CLK
lcd_clk => char1[5][6].CLK
lcd_clk => char1[5][7].CLK
lcd_clk => char1[5][8].CLK
lcd_clk => char1[5][9].CLK
lcd_clk => char1[5][10].CLK
lcd_clk => char1[5][11].CLK
lcd_clk => char1[5][12].CLK
lcd_clk => char1[5][13].CLK
lcd_clk => char1[5][14].CLK
lcd_clk => char1[5][15].CLK
lcd_clk => char1[5][16].CLK
lcd_clk => char1[5][17].CLK
lcd_clk => char1[5][18].CLK
lcd_clk => char1[5][19].CLK
lcd_clk => char1[5][20].CLK
lcd_clk => char1[5][21].CLK
lcd_clk => char1[5][22].CLK
lcd_clk => char1[5][23].CLK
lcd_clk => char1[5][24].CLK
lcd_clk => char1[5][25].CLK
lcd_clk => char1[5][26].CLK
lcd_clk => char1[5][27].CLK
lcd_clk => char1[5][28].CLK
lcd_clk => char1[5][29].CLK
lcd_clk => char1[5][30].CLK
lcd_clk => char1[5][31].CLK
lcd_clk => char1[5][32].CLK
lcd_clk => char1[5][33].CLK
lcd_clk => char1[5][34].CLK
lcd_clk => char1[5][35].CLK
lcd_clk => char1[5][36].CLK
lcd_clk => char1[5][37].CLK
lcd_clk => char1[5][38].CLK
lcd_clk => char1[5][39].CLK
lcd_clk => char1[5][40].CLK
lcd_clk => char1[5][41].CLK
lcd_clk => char1[5][42].CLK
lcd_clk => char1[5][43].CLK
lcd_clk => char1[5][44].CLK
lcd_clk => char1[5][45].CLK
lcd_clk => char1[5][46].CLK
lcd_clk => char1[5][47].CLK
lcd_clk => char1[5][48].CLK
lcd_clk => char1[5][49].CLK
lcd_clk => char1[5][50].CLK
lcd_clk => char1[5][51].CLK
lcd_clk => char1[5][52].CLK
lcd_clk => char1[5][53].CLK
lcd_clk => char1[5][54].CLK
lcd_clk => char1[5][55].CLK
lcd_clk => char1[5][56].CLK
lcd_clk => char1[5][57].CLK
lcd_clk => char1[5][58].CLK
lcd_clk => char1[5][59].CLK
lcd_clk => char1[5][60].CLK
lcd_clk => char1[5][61].CLK
lcd_clk => char1[5][62].CLK
lcd_clk => char1[5][63].CLK
lcd_clk => char1[6][0].CLK
lcd_clk => char1[6][1].CLK
lcd_clk => char1[6][2].CLK
lcd_clk => char1[6][3].CLK
lcd_clk => char1[6][4].CLK
lcd_clk => char1[6][5].CLK
lcd_clk => char1[6][6].CLK
lcd_clk => char1[6][7].CLK
lcd_clk => char1[6][8].CLK
lcd_clk => char1[6][9].CLK
lcd_clk => char1[6][10].CLK
lcd_clk => char1[6][11].CLK
lcd_clk => char1[6][12].CLK
lcd_clk => char1[6][13].CLK
lcd_clk => char1[6][14].CLK
lcd_clk => char1[6][15].CLK
lcd_clk => char1[6][16].CLK
lcd_clk => char1[6][17].CLK
lcd_clk => char1[6][18].CLK
lcd_clk => char1[6][19].CLK
lcd_clk => char1[6][20].CLK
lcd_clk => char1[6][21].CLK
lcd_clk => char1[6][22].CLK
lcd_clk => char1[6][23].CLK
lcd_clk => char1[6][24].CLK
lcd_clk => char1[6][25].CLK
lcd_clk => char1[6][26].CLK
lcd_clk => char1[6][27].CLK
lcd_clk => char1[6][28].CLK
lcd_clk => char1[6][29].CLK
lcd_clk => char1[6][30].CLK
lcd_clk => char1[6][31].CLK
lcd_clk => char1[6][32].CLK
lcd_clk => char1[6][33].CLK
lcd_clk => char1[6][34].CLK
lcd_clk => char1[6][35].CLK
lcd_clk => char1[6][36].CLK
lcd_clk => char1[6][37].CLK
lcd_clk => char1[6][38].CLK
lcd_clk => char1[6][39].CLK
lcd_clk => char1[6][40].CLK
lcd_clk => char1[6][41].CLK
lcd_clk => char1[6][42].CLK
lcd_clk => char1[6][43].CLK
lcd_clk => char1[6][44].CLK
lcd_clk => char1[6][45].CLK
lcd_clk => char1[6][46].CLK
lcd_clk => char1[6][47].CLK
lcd_clk => char1[6][48].CLK
lcd_clk => char1[6][49].CLK
lcd_clk => char1[6][50].CLK
lcd_clk => char1[6][51].CLK
lcd_clk => char1[6][52].CLK
lcd_clk => char1[6][53].CLK
lcd_clk => char1[6][54].CLK
lcd_clk => char1[6][55].CLK
lcd_clk => char1[6][56].CLK
lcd_clk => char1[6][57].CLK
lcd_clk => char1[6][58].CLK
lcd_clk => char1[6][59].CLK
lcd_clk => char1[6][60].CLK
lcd_clk => char1[6][61].CLK
lcd_clk => char1[6][62].CLK
lcd_clk => char1[6][63].CLK
lcd_clk => char1[7][0].CLK
lcd_clk => char1[7][1].CLK
lcd_clk => char1[7][2].CLK
lcd_clk => char1[7][3].CLK
lcd_clk => char1[7][4].CLK
lcd_clk => char1[7][5].CLK
lcd_clk => char1[7][6].CLK
lcd_clk => char1[7][7].CLK
lcd_clk => char1[7][8].CLK
lcd_clk => char1[7][9].CLK
lcd_clk => char1[7][10].CLK
lcd_clk => char1[7][11].CLK
lcd_clk => char1[7][12].CLK
lcd_clk => char1[7][13].CLK
lcd_clk => char1[7][14].CLK
lcd_clk => char1[7][15].CLK
lcd_clk => char1[7][16].CLK
lcd_clk => char1[7][17].CLK
lcd_clk => char1[7][18].CLK
lcd_clk => char1[7][19].CLK
lcd_clk => char1[7][20].CLK
lcd_clk => char1[7][21].CLK
lcd_clk => char1[7][22].CLK
lcd_clk => char1[7][23].CLK
lcd_clk => char1[7][24].CLK
lcd_clk => char1[7][25].CLK
lcd_clk => char1[7][26].CLK
lcd_clk => char1[7][27].CLK
lcd_clk => char1[7][28].CLK
lcd_clk => char1[7][29].CLK
lcd_clk => char1[7][30].CLK
lcd_clk => char1[7][31].CLK
lcd_clk => char1[7][32].CLK
lcd_clk => char1[7][33].CLK
lcd_clk => char1[7][34].CLK
lcd_clk => char1[7][35].CLK
lcd_clk => char1[7][36].CLK
lcd_clk => char1[7][37].CLK
lcd_clk => char1[7][38].CLK
lcd_clk => char1[7][39].CLK
lcd_clk => char1[7][40].CLK
lcd_clk => char1[7][41].CLK
lcd_clk => char1[7][42].CLK
lcd_clk => char1[7][43].CLK
lcd_clk => char1[7][44].CLK
lcd_clk => char1[7][45].CLK
lcd_clk => char1[7][46].CLK
lcd_clk => char1[7][47].CLK
lcd_clk => char1[7][48].CLK
lcd_clk => char1[7][49].CLK
lcd_clk => char1[7][50].CLK
lcd_clk => char1[7][51].CLK
lcd_clk => char1[7][52].CLK
lcd_clk => char1[7][53].CLK
lcd_clk => char1[7][54].CLK
lcd_clk => char1[7][55].CLK
lcd_clk => char1[7][56].CLK
lcd_clk => char1[7][57].CLK
lcd_clk => char1[7][58].CLK
lcd_clk => char1[7][59].CLK
lcd_clk => char1[7][60].CLK
lcd_clk => char1[7][61].CLK
lcd_clk => char1[7][62].CLK
lcd_clk => char1[7][63].CLK
lcd_clk => char1[8][0].CLK
lcd_clk => char1[8][1].CLK
lcd_clk => char1[8][2].CLK
lcd_clk => char1[8][3].CLK
lcd_clk => char1[8][4].CLK
lcd_clk => char1[8][5].CLK
lcd_clk => char1[8][6].CLK
lcd_clk => char1[8][7].CLK
lcd_clk => char1[8][8].CLK
lcd_clk => char1[8][9].CLK
lcd_clk => char1[8][10].CLK
lcd_clk => char1[8][11].CLK
lcd_clk => char1[8][12].CLK
lcd_clk => char1[8][13].CLK
lcd_clk => char1[8][14].CLK
lcd_clk => char1[8][15].CLK
lcd_clk => char1[8][16].CLK
lcd_clk => char1[8][17].CLK
lcd_clk => char1[8][18].CLK
lcd_clk => char1[8][19].CLK
lcd_clk => char1[8][20].CLK
lcd_clk => char1[8][21].CLK
lcd_clk => char1[8][22].CLK
lcd_clk => char1[8][23].CLK
lcd_clk => char1[8][24].CLK
lcd_clk => char1[8][25].CLK
lcd_clk => char1[8][26].CLK
lcd_clk => char1[8][27].CLK
lcd_clk => char1[8][28].CLK
lcd_clk => char1[8][29].CLK
lcd_clk => char1[8][30].CLK
lcd_clk => char1[8][31].CLK
lcd_clk => char1[8][32].CLK
lcd_clk => char1[8][33].CLK
lcd_clk => char1[8][34].CLK
lcd_clk => char1[8][35].CLK
lcd_clk => char1[8][36].CLK
lcd_clk => char1[8][37].CLK
lcd_clk => char1[8][38].CLK
lcd_clk => char1[8][39].CLK
lcd_clk => char1[8][40].CLK
lcd_clk => char1[8][41].CLK
lcd_clk => char1[8][42].CLK
lcd_clk => char1[8][43].CLK
lcd_clk => char1[8][44].CLK
lcd_clk => char1[8][45].CLK
lcd_clk => char1[8][46].CLK
lcd_clk => char1[8][47].CLK
lcd_clk => char1[8][48].CLK
lcd_clk => char1[8][49].CLK
lcd_clk => char1[8][50].CLK
lcd_clk => char1[8][51].CLK
lcd_clk => char1[8][52].CLK
lcd_clk => char1[8][53].CLK
lcd_clk => char1[8][54].CLK
lcd_clk => char1[8][55].CLK
lcd_clk => char1[8][56].CLK
lcd_clk => char1[8][57].CLK
lcd_clk => char1[8][58].CLK
lcd_clk => char1[8][59].CLK
lcd_clk => char1[8][60].CLK
lcd_clk => char1[8][61].CLK
lcd_clk => char1[8][62].CLK
lcd_clk => char1[8][63].CLK
lcd_clk => char1[9][0].CLK
lcd_clk => char1[9][1].CLK
lcd_clk => char1[9][2].CLK
lcd_clk => char1[9][3].CLK
lcd_clk => char1[9][4].CLK
lcd_clk => char1[9][5].CLK
lcd_clk => char1[9][6].CLK
lcd_clk => char1[9][7].CLK
lcd_clk => char1[9][8].CLK
lcd_clk => char1[9][9].CLK
lcd_clk => char1[9][10].CLK
lcd_clk => char1[9][11].CLK
lcd_clk => char1[9][12].CLK
lcd_clk => char1[9][13].CLK
lcd_clk => char1[9][14].CLK
lcd_clk => char1[9][15].CLK
lcd_clk => char1[9][16].CLK
lcd_clk => char1[9][17].CLK
lcd_clk => char1[9][18].CLK
lcd_clk => char1[9][19].CLK
lcd_clk => char1[9][20].CLK
lcd_clk => char1[9][21].CLK
lcd_clk => char1[9][22].CLK
lcd_clk => char1[9][23].CLK
lcd_clk => char1[9][24].CLK
lcd_clk => char1[9][25].CLK
lcd_clk => char1[9][26].CLK
lcd_clk => char1[9][27].CLK
lcd_clk => char1[9][28].CLK
lcd_clk => char1[9][29].CLK
lcd_clk => char1[9][30].CLK
lcd_clk => char1[9][31].CLK
lcd_clk => char1[9][32].CLK
lcd_clk => char1[9][33].CLK
lcd_clk => char1[9][34].CLK
lcd_clk => char1[9][35].CLK
lcd_clk => char1[9][36].CLK
lcd_clk => char1[9][37].CLK
lcd_clk => char1[9][38].CLK
lcd_clk => char1[9][39].CLK
lcd_clk => char1[9][40].CLK
lcd_clk => char1[9][41].CLK
lcd_clk => char1[9][42].CLK
lcd_clk => char1[9][43].CLK
lcd_clk => char1[9][44].CLK
lcd_clk => char1[9][45].CLK
lcd_clk => char1[9][46].CLK
lcd_clk => char1[9][47].CLK
lcd_clk => char1[9][48].CLK
lcd_clk => char1[9][49].CLK
lcd_clk => char1[9][50].CLK
lcd_clk => char1[9][51].CLK
lcd_clk => char1[9][52].CLK
lcd_clk => char1[9][53].CLK
lcd_clk => char1[9][54].CLK
lcd_clk => char1[9][55].CLK
lcd_clk => char1[9][56].CLK
lcd_clk => char1[9][57].CLK
lcd_clk => char1[9][58].CLK
lcd_clk => char1[9][59].CLK
lcd_clk => char1[9][60].CLK
lcd_clk => char1[9][61].CLK
lcd_clk => char1[9][62].CLK
lcd_clk => char1[9][63].CLK
lcd_clk => char1[10][0].CLK
lcd_clk => char1[10][1].CLK
lcd_clk => char1[10][2].CLK
lcd_clk => char1[10][3].CLK
lcd_clk => char1[10][4].CLK
lcd_clk => char1[10][5].CLK
lcd_clk => char1[10][6].CLK
lcd_clk => char1[10][7].CLK
lcd_clk => char1[10][8].CLK
lcd_clk => char1[10][9].CLK
lcd_clk => char1[10][10].CLK
lcd_clk => char1[10][11].CLK
lcd_clk => char1[10][12].CLK
lcd_clk => char1[10][13].CLK
lcd_clk => char1[10][14].CLK
lcd_clk => char1[10][15].CLK
lcd_clk => char1[10][16].CLK
lcd_clk => char1[10][17].CLK
lcd_clk => char1[10][18].CLK
lcd_clk => char1[10][19].CLK
lcd_clk => char1[10][20].CLK
lcd_clk => char1[10][21].CLK
lcd_clk => char1[10][22].CLK
lcd_clk => char1[10][23].CLK
lcd_clk => char1[10][24].CLK
lcd_clk => char1[10][25].CLK
lcd_clk => char1[10][26].CLK
lcd_clk => char1[10][27].CLK
lcd_clk => char1[10][28].CLK
lcd_clk => char1[10][29].CLK
lcd_clk => char1[10][30].CLK
lcd_clk => char1[10][31].CLK
lcd_clk => char1[10][32].CLK
lcd_clk => char1[10][33].CLK
lcd_clk => char1[10][34].CLK
lcd_clk => char1[10][35].CLK
lcd_clk => char1[10][36].CLK
lcd_clk => char1[10][37].CLK
lcd_clk => char1[10][38].CLK
lcd_clk => char1[10][39].CLK
lcd_clk => char1[10][40].CLK
lcd_clk => char1[10][41].CLK
lcd_clk => char1[10][42].CLK
lcd_clk => char1[10][43].CLK
lcd_clk => char1[10][44].CLK
lcd_clk => char1[10][45].CLK
lcd_clk => char1[10][46].CLK
lcd_clk => char1[10][47].CLK
lcd_clk => char1[10][48].CLK
lcd_clk => char1[10][49].CLK
lcd_clk => char1[10][50].CLK
lcd_clk => char1[10][51].CLK
lcd_clk => char1[10][52].CLK
lcd_clk => char1[10][53].CLK
lcd_clk => char1[10][54].CLK
lcd_clk => char1[10][55].CLK
lcd_clk => char1[10][56].CLK
lcd_clk => char1[10][57].CLK
lcd_clk => char1[10][58].CLK
lcd_clk => char1[10][59].CLK
lcd_clk => char1[10][60].CLK
lcd_clk => char1[10][61].CLK
lcd_clk => char1[10][62].CLK
lcd_clk => char1[10][63].CLK
lcd_clk => char1[11][0].CLK
lcd_clk => char1[11][1].CLK
lcd_clk => char1[11][2].CLK
lcd_clk => char1[11][3].CLK
lcd_clk => char1[11][4].CLK
lcd_clk => char1[11][5].CLK
lcd_clk => char1[11][6].CLK
lcd_clk => char1[11][7].CLK
lcd_clk => char1[11][8].CLK
lcd_clk => char1[11][9].CLK
lcd_clk => char1[11][10].CLK
lcd_clk => char1[11][11].CLK
lcd_clk => char1[11][12].CLK
lcd_clk => char1[11][13].CLK
lcd_clk => char1[11][14].CLK
lcd_clk => char1[11][15].CLK
lcd_clk => char1[11][16].CLK
lcd_clk => char1[11][17].CLK
lcd_clk => char1[11][18].CLK
lcd_clk => char1[11][19].CLK
lcd_clk => char1[11][20].CLK
lcd_clk => char1[11][21].CLK
lcd_clk => char1[11][22].CLK
lcd_clk => char1[11][23].CLK
lcd_clk => char1[11][24].CLK
lcd_clk => char1[11][25].CLK
lcd_clk => char1[11][26].CLK
lcd_clk => char1[11][27].CLK
lcd_clk => char1[11][28].CLK
lcd_clk => char1[11][29].CLK
lcd_clk => char1[11][30].CLK
lcd_clk => char1[11][31].CLK
lcd_clk => char1[11][32].CLK
lcd_clk => char1[11][33].CLK
lcd_clk => char1[11][34].CLK
lcd_clk => char1[11][35].CLK
lcd_clk => char1[11][36].CLK
lcd_clk => char1[11][37].CLK
lcd_clk => char1[11][38].CLK
lcd_clk => char1[11][39].CLK
lcd_clk => char1[11][40].CLK
lcd_clk => char1[11][41].CLK
lcd_clk => char1[11][42].CLK
lcd_clk => char1[11][43].CLK
lcd_clk => char1[11][44].CLK
lcd_clk => char1[11][45].CLK
lcd_clk => char1[11][46].CLK
lcd_clk => char1[11][47].CLK
lcd_clk => char1[11][48].CLK
lcd_clk => char1[11][49].CLK
lcd_clk => char1[11][50].CLK
lcd_clk => char1[11][51].CLK
lcd_clk => char1[11][52].CLK
lcd_clk => char1[11][53].CLK
lcd_clk => char1[11][54].CLK
lcd_clk => char1[11][55].CLK
lcd_clk => char1[11][56].CLK
lcd_clk => char1[11][57].CLK
lcd_clk => char1[11][58].CLK
lcd_clk => char1[11][59].CLK
lcd_clk => char1[11][60].CLK
lcd_clk => char1[11][61].CLK
lcd_clk => char1[11][62].CLK
lcd_clk => char1[11][63].CLK
lcd_clk => char1[12][0].CLK
lcd_clk => char1[12][1].CLK
lcd_clk => char1[12][2].CLK
lcd_clk => char1[12][3].CLK
lcd_clk => char1[12][4].CLK
lcd_clk => char1[12][5].CLK
lcd_clk => char1[12][6].CLK
lcd_clk => char1[12][7].CLK
lcd_clk => char1[12][8].CLK
lcd_clk => char1[12][9].CLK
lcd_clk => char1[12][10].CLK
lcd_clk => char1[12][11].CLK
lcd_clk => char1[12][12].CLK
lcd_clk => char1[12][13].CLK
lcd_clk => char1[12][14].CLK
lcd_clk => char1[12][15].CLK
lcd_clk => char1[12][16].CLK
lcd_clk => char1[12][17].CLK
lcd_clk => char1[12][18].CLK
lcd_clk => char1[12][19].CLK
lcd_clk => char1[12][20].CLK
lcd_clk => char1[12][21].CLK
lcd_clk => char1[12][22].CLK
lcd_clk => char1[12][23].CLK
lcd_clk => char1[12][24].CLK
lcd_clk => char1[12][25].CLK
lcd_clk => char1[12][26].CLK
lcd_clk => char1[12][27].CLK
lcd_clk => char1[12][28].CLK
lcd_clk => char1[12][29].CLK
lcd_clk => char1[12][30].CLK
lcd_clk => char1[12][31].CLK
lcd_clk => char1[12][32].CLK
lcd_clk => char1[12][33].CLK
lcd_clk => char1[12][34].CLK
lcd_clk => char1[12][35].CLK
lcd_clk => char1[12][36].CLK
lcd_clk => char1[12][37].CLK
lcd_clk => char1[12][38].CLK
lcd_clk => char1[12][39].CLK
lcd_clk => char1[12][40].CLK
lcd_clk => char1[12][41].CLK
lcd_clk => char1[12][42].CLK
lcd_clk => char1[12][43].CLK
lcd_clk => char1[12][44].CLK
lcd_clk => char1[12][45].CLK
lcd_clk => char1[12][46].CLK
lcd_clk => char1[12][47].CLK
lcd_clk => char1[12][48].CLK
lcd_clk => char1[12][49].CLK
lcd_clk => char1[12][50].CLK
lcd_clk => char1[12][51].CLK
lcd_clk => char1[12][52].CLK
lcd_clk => char1[12][53].CLK
lcd_clk => char1[12][54].CLK
lcd_clk => char1[12][55].CLK
lcd_clk => char1[12][56].CLK
lcd_clk => char1[12][57].CLK
lcd_clk => char1[12][58].CLK
lcd_clk => char1[12][59].CLK
lcd_clk => char1[12][60].CLK
lcd_clk => char1[12][61].CLK
lcd_clk => char1[12][62].CLK
lcd_clk => char1[12][63].CLK
lcd_clk => char1[13][0].CLK
lcd_clk => char1[13][1].CLK
lcd_clk => char1[13][2].CLK
lcd_clk => char1[13][3].CLK
lcd_clk => char1[13][4].CLK
lcd_clk => char1[13][5].CLK
lcd_clk => char1[13][6].CLK
lcd_clk => char1[13][7].CLK
lcd_clk => char1[13][8].CLK
lcd_clk => char1[13][9].CLK
lcd_clk => char1[13][10].CLK
lcd_clk => char1[13][11].CLK
lcd_clk => char1[13][12].CLK
lcd_clk => char1[13][13].CLK
lcd_clk => char1[13][14].CLK
lcd_clk => char1[13][15].CLK
lcd_clk => char1[13][16].CLK
lcd_clk => char1[13][17].CLK
lcd_clk => char1[13][18].CLK
lcd_clk => char1[13][19].CLK
lcd_clk => char1[13][20].CLK
lcd_clk => char1[13][21].CLK
lcd_clk => char1[13][22].CLK
lcd_clk => char1[13][23].CLK
lcd_clk => char1[13][24].CLK
lcd_clk => char1[13][25].CLK
lcd_clk => char1[13][26].CLK
lcd_clk => char1[13][27].CLK
lcd_clk => char1[13][28].CLK
lcd_clk => char1[13][29].CLK
lcd_clk => char1[13][30].CLK
lcd_clk => char1[13][31].CLK
lcd_clk => char1[13][32].CLK
lcd_clk => char1[13][33].CLK
lcd_clk => char1[13][34].CLK
lcd_clk => char1[13][35].CLK
lcd_clk => char1[13][36].CLK
lcd_clk => char1[13][37].CLK
lcd_clk => char1[13][38].CLK
lcd_clk => char1[13][39].CLK
lcd_clk => char1[13][40].CLK
lcd_clk => char1[13][41].CLK
lcd_clk => char1[13][42].CLK
lcd_clk => char1[13][43].CLK
lcd_clk => char1[13][44].CLK
lcd_clk => char1[13][45].CLK
lcd_clk => char1[13][46].CLK
lcd_clk => char1[13][47].CLK
lcd_clk => char1[13][48].CLK
lcd_clk => char1[13][49].CLK
lcd_clk => char1[13][50].CLK
lcd_clk => char1[13][51].CLK
lcd_clk => char1[13][52].CLK
lcd_clk => char1[13][53].CLK
lcd_clk => char1[13][54].CLK
lcd_clk => char1[13][55].CLK
lcd_clk => char1[13][56].CLK
lcd_clk => char1[13][57].CLK
lcd_clk => char1[13][58].CLK
lcd_clk => char1[13][59].CLK
lcd_clk => char1[13][60].CLK
lcd_clk => char1[13][61].CLK
lcd_clk => char1[13][62].CLK
lcd_clk => char1[13][63].CLK
lcd_clk => char1[14][0].CLK
lcd_clk => char1[14][1].CLK
lcd_clk => char1[14][2].CLK
lcd_clk => char1[14][3].CLK
lcd_clk => char1[14][4].CLK
lcd_clk => char1[14][5].CLK
lcd_clk => char1[14][6].CLK
lcd_clk => char1[14][7].CLK
lcd_clk => char1[14][8].CLK
lcd_clk => char1[14][9].CLK
lcd_clk => char1[14][10].CLK
lcd_clk => char1[14][11].CLK
lcd_clk => char1[14][12].CLK
lcd_clk => char1[14][13].CLK
lcd_clk => char1[14][14].CLK
lcd_clk => char1[14][15].CLK
lcd_clk => char1[14][16].CLK
lcd_clk => char1[14][17].CLK
lcd_clk => char1[14][18].CLK
lcd_clk => char1[14][19].CLK
lcd_clk => char1[14][20].CLK
lcd_clk => char1[14][21].CLK
lcd_clk => char1[14][22].CLK
lcd_clk => char1[14][23].CLK
lcd_clk => char1[14][24].CLK
lcd_clk => char1[14][25].CLK
lcd_clk => char1[14][26].CLK
lcd_clk => char1[14][27].CLK
lcd_clk => char1[14][28].CLK
lcd_clk => char1[14][29].CLK
lcd_clk => char1[14][30].CLK
lcd_clk => char1[14][31].CLK
lcd_clk => char1[14][32].CLK
lcd_clk => char1[14][33].CLK
lcd_clk => char1[14][34].CLK
lcd_clk => char1[14][35].CLK
lcd_clk => char1[14][36].CLK
lcd_clk => char1[14][37].CLK
lcd_clk => char1[14][38].CLK
lcd_clk => char1[14][39].CLK
lcd_clk => char1[14][40].CLK
lcd_clk => char1[14][41].CLK
lcd_clk => char1[14][42].CLK
lcd_clk => char1[14][43].CLK
lcd_clk => char1[14][44].CLK
lcd_clk => char1[14][45].CLK
lcd_clk => char1[14][46].CLK
lcd_clk => char1[14][47].CLK
lcd_clk => char1[14][48].CLK
lcd_clk => char1[14][49].CLK
lcd_clk => char1[14][50].CLK
lcd_clk => char1[14][51].CLK
lcd_clk => char1[14][52].CLK
lcd_clk => char1[14][53].CLK
lcd_clk => char1[14][54].CLK
lcd_clk => char1[14][55].CLK
lcd_clk => char1[14][56].CLK
lcd_clk => char1[14][57].CLK
lcd_clk => char1[14][58].CLK
lcd_clk => char1[14][59].CLK
lcd_clk => char1[14][60].CLK
lcd_clk => char1[14][61].CLK
lcd_clk => char1[14][62].CLK
lcd_clk => char1[14][63].CLK
lcd_clk => char1[15][0].CLK
lcd_clk => char1[15][1].CLK
lcd_clk => char1[15][2].CLK
lcd_clk => char1[15][3].CLK
lcd_clk => char1[15][4].CLK
lcd_clk => char1[15][5].CLK
lcd_clk => char1[15][6].CLK
lcd_clk => char1[15][7].CLK
lcd_clk => char1[15][8].CLK
lcd_clk => char1[15][9].CLK
lcd_clk => char1[15][10].CLK
lcd_clk => char1[15][11].CLK
lcd_clk => char1[15][12].CLK
lcd_clk => char1[15][13].CLK
lcd_clk => char1[15][14].CLK
lcd_clk => char1[15][15].CLK
lcd_clk => char1[15][16].CLK
lcd_clk => char1[15][17].CLK
lcd_clk => char1[15][18].CLK
lcd_clk => char1[15][19].CLK
lcd_clk => char1[15][20].CLK
lcd_clk => char1[15][21].CLK
lcd_clk => char1[15][22].CLK
lcd_clk => char1[15][23].CLK
lcd_clk => char1[15][24].CLK
lcd_clk => char1[15][25].CLK
lcd_clk => char1[15][26].CLK
lcd_clk => char1[15][27].CLK
lcd_clk => char1[15][28].CLK
lcd_clk => char1[15][29].CLK
lcd_clk => char1[15][30].CLK
lcd_clk => char1[15][31].CLK
lcd_clk => char1[15][32].CLK
lcd_clk => char1[15][33].CLK
lcd_clk => char1[15][34].CLK
lcd_clk => char1[15][35].CLK
lcd_clk => char1[15][36].CLK
lcd_clk => char1[15][37].CLK
lcd_clk => char1[15][38].CLK
lcd_clk => char1[15][39].CLK
lcd_clk => char1[15][40].CLK
lcd_clk => char1[15][41].CLK
lcd_clk => char1[15][42].CLK
lcd_clk => char1[15][43].CLK
lcd_clk => char1[15][44].CLK
lcd_clk => char1[15][45].CLK
lcd_clk => char1[15][46].CLK
lcd_clk => char1[15][47].CLK
lcd_clk => char1[15][48].CLK
lcd_clk => char1[15][49].CLK
lcd_clk => char1[15][50].CLK
lcd_clk => char1[15][51].CLK
lcd_clk => char1[15][52].CLK
lcd_clk => char1[15][53].CLK
lcd_clk => char1[15][54].CLK
lcd_clk => char1[15][55].CLK
lcd_clk => char1[15][56].CLK
lcd_clk => char1[15][57].CLK
lcd_clk => char1[15][58].CLK
lcd_clk => char1[15][59].CLK
lcd_clk => char1[15][60].CLK
lcd_clk => char1[15][61].CLK
lcd_clk => char1[15][62].CLK
lcd_clk => char1[15][63].CLK
lcd_clk => char0[0][0].CLK
lcd_clk => char0[0][1].CLK
lcd_clk => char0[0][2].CLK
lcd_clk => char0[0][3].CLK
lcd_clk => char0[0][4].CLK
lcd_clk => char0[0][5].CLK
lcd_clk => char0[0][6].CLK
lcd_clk => char0[0][7].CLK
lcd_clk => char0[0][8].CLK
lcd_clk => char0[0][9].CLK
lcd_clk => char0[0][10].CLK
lcd_clk => char0[0][11].CLK
lcd_clk => char0[0][12].CLK
lcd_clk => char0[0][13].CLK
lcd_clk => char0[0][14].CLK
lcd_clk => char0[0][15].CLK
lcd_clk => char0[0][16].CLK
lcd_clk => char0[0][17].CLK
lcd_clk => char0[0][18].CLK
lcd_clk => char0[0][19].CLK
lcd_clk => char0[0][20].CLK
lcd_clk => char0[0][21].CLK
lcd_clk => char0[0][22].CLK
lcd_clk => char0[0][23].CLK
lcd_clk => char0[0][24].CLK
lcd_clk => char0[0][25].CLK
lcd_clk => char0[0][26].CLK
lcd_clk => char0[0][27].CLK
lcd_clk => char0[0][28].CLK
lcd_clk => char0[0][29].CLK
lcd_clk => char0[0][30].CLK
lcd_clk => char0[0][31].CLK
lcd_clk => char0[0][32].CLK
lcd_clk => char0[0][33].CLK
lcd_clk => char0[0][34].CLK
lcd_clk => char0[0][35].CLK
lcd_clk => char0[0][36].CLK
lcd_clk => char0[0][37].CLK
lcd_clk => char0[0][38].CLK
lcd_clk => char0[0][39].CLK
lcd_clk => char0[0][40].CLK
lcd_clk => char0[0][41].CLK
lcd_clk => char0[0][42].CLK
lcd_clk => char0[0][43].CLK
lcd_clk => char0[0][44].CLK
lcd_clk => char0[0][45].CLK
lcd_clk => char0[0][46].CLK
lcd_clk => char0[0][47].CLK
lcd_clk => char0[0][48].CLK
lcd_clk => char0[0][49].CLK
lcd_clk => char0[0][50].CLK
lcd_clk => char0[0][51].CLK
lcd_clk => char0[0][52].CLK
lcd_clk => char0[0][53].CLK
lcd_clk => char0[0][54].CLK
lcd_clk => char0[0][55].CLK
lcd_clk => char0[0][56].CLK
lcd_clk => char0[0][57].CLK
lcd_clk => char0[0][58].CLK
lcd_clk => char0[0][59].CLK
lcd_clk => char0[0][60].CLK
lcd_clk => char0[0][61].CLK
lcd_clk => char0[0][62].CLK
lcd_clk => char0[0][63].CLK
lcd_clk => char0[1][0].CLK
lcd_clk => char0[1][1].CLK
lcd_clk => char0[1][2].CLK
lcd_clk => char0[1][3].CLK
lcd_clk => char0[1][4].CLK
lcd_clk => char0[1][5].CLK
lcd_clk => char0[1][6].CLK
lcd_clk => char0[1][7].CLK
lcd_clk => char0[1][8].CLK
lcd_clk => char0[1][9].CLK
lcd_clk => char0[1][10].CLK
lcd_clk => char0[1][11].CLK
lcd_clk => char0[1][12].CLK
lcd_clk => char0[1][13].CLK
lcd_clk => char0[1][14].CLK
lcd_clk => char0[1][15].CLK
lcd_clk => char0[1][16].CLK
lcd_clk => char0[1][17].CLK
lcd_clk => char0[1][18].CLK
lcd_clk => char0[1][19].CLK
lcd_clk => char0[1][20].CLK
lcd_clk => char0[1][21].CLK
lcd_clk => char0[1][22].CLK
lcd_clk => char0[1][23].CLK
lcd_clk => char0[1][24].CLK
lcd_clk => char0[1][25].CLK
lcd_clk => char0[1][26].CLK
lcd_clk => char0[1][27].CLK
lcd_clk => char0[1][28].CLK
lcd_clk => char0[1][29].CLK
lcd_clk => char0[1][30].CLK
lcd_clk => char0[1][31].CLK
lcd_clk => char0[1][32].CLK
lcd_clk => char0[1][33].CLK
lcd_clk => char0[1][34].CLK
lcd_clk => char0[1][35].CLK
lcd_clk => char0[1][36].CLK
lcd_clk => char0[1][37].CLK
lcd_clk => char0[1][38].CLK
lcd_clk => char0[1][39].CLK
lcd_clk => char0[1][40].CLK
lcd_clk => char0[1][41].CLK
lcd_clk => char0[1][42].CLK
lcd_clk => char0[1][43].CLK
lcd_clk => char0[1][44].CLK
lcd_clk => char0[1][45].CLK
lcd_clk => char0[1][46].CLK
lcd_clk => char0[1][47].CLK
lcd_clk => char0[1][48].CLK
lcd_clk => char0[1][49].CLK
lcd_clk => char0[1][50].CLK
lcd_clk => char0[1][51].CLK
lcd_clk => char0[1][52].CLK
lcd_clk => char0[1][53].CLK
lcd_clk => char0[1][54].CLK
lcd_clk => char0[1][55].CLK
lcd_clk => char0[1][56].CLK
lcd_clk => char0[1][57].CLK
lcd_clk => char0[1][58].CLK
lcd_clk => char0[1][59].CLK
lcd_clk => char0[1][60].CLK
lcd_clk => char0[1][61].CLK
lcd_clk => char0[1][62].CLK
lcd_clk => char0[1][63].CLK
lcd_clk => char0[2][0].CLK
lcd_clk => char0[2][1].CLK
lcd_clk => char0[2][2].CLK
lcd_clk => char0[2][3].CLK
lcd_clk => char0[2][4].CLK
lcd_clk => char0[2][5].CLK
lcd_clk => char0[2][6].CLK
lcd_clk => char0[2][7].CLK
lcd_clk => char0[2][8].CLK
lcd_clk => char0[2][9].CLK
lcd_clk => char0[2][10].CLK
lcd_clk => char0[2][11].CLK
lcd_clk => char0[2][12].CLK
lcd_clk => char0[2][13].CLK
lcd_clk => char0[2][14].CLK
lcd_clk => char0[2][15].CLK
lcd_clk => char0[2][16].CLK
lcd_clk => char0[2][17].CLK
lcd_clk => char0[2][18].CLK
lcd_clk => char0[2][19].CLK
lcd_clk => char0[2][20].CLK
lcd_clk => char0[2][21].CLK
lcd_clk => char0[2][22].CLK
lcd_clk => char0[2][23].CLK
lcd_clk => char0[2][24].CLK
lcd_clk => char0[2][25].CLK
lcd_clk => char0[2][26].CLK
lcd_clk => char0[2][27].CLK
lcd_clk => char0[2][28].CLK
lcd_clk => char0[2][29].CLK
lcd_clk => char0[2][30].CLK
lcd_clk => char0[2][31].CLK
lcd_clk => char0[2][32].CLK
lcd_clk => char0[2][33].CLK
lcd_clk => char0[2][34].CLK
lcd_clk => char0[2][35].CLK
lcd_clk => char0[2][36].CLK
lcd_clk => char0[2][37].CLK
lcd_clk => char0[2][38].CLK
lcd_clk => char0[2][39].CLK
lcd_clk => char0[2][40].CLK
lcd_clk => char0[2][41].CLK
lcd_clk => char0[2][42].CLK
lcd_clk => char0[2][43].CLK
lcd_clk => char0[2][44].CLK
lcd_clk => char0[2][45].CLK
lcd_clk => char0[2][46].CLK
lcd_clk => char0[2][47].CLK
lcd_clk => char0[2][48].CLK
lcd_clk => char0[2][49].CLK
lcd_clk => char0[2][50].CLK
lcd_clk => char0[2][51].CLK
lcd_clk => char0[2][52].CLK
lcd_clk => char0[2][53].CLK
lcd_clk => char0[2][54].CLK
lcd_clk => char0[2][55].CLK
lcd_clk => char0[2][56].CLK
lcd_clk => char0[2][57].CLK
lcd_clk => char0[2][58].CLK
lcd_clk => char0[2][59].CLK
lcd_clk => char0[2][60].CLK
lcd_clk => char0[2][61].CLK
lcd_clk => char0[2][62].CLK
lcd_clk => char0[2][63].CLK
lcd_clk => char0[3][0].CLK
lcd_clk => char0[3][1].CLK
lcd_clk => char0[3][2].CLK
lcd_clk => char0[3][3].CLK
lcd_clk => char0[3][4].CLK
lcd_clk => char0[3][5].CLK
lcd_clk => char0[3][6].CLK
lcd_clk => char0[3][7].CLK
lcd_clk => char0[3][8].CLK
lcd_clk => char0[3][9].CLK
lcd_clk => char0[3][10].CLK
lcd_clk => char0[3][11].CLK
lcd_clk => char0[3][12].CLK
lcd_clk => char0[3][13].CLK
lcd_clk => char0[3][14].CLK
lcd_clk => char0[3][15].CLK
lcd_clk => char0[3][16].CLK
lcd_clk => char0[3][17].CLK
lcd_clk => char0[3][18].CLK
lcd_clk => char0[3][19].CLK
lcd_clk => char0[3][20].CLK
lcd_clk => char0[3][21].CLK
lcd_clk => char0[3][22].CLK
lcd_clk => char0[3][23].CLK
lcd_clk => char0[3][24].CLK
lcd_clk => char0[3][25].CLK
lcd_clk => char0[3][26].CLK
lcd_clk => char0[3][27].CLK
lcd_clk => char0[3][28].CLK
lcd_clk => char0[3][29].CLK
lcd_clk => char0[3][30].CLK
lcd_clk => char0[3][31].CLK
lcd_clk => char0[3][32].CLK
lcd_clk => char0[3][33].CLK
lcd_clk => char0[3][34].CLK
lcd_clk => char0[3][35].CLK
lcd_clk => char0[3][36].CLK
lcd_clk => char0[3][37].CLK
lcd_clk => char0[3][38].CLK
lcd_clk => char0[3][39].CLK
lcd_clk => char0[3][40].CLK
lcd_clk => char0[3][41].CLK
lcd_clk => char0[3][42].CLK
lcd_clk => char0[3][43].CLK
lcd_clk => char0[3][44].CLK
lcd_clk => char0[3][45].CLK
lcd_clk => char0[3][46].CLK
lcd_clk => char0[3][47].CLK
lcd_clk => char0[3][48].CLK
lcd_clk => char0[3][49].CLK
lcd_clk => char0[3][50].CLK
lcd_clk => char0[3][51].CLK
lcd_clk => char0[3][52].CLK
lcd_clk => char0[3][53].CLK
lcd_clk => char0[3][54].CLK
lcd_clk => char0[3][55].CLK
lcd_clk => char0[3][56].CLK
lcd_clk => char0[3][57].CLK
lcd_clk => char0[3][58].CLK
lcd_clk => char0[3][59].CLK
lcd_clk => char0[3][60].CLK
lcd_clk => char0[3][61].CLK
lcd_clk => char0[3][62].CLK
lcd_clk => char0[3][63].CLK
lcd_clk => char0[4][0].CLK
lcd_clk => char0[4][1].CLK
lcd_clk => char0[4][2].CLK
lcd_clk => char0[4][3].CLK
lcd_clk => char0[4][4].CLK
lcd_clk => char0[4][5].CLK
lcd_clk => char0[4][6].CLK
lcd_clk => char0[4][7].CLK
lcd_clk => char0[4][8].CLK
lcd_clk => char0[4][9].CLK
lcd_clk => char0[4][10].CLK
lcd_clk => char0[4][11].CLK
lcd_clk => char0[4][12].CLK
lcd_clk => char0[4][13].CLK
lcd_clk => char0[4][14].CLK
lcd_clk => char0[4][15].CLK
lcd_clk => char0[4][16].CLK
lcd_clk => char0[4][17].CLK
lcd_clk => char0[4][18].CLK
lcd_clk => char0[4][19].CLK
lcd_clk => char0[4][20].CLK
lcd_clk => char0[4][21].CLK
lcd_clk => char0[4][22].CLK
lcd_clk => char0[4][23].CLK
lcd_clk => char0[4][24].CLK
lcd_clk => char0[4][25].CLK
lcd_clk => char0[4][26].CLK
lcd_clk => char0[4][27].CLK
lcd_clk => char0[4][28].CLK
lcd_clk => char0[4][29].CLK
lcd_clk => char0[4][30].CLK
lcd_clk => char0[4][31].CLK
lcd_clk => char0[4][32].CLK
lcd_clk => char0[4][33].CLK
lcd_clk => char0[4][34].CLK
lcd_clk => char0[4][35].CLK
lcd_clk => char0[4][36].CLK
lcd_clk => char0[4][37].CLK
lcd_clk => char0[4][38].CLK
lcd_clk => char0[4][39].CLK
lcd_clk => char0[4][40].CLK
lcd_clk => char0[4][41].CLK
lcd_clk => char0[4][42].CLK
lcd_clk => char0[4][43].CLK
lcd_clk => char0[4][44].CLK
lcd_clk => char0[4][45].CLK
lcd_clk => char0[4][46].CLK
lcd_clk => char0[4][47].CLK
lcd_clk => char0[4][48].CLK
lcd_clk => char0[4][49].CLK
lcd_clk => char0[4][50].CLK
lcd_clk => char0[4][51].CLK
lcd_clk => char0[4][52].CLK
lcd_clk => char0[4][53].CLK
lcd_clk => char0[4][54].CLK
lcd_clk => char0[4][55].CLK
lcd_clk => char0[4][56].CLK
lcd_clk => char0[4][57].CLK
lcd_clk => char0[4][58].CLK
lcd_clk => char0[4][59].CLK
lcd_clk => char0[4][60].CLK
lcd_clk => char0[4][61].CLK
lcd_clk => char0[4][62].CLK
lcd_clk => char0[4][63].CLK
lcd_clk => char0[5][0].CLK
lcd_clk => char0[5][1].CLK
lcd_clk => char0[5][2].CLK
lcd_clk => char0[5][3].CLK
lcd_clk => char0[5][4].CLK
lcd_clk => char0[5][5].CLK
lcd_clk => char0[5][6].CLK
lcd_clk => char0[5][7].CLK
lcd_clk => char0[5][8].CLK
lcd_clk => char0[5][9].CLK
lcd_clk => char0[5][10].CLK
lcd_clk => char0[5][11].CLK
lcd_clk => char0[5][12].CLK
lcd_clk => char0[5][13].CLK
lcd_clk => char0[5][14].CLK
lcd_clk => char0[5][15].CLK
lcd_clk => char0[5][16].CLK
lcd_clk => char0[5][17].CLK
lcd_clk => char0[5][18].CLK
lcd_clk => char0[5][19].CLK
lcd_clk => char0[5][20].CLK
lcd_clk => char0[5][21].CLK
lcd_clk => char0[5][22].CLK
lcd_clk => char0[5][23].CLK
lcd_clk => char0[5][24].CLK
lcd_clk => char0[5][25].CLK
lcd_clk => char0[5][26].CLK
lcd_clk => char0[5][27].CLK
lcd_clk => char0[5][28].CLK
lcd_clk => char0[5][29].CLK
lcd_clk => char0[5][30].CLK
lcd_clk => char0[5][31].CLK
lcd_clk => char0[5][32].CLK
lcd_clk => char0[5][33].CLK
lcd_clk => char0[5][34].CLK
lcd_clk => char0[5][35].CLK
lcd_clk => char0[5][36].CLK
lcd_clk => char0[5][37].CLK
lcd_clk => char0[5][38].CLK
lcd_clk => char0[5][39].CLK
lcd_clk => char0[5][40].CLK
lcd_clk => char0[5][41].CLK
lcd_clk => char0[5][42].CLK
lcd_clk => char0[5][43].CLK
lcd_clk => char0[5][44].CLK
lcd_clk => char0[5][45].CLK
lcd_clk => char0[5][46].CLK
lcd_clk => char0[5][47].CLK
lcd_clk => char0[5][48].CLK
lcd_clk => char0[5][49].CLK
lcd_clk => char0[5][50].CLK
lcd_clk => char0[5][51].CLK
lcd_clk => char0[5][52].CLK
lcd_clk => char0[5][53].CLK
lcd_clk => char0[5][54].CLK
lcd_clk => char0[5][55].CLK
lcd_clk => char0[5][56].CLK
lcd_clk => char0[5][57].CLK
lcd_clk => char0[5][58].CLK
lcd_clk => char0[5][59].CLK
lcd_clk => char0[5][60].CLK
lcd_clk => char0[5][61].CLK
lcd_clk => char0[5][62].CLK
lcd_clk => char0[5][63].CLK
lcd_clk => char0[6][0].CLK
lcd_clk => char0[6][1].CLK
lcd_clk => char0[6][2].CLK
lcd_clk => char0[6][3].CLK
lcd_clk => char0[6][4].CLK
lcd_clk => char0[6][5].CLK
lcd_clk => char0[6][6].CLK
lcd_clk => char0[6][7].CLK
lcd_clk => char0[6][8].CLK
lcd_clk => char0[6][9].CLK
lcd_clk => char0[6][10].CLK
lcd_clk => char0[6][11].CLK
lcd_clk => char0[6][12].CLK
lcd_clk => char0[6][13].CLK
lcd_clk => char0[6][14].CLK
lcd_clk => char0[6][15].CLK
lcd_clk => char0[6][16].CLK
lcd_clk => char0[6][17].CLK
lcd_clk => char0[6][18].CLK
lcd_clk => char0[6][19].CLK
lcd_clk => char0[6][20].CLK
lcd_clk => char0[6][21].CLK
lcd_clk => char0[6][22].CLK
lcd_clk => char0[6][23].CLK
lcd_clk => char0[6][24].CLK
lcd_clk => char0[6][25].CLK
lcd_clk => char0[6][26].CLK
lcd_clk => char0[6][27].CLK
lcd_clk => char0[6][28].CLK
lcd_clk => char0[6][29].CLK
lcd_clk => char0[6][30].CLK
lcd_clk => char0[6][31].CLK
lcd_clk => char0[6][32].CLK
lcd_clk => char0[6][33].CLK
lcd_clk => char0[6][34].CLK
lcd_clk => char0[6][35].CLK
lcd_clk => char0[6][36].CLK
lcd_clk => char0[6][37].CLK
lcd_clk => char0[6][38].CLK
lcd_clk => char0[6][39].CLK
lcd_clk => char0[6][40].CLK
lcd_clk => char0[6][41].CLK
lcd_clk => char0[6][42].CLK
lcd_clk => char0[6][43].CLK
lcd_clk => char0[6][44].CLK
lcd_clk => char0[6][45].CLK
lcd_clk => char0[6][46].CLK
lcd_clk => char0[6][47].CLK
lcd_clk => char0[6][48].CLK
lcd_clk => char0[6][49].CLK
lcd_clk => char0[6][50].CLK
lcd_clk => char0[6][51].CLK
lcd_clk => char0[6][52].CLK
lcd_clk => char0[6][53].CLK
lcd_clk => char0[6][54].CLK
lcd_clk => char0[6][55].CLK
lcd_clk => char0[6][56].CLK
lcd_clk => char0[6][57].CLK
lcd_clk => char0[6][58].CLK
lcd_clk => char0[6][59].CLK
lcd_clk => char0[6][60].CLK
lcd_clk => char0[6][61].CLK
lcd_clk => char0[6][62].CLK
lcd_clk => char0[6][63].CLK
lcd_clk => char0[7][0].CLK
lcd_clk => char0[7][1].CLK
lcd_clk => char0[7][2].CLK
lcd_clk => char0[7][3].CLK
lcd_clk => char0[7][4].CLK
lcd_clk => char0[7][5].CLK
lcd_clk => char0[7][6].CLK
lcd_clk => char0[7][7].CLK
lcd_clk => char0[7][8].CLK
lcd_clk => char0[7][9].CLK
lcd_clk => char0[7][10].CLK
lcd_clk => char0[7][11].CLK
lcd_clk => char0[7][12].CLK
lcd_clk => char0[7][13].CLK
lcd_clk => char0[7][14].CLK
lcd_clk => char0[7][15].CLK
lcd_clk => char0[7][16].CLK
lcd_clk => char0[7][17].CLK
lcd_clk => char0[7][18].CLK
lcd_clk => char0[7][19].CLK
lcd_clk => char0[7][20].CLK
lcd_clk => char0[7][21].CLK
lcd_clk => char0[7][22].CLK
lcd_clk => char0[7][23].CLK
lcd_clk => char0[7][24].CLK
lcd_clk => char0[7][25].CLK
lcd_clk => char0[7][26].CLK
lcd_clk => char0[7][27].CLK
lcd_clk => char0[7][28].CLK
lcd_clk => char0[7][29].CLK
lcd_clk => char0[7][30].CLK
lcd_clk => char0[7][31].CLK
lcd_clk => char0[7][32].CLK
lcd_clk => char0[7][33].CLK
lcd_clk => char0[7][34].CLK
lcd_clk => char0[7][35].CLK
lcd_clk => char0[7][36].CLK
lcd_clk => char0[7][37].CLK
lcd_clk => char0[7][38].CLK
lcd_clk => char0[7][39].CLK
lcd_clk => char0[7][40].CLK
lcd_clk => char0[7][41].CLK
lcd_clk => char0[7][42].CLK
lcd_clk => char0[7][43].CLK
lcd_clk => char0[7][44].CLK
lcd_clk => char0[7][45].CLK
lcd_clk => char0[7][46].CLK
lcd_clk => char0[7][47].CLK
lcd_clk => char0[7][48].CLK
lcd_clk => char0[7][49].CLK
lcd_clk => char0[7][50].CLK
lcd_clk => char0[7][51].CLK
lcd_clk => char0[7][52].CLK
lcd_clk => char0[7][53].CLK
lcd_clk => char0[7][54].CLK
lcd_clk => char0[7][55].CLK
lcd_clk => char0[7][56].CLK
lcd_clk => char0[7][57].CLK
lcd_clk => char0[7][58].CLK
lcd_clk => char0[7][59].CLK
lcd_clk => char0[7][60].CLK
lcd_clk => char0[7][61].CLK
lcd_clk => char0[7][62].CLK
lcd_clk => char0[7][63].CLK
lcd_clk => char0[8][0].CLK
lcd_clk => char0[8][1].CLK
lcd_clk => char0[8][2].CLK
lcd_clk => char0[8][3].CLK
lcd_clk => char0[8][4].CLK
lcd_clk => char0[8][5].CLK
lcd_clk => char0[8][6].CLK
lcd_clk => char0[8][7].CLK
lcd_clk => char0[8][8].CLK
lcd_clk => char0[8][9].CLK
lcd_clk => char0[8][10].CLK
lcd_clk => char0[8][11].CLK
lcd_clk => char0[8][12].CLK
lcd_clk => char0[8][13].CLK
lcd_clk => char0[8][14].CLK
lcd_clk => char0[8][15].CLK
lcd_clk => char0[8][16].CLK
lcd_clk => char0[8][17].CLK
lcd_clk => char0[8][18].CLK
lcd_clk => char0[8][19].CLK
lcd_clk => char0[8][20].CLK
lcd_clk => char0[8][21].CLK
lcd_clk => char0[8][22].CLK
lcd_clk => char0[8][23].CLK
lcd_clk => char0[8][24].CLK
lcd_clk => char0[8][25].CLK
lcd_clk => char0[8][26].CLK
lcd_clk => char0[8][27].CLK
lcd_clk => char0[8][28].CLK
lcd_clk => char0[8][29].CLK
lcd_clk => char0[8][30].CLK
lcd_clk => char0[8][31].CLK
lcd_clk => char0[8][32].CLK
lcd_clk => char0[8][33].CLK
lcd_clk => char0[8][34].CLK
lcd_clk => char0[8][35].CLK
lcd_clk => char0[8][36].CLK
lcd_clk => char0[8][37].CLK
lcd_clk => char0[8][38].CLK
lcd_clk => char0[8][39].CLK
lcd_clk => char0[8][40].CLK
lcd_clk => char0[8][41].CLK
lcd_clk => char0[8][42].CLK
lcd_clk => char0[8][43].CLK
lcd_clk => char0[8][44].CLK
lcd_clk => char0[8][45].CLK
lcd_clk => char0[8][46].CLK
lcd_clk => char0[8][47].CLK
lcd_clk => char0[8][48].CLK
lcd_clk => char0[8][49].CLK
lcd_clk => char0[8][50].CLK
lcd_clk => char0[8][51].CLK
lcd_clk => char0[8][52].CLK
lcd_clk => char0[8][53].CLK
lcd_clk => char0[8][54].CLK
lcd_clk => char0[8][55].CLK
lcd_clk => char0[8][56].CLK
lcd_clk => char0[8][57].CLK
lcd_clk => char0[8][58].CLK
lcd_clk => char0[8][59].CLK
lcd_clk => char0[8][60].CLK
lcd_clk => char0[8][61].CLK
lcd_clk => char0[8][62].CLK
lcd_clk => char0[8][63].CLK
lcd_clk => char0[9][0].CLK
lcd_clk => char0[9][1].CLK
lcd_clk => char0[9][2].CLK
lcd_clk => char0[9][3].CLK
lcd_clk => char0[9][4].CLK
lcd_clk => char0[9][5].CLK
lcd_clk => char0[9][6].CLK
lcd_clk => char0[9][7].CLK
lcd_clk => char0[9][8].CLK
lcd_clk => char0[9][9].CLK
lcd_clk => char0[9][10].CLK
lcd_clk => char0[9][11].CLK
lcd_clk => char0[9][12].CLK
lcd_clk => char0[9][13].CLK
lcd_clk => char0[9][14].CLK
lcd_clk => char0[9][15].CLK
lcd_clk => char0[9][16].CLK
lcd_clk => char0[9][17].CLK
lcd_clk => char0[9][18].CLK
lcd_clk => char0[9][19].CLK
lcd_clk => char0[9][20].CLK
lcd_clk => char0[9][21].CLK
lcd_clk => char0[9][22].CLK
lcd_clk => char0[9][23].CLK
lcd_clk => char0[9][24].CLK
lcd_clk => char0[9][25].CLK
lcd_clk => char0[9][26].CLK
lcd_clk => char0[9][27].CLK
lcd_clk => char0[9][28].CLK
lcd_clk => char0[9][29].CLK
lcd_clk => char0[9][30].CLK
lcd_clk => char0[9][31].CLK
lcd_clk => char0[9][32].CLK
lcd_clk => char0[9][33].CLK
lcd_clk => char0[9][34].CLK
lcd_clk => char0[9][35].CLK
lcd_clk => char0[9][36].CLK
lcd_clk => char0[9][37].CLK
lcd_clk => char0[9][38].CLK
lcd_clk => char0[9][39].CLK
lcd_clk => char0[9][40].CLK
lcd_clk => char0[9][41].CLK
lcd_clk => char0[9][42].CLK
lcd_clk => char0[9][43].CLK
lcd_clk => char0[9][44].CLK
lcd_clk => char0[9][45].CLK
lcd_clk => char0[9][46].CLK
lcd_clk => char0[9][47].CLK
lcd_clk => char0[9][48].CLK
lcd_clk => char0[9][49].CLK
lcd_clk => char0[9][50].CLK
lcd_clk => char0[9][51].CLK
lcd_clk => char0[9][52].CLK
lcd_clk => char0[9][53].CLK
lcd_clk => char0[9][54].CLK
lcd_clk => char0[9][55].CLK
lcd_clk => char0[9][56].CLK
lcd_clk => char0[9][57].CLK
lcd_clk => char0[9][58].CLK
lcd_clk => char0[9][59].CLK
lcd_clk => char0[9][60].CLK
lcd_clk => char0[9][61].CLK
lcd_clk => char0[9][62].CLK
lcd_clk => char0[9][63].CLK
lcd_clk => char0[10][0].CLK
lcd_clk => char0[10][1].CLK
lcd_clk => char0[10][2].CLK
lcd_clk => char0[10][3].CLK
lcd_clk => char0[10][4].CLK
lcd_clk => char0[10][5].CLK
lcd_clk => char0[10][6].CLK
lcd_clk => char0[10][7].CLK
lcd_clk => char0[10][8].CLK
lcd_clk => char0[10][9].CLK
lcd_clk => char0[10][10].CLK
lcd_clk => char0[10][11].CLK
lcd_clk => char0[10][12].CLK
lcd_clk => char0[10][13].CLK
lcd_clk => char0[10][14].CLK
lcd_clk => char0[10][15].CLK
lcd_clk => char0[10][16].CLK
lcd_clk => char0[10][17].CLK
lcd_clk => char0[10][18].CLK
lcd_clk => char0[10][19].CLK
lcd_clk => char0[10][20].CLK
lcd_clk => char0[10][21].CLK
lcd_clk => char0[10][22].CLK
lcd_clk => char0[10][23].CLK
lcd_clk => char0[10][24].CLK
lcd_clk => char0[10][25].CLK
lcd_clk => char0[10][26].CLK
lcd_clk => char0[10][27].CLK
lcd_clk => char0[10][28].CLK
lcd_clk => char0[10][29].CLK
lcd_clk => char0[10][30].CLK
lcd_clk => char0[10][31].CLK
lcd_clk => char0[10][32].CLK
lcd_clk => char0[10][33].CLK
lcd_clk => char0[10][34].CLK
lcd_clk => char0[10][35].CLK
lcd_clk => char0[10][36].CLK
lcd_clk => char0[10][37].CLK
lcd_clk => char0[10][38].CLK
lcd_clk => char0[10][39].CLK
lcd_clk => char0[10][40].CLK
lcd_clk => char0[10][41].CLK
lcd_clk => char0[10][42].CLK
lcd_clk => char0[10][43].CLK
lcd_clk => char0[10][44].CLK
lcd_clk => char0[10][45].CLK
lcd_clk => char0[10][46].CLK
lcd_clk => char0[10][47].CLK
lcd_clk => char0[10][48].CLK
lcd_clk => char0[10][49].CLK
lcd_clk => char0[10][50].CLK
lcd_clk => char0[10][51].CLK
lcd_clk => char0[10][52].CLK
lcd_clk => char0[10][53].CLK
lcd_clk => char0[10][54].CLK
lcd_clk => char0[10][55].CLK
lcd_clk => char0[10][56].CLK
lcd_clk => char0[10][57].CLK
lcd_clk => char0[10][58].CLK
lcd_clk => char0[10][59].CLK
lcd_clk => char0[10][60].CLK
lcd_clk => char0[10][61].CLK
lcd_clk => char0[10][62].CLK
lcd_clk => char0[10][63].CLK
lcd_clk => char0[11][0].CLK
lcd_clk => char0[11][1].CLK
lcd_clk => char0[11][2].CLK
lcd_clk => char0[11][3].CLK
lcd_clk => char0[11][4].CLK
lcd_clk => char0[11][5].CLK
lcd_clk => char0[11][6].CLK
lcd_clk => char0[11][7].CLK
lcd_clk => char0[11][8].CLK
lcd_clk => char0[11][9].CLK
lcd_clk => char0[11][10].CLK
lcd_clk => char0[11][11].CLK
lcd_clk => char0[11][12].CLK
lcd_clk => char0[11][13].CLK
lcd_clk => char0[11][14].CLK
lcd_clk => char0[11][15].CLK
lcd_clk => char0[11][16].CLK
lcd_clk => char0[11][17].CLK
lcd_clk => char0[11][18].CLK
lcd_clk => char0[11][19].CLK
lcd_clk => char0[11][20].CLK
lcd_clk => char0[11][21].CLK
lcd_clk => char0[11][22].CLK
lcd_clk => char0[11][23].CLK
lcd_clk => char0[11][24].CLK
lcd_clk => char0[11][25].CLK
lcd_clk => char0[11][26].CLK
lcd_clk => char0[11][27].CLK
lcd_clk => char0[11][28].CLK
lcd_clk => char0[11][29].CLK
lcd_clk => char0[11][30].CLK
lcd_clk => char0[11][31].CLK
lcd_clk => char0[11][32].CLK
lcd_clk => char0[11][33].CLK
lcd_clk => char0[11][34].CLK
lcd_clk => char0[11][35].CLK
lcd_clk => char0[11][36].CLK
lcd_clk => char0[11][37].CLK
lcd_clk => char0[11][38].CLK
lcd_clk => char0[11][39].CLK
lcd_clk => char0[11][40].CLK
lcd_clk => char0[11][41].CLK
lcd_clk => char0[11][42].CLK
lcd_clk => char0[11][43].CLK
lcd_clk => char0[11][44].CLK
lcd_clk => char0[11][45].CLK
lcd_clk => char0[11][46].CLK
lcd_clk => char0[11][47].CLK
lcd_clk => char0[11][48].CLK
lcd_clk => char0[11][49].CLK
lcd_clk => char0[11][50].CLK
lcd_clk => char0[11][51].CLK
lcd_clk => char0[11][52].CLK
lcd_clk => char0[11][53].CLK
lcd_clk => char0[11][54].CLK
lcd_clk => char0[11][55].CLK
lcd_clk => char0[11][56].CLK
lcd_clk => char0[11][57].CLK
lcd_clk => char0[11][58].CLK
lcd_clk => char0[11][59].CLK
lcd_clk => char0[11][60].CLK
lcd_clk => char0[11][61].CLK
lcd_clk => char0[11][62].CLK
lcd_clk => char0[11][63].CLK
lcd_clk => char0[12][0].CLK
lcd_clk => char0[12][1].CLK
lcd_clk => char0[12][2].CLK
lcd_clk => char0[12][3].CLK
lcd_clk => char0[12][4].CLK
lcd_clk => char0[12][5].CLK
lcd_clk => char0[12][6].CLK
lcd_clk => char0[12][7].CLK
lcd_clk => char0[12][8].CLK
lcd_clk => char0[12][9].CLK
lcd_clk => char0[12][10].CLK
lcd_clk => char0[12][11].CLK
lcd_clk => char0[12][12].CLK
lcd_clk => char0[12][13].CLK
lcd_clk => char0[12][14].CLK
lcd_clk => char0[12][15].CLK
lcd_clk => char0[12][16].CLK
lcd_clk => char0[12][17].CLK
lcd_clk => char0[12][18].CLK
lcd_clk => char0[12][19].CLK
lcd_clk => char0[12][20].CLK
lcd_clk => char0[12][21].CLK
lcd_clk => char0[12][22].CLK
lcd_clk => char0[12][23].CLK
lcd_clk => char0[12][24].CLK
lcd_clk => char0[12][25].CLK
lcd_clk => char0[12][26].CLK
lcd_clk => char0[12][27].CLK
lcd_clk => char0[12][28].CLK
lcd_clk => char0[12][29].CLK
lcd_clk => char0[12][30].CLK
lcd_clk => char0[12][31].CLK
lcd_clk => char0[12][32].CLK
lcd_clk => char0[12][33].CLK
lcd_clk => char0[12][34].CLK
lcd_clk => char0[12][35].CLK
lcd_clk => char0[12][36].CLK
lcd_clk => char0[12][37].CLK
lcd_clk => char0[12][38].CLK
lcd_clk => char0[12][39].CLK
lcd_clk => char0[12][40].CLK
lcd_clk => char0[12][41].CLK
lcd_clk => char0[12][42].CLK
lcd_clk => char0[12][43].CLK
lcd_clk => char0[12][44].CLK
lcd_clk => char0[12][45].CLK
lcd_clk => char0[12][46].CLK
lcd_clk => char0[12][47].CLK
lcd_clk => char0[12][48].CLK
lcd_clk => char0[12][49].CLK
lcd_clk => char0[12][50].CLK
lcd_clk => char0[12][51].CLK
lcd_clk => char0[12][52].CLK
lcd_clk => char0[12][53].CLK
lcd_clk => char0[12][54].CLK
lcd_clk => char0[12][55].CLK
lcd_clk => char0[12][56].CLK
lcd_clk => char0[12][57].CLK
lcd_clk => char0[12][58].CLK
lcd_clk => char0[12][59].CLK
lcd_clk => char0[12][60].CLK
lcd_clk => char0[12][61].CLK
lcd_clk => char0[12][62].CLK
lcd_clk => char0[12][63].CLK
lcd_clk => char0[13][0].CLK
lcd_clk => char0[13][1].CLK
lcd_clk => char0[13][2].CLK
lcd_clk => char0[13][3].CLK
lcd_clk => char0[13][4].CLK
lcd_clk => char0[13][5].CLK
lcd_clk => char0[13][6].CLK
lcd_clk => char0[13][7].CLK
lcd_clk => char0[13][8].CLK
lcd_clk => char0[13][9].CLK
lcd_clk => char0[13][10].CLK
lcd_clk => char0[13][11].CLK
lcd_clk => char0[13][12].CLK
lcd_clk => char0[13][13].CLK
lcd_clk => char0[13][14].CLK
lcd_clk => char0[13][15].CLK
lcd_clk => char0[13][16].CLK
lcd_clk => char0[13][17].CLK
lcd_clk => char0[13][18].CLK
lcd_clk => char0[13][19].CLK
lcd_clk => char0[13][20].CLK
lcd_clk => char0[13][21].CLK
lcd_clk => char0[13][22].CLK
lcd_clk => char0[13][23].CLK
lcd_clk => char0[13][24].CLK
lcd_clk => char0[13][25].CLK
lcd_clk => char0[13][26].CLK
lcd_clk => char0[13][27].CLK
lcd_clk => char0[13][28].CLK
lcd_clk => char0[13][29].CLK
lcd_clk => char0[13][30].CLK
lcd_clk => char0[13][31].CLK
lcd_clk => char0[13][32].CLK
lcd_clk => char0[13][33].CLK
lcd_clk => char0[13][34].CLK
lcd_clk => char0[13][35].CLK
lcd_clk => char0[13][36].CLK
lcd_clk => char0[13][37].CLK
lcd_clk => char0[13][38].CLK
lcd_clk => char0[13][39].CLK
lcd_clk => char0[13][40].CLK
lcd_clk => char0[13][41].CLK
lcd_clk => char0[13][42].CLK
lcd_clk => char0[13][43].CLK
lcd_clk => char0[13][44].CLK
lcd_clk => char0[13][45].CLK
lcd_clk => char0[13][46].CLK
lcd_clk => char0[13][47].CLK
lcd_clk => char0[13][48].CLK
lcd_clk => char0[13][49].CLK
lcd_clk => char0[13][50].CLK
lcd_clk => char0[13][51].CLK
lcd_clk => char0[13][52].CLK
lcd_clk => char0[13][53].CLK
lcd_clk => char0[13][54].CLK
lcd_clk => char0[13][55].CLK
lcd_clk => char0[13][56].CLK
lcd_clk => char0[13][57].CLK
lcd_clk => char0[13][58].CLK
lcd_clk => char0[13][59].CLK
lcd_clk => char0[13][60].CLK
lcd_clk => char0[13][61].CLK
lcd_clk => char0[13][62].CLK
lcd_clk => char0[13][63].CLK
lcd_clk => char0[14][0].CLK
lcd_clk => char0[14][1].CLK
lcd_clk => char0[14][2].CLK
lcd_clk => char0[14][3].CLK
lcd_clk => char0[14][4].CLK
lcd_clk => char0[14][5].CLK
lcd_clk => char0[14][6].CLK
lcd_clk => char0[14][7].CLK
lcd_clk => char0[14][8].CLK
lcd_clk => char0[14][9].CLK
lcd_clk => char0[14][10].CLK
lcd_clk => char0[14][11].CLK
lcd_clk => char0[14][12].CLK
lcd_clk => char0[14][13].CLK
lcd_clk => char0[14][14].CLK
lcd_clk => char0[14][15].CLK
lcd_clk => char0[14][16].CLK
lcd_clk => char0[14][17].CLK
lcd_clk => char0[14][18].CLK
lcd_clk => char0[14][19].CLK
lcd_clk => char0[14][20].CLK
lcd_clk => char0[14][21].CLK
lcd_clk => char0[14][22].CLK
lcd_clk => char0[14][23].CLK
lcd_clk => char0[14][24].CLK
lcd_clk => char0[14][25].CLK
lcd_clk => char0[14][26].CLK
lcd_clk => char0[14][27].CLK
lcd_clk => char0[14][28].CLK
lcd_clk => char0[14][29].CLK
lcd_clk => char0[14][30].CLK
lcd_clk => char0[14][31].CLK
lcd_clk => char0[14][32].CLK
lcd_clk => char0[14][33].CLK
lcd_clk => char0[14][34].CLK
lcd_clk => char0[14][35].CLK
lcd_clk => char0[14][36].CLK
lcd_clk => char0[14][37].CLK
lcd_clk => char0[14][38].CLK
lcd_clk => char0[14][39].CLK
lcd_clk => char0[14][40].CLK
lcd_clk => char0[14][41].CLK
lcd_clk => char0[14][42].CLK
lcd_clk => char0[14][43].CLK
lcd_clk => char0[14][44].CLK
lcd_clk => char0[14][45].CLK
lcd_clk => char0[14][46].CLK
lcd_clk => char0[14][47].CLK
lcd_clk => char0[14][48].CLK
lcd_clk => char0[14][49].CLK
lcd_clk => char0[14][50].CLK
lcd_clk => char0[14][51].CLK
lcd_clk => char0[14][52].CLK
lcd_clk => char0[14][53].CLK
lcd_clk => char0[14][54].CLK
lcd_clk => char0[14][55].CLK
lcd_clk => char0[14][56].CLK
lcd_clk => char0[14][57].CLK
lcd_clk => char0[14][58].CLK
lcd_clk => char0[14][59].CLK
lcd_clk => char0[14][60].CLK
lcd_clk => char0[14][61].CLK
lcd_clk => char0[14][62].CLK
lcd_clk => char0[14][63].CLK
lcd_clk => char0[15][0].CLK
lcd_clk => char0[15][1].CLK
lcd_clk => char0[15][2].CLK
lcd_clk => char0[15][3].CLK
lcd_clk => char0[15][4].CLK
lcd_clk => char0[15][5].CLK
lcd_clk => char0[15][6].CLK
lcd_clk => char0[15][7].CLK
lcd_clk => char0[15][8].CLK
lcd_clk => char0[15][9].CLK
lcd_clk => char0[15][10].CLK
lcd_clk => char0[15][11].CLK
lcd_clk => char0[15][12].CLK
lcd_clk => char0[15][13].CLK
lcd_clk => char0[15][14].CLK
lcd_clk => char0[15][15].CLK
lcd_clk => char0[15][16].CLK
lcd_clk => char0[15][17].CLK
lcd_clk => char0[15][18].CLK
lcd_clk => char0[15][19].CLK
lcd_clk => char0[15][20].CLK
lcd_clk => char0[15][21].CLK
lcd_clk => char0[15][22].CLK
lcd_clk => char0[15][23].CLK
lcd_clk => char0[15][24].CLK
lcd_clk => char0[15][25].CLK
lcd_clk => char0[15][26].CLK
lcd_clk => char0[15][27].CLK
lcd_clk => char0[15][28].CLK
lcd_clk => char0[15][29].CLK
lcd_clk => char0[15][30].CLK
lcd_clk => char0[15][31].CLK
lcd_clk => char0[15][32].CLK
lcd_clk => char0[15][33].CLK
lcd_clk => char0[15][34].CLK
lcd_clk => char0[15][35].CLK
lcd_clk => char0[15][36].CLK
lcd_clk => char0[15][37].CLK
lcd_clk => char0[15][38].CLK
lcd_clk => char0[15][39].CLK
lcd_clk => char0[15][40].CLK
lcd_clk => char0[15][41].CLK
lcd_clk => char0[15][42].CLK
lcd_clk => char0[15][43].CLK
lcd_clk => char0[15][44].CLK
lcd_clk => char0[15][45].CLK
lcd_clk => char0[15][46].CLK
lcd_clk => char0[15][47].CLK
lcd_clk => char0[15][48].CLK
lcd_clk => char0[15][49].CLK
lcd_clk => char0[15][50].CLK
lcd_clk => char0[15][51].CLK
lcd_clk => char0[15][52].CLK
lcd_clk => char0[15][53].CLK
lcd_clk => char0[15][54].CLK
lcd_clk => char0[15][55].CLK
lcd_clk => char0[15][56].CLK
lcd_clk => char0[15][57].CLK
lcd_clk => char0[15][58].CLK
lcd_clk => char0[15][59].CLK
lcd_clk => char0[15][60].CLK
lcd_clk => char0[15][61].CLK
lcd_clk => char0[15][62].CLK
lcd_clk => char0[15][63].CLK
sys_rst_n => ~NO_FANOUT~
pixel_xpos[0] => LessThan1.IN22
pixel_xpos[0] => LessThan2.IN22
pixel_xpos[0] => LessThan3.IN22
pixel_xpos[0] => LessThan4.IN22
pixel_xpos[0] => LessThan7.IN18
pixel_xpos[0] => LessThan8.IN58
pixel_xpos[0] => Add4.IN22
pixel_xpos[0] => LessThan9.IN27
pixel_xpos[0] => LessThan10.IN63
pixel_xpos[0] => Add28.IN25
pixel_xpos[0] => Add29.IN25
pixel_xpos[0] => Add30.IN25
pixel_xpos[0] => Add31.IN25
pixel_xpos[0] => Add32.IN25
pixel_xpos[0] => Add33.IN25
pixel_xpos[0] => Add34.IN25
pixel_xpos[0] => Add35.IN25
pixel_xpos[0] => Add36.IN25
pixel_xpos[0] => Add37.IN25
pixel_xpos[0] => Add38.IN25
pixel_xpos[0] => Add39.IN25
pixel_xpos[0] => Add40.IN25
pixel_xpos[0] => Add41.IN25
pixel_xpos[0] => Add42.IN25
pixel_xpos[0] => Add43.IN25
pixel_xpos[0] => Add44.IN25
pixel_xpos[0] => Add45.IN25
pixel_xpos[0] => Add46.IN25
pixel_xpos[0] => Add47.IN25
pixel_xpos[0] => Mux17.IN5
pixel_xpos[0] => Mux18.IN5
pixel_xpos[0] => Mux19.IN5
pixel_xpos[0] => Mux20.IN5
pixel_xpos[0] => Mux21.IN5
pixel_xpos[0] => Mux22.IN5
pixel_xpos[0] => Mux23.IN5
pixel_xpos[0] => Mux24.IN5
pixel_xpos[0] => Mux25.IN5
pixel_xpos[0] => Mux26.IN5
pixel_xpos[0] => Mux27.IN5
pixel_xpos[0] => Mux28.IN5
pixel_xpos[0] => Mux29.IN5
pixel_xpos[0] => Mux30.IN5
pixel_xpos[0] => Mux31.IN5
pixel_xpos[0] => Mux32.IN5
pixel_xpos[0] => Mux0.IN5
pixel_xpos[0] => Mux1.IN5
pixel_xpos[0] => Mux2.IN5
pixel_xpos[0] => Mux3.IN5
pixel_xpos[0] => Mux4.IN5
pixel_xpos[0] => Mux5.IN5
pixel_xpos[0] => Mux6.IN5
pixel_xpos[0] => Mux7.IN5
pixel_xpos[0] => Mux8.IN5
pixel_xpos[0] => Mux9.IN5
pixel_xpos[0] => Mux10.IN5
pixel_xpos[0] => Mux11.IN5
pixel_xpos[0] => Mux12.IN5
pixel_xpos[0] => Mux13.IN5
pixel_xpos[0] => Mux14.IN5
pixel_xpos[0] => Mux15.IN5
pixel_xpos[1] => LessThan1.IN21
pixel_xpos[1] => LessThan2.IN21
pixel_xpos[1] => LessThan3.IN21
pixel_xpos[1] => LessThan4.IN21
pixel_xpos[1] => LessThan7.IN17
pixel_xpos[1] => LessThan8.IN57
pixel_xpos[1] => Add4.IN21
pixel_xpos[1] => LessThan9.IN26
pixel_xpos[1] => LessThan10.IN62
pixel_xpos[1] => Add28.IN24
pixel_xpos[1] => Add29.IN24
pixel_xpos[1] => Add30.IN24
pixel_xpos[1] => Add31.IN24
pixel_xpos[1] => Add32.IN24
pixel_xpos[1] => Add33.IN24
pixel_xpos[1] => Add34.IN24
pixel_xpos[1] => Add35.IN24
pixel_xpos[1] => Add36.IN24
pixel_xpos[1] => Add37.IN24
pixel_xpos[1] => Add38.IN24
pixel_xpos[1] => Add39.IN24
pixel_xpos[1] => Add40.IN24
pixel_xpos[1] => Add41.IN24
pixel_xpos[1] => Add42.IN24
pixel_xpos[1] => Add43.IN24
pixel_xpos[1] => Add44.IN24
pixel_xpos[1] => Add45.IN24
pixel_xpos[1] => Add46.IN24
pixel_xpos[1] => Add47.IN24
pixel_xpos[1] => Mux17.IN4
pixel_xpos[1] => Mux18.IN4
pixel_xpos[1] => Mux19.IN4
pixel_xpos[1] => Mux20.IN4
pixel_xpos[1] => Mux21.IN4
pixel_xpos[1] => Mux22.IN4
pixel_xpos[1] => Mux23.IN4
pixel_xpos[1] => Mux24.IN4
pixel_xpos[1] => Mux25.IN4
pixel_xpos[1] => Mux26.IN4
pixel_xpos[1] => Mux27.IN4
pixel_xpos[1] => Mux28.IN4
pixel_xpos[1] => Mux29.IN4
pixel_xpos[1] => Mux30.IN4
pixel_xpos[1] => Mux31.IN4
pixel_xpos[1] => Mux32.IN4
pixel_xpos[1] => Mux0.IN4
pixel_xpos[1] => Mux1.IN4
pixel_xpos[1] => Mux2.IN4
pixel_xpos[1] => Mux3.IN4
pixel_xpos[1] => Mux4.IN4
pixel_xpos[1] => Mux5.IN4
pixel_xpos[1] => Mux6.IN4
pixel_xpos[1] => Mux7.IN4
pixel_xpos[1] => Mux8.IN4
pixel_xpos[1] => Mux9.IN4
pixel_xpos[1] => Mux10.IN4
pixel_xpos[1] => Mux11.IN4
pixel_xpos[1] => Mux12.IN4
pixel_xpos[1] => Mux13.IN4
pixel_xpos[1] => Mux14.IN4
pixel_xpos[1] => Mux15.IN4
pixel_xpos[2] => LessThan1.IN20
pixel_xpos[2] => LessThan2.IN20
pixel_xpos[2] => LessThan3.IN20
pixel_xpos[2] => LessThan4.IN20
pixel_xpos[2] => LessThan7.IN16
pixel_xpos[2] => LessThan8.IN56
pixel_xpos[2] => Add4.IN20
pixel_xpos[2] => LessThan9.IN25
pixel_xpos[2] => LessThan10.IN61
pixel_xpos[2] => Add28.IN23
pixel_xpos[2] => Add29.IN23
pixel_xpos[2] => Add30.IN23
pixel_xpos[2] => Add31.IN23
pixel_xpos[2] => Add32.IN23
pixel_xpos[2] => Add33.IN23
pixel_xpos[2] => Add34.IN23
pixel_xpos[2] => Add35.IN23
pixel_xpos[2] => Add36.IN23
pixel_xpos[2] => Add37.IN23
pixel_xpos[2] => Add38.IN23
pixel_xpos[2] => Add39.IN23
pixel_xpos[2] => Add40.IN23
pixel_xpos[2] => Add41.IN23
pixel_xpos[2] => Add42.IN23
pixel_xpos[2] => Add43.IN23
pixel_xpos[2] => Add44.IN23
pixel_xpos[2] => Add45.IN23
pixel_xpos[2] => Add46.IN23
pixel_xpos[2] => Add47.IN23
pixel_xpos[2] => Mux17.IN3
pixel_xpos[2] => Mux18.IN3
pixel_xpos[2] => Mux19.IN3
pixel_xpos[2] => Mux20.IN3
pixel_xpos[2] => Mux21.IN3
pixel_xpos[2] => Mux22.IN3
pixel_xpos[2] => Mux23.IN3
pixel_xpos[2] => Mux24.IN3
pixel_xpos[2] => Mux25.IN3
pixel_xpos[2] => Mux26.IN3
pixel_xpos[2] => Mux27.IN3
pixel_xpos[2] => Mux28.IN3
pixel_xpos[2] => Mux29.IN3
pixel_xpos[2] => Mux30.IN3
pixel_xpos[2] => Mux31.IN3
pixel_xpos[2] => Mux32.IN3
pixel_xpos[2] => Mux0.IN3
pixel_xpos[2] => Mux1.IN3
pixel_xpos[2] => Mux2.IN3
pixel_xpos[2] => Mux3.IN3
pixel_xpos[2] => Mux4.IN3
pixel_xpos[2] => Mux5.IN3
pixel_xpos[2] => Mux6.IN3
pixel_xpos[2] => Mux7.IN3
pixel_xpos[2] => Mux8.IN3
pixel_xpos[2] => Mux9.IN3
pixel_xpos[2] => Mux10.IN3
pixel_xpos[2] => Mux11.IN3
pixel_xpos[2] => Mux12.IN3
pixel_xpos[2] => Mux13.IN3
pixel_xpos[2] => Mux14.IN3
pixel_xpos[2] => Mux15.IN3
pixel_xpos[3] => LessThan1.IN19
pixel_xpos[3] => LessThan2.IN19
pixel_xpos[3] => Add0.IN16
pixel_xpos[3] => LessThan3.IN19
pixel_xpos[3] => LessThan4.IN19
pixel_xpos[3] => Add1.IN16
pixel_xpos[3] => LessThan7.IN15
pixel_xpos[3] => LessThan8.IN55
pixel_xpos[3] => Add4.IN19
pixel_xpos[3] => LessThan9.IN24
pixel_xpos[3] => LessThan10.IN60
pixel_xpos[3] => Add28.IN22
pixel_xpos[3] => Add29.IN22
pixel_xpos[3] => Add30.IN22
pixel_xpos[3] => Add31.IN22
pixel_xpos[3] => Add32.IN22
pixel_xpos[3] => Add33.IN22
pixel_xpos[3] => Add34.IN22
pixel_xpos[3] => Add35.IN22
pixel_xpos[3] => Add36.IN22
pixel_xpos[3] => Add37.IN22
pixel_xpos[3] => Add38.IN22
pixel_xpos[3] => Add39.IN22
pixel_xpos[3] => Add40.IN22
pixel_xpos[3] => Add41.IN22
pixel_xpos[3] => Add42.IN22
pixel_xpos[3] => Add43.IN22
pixel_xpos[3] => Add44.IN22
pixel_xpos[3] => Add45.IN22
pixel_xpos[3] => Add46.IN22
pixel_xpos[3] => Add47.IN22
pixel_xpos[4] => LessThan1.IN18
pixel_xpos[4] => LessThan2.IN18
pixel_xpos[4] => Add0.IN15
pixel_xpos[4] => LessThan3.IN18
pixel_xpos[4] => LessThan4.IN18
pixel_xpos[4] => Add1.IN15
pixel_xpos[4] => LessThan7.IN14
pixel_xpos[4] => LessThan8.IN54
pixel_xpos[4] => Add4.IN18
pixel_xpos[4] => LessThan9.IN23
pixel_xpos[4] => LessThan10.IN59
pixel_xpos[4] => Add28.IN21
pixel_xpos[4] => Add29.IN21
pixel_xpos[4] => Add30.IN21
pixel_xpos[4] => Add31.IN21
pixel_xpos[4] => Add32.IN21
pixel_xpos[4] => Add33.IN21
pixel_xpos[4] => Add34.IN21
pixel_xpos[4] => Add35.IN21
pixel_xpos[4] => Add36.IN21
pixel_xpos[4] => Add37.IN21
pixel_xpos[4] => Add38.IN21
pixel_xpos[4] => Add39.IN21
pixel_xpos[4] => Add40.IN21
pixel_xpos[4] => Add41.IN21
pixel_xpos[4] => Add42.IN21
pixel_xpos[4] => Add43.IN21
pixel_xpos[4] => Add44.IN21
pixel_xpos[4] => Add45.IN21
pixel_xpos[4] => Add46.IN21
pixel_xpos[4] => Add47.IN21
pixel_xpos[5] => LessThan1.IN17
pixel_xpos[5] => LessThan2.IN17
pixel_xpos[5] => Add0.IN14
pixel_xpos[5] => LessThan3.IN17
pixel_xpos[5] => LessThan4.IN17
pixel_xpos[5] => Add1.IN14
pixel_xpos[5] => LessThan7.IN13
pixel_xpos[5] => LessThan8.IN53
pixel_xpos[5] => Add4.IN17
pixel_xpos[5] => LessThan9.IN22
pixel_xpos[5] => LessThan10.IN58
pixel_xpos[5] => Add28.IN20
pixel_xpos[5] => Add29.IN20
pixel_xpos[5] => Add30.IN20
pixel_xpos[5] => Add31.IN20
pixel_xpos[5] => Add32.IN20
pixel_xpos[5] => Add33.IN20
pixel_xpos[5] => Add34.IN20
pixel_xpos[5] => Add35.IN20
pixel_xpos[5] => Add36.IN20
pixel_xpos[5] => Add37.IN20
pixel_xpos[5] => Add38.IN20
pixel_xpos[5] => Add39.IN20
pixel_xpos[5] => Add40.IN20
pixel_xpos[5] => Add41.IN20
pixel_xpos[5] => Add42.IN20
pixel_xpos[5] => Add43.IN20
pixel_xpos[5] => Add44.IN20
pixel_xpos[5] => Add45.IN20
pixel_xpos[5] => Add46.IN20
pixel_xpos[5] => Add47.IN20
pixel_xpos[6] => LessThan1.IN16
pixel_xpos[6] => LessThan2.IN16
pixel_xpos[6] => Add0.IN13
pixel_xpos[6] => LessThan3.IN16
pixel_xpos[6] => LessThan4.IN16
pixel_xpos[6] => Add1.IN13
pixel_xpos[6] => LessThan7.IN12
pixel_xpos[6] => LessThan8.IN52
pixel_xpos[6] => Add4.IN16
pixel_xpos[6] => LessThan9.IN21
pixel_xpos[6] => LessThan10.IN57
pixel_xpos[6] => Add26.IN5
pixel_xpos[7] => LessThan1.IN15
pixel_xpos[7] => LessThan2.IN15
pixel_xpos[7] => Add0.IN12
pixel_xpos[7] => LessThan3.IN15
pixel_xpos[7] => LessThan4.IN15
pixel_xpos[7] => Add1.IN12
pixel_xpos[7] => LessThan7.IN11
pixel_xpos[7] => LessThan8.IN51
pixel_xpos[7] => Add4.IN15
pixel_xpos[7] => LessThan9.IN20
pixel_xpos[7] => LessThan10.IN56
pixel_xpos[7] => Add26.IN4
pixel_xpos[8] => LessThan1.IN14
pixel_xpos[8] => LessThan2.IN14
pixel_xpos[8] => Add0.IN11
pixel_xpos[8] => LessThan3.IN14
pixel_xpos[8] => LessThan4.IN14
pixel_xpos[8] => Add1.IN11
pixel_xpos[8] => LessThan7.IN10
pixel_xpos[8] => LessThan8.IN50
pixel_xpos[8] => Add4.IN14
pixel_xpos[8] => LessThan9.IN19
pixel_xpos[8] => LessThan10.IN55
pixel_xpos[8] => Add26.IN3
pixel_xpos[9] => LessThan1.IN13
pixel_xpos[9] => LessThan2.IN13
pixel_xpos[9] => Add0.IN10
pixel_xpos[9] => LessThan3.IN13
pixel_xpos[9] => LessThan4.IN13
pixel_xpos[9] => Add1.IN10
pixel_xpos[9] => LessThan7.IN9
pixel_xpos[9] => LessThan8.IN49
pixel_xpos[9] => Add4.IN13
pixel_xpos[9] => LessThan9.IN18
pixel_xpos[9] => LessThan10.IN54
pixel_xpos[9] => Add26.IN2
pixel_xpos[10] => LessThan1.IN12
pixel_xpos[10] => LessThan2.IN12
pixel_xpos[10] => Add0.IN9
pixel_xpos[10] => LessThan3.IN12
pixel_xpos[10] => LessThan4.IN12
pixel_xpos[10] => Add1.IN9
pixel_xpos[10] => LessThan7.IN8
pixel_xpos[10] => LessThan8.IN48
pixel_xpos[10] => Add4.IN12
pixel_xpos[10] => LessThan9.IN17
pixel_xpos[10] => LessThan10.IN53
pixel_xpos[10] => Add26.IN1
pixel_ypos[0] => LessThan0.IN22
pixel_ypos[0] => Mux16.IN19
pixel_ypos[0] => Mux33.IN19
pixel_ypos[0] => LessThan5.IN22
pixel_ypos[0] => LessThan6.IN22
pixel_ypos[0] => Mux66.IN69
pixel_ypos[0] => Mux99.IN69
pixel_ypos[1] => LessThan0.IN21
pixel_ypos[1] => Mux16.IN18
pixel_ypos[1] => Mux33.IN18
pixel_ypos[1] => LessThan5.IN21
pixel_ypos[1] => LessThan6.IN21
pixel_ypos[1] => Mux66.IN68
pixel_ypos[1] => Mux99.IN68
pixel_ypos[2] => LessThan0.IN20
pixel_ypos[2] => Mux16.IN17
pixel_ypos[2] => Mux33.IN17
pixel_ypos[2] => LessThan5.IN20
pixel_ypos[2] => LessThan6.IN20
pixel_ypos[2] => Mux66.IN67
pixel_ypos[2] => Mux99.IN67
pixel_ypos[3] => LessThan0.IN19
pixel_ypos[3] => Mux16.IN16
pixel_ypos[3] => Mux33.IN16
pixel_ypos[3] => LessThan5.IN19
pixel_ypos[3] => LessThan6.IN19
pixel_ypos[3] => Mux66.IN66
pixel_ypos[3] => Mux99.IN66
pixel_ypos[4] => LessThan0.IN18
pixel_ypos[4] => LessThan5.IN18
pixel_ypos[4] => LessThan6.IN18
pixel_ypos[4] => Mux66.IN65
pixel_ypos[4] => Mux99.IN65
pixel_ypos[5] => LessThan0.IN17
pixel_ypos[5] => LessThan5.IN17
pixel_ypos[5] => LessThan6.IN17
pixel_ypos[5] => Mux66.IN64
pixel_ypos[5] => Mux99.IN64
pixel_ypos[6] => LessThan0.IN16
pixel_ypos[6] => LessThan5.IN16
pixel_ypos[6] => LessThan6.IN16
pixel_ypos[7] => LessThan0.IN15
pixel_ypos[7] => LessThan5.IN15
pixel_ypos[7] => LessThan6.IN15
pixel_ypos[8] => LessThan0.IN14
pixel_ypos[8] => LessThan5.IN14
pixel_ypos[8] => LessThan6.IN14
pixel_ypos[9] => LessThan0.IN13
pixel_ypos[9] => LessThan5.IN13
pixel_ypos[9] => LessThan6.IN13
pixel_ypos[10] => LessThan0.IN12
pixel_ypos[10] => LessThan5.IN12
pixel_ypos[10] => LessThan6.IN12
ID_lcd[0] => Equal0.IN31
ID_lcd[1] => Equal0.IN30
ID_lcd[2] => Equal0.IN29
ID_lcd[3] => Equal0.IN28
ID_lcd[4] => Equal0.IN27
ID_lcd[5] => Equal0.IN26
ID_lcd[6] => Equal0.IN25
ID_lcd[7] => Equal0.IN24
ID_lcd[8] => Equal0.IN23
ID_lcd[9] => Equal0.IN22
ID_lcd[10] => Equal0.IN21
ID_lcd[11] => Equal0.IN20
ID_lcd[12] => Equal0.IN19
ID_lcd[13] => Equal0.IN18
ID_lcd[14] => Equal0.IN17
ID_lcd[15] => Equal0.IN16
rd_data[0] => pixel_data.DATAA
rd_data[0] => pixel_data.DATAA
rd_data[0] => pixel_data.DATAA
rd_data[0] => pixel_data.DATAA
rd_data[1] => pixel_data.DATAA
rd_data[1] => pixel_data.DATAA
rd_data[1] => pixel_data.DATAA
rd_data[1] => pixel_data.DATAA
rd_data[2] => pixel_data.DATAA
rd_data[2] => pixel_data.DATAA
rd_data[2] => pixel_data.DATAA
rd_data[2] => pixel_data.DATAA
rd_data[3] => pixel_data.DATAA
rd_data[3] => pixel_data.DATAA
rd_data[3] => pixel_data.DATAA
rd_data[3] => pixel_data.DATAA
rd_data[4] => pixel_data.DATAA
rd_data[4] => pixel_data.DATAA
rd_data[4] => pixel_data.DATAA
rd_data[4] => pixel_data.DATAA
rd_data[5] => pixel_data.DATAA
rd_data[5] => pixel_data.DATAA
rd_data[5] => pixel_data.DATAA
rd_data[5] => pixel_data.DATAA
rd_data[6] => pixel_data.DATAA
rd_data[6] => pixel_data.DATAA
rd_data[6] => pixel_data.DATAA
rd_data[6] => pixel_data.DATAA
rd_data[7] => pixel_data.DATAA
rd_data[7] => pixel_data.DATAA
rd_data[7] => pixel_data.DATAA
rd_data[7] => pixel_data.DATAA
rd_data[8] => pixel_data.DATAA
rd_data[8] => pixel_data.DATAA
rd_data[8] => pixel_data.DATAA
rd_data[8] => pixel_data.DATAA
rd_data[9] => pixel_data.DATAA
rd_data[9] => pixel_data.DATAA
rd_data[9] => pixel_data.DATAA
rd_data[9] => pixel_data.DATAA
rd_data[10] => pixel_data.DATAA
rd_data[10] => pixel_data.DATAA
rd_data[10] => pixel_data.DATAA
rd_data[10] => pixel_data.DATAA
rd_data[11] => pixel_data.DATAA
rd_data[11] => pixel_data.DATAA
rd_data[11] => pixel_data.DATAA
rd_data[11] => pixel_data.DATAA
rd_data[12] => pixel_data.DATAA
rd_data[12] => pixel_data.DATAA
rd_data[12] => pixel_data.DATAA
rd_data[12] => pixel_data.DATAA
rd_data[13] => pixel_data.DATAA
rd_data[13] => pixel_data.DATAA
rd_data[13] => pixel_data.DATAA
rd_data[13] => pixel_data.DATAA
rd_data[14] => pixel_data.DATAA
rd_data[14] => pixel_data.DATAA
rd_data[14] => pixel_data.DATAA
rd_data[14] => pixel_data.DATAA
rd_data[15] => pixel_data.DATAA
rd_data[15] => pixel_data.DATAA
rd_data[15] => pixel_data.DATAA
rd_data[15] => pixel_data.DATAA
rd_h_pixel[0] => ~NO_FANOUT~
rd_h_pixel[1] => ~NO_FANOUT~
rd_h_pixel[2] => LessThan7.IN24
rd_h_pixel[2] => LessThan8.IN64
rd_h_pixel[2] => LessThan9.IN28
rd_h_pixel[2] => LessThan10.IN64
rd_h_pixel[2] => Add27.IN22
rd_h_pixel[2] => Add28.IN64
rd_h_pixel[2] => Add29.IN64
rd_h_pixel[2] => Add30.IN64
rd_h_pixel[2] => Add31.IN64
rd_h_pixel[2] => Add32.IN64
rd_h_pixel[2] => Add33.IN64
rd_h_pixel[2] => Add34.IN64
rd_h_pixel[2] => Add35.IN64
rd_h_pixel[2] => Add36.IN64
rd_h_pixel[2] => Add37.IN64
rd_h_pixel[2] => Add38.IN64
rd_h_pixel[2] => Add39.IN64
rd_h_pixel[2] => Add40.IN64
rd_h_pixel[2] => Add41.IN64
rd_h_pixel[2] => Add42.IN64
rd_h_pixel[2] => Add43.IN64
rd_h_pixel[2] => Add44.IN64
rd_h_pixel[2] => Add45.IN64
rd_h_pixel[2] => Add46.IN64
rd_h_pixel[2] => Add47.IN64
rd_h_pixel[2] => Add4.IN11
rd_h_pixel[3] => LessThan7.IN23
rd_h_pixel[3] => LessThan8.IN63
rd_h_pixel[3] => Add27.IN20
rd_h_pixel[3] => Add27.IN21
rd_h_pixel[3] => Add4.IN10
rd_h_pixel[4] => LessThan7.IN22
rd_h_pixel[4] => LessThan8.IN62
rd_h_pixel[4] => Add27.IN18
rd_h_pixel[4] => Add27.IN19
rd_h_pixel[4] => Add4.IN9
rd_h_pixel[5] => LessThan7.IN21
rd_h_pixel[5] => LessThan8.IN61
rd_h_pixel[5] => Add27.IN16
rd_h_pixel[5] => Add27.IN17
rd_h_pixel[5] => Add4.IN8
rd_h_pixel[6] => LessThan7.IN20
rd_h_pixel[6] => LessThan8.IN60
rd_h_pixel[6] => Add27.IN14
rd_h_pixel[6] => Add27.IN15
rd_h_pixel[6] => Add4.IN7
rd_h_pixel[7] => LessThan7.IN19
rd_h_pixel[7] => LessThan8.IN59
rd_h_pixel[7] => Add27.IN12
rd_h_pixel[7] => Add27.IN13
rd_h_pixel[7] => Add4.IN6
rd_h_pixel[8] => Add2.IN10
rd_h_pixel[8] => Add3.IN10
rd_h_pixel[8] => Add27.IN10
rd_h_pixel[8] => Add27.IN11
rd_h_pixel[8] => Add4.IN5
rd_h_pixel[9] => Add2.IN9
rd_h_pixel[9] => Add3.IN9
rd_h_pixel[9] => Add27.IN8
rd_h_pixel[9] => Add27.IN9
rd_h_pixel[9] => Add4.IN4
rd_h_pixel[10] => Add2.IN8
rd_h_pixel[10] => Add3.IN8
rd_h_pixel[10] => Add27.IN6
rd_h_pixel[10] => Add27.IN7
rd_h_pixel[10] => Add4.IN3
rd_h_pixel[11] => Add2.IN7
rd_h_pixel[11] => Add3.IN7
rd_h_pixel[11] => Add27.IN4
rd_h_pixel[11] => Add27.IN5
rd_h_pixel[11] => Add4.IN2
rd_h_pixel[12] => Add2.IN6
rd_h_pixel[12] => Add3.IN6
rd_h_pixel[12] => Add27.IN2
rd_h_pixel[12] => Add27.IN3
rd_h_pixel[12] => Add4.IN1
pixel_data[0] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|lcd:u_lcd|lcd_driver:u_lcd_driver
lcd_clk => cnt_v[0].CLK
lcd_clk => cnt_v[1].CLK
lcd_clk => cnt_v[2].CLK
lcd_clk => cnt_v[3].CLK
lcd_clk => cnt_v[4].CLK
lcd_clk => cnt_v[5].CLK
lcd_clk => cnt_v[6].CLK
lcd_clk => cnt_v[7].CLK
lcd_clk => cnt_v[8].CLK
lcd_clk => cnt_v[9].CLK
lcd_clk => cnt_v[10].CLK
lcd_clk => cnt_h[0].CLK
lcd_clk => cnt_h[1].CLK
lcd_clk => cnt_h[2].CLK
lcd_clk => cnt_h[3].CLK
lcd_clk => cnt_h[4].CLK
lcd_clk => cnt_h[5].CLK
lcd_clk => cnt_h[6].CLK
lcd_clk => cnt_h[7].CLK
lcd_clk => cnt_h[8].CLK
lcd_clk => cnt_h[9].CLK
lcd_clk => cnt_h[10].CLK
lcd_clk => lcd_pclk.DATAIN
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => cnt_h[10].ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
sys_rst_n => cnt_v[10].ACLR
lcd_hs <= <VCC>
lcd_vs <= <VCC>
lcd_de <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
lcd_bl <= <VCC>
lcd_rst <= <VCC>
lcd_pclk <= lcd_clk.DB_MAX_OUTPUT_PORT_TYPE
data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[0] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[1] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[2] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[3] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[4] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[5] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[6] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[7] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[8] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[9] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[10] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[0] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[1] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[2] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[3] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[4] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[5] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[6] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[7] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[8] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[9] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[10] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
ID_lcd[0] => Equal1.IN63
ID_lcd[0] => Equal2.IN63
ID_lcd[0] => Equal3.IN63
ID_lcd[0] => Equal4.IN63
ID_lcd[0] => Equal5.IN63
ID_lcd[0] => Equal0.IN31
ID_lcd[1] => Equal1.IN62
ID_lcd[1] => Equal2.IN62
ID_lcd[1] => Equal3.IN62
ID_lcd[1] => Equal4.IN62
ID_lcd[1] => Equal5.IN62
ID_lcd[1] => Equal0.IN30
ID_lcd[2] => Equal1.IN61
ID_lcd[2] => Equal2.IN61
ID_lcd[2] => Equal3.IN61
ID_lcd[2] => Equal4.IN61
ID_lcd[2] => Equal5.IN61
ID_lcd[2] => Equal0.IN29
ID_lcd[3] => Equal1.IN60
ID_lcd[3] => Equal2.IN60
ID_lcd[3] => Equal3.IN60
ID_lcd[3] => Equal4.IN60
ID_lcd[3] => Equal5.IN60
ID_lcd[3] => Equal0.IN28
ID_lcd[4] => Equal1.IN59
ID_lcd[4] => Equal2.IN59
ID_lcd[4] => Equal3.IN59
ID_lcd[4] => Equal4.IN59
ID_lcd[4] => Equal5.IN59
ID_lcd[4] => Equal0.IN27
ID_lcd[5] => Equal1.IN58
ID_lcd[5] => Equal2.IN58
ID_lcd[5] => Equal3.IN58
ID_lcd[5] => Equal4.IN58
ID_lcd[5] => Equal5.IN58
ID_lcd[5] => Equal0.IN26
ID_lcd[6] => Equal1.IN57
ID_lcd[6] => Equal2.IN57
ID_lcd[6] => Equal3.IN57
ID_lcd[6] => Equal4.IN57
ID_lcd[6] => Equal5.IN57
ID_lcd[6] => Equal0.IN25
ID_lcd[7] => Equal1.IN56
ID_lcd[7] => Equal2.IN56
ID_lcd[7] => Equal3.IN56
ID_lcd[7] => Equal4.IN56
ID_lcd[7] => Equal5.IN56
ID_lcd[7] => Equal0.IN24
ID_lcd[8] => Equal1.IN55
ID_lcd[8] => Equal2.IN55
ID_lcd[8] => Equal3.IN55
ID_lcd[8] => Equal4.IN55
ID_lcd[8] => Equal5.IN55
ID_lcd[8] => Equal0.IN23
ID_lcd[9] => Equal1.IN54
ID_lcd[9] => Equal2.IN54
ID_lcd[9] => Equal3.IN54
ID_lcd[9] => Equal4.IN54
ID_lcd[9] => Equal5.IN54
ID_lcd[9] => Equal0.IN22
ID_lcd[10] => Equal1.IN53
ID_lcd[10] => Equal2.IN53
ID_lcd[10] => Equal3.IN53
ID_lcd[10] => Equal4.IN53
ID_lcd[10] => Equal5.IN53
ID_lcd[10] => Equal0.IN21
ID_lcd[11] => Equal1.IN52
ID_lcd[11] => Equal2.IN52
ID_lcd[11] => Equal3.IN52
ID_lcd[11] => Equal4.IN52
ID_lcd[11] => Equal5.IN52
ID_lcd[11] => Equal0.IN20
ID_lcd[12] => Equal1.IN51
ID_lcd[12] => Equal2.IN51
ID_lcd[12] => Equal3.IN51
ID_lcd[12] => Equal4.IN51
ID_lcd[12] => Equal5.IN51
ID_lcd[12] => Equal0.IN19
ID_lcd[13] => Equal1.IN50
ID_lcd[13] => Equal2.IN50
ID_lcd[13] => Equal3.IN50
ID_lcd[13] => Equal4.IN50
ID_lcd[13] => Equal5.IN50
ID_lcd[13] => Equal0.IN18
ID_lcd[14] => Equal1.IN49
ID_lcd[14] => Equal2.IN49
ID_lcd[14] => Equal3.IN49
ID_lcd[14] => Equal4.IN49
ID_lcd[14] => Equal5.IN49
ID_lcd[14] => Equal0.IN17
ID_lcd[15] => Equal1.IN48
ID_lcd[15] => Equal2.IN48
ID_lcd[15] => Equal3.IN48
ID_lcd[15] => Equal4.IN48
ID_lcd[15] => Equal5.IN48
ID_lcd[15] => Equal0.IN16


|dual_ov5640_lcd|picture_size:u_picture_size
rst_n => ~NO_FANOUT~
ID_lcd[0] => Equal0.IN63
ID_lcd[0] => Equal1.IN63
ID_lcd[0] => Equal2.IN63
ID_lcd[0] => Equal3.IN63
ID_lcd[0] => Equal4.IN63
ID_lcd[1] => Equal0.IN62
ID_lcd[1] => Equal1.IN62
ID_lcd[1] => Equal2.IN62
ID_lcd[1] => Equal3.IN62
ID_lcd[1] => Equal4.IN62
ID_lcd[2] => Equal0.IN61
ID_lcd[2] => Equal1.IN61
ID_lcd[2] => Equal2.IN61
ID_lcd[2] => Equal3.IN61
ID_lcd[2] => Equal4.IN61
ID_lcd[3] => Equal0.IN60
ID_lcd[3] => Equal1.IN60
ID_lcd[3] => Equal2.IN60
ID_lcd[3] => Equal3.IN60
ID_lcd[3] => Equal4.IN60
ID_lcd[4] => Equal0.IN59
ID_lcd[4] => Equal1.IN59
ID_lcd[4] => Equal2.IN59
ID_lcd[4] => Equal3.IN59
ID_lcd[4] => Equal4.IN59
ID_lcd[5] => Equal0.IN58
ID_lcd[5] => Equal1.IN58
ID_lcd[5] => Equal2.IN58
ID_lcd[5] => Equal3.IN58
ID_lcd[5] => Equal4.IN58
ID_lcd[6] => Equal0.IN57
ID_lcd[6] => Equal1.IN57
ID_lcd[6] => Equal2.IN57
ID_lcd[6] => Equal3.IN57
ID_lcd[6] => Equal4.IN57
ID_lcd[7] => Equal0.IN56
ID_lcd[7] => Equal1.IN56
ID_lcd[7] => Equal2.IN56
ID_lcd[7] => Equal3.IN56
ID_lcd[7] => Equal4.IN56
ID_lcd[8] => Equal0.IN55
ID_lcd[8] => Equal1.IN55
ID_lcd[8] => Equal2.IN55
ID_lcd[8] => Equal3.IN55
ID_lcd[8] => Equal4.IN55
ID_lcd[9] => Equal0.IN54
ID_lcd[9] => Equal1.IN54
ID_lcd[9] => Equal2.IN54
ID_lcd[9] => Equal3.IN54
ID_lcd[9] => Equal4.IN54
ID_lcd[10] => Equal0.IN53
ID_lcd[10] => Equal1.IN53
ID_lcd[10] => Equal2.IN53
ID_lcd[10] => Equal3.IN53
ID_lcd[10] => Equal4.IN53
ID_lcd[11] => Equal0.IN52
ID_lcd[11] => Equal1.IN52
ID_lcd[11] => Equal2.IN52
ID_lcd[11] => Equal3.IN52
ID_lcd[11] => Equal4.IN52
ID_lcd[12] => Equal0.IN51
ID_lcd[12] => Equal1.IN51
ID_lcd[12] => Equal2.IN51
ID_lcd[12] => Equal3.IN51
ID_lcd[12] => Equal4.IN51
ID_lcd[13] => Equal0.IN50
ID_lcd[13] => Equal1.IN50
ID_lcd[13] => Equal2.IN50
ID_lcd[13] => Equal3.IN50
ID_lcd[13] => Equal4.IN50
ID_lcd[14] => Equal0.IN49
ID_lcd[14] => Equal1.IN49
ID_lcd[14] => Equal2.IN49
ID_lcd[14] => Equal3.IN49
ID_lcd[14] => Equal4.IN49
ID_lcd[15] => Equal0.IN48
ID_lcd[15] => Equal1.IN48
ID_lcd[15] => Equal2.IN48
ID_lcd[15] => Equal3.IN48
ID_lcd[15] => Equal4.IN48
cmos_h_pixel[0] <= <GND>
cmos_h_pixel[1] <= <GND>
cmos_h_pixel[2] <= <GND>
cmos_h_pixel[3] <= <GND>
cmos_h_pixel[4] <= <GND>
cmos_h_pixel[5] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[6] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[7] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[8] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[9] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[10] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[11] <= <GND>
cmos_h_pixel[12] <= <GND>
cmos_v_pixel[0] <= <GND>
cmos_v_pixel[1] <= <GND>
cmos_v_pixel[2] <= <GND>
cmos_v_pixel[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[4] <= cmos_v_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[7] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[8] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[9] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[10] <= <GND>
cmos_v_pixel[11] <= <GND>
cmos_v_pixel[12] <= <GND>
total_h_pixel[0] <= <GND>
total_h_pixel[1] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[2] <= <GND>
total_h_pixel[3] <= <VCC>
total_h_pixel[4] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[5] <= <GND>
total_h_pixel[6] <= <GND>
total_h_pixel[7] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[8] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[9] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[10] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[11] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[12] <= <GND>
total_v_pixel[0] <= <GND>
total_v_pixel[1] <= <GND>
total_v_pixel[2] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[3] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[5] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[6] <= <VCC>
total_v_pixel[7] <= <VCC>
total_v_pixel[8] <= <VCC>
total_v_pixel[9] <= <VCC>
total_v_pixel[10] <= <GND>
total_v_pixel[11] <= <GND>
total_v_pixel[12] <= <GND>
sdram_max_addr[0] <= <GND>
sdram_max_addr[1] <= <GND>
sdram_max_addr[2] <= <GND>
sdram_max_addr[3] <= <GND>
sdram_max_addr[4] <= <GND>
sdram_max_addr[5] <= <GND>
sdram_max_addr[6] <= <GND>
sdram_max_addr[7] <= <GND>
sdram_max_addr[8] <= <GND>
sdram_max_addr[9] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[10] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[11] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[13] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[14] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[15] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[16] <= <VCC>
sdram_max_addr[17] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[18] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[19] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[20] <= <GND>
sdram_max_addr[21] <= <GND>
sdram_max_addr[22] <= <GND>
sdram_max_addr[23] <= <GND>


|dual_ov5640_lcd|ov5640_dri:u0_ov5640_dri
clk => clk.IN1
rst_n => rst_n.IN2
cam_pclk => cam_pclk.IN1
cam_vsync => cam_vsync.IN1
cam_href => cam_href.IN1
cam_data[0] => cam_data[0].IN1
cam_data[1] => cam_data[1].IN1
cam_data[2] => cam_data[2].IN1
cam_data[3] => cam_data[3].IN1
cam_data[4] => cam_data[4].IN1
cam_data[5] => cam_data[5].IN1
cam_data[6] => cam_data[6].IN1
cam_data[7] => cam_data[7].IN1
cam_rst_n <= <VCC>
cam_pwdn <= <GND>
cam_scl <= i2c_dri:u_i2c_dr.scl
cam_sda <> i2c_dri:u_i2c_dr.sda
cmos_h_pixel[0] => cmos_h_pixel[0].IN1
cmos_h_pixel[1] => cmos_h_pixel[1].IN1
cmos_h_pixel[2] => cmos_h_pixel[2].IN1
cmos_h_pixel[3] => cmos_h_pixel[3].IN1
cmos_h_pixel[4] => cmos_h_pixel[4].IN1
cmos_h_pixel[5] => cmos_h_pixel[5].IN1
cmos_h_pixel[6] => cmos_h_pixel[6].IN1
cmos_h_pixel[7] => cmos_h_pixel[7].IN1
cmos_h_pixel[8] => cmos_h_pixel[8].IN1
cmos_h_pixel[9] => cmos_h_pixel[9].IN1
cmos_h_pixel[10] => cmos_h_pixel[10].IN1
cmos_h_pixel[11] => cmos_h_pixel[11].IN1
cmos_h_pixel[12] => cmos_h_pixel[12].IN1
cmos_v_pixel[0] => cmos_v_pixel[0].IN1
cmos_v_pixel[1] => cmos_v_pixel[1].IN1
cmos_v_pixel[2] => cmos_v_pixel[2].IN1
cmos_v_pixel[3] => cmos_v_pixel[3].IN1
cmos_v_pixel[4] => cmos_v_pixel[4].IN1
cmos_v_pixel[5] => cmos_v_pixel[5].IN1
cmos_v_pixel[6] => cmos_v_pixel[6].IN1
cmos_v_pixel[7] => cmos_v_pixel[7].IN1
cmos_v_pixel[8] => cmos_v_pixel[8].IN1
cmos_v_pixel[9] => cmos_v_pixel[9].IN1
cmos_v_pixel[10] => cmos_v_pixel[10].IN1
cmos_v_pixel[11] => cmos_v_pixel[11].IN1
cmos_v_pixel[12] => cmos_v_pixel[12].IN1
total_h_pixel[0] => total_h_pixel[0].IN1
total_h_pixel[1] => total_h_pixel[1].IN1
total_h_pixel[2] => total_h_pixel[2].IN1
total_h_pixel[3] => total_h_pixel[3].IN1
total_h_pixel[4] => total_h_pixel[4].IN1
total_h_pixel[5] => total_h_pixel[5].IN1
total_h_pixel[6] => total_h_pixel[6].IN1
total_h_pixel[7] => total_h_pixel[7].IN1
total_h_pixel[8] => total_h_pixel[8].IN1
total_h_pixel[9] => total_h_pixel[9].IN1
total_h_pixel[10] => total_h_pixel[10].IN1
total_h_pixel[11] => total_h_pixel[11].IN1
total_h_pixel[12] => total_h_pixel[12].IN1
total_v_pixel[0] => total_v_pixel[0].IN1
total_v_pixel[1] => total_v_pixel[1].IN1
total_v_pixel[2] => total_v_pixel[2].IN1
total_v_pixel[3] => total_v_pixel[3].IN1
total_v_pixel[4] => total_v_pixel[4].IN1
total_v_pixel[5] => total_v_pixel[5].IN1
total_v_pixel[6] => total_v_pixel[6].IN1
total_v_pixel[7] => total_v_pixel[7].IN1
total_v_pixel[8] => total_v_pixel[8].IN1
total_v_pixel[9] => total_v_pixel[9].IN1
total_v_pixel[10] => total_v_pixel[10].IN1
total_v_pixel[11] => total_v_pixel[11].IN1
total_v_pixel[12] => total_v_pixel[12].IN1
capture_start => comb.IN0
cam_init_done <= i2c_ov5640_rgb565_cfg:u_i2c_cfg.init_done
cmos_frame_vsync <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_vsync
cmos_frame_href <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_href
cmos_frame_valid <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_valid
cmos_frame_data[0] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[1] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[2] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[3] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[4] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[5] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[6] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[7] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[8] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[9] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[10] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[11] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[12] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[13] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[14] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[15] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data


|dual_ov5640_lcd|ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg
clk => i2c_data[0]~reg0.CLK
clk => i2c_data[1]~reg0.CLK
clk => i2c_data[2]~reg0.CLK
clk => i2c_data[3]~reg0.CLK
clk => i2c_data[4]~reg0.CLK
clk => i2c_data[5]~reg0.CLK
clk => i2c_data[6]~reg0.CLK
clk => i2c_data[7]~reg0.CLK
clk => i2c_data[8]~reg0.CLK
clk => i2c_data[9]~reg0.CLK
clk => i2c_data[10]~reg0.CLK
clk => i2c_data[11]~reg0.CLK
clk => i2c_data[12]~reg0.CLK
clk => i2c_data[13]~reg0.CLK
clk => i2c_data[14]~reg0.CLK
clk => i2c_data[15]~reg0.CLK
clk => i2c_data[16]~reg0.CLK
clk => i2c_data[17]~reg0.CLK
clk => i2c_data[18]~reg0.CLK
clk => i2c_data[19]~reg0.CLK
clk => i2c_data[20]~reg0.CLK
clk => i2c_data[21]~reg0.CLK
clk => i2c_data[22]~reg0.CLK
clk => i2c_data[23]~reg0.CLK
clk => init_done~reg0.CLK
clk => i2c_rh_wl~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => init_reg_cnt[0].CLK
clk => init_reg_cnt[1].CLK
clk => init_reg_cnt[2].CLK
clk => init_reg_cnt[3].CLK
clk => init_reg_cnt[4].CLK
clk => init_reg_cnt[5].CLK
clk => init_reg_cnt[6].CLK
clk => init_reg_cnt[7].CLK
clk => start_init_cnt[0].CLK
clk => start_init_cnt[1].CLK
clk => start_init_cnt[2].CLK
clk => start_init_cnt[3].CLK
clk => start_init_cnt[4].CLK
clk => start_init_cnt[5].CLK
clk => start_init_cnt[6].CLK
clk => start_init_cnt[7].CLK
clk => start_init_cnt[8].CLK
clk => start_init_cnt[9].CLK
clk => start_init_cnt[10].CLK
clk => start_init_cnt[11].CLK
clk => start_init_cnt[12].CLK
rst_n => i2c_data[0]~reg0.ACLR
rst_n => i2c_data[1]~reg0.ACLR
rst_n => i2c_data[2]~reg0.ACLR
rst_n => i2c_data[3]~reg0.ACLR
rst_n => i2c_data[4]~reg0.ACLR
rst_n => i2c_data[5]~reg0.ACLR
rst_n => i2c_data[6]~reg0.ACLR
rst_n => i2c_data[7]~reg0.ACLR
rst_n => i2c_data[8]~reg0.ACLR
rst_n => i2c_data[9]~reg0.ACLR
rst_n => i2c_data[10]~reg0.ACLR
rst_n => i2c_data[11]~reg0.ACLR
rst_n => i2c_data[12]~reg0.ACLR
rst_n => i2c_data[13]~reg0.ACLR
rst_n => i2c_data[14]~reg0.ACLR
rst_n => i2c_data[15]~reg0.ACLR
rst_n => i2c_data[16]~reg0.ACLR
rst_n => i2c_data[17]~reg0.ACLR
rst_n => i2c_data[18]~reg0.ACLR
rst_n => i2c_data[19]~reg0.ACLR
rst_n => i2c_data[20]~reg0.ACLR
rst_n => i2c_data[21]~reg0.ACLR
rst_n => i2c_data[22]~reg0.ACLR
rst_n => i2c_data[23]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => i2c_rh_wl~reg0.PRESET
rst_n => init_done~reg0.ACLR
rst_n => start_init_cnt[0].ACLR
rst_n => start_init_cnt[1].ACLR
rst_n => start_init_cnt[2].ACLR
rst_n => start_init_cnt[3].ACLR
rst_n => start_init_cnt[4].ACLR
rst_n => start_init_cnt[5].ACLR
rst_n => start_init_cnt[6].ACLR
rst_n => start_init_cnt[7].ACLR
rst_n => start_init_cnt[8].ACLR
rst_n => start_init_cnt[9].ACLR
rst_n => start_init_cnt[10].ACLR
rst_n => start_init_cnt[11].ACLR
rst_n => start_init_cnt[12].ACLR
rst_n => init_reg_cnt[0].ACLR
rst_n => init_reg_cnt[1].ACLR
rst_n => init_reg_cnt[2].ACLR
rst_n => init_reg_cnt[3].ACLR
rst_n => init_reg_cnt[4].ACLR
rst_n => init_reg_cnt[5].ACLR
rst_n => init_reg_cnt[6].ACLR
rst_n => init_reg_cnt[7].ACLR
i2c_data_r[0] => ~NO_FANOUT~
i2c_data_r[1] => ~NO_FANOUT~
i2c_data_r[2] => ~NO_FANOUT~
i2c_data_r[3] => ~NO_FANOUT~
i2c_data_r[4] => ~NO_FANOUT~
i2c_data_r[5] => ~NO_FANOUT~
i2c_data_r[6] => ~NO_FANOUT~
i2c_data_r[7] => ~NO_FANOUT~
i2c_done => always2.IN1
i2c_done => always4.IN1
cmos_h_pixel[0] => Mux7.IN249
cmos_h_pixel[1] => Mux6.IN249
cmos_h_pixel[2] => Mux5.IN249
cmos_h_pixel[3] => Mux4.IN250
cmos_h_pixel[4] => Mux3.IN250
cmos_h_pixel[5] => Mux2.IN252
cmos_h_pixel[6] => Mux1.IN252
cmos_h_pixel[7] => Mux0.IN252
cmos_h_pixel[8] => Mux7.IN248
cmos_h_pixel[9] => Mux6.IN248
cmos_h_pixel[10] => Mux5.IN248
cmos_h_pixel[11] => Mux4.IN249
cmos_h_pixel[12] => ~NO_FANOUT~
cmos_v_pixel[0] => Mux7.IN251
cmos_v_pixel[1] => Mux6.IN251
cmos_v_pixel[2] => Mux5.IN251
cmos_v_pixel[3] => Mux4.IN251
cmos_v_pixel[4] => Mux3.IN251
cmos_v_pixel[5] => Mux2.IN253
cmos_v_pixel[6] => Mux1.IN253
cmos_v_pixel[7] => Mux0.IN253
cmos_v_pixel[8] => Mux7.IN250
cmos_v_pixel[9] => Mux6.IN250
cmos_v_pixel[10] => Mux5.IN250
cmos_v_pixel[11] => ~NO_FANOUT~
cmos_v_pixel[12] => ~NO_FANOUT~
total_h_pixel[0] => Mux7.IN253
total_h_pixel[1] => Mux6.IN253
total_h_pixel[2] => Mux5.IN253
total_h_pixel[3] => Mux4.IN253
total_h_pixel[4] => Mux3.IN253
total_h_pixel[5] => Mux2.IN254
total_h_pixel[6] => Mux1.IN254
total_h_pixel[7] => Mux0.IN254
total_h_pixel[8] => Mux7.IN252
total_h_pixel[9] => Mux6.IN252
total_h_pixel[10] => Mux5.IN252
total_h_pixel[11] => Mux4.IN252
total_h_pixel[12] => Mux3.IN252
total_v_pixel[0] => Mux7.IN255
total_v_pixel[1] => Mux6.IN255
total_v_pixel[2] => Mux5.IN255
total_v_pixel[3] => Mux4.IN255
total_v_pixel[4] => Mux3.IN255
total_v_pixel[5] => Mux2.IN255
total_v_pixel[6] => Mux1.IN255
total_v_pixel[7] => Mux0.IN255
total_v_pixel[8] => Mux7.IN254
total_v_pixel[9] => Mux6.IN254
total_v_pixel[10] => Mux5.IN254
total_v_pixel[11] => Mux4.IN254
total_v_pixel[12] => Mux3.IN254
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] <= i2c_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[1] <= i2c_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[2] <= i2c_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[3] <= i2c_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[4] <= i2c_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[5] <= i2c_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[6] <= i2c_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[7] <= i2c_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[8] <= i2c_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[9] <= i2c_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[10] <= i2c_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[11] <= i2c_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[12] <= i2c_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[13] <= i2c_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[14] <= i2c_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[15] <= i2c_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[16] <= i2c_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[17] <= i2c_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[18] <= i2c_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[19] <= i2c_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[20] <= i2c_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[21] <= i2c_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[22] <= i2c_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[23] <= i2c_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rh_wl <= i2c_rh_wl~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.PRESET
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data
rst_n => byte_flag.ACLR
rst_n => cam_data_d0[0].ACLR
rst_n => cam_data_d0[1].ACLR
rst_n => cam_data_d0[2].ACLR
rst_n => cam_data_d0[3].ACLR
rst_n => cam_data_d0[4].ACLR
rst_n => cam_data_d0[5].ACLR
rst_n => cam_data_d0[6].ACLR
rst_n => cam_data_d0[7].ACLR
rst_n => cmos_data_t[0].ACLR
rst_n => cmos_data_t[1].ACLR
rst_n => cmos_data_t[2].ACLR
rst_n => cmos_data_t[3].ACLR
rst_n => cmos_data_t[4].ACLR
rst_n => cmos_data_t[5].ACLR
rst_n => cmos_data_t[6].ACLR
rst_n => cmos_data_t[7].ACLR
rst_n => cmos_data_t[8].ACLR
rst_n => cmos_data_t[9].ACLR
rst_n => cmos_data_t[10].ACLR
rst_n => cmos_data_t[11].ACLR
rst_n => cmos_data_t[12].ACLR
rst_n => cmos_data_t[13].ACLR
rst_n => cmos_data_t[14].ACLR
rst_n => cmos_data_t[15].ACLR
rst_n => cam_href_d1.ACLR
rst_n => cam_href_d0.ACLR
rst_n => cam_vsync_d1.ACLR
rst_n => cam_vsync_d0.ACLR
rst_n => cmos_ps_cnt[0].ACLR
rst_n => cmos_ps_cnt[1].ACLR
rst_n => cmos_ps_cnt[2].ACLR
rst_n => cmos_ps_cnt[3].ACLR
rst_n => byte_flag_d0.ACLR
rst_n => frame_val_flag.ACLR
cam_pclk => byte_flag_d0.CLK
cam_pclk => byte_flag.CLK
cam_pclk => cam_data_d0[0].CLK
cam_pclk => cam_data_d0[1].CLK
cam_pclk => cam_data_d0[2].CLK
cam_pclk => cam_data_d0[3].CLK
cam_pclk => cam_data_d0[4].CLK
cam_pclk => cam_data_d0[5].CLK
cam_pclk => cam_data_d0[6].CLK
cam_pclk => cam_data_d0[7].CLK
cam_pclk => cmos_data_t[0].CLK
cam_pclk => cmos_data_t[1].CLK
cam_pclk => cmos_data_t[2].CLK
cam_pclk => cmos_data_t[3].CLK
cam_pclk => cmos_data_t[4].CLK
cam_pclk => cmos_data_t[5].CLK
cam_pclk => cmos_data_t[6].CLK
cam_pclk => cmos_data_t[7].CLK
cam_pclk => cmos_data_t[8].CLK
cam_pclk => cmos_data_t[9].CLK
cam_pclk => cmos_data_t[10].CLK
cam_pclk => cmos_data_t[11].CLK
cam_pclk => cmos_data_t[12].CLK
cam_pclk => cmos_data_t[13].CLK
cam_pclk => cmos_data_t[14].CLK
cam_pclk => cmos_data_t[15].CLK
cam_pclk => frame_val_flag.CLK
cam_pclk => cmos_ps_cnt[0].CLK
cam_pclk => cmos_ps_cnt[1].CLK
cam_pclk => cmos_ps_cnt[2].CLK
cam_pclk => cmos_ps_cnt[3].CLK
cam_pclk => cam_href_d1.CLK
cam_pclk => cam_href_d0.CLK
cam_pclk => cam_vsync_d1.CLK
cam_pclk => cam_vsync_d0.CLK
cam_vsync => cam_vsync_d0.DATAIN
cam_href => byte_flag.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_href_d0.DATAIN
cam_href => cmos_data_t[15].ENA
cam_href => cmos_data_t[14].ENA
cam_href => cmos_data_t[13].ENA
cam_href => cmos_data_t[12].ENA
cam_href => cmos_data_t[11].ENA
cam_href => cmos_data_t[10].ENA
cam_href => cmos_data_t[9].ENA
cam_href => cmos_data_t[8].ENA
cam_href => cmos_data_t[7].ENA
cam_href => cmos_data_t[6].ENA
cam_href => cmos_data_t[5].ENA
cam_href => cmos_data_t[4].ENA
cam_href => cmos_data_t[3].ENA
cam_href => cmos_data_t[2].ENA
cam_href => cmos_data_t[1].ENA
cam_href => cmos_data_t[0].ENA
cam_data[0] => cmos_data_t.DATAB
cam_data[0] => cam_data_d0.DATAB
cam_data[1] => cmos_data_t.DATAB
cam_data[1] => cam_data_d0.DATAB
cam_data[2] => cmos_data_t.DATAB
cam_data[2] => cam_data_d0.DATAB
cam_data[3] => cmos_data_t.DATAB
cam_data[3] => cam_data_d0.DATAB
cam_data[4] => cmos_data_t.DATAB
cam_data[4] => cam_data_d0.DATAB
cam_data[5] => cmos_data_t.DATAB
cam_data[5] => cam_data_d0.DATAB
cam_data[6] => cmos_data_t.DATAB
cam_data[6] => cam_data_d0.DATAB
cam_data[7] => cmos_data_t.DATAB
cam_data[7] => cam_data_d0.DATAB
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_valid <= cmos_frame_valid.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[8] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[9] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[10] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[11] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[12] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[13] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[14] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[15] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|ov5640_dri:u1_ov5640_dri
clk => clk.IN1
rst_n => rst_n.IN2
cam_pclk => cam_pclk.IN1
cam_vsync => cam_vsync.IN1
cam_href => cam_href.IN1
cam_data[0] => cam_data[0].IN1
cam_data[1] => cam_data[1].IN1
cam_data[2] => cam_data[2].IN1
cam_data[3] => cam_data[3].IN1
cam_data[4] => cam_data[4].IN1
cam_data[5] => cam_data[5].IN1
cam_data[6] => cam_data[6].IN1
cam_data[7] => cam_data[7].IN1
cam_rst_n <= <VCC>
cam_pwdn <= <GND>
cam_scl <= i2c_dri:u_i2c_dr.scl
cam_sda <> i2c_dri:u_i2c_dr.sda
cmos_h_pixel[0] => cmos_h_pixel[0].IN1
cmos_h_pixel[1] => cmos_h_pixel[1].IN1
cmos_h_pixel[2] => cmos_h_pixel[2].IN1
cmos_h_pixel[3] => cmos_h_pixel[3].IN1
cmos_h_pixel[4] => cmos_h_pixel[4].IN1
cmos_h_pixel[5] => cmos_h_pixel[5].IN1
cmos_h_pixel[6] => cmos_h_pixel[6].IN1
cmos_h_pixel[7] => cmos_h_pixel[7].IN1
cmos_h_pixel[8] => cmos_h_pixel[8].IN1
cmos_h_pixel[9] => cmos_h_pixel[9].IN1
cmos_h_pixel[10] => cmos_h_pixel[10].IN1
cmos_h_pixel[11] => cmos_h_pixel[11].IN1
cmos_h_pixel[12] => cmos_h_pixel[12].IN1
cmos_v_pixel[0] => cmos_v_pixel[0].IN1
cmos_v_pixel[1] => cmos_v_pixel[1].IN1
cmos_v_pixel[2] => cmos_v_pixel[2].IN1
cmos_v_pixel[3] => cmos_v_pixel[3].IN1
cmos_v_pixel[4] => cmos_v_pixel[4].IN1
cmos_v_pixel[5] => cmos_v_pixel[5].IN1
cmos_v_pixel[6] => cmos_v_pixel[6].IN1
cmos_v_pixel[7] => cmos_v_pixel[7].IN1
cmos_v_pixel[8] => cmos_v_pixel[8].IN1
cmos_v_pixel[9] => cmos_v_pixel[9].IN1
cmos_v_pixel[10] => cmos_v_pixel[10].IN1
cmos_v_pixel[11] => cmos_v_pixel[11].IN1
cmos_v_pixel[12] => cmos_v_pixel[12].IN1
total_h_pixel[0] => total_h_pixel[0].IN1
total_h_pixel[1] => total_h_pixel[1].IN1
total_h_pixel[2] => total_h_pixel[2].IN1
total_h_pixel[3] => total_h_pixel[3].IN1
total_h_pixel[4] => total_h_pixel[4].IN1
total_h_pixel[5] => total_h_pixel[5].IN1
total_h_pixel[6] => total_h_pixel[6].IN1
total_h_pixel[7] => total_h_pixel[7].IN1
total_h_pixel[8] => total_h_pixel[8].IN1
total_h_pixel[9] => total_h_pixel[9].IN1
total_h_pixel[10] => total_h_pixel[10].IN1
total_h_pixel[11] => total_h_pixel[11].IN1
total_h_pixel[12] => total_h_pixel[12].IN1
total_v_pixel[0] => total_v_pixel[0].IN1
total_v_pixel[1] => total_v_pixel[1].IN1
total_v_pixel[2] => total_v_pixel[2].IN1
total_v_pixel[3] => total_v_pixel[3].IN1
total_v_pixel[4] => total_v_pixel[4].IN1
total_v_pixel[5] => total_v_pixel[5].IN1
total_v_pixel[6] => total_v_pixel[6].IN1
total_v_pixel[7] => total_v_pixel[7].IN1
total_v_pixel[8] => total_v_pixel[8].IN1
total_v_pixel[9] => total_v_pixel[9].IN1
total_v_pixel[10] => total_v_pixel[10].IN1
total_v_pixel[11] => total_v_pixel[11].IN1
total_v_pixel[12] => total_v_pixel[12].IN1
capture_start => comb.IN0
cam_init_done <= i2c_ov5640_rgb565_cfg:u_i2c_cfg.init_done
cmos_frame_vsync <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_vsync
cmos_frame_href <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_href
cmos_frame_valid <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_valid
cmos_frame_data[0] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[1] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[2] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[3] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[4] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[5] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[6] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[7] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[8] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[9] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[10] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[11] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[12] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[13] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[14] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data
cmos_frame_data[15] <= OV5640_capture_data:u_cmos_capture_data.cmos_frame_data


|dual_ov5640_lcd|ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg
clk => i2c_data[0]~reg0.CLK
clk => i2c_data[1]~reg0.CLK
clk => i2c_data[2]~reg0.CLK
clk => i2c_data[3]~reg0.CLK
clk => i2c_data[4]~reg0.CLK
clk => i2c_data[5]~reg0.CLK
clk => i2c_data[6]~reg0.CLK
clk => i2c_data[7]~reg0.CLK
clk => i2c_data[8]~reg0.CLK
clk => i2c_data[9]~reg0.CLK
clk => i2c_data[10]~reg0.CLK
clk => i2c_data[11]~reg0.CLK
clk => i2c_data[12]~reg0.CLK
clk => i2c_data[13]~reg0.CLK
clk => i2c_data[14]~reg0.CLK
clk => i2c_data[15]~reg0.CLK
clk => i2c_data[16]~reg0.CLK
clk => i2c_data[17]~reg0.CLK
clk => i2c_data[18]~reg0.CLK
clk => i2c_data[19]~reg0.CLK
clk => i2c_data[20]~reg0.CLK
clk => i2c_data[21]~reg0.CLK
clk => i2c_data[22]~reg0.CLK
clk => i2c_data[23]~reg0.CLK
clk => init_done~reg0.CLK
clk => i2c_rh_wl~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => init_reg_cnt[0].CLK
clk => init_reg_cnt[1].CLK
clk => init_reg_cnt[2].CLK
clk => init_reg_cnt[3].CLK
clk => init_reg_cnt[4].CLK
clk => init_reg_cnt[5].CLK
clk => init_reg_cnt[6].CLK
clk => init_reg_cnt[7].CLK
clk => start_init_cnt[0].CLK
clk => start_init_cnt[1].CLK
clk => start_init_cnt[2].CLK
clk => start_init_cnt[3].CLK
clk => start_init_cnt[4].CLK
clk => start_init_cnt[5].CLK
clk => start_init_cnt[6].CLK
clk => start_init_cnt[7].CLK
clk => start_init_cnt[8].CLK
clk => start_init_cnt[9].CLK
clk => start_init_cnt[10].CLK
clk => start_init_cnt[11].CLK
clk => start_init_cnt[12].CLK
rst_n => i2c_data[0]~reg0.ACLR
rst_n => i2c_data[1]~reg0.ACLR
rst_n => i2c_data[2]~reg0.ACLR
rst_n => i2c_data[3]~reg0.ACLR
rst_n => i2c_data[4]~reg0.ACLR
rst_n => i2c_data[5]~reg0.ACLR
rst_n => i2c_data[6]~reg0.ACLR
rst_n => i2c_data[7]~reg0.ACLR
rst_n => i2c_data[8]~reg0.ACLR
rst_n => i2c_data[9]~reg0.ACLR
rst_n => i2c_data[10]~reg0.ACLR
rst_n => i2c_data[11]~reg0.ACLR
rst_n => i2c_data[12]~reg0.ACLR
rst_n => i2c_data[13]~reg0.ACLR
rst_n => i2c_data[14]~reg0.ACLR
rst_n => i2c_data[15]~reg0.ACLR
rst_n => i2c_data[16]~reg0.ACLR
rst_n => i2c_data[17]~reg0.ACLR
rst_n => i2c_data[18]~reg0.ACLR
rst_n => i2c_data[19]~reg0.ACLR
rst_n => i2c_data[20]~reg0.ACLR
rst_n => i2c_data[21]~reg0.ACLR
rst_n => i2c_data[22]~reg0.ACLR
rst_n => i2c_data[23]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => i2c_rh_wl~reg0.PRESET
rst_n => init_done~reg0.ACLR
rst_n => start_init_cnt[0].ACLR
rst_n => start_init_cnt[1].ACLR
rst_n => start_init_cnt[2].ACLR
rst_n => start_init_cnt[3].ACLR
rst_n => start_init_cnt[4].ACLR
rst_n => start_init_cnt[5].ACLR
rst_n => start_init_cnt[6].ACLR
rst_n => start_init_cnt[7].ACLR
rst_n => start_init_cnt[8].ACLR
rst_n => start_init_cnt[9].ACLR
rst_n => start_init_cnt[10].ACLR
rst_n => start_init_cnt[11].ACLR
rst_n => start_init_cnt[12].ACLR
rst_n => init_reg_cnt[0].ACLR
rst_n => init_reg_cnt[1].ACLR
rst_n => init_reg_cnt[2].ACLR
rst_n => init_reg_cnt[3].ACLR
rst_n => init_reg_cnt[4].ACLR
rst_n => init_reg_cnt[5].ACLR
rst_n => init_reg_cnt[6].ACLR
rst_n => init_reg_cnt[7].ACLR
i2c_data_r[0] => ~NO_FANOUT~
i2c_data_r[1] => ~NO_FANOUT~
i2c_data_r[2] => ~NO_FANOUT~
i2c_data_r[3] => ~NO_FANOUT~
i2c_data_r[4] => ~NO_FANOUT~
i2c_data_r[5] => ~NO_FANOUT~
i2c_data_r[6] => ~NO_FANOUT~
i2c_data_r[7] => ~NO_FANOUT~
i2c_done => always2.IN1
i2c_done => always4.IN1
cmos_h_pixel[0] => Mux7.IN249
cmos_h_pixel[1] => Mux6.IN249
cmos_h_pixel[2] => Mux5.IN249
cmos_h_pixel[3] => Mux4.IN250
cmos_h_pixel[4] => Mux3.IN250
cmos_h_pixel[5] => Mux2.IN252
cmos_h_pixel[6] => Mux1.IN252
cmos_h_pixel[7] => Mux0.IN252
cmos_h_pixel[8] => Mux7.IN248
cmos_h_pixel[9] => Mux6.IN248
cmos_h_pixel[10] => Mux5.IN248
cmos_h_pixel[11] => Mux4.IN249
cmos_h_pixel[12] => ~NO_FANOUT~
cmos_v_pixel[0] => Mux7.IN251
cmos_v_pixel[1] => Mux6.IN251
cmos_v_pixel[2] => Mux5.IN251
cmos_v_pixel[3] => Mux4.IN251
cmos_v_pixel[4] => Mux3.IN251
cmos_v_pixel[5] => Mux2.IN253
cmos_v_pixel[6] => Mux1.IN253
cmos_v_pixel[7] => Mux0.IN253
cmos_v_pixel[8] => Mux7.IN250
cmos_v_pixel[9] => Mux6.IN250
cmos_v_pixel[10] => Mux5.IN250
cmos_v_pixel[11] => ~NO_FANOUT~
cmos_v_pixel[12] => ~NO_FANOUT~
total_h_pixel[0] => Mux7.IN253
total_h_pixel[1] => Mux6.IN253
total_h_pixel[2] => Mux5.IN253
total_h_pixel[3] => Mux4.IN253
total_h_pixel[4] => Mux3.IN253
total_h_pixel[5] => Mux2.IN254
total_h_pixel[6] => Mux1.IN254
total_h_pixel[7] => Mux0.IN254
total_h_pixel[8] => Mux7.IN252
total_h_pixel[9] => Mux6.IN252
total_h_pixel[10] => Mux5.IN252
total_h_pixel[11] => Mux4.IN252
total_h_pixel[12] => Mux3.IN252
total_v_pixel[0] => Mux7.IN255
total_v_pixel[1] => Mux6.IN255
total_v_pixel[2] => Mux5.IN255
total_v_pixel[3] => Mux4.IN255
total_v_pixel[4] => Mux3.IN255
total_v_pixel[5] => Mux2.IN255
total_v_pixel[6] => Mux1.IN255
total_v_pixel[7] => Mux0.IN255
total_v_pixel[8] => Mux7.IN254
total_v_pixel[9] => Mux6.IN254
total_v_pixel[10] => Mux5.IN254
total_v_pixel[11] => Mux4.IN254
total_v_pixel[12] => Mux3.IN254
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] <= i2c_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[1] <= i2c_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[2] <= i2c_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[3] <= i2c_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[4] <= i2c_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[5] <= i2c_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[6] <= i2c_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[7] <= i2c_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[8] <= i2c_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[9] <= i2c_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[10] <= i2c_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[11] <= i2c_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[12] <= i2c_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[13] <= i2c_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[14] <= i2c_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[15] <= i2c_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[16] <= i2c_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[17] <= i2c_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[18] <= i2c_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[19] <= i2c_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[20] <= i2c_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[21] <= i2c_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[22] <= i2c_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[23] <= i2c_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rh_wl <= i2c_rh_wl~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.PRESET
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data
rst_n => byte_flag.ACLR
rst_n => cam_data_d0[0].ACLR
rst_n => cam_data_d0[1].ACLR
rst_n => cam_data_d0[2].ACLR
rst_n => cam_data_d0[3].ACLR
rst_n => cam_data_d0[4].ACLR
rst_n => cam_data_d0[5].ACLR
rst_n => cam_data_d0[6].ACLR
rst_n => cam_data_d0[7].ACLR
rst_n => cmos_data_t[0].ACLR
rst_n => cmos_data_t[1].ACLR
rst_n => cmos_data_t[2].ACLR
rst_n => cmos_data_t[3].ACLR
rst_n => cmos_data_t[4].ACLR
rst_n => cmos_data_t[5].ACLR
rst_n => cmos_data_t[6].ACLR
rst_n => cmos_data_t[7].ACLR
rst_n => cmos_data_t[8].ACLR
rst_n => cmos_data_t[9].ACLR
rst_n => cmos_data_t[10].ACLR
rst_n => cmos_data_t[11].ACLR
rst_n => cmos_data_t[12].ACLR
rst_n => cmos_data_t[13].ACLR
rst_n => cmos_data_t[14].ACLR
rst_n => cmos_data_t[15].ACLR
rst_n => cam_href_d1.ACLR
rst_n => cam_href_d0.ACLR
rst_n => cam_vsync_d1.ACLR
rst_n => cam_vsync_d0.ACLR
rst_n => cmos_ps_cnt[0].ACLR
rst_n => cmos_ps_cnt[1].ACLR
rst_n => cmos_ps_cnt[2].ACLR
rst_n => cmos_ps_cnt[3].ACLR
rst_n => byte_flag_d0.ACLR
rst_n => frame_val_flag.ACLR
cam_pclk => byte_flag_d0.CLK
cam_pclk => byte_flag.CLK
cam_pclk => cam_data_d0[0].CLK
cam_pclk => cam_data_d0[1].CLK
cam_pclk => cam_data_d0[2].CLK
cam_pclk => cam_data_d0[3].CLK
cam_pclk => cam_data_d0[4].CLK
cam_pclk => cam_data_d0[5].CLK
cam_pclk => cam_data_d0[6].CLK
cam_pclk => cam_data_d0[7].CLK
cam_pclk => cmos_data_t[0].CLK
cam_pclk => cmos_data_t[1].CLK
cam_pclk => cmos_data_t[2].CLK
cam_pclk => cmos_data_t[3].CLK
cam_pclk => cmos_data_t[4].CLK
cam_pclk => cmos_data_t[5].CLK
cam_pclk => cmos_data_t[6].CLK
cam_pclk => cmos_data_t[7].CLK
cam_pclk => cmos_data_t[8].CLK
cam_pclk => cmos_data_t[9].CLK
cam_pclk => cmos_data_t[10].CLK
cam_pclk => cmos_data_t[11].CLK
cam_pclk => cmos_data_t[12].CLK
cam_pclk => cmos_data_t[13].CLK
cam_pclk => cmos_data_t[14].CLK
cam_pclk => cmos_data_t[15].CLK
cam_pclk => frame_val_flag.CLK
cam_pclk => cmos_ps_cnt[0].CLK
cam_pclk => cmos_ps_cnt[1].CLK
cam_pclk => cmos_ps_cnt[2].CLK
cam_pclk => cmos_ps_cnt[3].CLK
cam_pclk => cam_href_d1.CLK
cam_pclk => cam_href_d0.CLK
cam_pclk => cam_vsync_d1.CLK
cam_pclk => cam_vsync_d0.CLK
cam_vsync => cam_vsync_d0.DATAIN
cam_href => byte_flag.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_href_d0.DATAIN
cam_href => cmos_data_t[15].ENA
cam_href => cmos_data_t[14].ENA
cam_href => cmos_data_t[13].ENA
cam_href => cmos_data_t[12].ENA
cam_href => cmos_data_t[11].ENA
cam_href => cmos_data_t[10].ENA
cam_href => cmos_data_t[9].ENA
cam_href => cmos_data_t[8].ENA
cam_href => cmos_data_t[7].ENA
cam_href => cmos_data_t[6].ENA
cam_href => cmos_data_t[5].ENA
cam_href => cmos_data_t[4].ENA
cam_href => cmos_data_t[3].ENA
cam_href => cmos_data_t[2].ENA
cam_href => cmos_data_t[1].ENA
cam_href => cmos_data_t[0].ENA
cam_data[0] => cmos_data_t.DATAB
cam_data[0] => cam_data_d0.DATAB
cam_data[1] => cmos_data_t.DATAB
cam_data[1] => cam_data_d0.DATAB
cam_data[2] => cmos_data_t.DATAB
cam_data[2] => cam_data_d0.DATAB
cam_data[3] => cmos_data_t.DATAB
cam_data[3] => cam_data_d0.DATAB
cam_data[4] => cmos_data_t.DATAB
cam_data[4] => cam_data_d0.DATAB
cam_data[5] => cmos_data_t.DATAB
cam_data[5] => cam_data_d0.DATAB
cam_data[6] => cmos_data_t.DATAB
cam_data[6] => cam_data_d0.DATAB
cam_data[7] => cmos_data_t.DATAB
cam_data[7] => cam_data_d0.DATAB
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_valid <= cmos_frame_valid.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[8] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[9] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[10] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[11] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[12] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[13] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[14] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[15] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top
ref_clk => ref_clk.IN2
out_clk => sdram_clk.DATAIN
rst_n => rst_n.IN2
wr_clk0 => wr_clk0.IN1
wr_clk1 => wr_clk1.IN1
wr_en0 => wr_en0.IN1
wr_en1 => wr_en1.IN1
wr_data0[0] => wr_data0[0].IN1
wr_data0[1] => wr_data0[1].IN1
wr_data0[2] => wr_data0[2].IN1
wr_data0[3] => wr_data0[3].IN1
wr_data0[4] => wr_data0[4].IN1
wr_data0[5] => wr_data0[5].IN1
wr_data0[6] => wr_data0[6].IN1
wr_data0[7] => wr_data0[7].IN1
wr_data0[8] => wr_data0[8].IN1
wr_data0[9] => wr_data0[9].IN1
wr_data0[10] => wr_data0[10].IN1
wr_data0[11] => wr_data0[11].IN1
wr_data0[12] => wr_data0[12].IN1
wr_data0[13] => wr_data0[13].IN1
wr_data0[14] => wr_data0[14].IN1
wr_data0[15] => wr_data0[15].IN1
wr_data1[0] => wr_data1[0].IN1
wr_data1[1] => wr_data1[1].IN1
wr_data1[2] => wr_data1[2].IN1
wr_data1[3] => wr_data1[3].IN1
wr_data1[4] => wr_data1[4].IN1
wr_data1[5] => wr_data1[5].IN1
wr_data1[6] => wr_data1[6].IN1
wr_data1[7] => wr_data1[7].IN1
wr_data1[8] => wr_data1[8].IN1
wr_data1[9] => wr_data1[9].IN1
wr_data1[10] => wr_data1[10].IN1
wr_data1[11] => wr_data1[11].IN1
wr_data1[12] => wr_data1[12].IN1
wr_data1[13] => wr_data1[13].IN1
wr_data1[14] => wr_data1[14].IN1
wr_data1[15] => wr_data1[15].IN1
wr_min_addr[0] => wr_min_addr[0].IN1
wr_min_addr[1] => wr_min_addr[1].IN1
wr_min_addr[2] => wr_min_addr[2].IN1
wr_min_addr[3] => wr_min_addr[3].IN1
wr_min_addr[4] => wr_min_addr[4].IN1
wr_min_addr[5] => wr_min_addr[5].IN1
wr_min_addr[6] => wr_min_addr[6].IN1
wr_min_addr[7] => wr_min_addr[7].IN1
wr_min_addr[8] => wr_min_addr[8].IN1
wr_min_addr[9] => wr_min_addr[9].IN1
wr_min_addr[10] => wr_min_addr[10].IN1
wr_min_addr[11] => wr_min_addr[11].IN1
wr_min_addr[12] => wr_min_addr[12].IN1
wr_min_addr[13] => wr_min_addr[13].IN1
wr_min_addr[14] => wr_min_addr[14].IN1
wr_min_addr[15] => wr_min_addr[15].IN1
wr_min_addr[16] => wr_min_addr[16].IN1
wr_min_addr[17] => wr_min_addr[17].IN1
wr_min_addr[18] => wr_min_addr[18].IN1
wr_min_addr[19] => wr_min_addr[19].IN1
wr_min_addr[20] => wr_min_addr[20].IN1
wr_min_addr[21] => wr_min_addr[21].IN1
wr_min_addr[22] => wr_min_addr[22].IN1
wr_min_addr[23] => wr_min_addr[23].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
wr_max_addr[22] => wr_max_addr[22].IN1
wr_max_addr[23] => wr_max_addr[23].IN1
wr_len[0] => wr_len[0].IN2
wr_len[1] => wr_len[1].IN2
wr_len[2] => wr_len[2].IN2
wr_len[3] => wr_len[3].IN2
wr_len[4] => wr_len[4].IN2
wr_len[5] => wr_len[5].IN2
wr_len[6] => wr_len[6].IN2
wr_len[7] => wr_len[7].IN2
wr_len[8] => wr_len[8].IN2
wr_len[9] => wr_len[9].IN2
wr_load => wr_load.IN1
rd_h_pixel[0] => rd_h_pixel[0].IN1
rd_h_pixel[1] => rd_h_pixel[1].IN1
rd_h_pixel[2] => rd_h_pixel[2].IN1
rd_h_pixel[3] => rd_h_pixel[3].IN1
rd_h_pixel[4] => rd_h_pixel[4].IN1
rd_h_pixel[5] => rd_h_pixel[5].IN1
rd_h_pixel[6] => rd_h_pixel[6].IN1
rd_h_pixel[7] => rd_h_pixel[7].IN1
rd_h_pixel[8] => rd_h_pixel[8].IN1
rd_h_pixel[9] => rd_h_pixel[9].IN1
rd_h_pixel[10] => rd_h_pixel[10].IN1
rd_h_pixel[11] => rd_h_pixel[11].IN1
rd_h_pixel[12] => rd_h_pixel[12].IN1
rd_clk => rd_clk.IN1
rd_en => rd_en.IN1
rd_min_addr[0] => rd_min_addr[0].IN1
rd_min_addr[1] => rd_min_addr[1].IN1
rd_min_addr[2] => rd_min_addr[2].IN1
rd_min_addr[3] => rd_min_addr[3].IN1
rd_min_addr[4] => rd_min_addr[4].IN1
rd_min_addr[5] => rd_min_addr[5].IN1
rd_min_addr[6] => rd_min_addr[6].IN1
rd_min_addr[7] => rd_min_addr[7].IN1
rd_min_addr[8] => rd_min_addr[8].IN1
rd_min_addr[9] => rd_min_addr[9].IN1
rd_min_addr[10] => rd_min_addr[10].IN1
rd_min_addr[11] => rd_min_addr[11].IN1
rd_min_addr[12] => rd_min_addr[12].IN1
rd_min_addr[13] => rd_min_addr[13].IN1
rd_min_addr[14] => rd_min_addr[14].IN1
rd_min_addr[15] => rd_min_addr[15].IN1
rd_min_addr[16] => rd_min_addr[16].IN1
rd_min_addr[17] => rd_min_addr[17].IN1
rd_min_addr[18] => rd_min_addr[18].IN1
rd_min_addr[19] => rd_min_addr[19].IN1
rd_min_addr[20] => rd_min_addr[20].IN1
rd_min_addr[21] => rd_min_addr[21].IN1
rd_min_addr[22] => rd_min_addr[22].IN1
rd_min_addr[23] => rd_min_addr[23].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
rd_max_addr[22] => rd_max_addr[22].IN1
rd_max_addr[23] => rd_max_addr[23].IN1
rd_len[0] => rd_len[0].IN2
rd_len[1] => rd_len[1].IN2
rd_len[2] => rd_len[2].IN2
rd_len[3] => rd_len[3].IN2
rd_len[4] => rd_len[4].IN2
rd_len[5] => rd_len[5].IN2
rd_len[6] => rd_len[6].IN2
rd_len[7] => rd_len[7].IN2
rd_len[8] => rd_len[8].IN2
rd_len[9] => rd_len[9].IN2
rd_load => rd_load.IN1
sdram_read_valid => sdram_read_valid.IN1
sdram_pingpang_en => sdram_pingpang_en.IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= out_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_controller:u_sdram_controller.sdram_cke
sdram_cs_n <= sdram_controller:u_sdram_controller.sdram_cs_n
sdram_ras_n <= sdram_controller:u_sdram_controller.sdram_ras_n
sdram_cas_n <= sdram_controller:u_sdram_controller.sdram_cas_n
sdram_we_n <= sdram_controller:u_sdram_controller.sdram_we_n
sdram_ba[0] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_ba[1] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_addr[0] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[1] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[2] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[3] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[4] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[5] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[6] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[7] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[8] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[9] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[10] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[11] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[12] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_data[0] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[1] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[2] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[3] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[4] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[5] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[6] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[7] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[8] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[9] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[10] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[11] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[12] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[13] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[14] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[15] <> sdram_controller:u_sdram_controller.sdram_data
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
rd_data[0] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[1] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[2] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[3] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[4] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[5] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[6] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[7] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[8] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[9] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[10] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[11] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[12] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[13] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[14] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data
rd_data[15] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rd_data


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl
clk_ref => clk_ref.IN4
rst_n => sdram_rd_addr[0]~reg0.ALOAD
rst_n => sdram_rd_addr[1]~reg0.ALOAD
rst_n => sdram_rd_addr[2]~reg0.ALOAD
rst_n => sdram_rd_addr[3]~reg0.ALOAD
rst_n => sdram_rd_addr[4]~reg0.ALOAD
rst_n => sdram_rd_addr[5]~reg0.ALOAD
rst_n => sdram_rd_addr[6]~reg0.ALOAD
rst_n => sdram_rd_addr[7]~reg0.ALOAD
rst_n => sdram_rd_addr[8]~reg0.ALOAD
rst_n => sdram_rd_addr[9]~reg0.ALOAD
rst_n => sdram_rd_addr[10]~reg0.ALOAD
rst_n => sdram_rd_addr[11]~reg0.ALOAD
rst_n => sdram_rd_addr[12]~reg0.ALOAD
rst_n => sdram_rd_addr[13]~reg0.ALOAD
rst_n => sdram_rd_addr[14]~reg0.ALOAD
rst_n => sdram_rd_addr[15]~reg0.ALOAD
rst_n => sdram_rd_addr[16]~reg0.ALOAD
rst_n => sdram_rd_addr[17]~reg0.ALOAD
rst_n => sdram_rd_addr[18]~reg0.ALOAD
rst_n => sdram_rd_addr[19]~reg0.ALOAD
rst_n => sdram_rd_addr[20]~reg0.ALOAD
rst_n => sdram_rd_addr[21]~reg0.ALOAD
rst_n => sdram_rd_addr[22]~reg0.ALOAD
rst_n => sdram_rd_addr[23]~reg0.ALOAD
rst_n => rd_fifo_flag.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => wr_fifo_flag.ACLR
rst_n => sdram_wr_addr[0]~reg0.ALOAD
rst_n => sdram_wr_addr[1]~reg0.ALOAD
rst_n => sdram_wr_addr[2]~reg0.ALOAD
rst_n => sdram_wr_addr[3]~reg0.ALOAD
rst_n => sdram_wr_addr[4]~reg0.ALOAD
rst_n => sdram_wr_addr[5]~reg0.ALOAD
rst_n => sdram_wr_addr[6]~reg0.ALOAD
rst_n => sdram_wr_addr[7]~reg0.ALOAD
rst_n => sdram_wr_addr[8]~reg0.ALOAD
rst_n => sdram_wr_addr[9]~reg0.ALOAD
rst_n => sdram_wr_addr[10]~reg0.ALOAD
rst_n => sdram_wr_addr[11]~reg0.ALOAD
rst_n => sdram_wr_addr[12]~reg0.ALOAD
rst_n => sdram_wr_addr[13]~reg0.ALOAD
rst_n => sdram_wr_addr[14]~reg0.ALOAD
rst_n => sdram_wr_addr[15]~reg0.ALOAD
rst_n => sdram_wr_addr[16]~reg0.ALOAD
rst_n => sdram_wr_addr[17]~reg0.ALOAD
rst_n => sdram_wr_addr[18]~reg0.ALOAD
rst_n => sdram_wr_addr[19]~reg0.ALOAD
rst_n => sdram_wr_addr[20]~reg0.ALOAD
rst_n => sdram_wr_addr[21]~reg0.ALOAD
rst_n => sdram_wr_addr[22]~reg0.ALOAD
rst_n => sdram_wr_addr[23]~reg0.ALOAD
rst_n => sdram_wr_req~reg0.ACLR
rst_n => rd_cnt[0].ACLR
rst_n => rd_cnt[1].ACLR
rst_n => rd_cnt[2].ACLR
rst_n => rd_cnt[3].ACLR
rst_n => rd_cnt[4].ACLR
rst_n => rd_cnt[5].ACLR
rst_n => rd_cnt[6].ACLR
rst_n => rd_cnt[7].ACLR
rst_n => rd_cnt[8].ACLR
rst_n => rd_cnt[9].ACLR
rst_n => rd_cnt[10].ACLR
rst_n => rd_cnt[11].ACLR
rst_n => rd_cnt[12].ACLR
rst_n => wr_ack_r2.ACLR
rst_n => wr_ack_r1.ACLR
rst_n => rd_ack_r2.ACLR
rst_n => rd_ack_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => sw_bank_en0.ACLR
rst_n => rw_bank_flag0.ACLR
rst_n => sdram_wr_addr0[0].ACLR
rst_n => sdram_wr_addr0[1].ACLR
rst_n => sdram_wr_addr0[2].ACLR
rst_n => sdram_wr_addr0[3].ACLR
rst_n => sdram_wr_addr0[4].ACLR
rst_n => sdram_wr_addr0[5].ACLR
rst_n => sdram_wr_addr0[6].ACLR
rst_n => sdram_wr_addr0[7].ACLR
rst_n => sdram_wr_addr0[8].ACLR
rst_n => sdram_wr_addr0[9].ACLR
rst_n => sdram_wr_addr0[10].ACLR
rst_n => sdram_wr_addr0[11].ACLR
rst_n => sdram_wr_addr0[12].ACLR
rst_n => sdram_wr_addr0[13].ACLR
rst_n => sdram_wr_addr0[14].ACLR
rst_n => sdram_wr_addr0[15].ACLR
rst_n => sdram_wr_addr0[16].ACLR
rst_n => sdram_wr_addr0[17].ACLR
rst_n => sdram_wr_addr0[18].ACLR
rst_n => sdram_wr_addr0[19].ACLR
rst_n => sdram_wr_addr0[20].ACLR
rst_n => sdram_wr_addr0[21].ACLR
rst_n => sdram_wr_addr0[22].ACLR
rst_n => sdram_wr_addr0[23].ACLR
rst_n => sw_bank_en1.ACLR
rst_n => rw_bank_flag1.ACLR
rst_n => sdram_wr_addr1[0].ACLR
rst_n => sdram_wr_addr1[1].ACLR
rst_n => sdram_wr_addr1[2].ACLR
rst_n => sdram_wr_addr1[3].ACLR
rst_n => sdram_wr_addr1[4].ACLR
rst_n => sdram_wr_addr1[5].ACLR
rst_n => sdram_wr_addr1[6].ACLR
rst_n => sdram_wr_addr1[7].ACLR
rst_n => sdram_wr_addr1[8].ACLR
rst_n => sdram_wr_addr1[9].ACLR
rst_n => sdram_wr_addr1[10].ACLR
rst_n => sdram_wr_addr1[11].ACLR
rst_n => sdram_wr_addr1[12].ACLR
rst_n => sdram_wr_addr1[13].ACLR
rst_n => sdram_wr_addr1[14].ACLR
rst_n => sdram_wr_addr1[15].ACLR
rst_n => sdram_wr_addr1[16].ACLR
rst_n => sdram_wr_addr1[17].ACLR
rst_n => sdram_wr_addr1[18].ACLR
rst_n => sdram_wr_addr1[19].ACLR
rst_n => sdram_wr_addr1[20].ACLR
rst_n => sdram_wr_addr1[21].ACLR
rst_n => sdram_wr_addr1[22].ACLR
rst_n => sdram_wr_addr1[23].ACLR
rst_n => sdram_rd_addr0[0].ACLR
rst_n => sdram_rd_addr0[1].ACLR
rst_n => sdram_rd_addr0[2].ACLR
rst_n => sdram_rd_addr0[3].ACLR
rst_n => sdram_rd_addr0[4].ACLR
rst_n => sdram_rd_addr0[5].ACLR
rst_n => sdram_rd_addr0[6].ACLR
rst_n => sdram_rd_addr0[7].ACLR
rst_n => sdram_rd_addr0[8].ACLR
rst_n => sdram_rd_addr0[9].ACLR
rst_n => sdram_rd_addr0[10].ACLR
rst_n => sdram_rd_addr0[11].ACLR
rst_n => sdram_rd_addr0[12].ACLR
rst_n => sdram_rd_addr0[13].ACLR
rst_n => sdram_rd_addr0[14].ACLR
rst_n => sdram_rd_addr0[15].ACLR
rst_n => sdram_rd_addr0[16].ACLR
rst_n => sdram_rd_addr0[17].ACLR
rst_n => sdram_rd_addr0[18].ACLR
rst_n => sdram_rd_addr0[19].ACLR
rst_n => sdram_rd_addr0[20].ACLR
rst_n => sdram_rd_addr0[21].ACLR
rst_n => sdram_rd_addr0[22].ACLR
rst_n => sdram_rd_addr0[23].ACLR
rst_n => sdram_rd_addr1[0].ACLR
rst_n => sdram_rd_addr1[1].ACLR
rst_n => sdram_rd_addr1[2].ACLR
rst_n => sdram_rd_addr1[3].ACLR
rst_n => sdram_rd_addr1[4].ACLR
rst_n => sdram_rd_addr1[5].ACLR
rst_n => sdram_rd_addr1[6].ACLR
rst_n => sdram_rd_addr1[7].ACLR
rst_n => sdram_rd_addr1[8].ACLR
rst_n => sdram_rd_addr1[9].ACLR
rst_n => sdram_rd_addr1[10].ACLR
rst_n => sdram_rd_addr1[11].ACLR
rst_n => sdram_rd_addr1[12].ACLR
rst_n => sdram_rd_addr1[13].ACLR
rst_n => sdram_rd_addr1[14].ACLR
rst_n => sdram_rd_addr1[15].ACLR
rst_n => sdram_rd_addr1[16].ACLR
rst_n => sdram_rd_addr1[17].ACLR
rst_n => sdram_rd_addr1[18].ACLR
rst_n => sdram_rd_addr1[19].ACLR
rst_n => sdram_rd_addr1[20].ACLR
rst_n => sdram_rd_addr1[21].ACLR
rst_n => sdram_rd_addr1[22].ACLR
rst_n => sdram_rd_addr1[23].ACLR
rst_n => state~7.DATAIN
rst_n => comb.IN1
rst_n => comb.IN1
rst_n => comb.IN1
rst_n => comb.IN1
clk_write0 => clk_write0.IN1
wrf_wrreq0 => wrf_wrreq0.IN1
wrf_din0[0] => wrf_din0[0].IN1
wrf_din0[1] => wrf_din0[1].IN1
wrf_din0[2] => wrf_din0[2].IN1
wrf_din0[3] => wrf_din0[3].IN1
wrf_din0[4] => wrf_din0[4].IN1
wrf_din0[5] => wrf_din0[5].IN1
wrf_din0[6] => wrf_din0[6].IN1
wrf_din0[7] => wrf_din0[7].IN1
wrf_din0[8] => wrf_din0[8].IN1
wrf_din0[9] => wrf_din0[9].IN1
wrf_din0[10] => wrf_din0[10].IN1
wrf_din0[11] => wrf_din0[11].IN1
wrf_din0[12] => wrf_din0[12].IN1
wrf_din0[13] => wrf_din0[13].IN1
wrf_din0[14] => wrf_din0[14].IN1
wrf_din0[15] => wrf_din0[15].IN1
wr_min_addr[0] => sdram_wr_addr0.DATAA
wr_min_addr[0] => sdram_wr_addr0.DATAB
wr_min_addr[0] => sdram_wr_addr0.DATAB
wr_min_addr[1] => sdram_wr_addr0.DATAA
wr_min_addr[1] => sdram_wr_addr0.DATAB
wr_min_addr[1] => sdram_wr_addr0.DATAB
wr_min_addr[2] => sdram_wr_addr0.DATAA
wr_min_addr[2] => sdram_wr_addr0.DATAB
wr_min_addr[2] => sdram_wr_addr0.DATAB
wr_min_addr[3] => sdram_wr_addr0.DATAA
wr_min_addr[3] => sdram_wr_addr0.DATAB
wr_min_addr[3] => sdram_wr_addr0.DATAB
wr_min_addr[4] => sdram_wr_addr0.DATAA
wr_min_addr[4] => sdram_wr_addr0.DATAB
wr_min_addr[4] => sdram_wr_addr0.DATAB
wr_min_addr[5] => sdram_wr_addr0.DATAA
wr_min_addr[5] => sdram_wr_addr0.DATAB
wr_min_addr[5] => sdram_wr_addr0.DATAB
wr_min_addr[6] => sdram_wr_addr0.DATAA
wr_min_addr[6] => sdram_wr_addr0.DATAB
wr_min_addr[6] => sdram_wr_addr0.DATAB
wr_min_addr[7] => sdram_wr_addr0.DATAA
wr_min_addr[7] => sdram_wr_addr0.DATAB
wr_min_addr[7] => sdram_wr_addr0.DATAB
wr_min_addr[8] => sdram_wr_addr0.DATAA
wr_min_addr[8] => sdram_wr_addr0.DATAB
wr_min_addr[8] => sdram_wr_addr0.DATAB
wr_min_addr[9] => sdram_wr_addr0.DATAA
wr_min_addr[9] => sdram_wr_addr0.DATAB
wr_min_addr[9] => sdram_wr_addr0.DATAB
wr_min_addr[10] => sdram_wr_addr0.DATAA
wr_min_addr[10] => sdram_wr_addr0.DATAB
wr_min_addr[10] => sdram_wr_addr0.DATAB
wr_min_addr[11] => sdram_wr_addr0.DATAA
wr_min_addr[11] => sdram_wr_addr0.DATAB
wr_min_addr[11] => sdram_wr_addr0.DATAB
wr_min_addr[12] => sdram_wr_addr0.DATAA
wr_min_addr[12] => sdram_wr_addr0.DATAB
wr_min_addr[12] => sdram_wr_addr0.DATAB
wr_min_addr[13] => sdram_wr_addr0.DATAA
wr_min_addr[13] => sdram_wr_addr0.DATAB
wr_min_addr[13] => sdram_wr_addr0.DATAB
wr_min_addr[14] => sdram_wr_addr0.DATAA
wr_min_addr[14] => sdram_wr_addr0.DATAB
wr_min_addr[14] => sdram_wr_addr0.DATAB
wr_min_addr[15] => sdram_wr_addr0.DATAA
wr_min_addr[15] => sdram_wr_addr0.DATAB
wr_min_addr[15] => sdram_wr_addr0.DATAB
wr_min_addr[16] => sdram_wr_addr0.DATAA
wr_min_addr[16] => sdram_wr_addr0.DATAB
wr_min_addr[16] => sdram_wr_addr0.DATAB
wr_min_addr[17] => sdram_wr_addr0.DATAA
wr_min_addr[17] => sdram_wr_addr0.DATAB
wr_min_addr[17] => sdram_wr_addr0.DATAB
wr_min_addr[18] => sdram_wr_addr0.DATAA
wr_min_addr[18] => sdram_wr_addr0.DATAB
wr_min_addr[18] => sdram_wr_addr0.DATAB
wr_min_addr[19] => sdram_wr_addr0.DATAA
wr_min_addr[19] => sdram_wr_addr0.DATAB
wr_min_addr[19] => sdram_wr_addr0.DATAB
wr_min_addr[20] => sdram_wr_addr0.DATAA
wr_min_addr[20] => sdram_wr_addr0.DATAB
wr_min_addr[20] => sdram_wr_addr0.DATAB
wr_min_addr[21] => sdram_wr_addr0.DATAA
wr_min_addr[21] => sdram_wr_addr0.DATAB
wr_min_addr[21] => sdram_wr_addr0.DATAB
wr_min_addr[22] => sdram_wr_addr0.DATAA
wr_min_addr[22] => sdram_wr_addr0.DATAB
wr_min_addr[23] => sdram_wr_addr0.DATAA
wr_min_addr[23] => sdram_wr_addr0.DATAB
wr_max_addr[0] => Add3.IN48
wr_max_addr[0] => Add5.IN50
wr_max_addr[0] => sdram_wr_addr1.DATAA
wr_max_addr[0] => sdram_wr_addr1.DATAB
wr_max_addr[0] => sdram_wr_addr1.DATAB
wr_max_addr[1] => Add3.IN47
wr_max_addr[1] => Add5.IN49
wr_max_addr[1] => sdram_wr_addr1.DATAA
wr_max_addr[1] => sdram_wr_addr1.DATAB
wr_max_addr[1] => sdram_wr_addr1.DATAB
wr_max_addr[2] => Add3.IN46
wr_max_addr[2] => Add5.IN48
wr_max_addr[2] => sdram_wr_addr1.DATAA
wr_max_addr[2] => sdram_wr_addr1.DATAB
wr_max_addr[2] => sdram_wr_addr1.DATAB
wr_max_addr[3] => Add3.IN45
wr_max_addr[3] => Add5.IN47
wr_max_addr[3] => sdram_wr_addr1.DATAA
wr_max_addr[3] => sdram_wr_addr1.DATAB
wr_max_addr[3] => sdram_wr_addr1.DATAB
wr_max_addr[4] => Add3.IN44
wr_max_addr[4] => Add5.IN46
wr_max_addr[4] => sdram_wr_addr1.DATAA
wr_max_addr[4] => sdram_wr_addr1.DATAB
wr_max_addr[4] => sdram_wr_addr1.DATAB
wr_max_addr[5] => Add3.IN43
wr_max_addr[5] => Add5.IN45
wr_max_addr[5] => sdram_wr_addr1.DATAA
wr_max_addr[5] => sdram_wr_addr1.DATAB
wr_max_addr[5] => sdram_wr_addr1.DATAB
wr_max_addr[6] => Add3.IN42
wr_max_addr[6] => Add5.IN44
wr_max_addr[6] => sdram_wr_addr1.DATAA
wr_max_addr[6] => sdram_wr_addr1.DATAB
wr_max_addr[6] => sdram_wr_addr1.DATAB
wr_max_addr[7] => Add3.IN41
wr_max_addr[7] => Add5.IN43
wr_max_addr[7] => sdram_wr_addr1.DATAA
wr_max_addr[7] => sdram_wr_addr1.DATAB
wr_max_addr[7] => sdram_wr_addr1.DATAB
wr_max_addr[8] => Add3.IN40
wr_max_addr[8] => Add5.IN42
wr_max_addr[8] => sdram_wr_addr1.DATAA
wr_max_addr[8] => sdram_wr_addr1.DATAB
wr_max_addr[8] => sdram_wr_addr1.DATAB
wr_max_addr[9] => Add3.IN39
wr_max_addr[9] => Add5.IN41
wr_max_addr[9] => sdram_wr_addr1.DATAA
wr_max_addr[9] => sdram_wr_addr1.DATAB
wr_max_addr[9] => sdram_wr_addr1.DATAB
wr_max_addr[10] => Add3.IN38
wr_max_addr[10] => Add5.IN40
wr_max_addr[10] => sdram_wr_addr1.DATAA
wr_max_addr[10] => sdram_wr_addr1.DATAB
wr_max_addr[10] => sdram_wr_addr1.DATAB
wr_max_addr[11] => Add3.IN37
wr_max_addr[11] => Add5.IN39
wr_max_addr[11] => sdram_wr_addr1.DATAA
wr_max_addr[11] => sdram_wr_addr1.DATAB
wr_max_addr[11] => sdram_wr_addr1.DATAB
wr_max_addr[12] => Add3.IN36
wr_max_addr[12] => Add5.IN38
wr_max_addr[12] => sdram_wr_addr1.DATAA
wr_max_addr[12] => sdram_wr_addr1.DATAB
wr_max_addr[12] => sdram_wr_addr1.DATAB
wr_max_addr[13] => Add3.IN35
wr_max_addr[13] => Add5.IN37
wr_max_addr[13] => sdram_wr_addr1.DATAA
wr_max_addr[13] => sdram_wr_addr1.DATAB
wr_max_addr[13] => sdram_wr_addr1.DATAB
wr_max_addr[14] => Add3.IN34
wr_max_addr[14] => Add5.IN36
wr_max_addr[14] => sdram_wr_addr1.DATAA
wr_max_addr[14] => sdram_wr_addr1.DATAB
wr_max_addr[14] => sdram_wr_addr1.DATAB
wr_max_addr[15] => Add3.IN33
wr_max_addr[15] => Add5.IN35
wr_max_addr[15] => sdram_wr_addr1.DATAA
wr_max_addr[15] => sdram_wr_addr1.DATAB
wr_max_addr[15] => sdram_wr_addr1.DATAB
wr_max_addr[16] => Add3.IN32
wr_max_addr[16] => Add5.IN34
wr_max_addr[16] => sdram_wr_addr1.DATAA
wr_max_addr[16] => sdram_wr_addr1.DATAB
wr_max_addr[16] => sdram_wr_addr1.DATAB
wr_max_addr[17] => Add3.IN31
wr_max_addr[17] => Add5.IN33
wr_max_addr[17] => sdram_wr_addr1.DATAA
wr_max_addr[17] => sdram_wr_addr1.DATAB
wr_max_addr[17] => sdram_wr_addr1.DATAB
wr_max_addr[18] => Add3.IN30
wr_max_addr[18] => Add5.IN32
wr_max_addr[18] => sdram_wr_addr1.DATAA
wr_max_addr[18] => sdram_wr_addr1.DATAB
wr_max_addr[18] => sdram_wr_addr1.DATAB
wr_max_addr[19] => Add3.IN29
wr_max_addr[19] => Add5.IN31
wr_max_addr[19] => sdram_wr_addr1.DATAA
wr_max_addr[19] => sdram_wr_addr1.DATAB
wr_max_addr[19] => sdram_wr_addr1.DATAB
wr_max_addr[20] => Add3.IN28
wr_max_addr[20] => Add5.IN30
wr_max_addr[20] => sdram_wr_addr1.DATAA
wr_max_addr[20] => sdram_wr_addr1.DATAB
wr_max_addr[20] => sdram_wr_addr1.DATAB
wr_max_addr[21] => Add3.IN27
wr_max_addr[21] => Add5.IN29
wr_max_addr[21] => sdram_wr_addr1.DATAA
wr_max_addr[21] => sdram_wr_addr1.DATAB
wr_max_addr[21] => sdram_wr_addr1.DATAB
wr_max_addr[22] => Add3.IN26
wr_max_addr[22] => Add5.IN28
wr_max_addr[22] => sdram_wr_addr1.DATAA
wr_max_addr[22] => sdram_wr_addr1.DATAB
wr_max_addr[23] => Add3.IN25
wr_max_addr[23] => Add5.IN27
wr_max_addr[23] => sdram_wr_addr1.DATAA
wr_max_addr[23] => sdram_wr_addr1.DATAB
wr_length[0] => Add4.IN24
wr_length[0] => Add6.IN24
wr_length[0] => LessThan11.IN11
wr_length[0] => LessThan12.IN11
wr_length[0] => Add3.IN24
wr_length[0] => Add5.IN26
wr_length[1] => Add4.IN23
wr_length[1] => Add6.IN23
wr_length[1] => LessThan11.IN10
wr_length[1] => LessThan12.IN10
wr_length[1] => Add3.IN23
wr_length[1] => Add5.IN25
wr_length[2] => Add4.IN22
wr_length[2] => Add6.IN22
wr_length[2] => LessThan11.IN9
wr_length[2] => LessThan12.IN9
wr_length[2] => Add3.IN22
wr_length[2] => Add5.IN24
wr_length[3] => Add4.IN21
wr_length[3] => Add6.IN21
wr_length[3] => LessThan11.IN8
wr_length[3] => LessThan12.IN8
wr_length[3] => Add3.IN21
wr_length[3] => Add5.IN23
wr_length[4] => Add4.IN20
wr_length[4] => Add6.IN20
wr_length[4] => LessThan11.IN7
wr_length[4] => LessThan12.IN7
wr_length[4] => Add3.IN20
wr_length[4] => Add5.IN22
wr_length[5] => Add4.IN19
wr_length[5] => Add6.IN19
wr_length[5] => LessThan11.IN6
wr_length[5] => LessThan12.IN6
wr_length[5] => Add3.IN19
wr_length[5] => Add5.IN21
wr_length[6] => Add4.IN18
wr_length[6] => Add6.IN18
wr_length[6] => LessThan11.IN5
wr_length[6] => LessThan12.IN5
wr_length[6] => Add3.IN18
wr_length[6] => Add5.IN20
wr_length[7] => Add4.IN17
wr_length[7] => Add6.IN17
wr_length[7] => LessThan11.IN4
wr_length[7] => LessThan12.IN4
wr_length[7] => Add3.IN17
wr_length[7] => Add5.IN19
wr_length[8] => Add4.IN16
wr_length[8] => Add6.IN16
wr_length[8] => LessThan11.IN3
wr_length[8] => LessThan12.IN3
wr_length[8] => Add3.IN16
wr_length[8] => Add5.IN18
wr_length[9] => Add4.IN15
wr_length[9] => Add6.IN15
wr_length[9] => LessThan11.IN2
wr_length[9] => LessThan12.IN2
wr_length[9] => Add3.IN15
wr_length[9] => Add5.IN17
wr_load => wr_load_r1.DATAIN
rd_h_pixel[0] => Add0.IN26
rd_h_pixel[0] => Add1.IN26
rd_h_pixel[0] => LessThan2.IN13
rd_h_pixel[1] => Add0.IN25
rd_h_pixel[1] => Add1.IN25
rd_h_pixel[1] => LessThan2.IN12
rd_h_pixel[2] => Add0.IN24
rd_h_pixel[2] => Add1.IN24
rd_h_pixel[2] => LessThan2.IN11
rd_h_pixel[3] => Add0.IN23
rd_h_pixel[3] => Add1.IN23
rd_h_pixel[3] => LessThan2.IN10
rd_h_pixel[4] => Add0.IN22
rd_h_pixel[4] => Add1.IN22
rd_h_pixel[4] => LessThan2.IN9
rd_h_pixel[5] => Add0.IN21
rd_h_pixel[5] => Add1.IN21
rd_h_pixel[5] => LessThan2.IN8
rd_h_pixel[6] => Add0.IN20
rd_h_pixel[6] => Add1.IN20
rd_h_pixel[6] => LessThan2.IN7
rd_h_pixel[7] => Add0.IN19
rd_h_pixel[7] => Add1.IN19
rd_h_pixel[7] => LessThan2.IN6
rd_h_pixel[8] => Add0.IN18
rd_h_pixel[8] => Add1.IN18
rd_h_pixel[8] => LessThan2.IN5
rd_h_pixel[9] => Add0.IN17
rd_h_pixel[9] => Add1.IN17
rd_h_pixel[9] => LessThan2.IN4
rd_h_pixel[10] => Add0.IN16
rd_h_pixel[10] => Add1.IN16
rd_h_pixel[10] => LessThan2.IN3
rd_h_pixel[11] => Add0.IN15
rd_h_pixel[11] => Add1.IN15
rd_h_pixel[11] => LessThan2.IN2
rd_h_pixel[12] => Add0.IN14
rd_h_pixel[12] => Add1.IN14
rd_h_pixel[12] => LessThan2.IN1
clk_write1 => clk_write1.IN1
wrf_wrreq1 => wrf_wrreq1.IN1
wrf_din1[0] => wrf_din1[0].IN1
wrf_din1[1] => wrf_din1[1].IN1
wrf_din1[2] => wrf_din1[2].IN1
wrf_din1[3] => wrf_din1[3].IN1
wrf_din1[4] => wrf_din1[4].IN1
wrf_din1[5] => wrf_din1[5].IN1
wrf_din1[6] => wrf_din1[6].IN1
wrf_din1[7] => wrf_din1[7].IN1
wrf_din1[8] => wrf_din1[8].IN1
wrf_din1[9] => wrf_din1[9].IN1
wrf_din1[10] => wrf_din1[10].IN1
wrf_din1[11] => wrf_din1[11].IN1
wrf_din1[12] => wrf_din1[12].IN1
wrf_din1[13] => wrf_din1[13].IN1
wrf_din1[14] => wrf_din1[14].IN1
wrf_din1[15] => wrf_din1[15].IN1
clk_read => clk_read.IN2
rdf_rdreq => rdf_rdreq1.DATAB
rdf_rdreq => rdf_rdreq0.DATAA
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rdf_rdreq => rd_cnt.OUTPUTSELECT
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_min_addr[0] => sdram_rd_addr0.DATAA
rd_min_addr[0] => sdram_rd_addr0.DATAA
rd_min_addr[0] => sdram_rd_addr0.DATAB
rd_min_addr[1] => sdram_rd_addr0.DATAA
rd_min_addr[1] => sdram_rd_addr0.DATAA
rd_min_addr[1] => sdram_rd_addr0.DATAB
rd_min_addr[2] => sdram_rd_addr0.DATAA
rd_min_addr[2] => sdram_rd_addr0.DATAA
rd_min_addr[2] => sdram_rd_addr0.DATAB
rd_min_addr[3] => sdram_rd_addr0.DATAA
rd_min_addr[3] => sdram_rd_addr0.DATAA
rd_min_addr[3] => sdram_rd_addr0.DATAB
rd_min_addr[4] => sdram_rd_addr0.DATAA
rd_min_addr[4] => sdram_rd_addr0.DATAA
rd_min_addr[4] => sdram_rd_addr0.DATAB
rd_min_addr[5] => sdram_rd_addr0.DATAA
rd_min_addr[5] => sdram_rd_addr0.DATAA
rd_min_addr[5] => sdram_rd_addr0.DATAB
rd_min_addr[6] => sdram_rd_addr0.DATAA
rd_min_addr[6] => sdram_rd_addr0.DATAA
rd_min_addr[6] => sdram_rd_addr0.DATAB
rd_min_addr[7] => sdram_rd_addr0.DATAA
rd_min_addr[7] => sdram_rd_addr0.DATAA
rd_min_addr[7] => sdram_rd_addr0.DATAB
rd_min_addr[8] => sdram_rd_addr0.DATAA
rd_min_addr[8] => sdram_rd_addr0.DATAA
rd_min_addr[8] => sdram_rd_addr0.DATAB
rd_min_addr[9] => sdram_rd_addr0.DATAA
rd_min_addr[9] => sdram_rd_addr0.DATAA
rd_min_addr[9] => sdram_rd_addr0.DATAB
rd_min_addr[10] => sdram_rd_addr0.DATAA
rd_min_addr[10] => sdram_rd_addr0.DATAA
rd_min_addr[10] => sdram_rd_addr0.DATAB
rd_min_addr[11] => sdram_rd_addr0.DATAA
rd_min_addr[11] => sdram_rd_addr0.DATAA
rd_min_addr[11] => sdram_rd_addr0.DATAB
rd_min_addr[12] => sdram_rd_addr0.DATAA
rd_min_addr[12] => sdram_rd_addr0.DATAA
rd_min_addr[12] => sdram_rd_addr0.DATAB
rd_min_addr[13] => sdram_rd_addr0.DATAA
rd_min_addr[13] => sdram_rd_addr0.DATAA
rd_min_addr[13] => sdram_rd_addr0.DATAB
rd_min_addr[14] => sdram_rd_addr0.DATAA
rd_min_addr[14] => sdram_rd_addr0.DATAA
rd_min_addr[14] => sdram_rd_addr0.DATAB
rd_min_addr[15] => sdram_rd_addr0.DATAA
rd_min_addr[15] => sdram_rd_addr0.DATAA
rd_min_addr[15] => sdram_rd_addr0.DATAB
rd_min_addr[16] => sdram_rd_addr0.DATAA
rd_min_addr[16] => sdram_rd_addr0.DATAA
rd_min_addr[16] => sdram_rd_addr0.DATAB
rd_min_addr[17] => sdram_rd_addr0.DATAA
rd_min_addr[17] => sdram_rd_addr0.DATAA
rd_min_addr[17] => sdram_rd_addr0.DATAB
rd_min_addr[18] => sdram_rd_addr0.DATAA
rd_min_addr[18] => sdram_rd_addr0.DATAA
rd_min_addr[18] => sdram_rd_addr0.DATAB
rd_min_addr[19] => sdram_rd_addr0.DATAA
rd_min_addr[19] => sdram_rd_addr0.DATAA
rd_min_addr[19] => sdram_rd_addr0.DATAB
rd_min_addr[20] => sdram_rd_addr0.DATAA
rd_min_addr[20] => sdram_rd_addr0.DATAA
rd_min_addr[20] => sdram_rd_addr0.DATAB
rd_min_addr[21] => sdram_rd_addr0.DATAA
rd_min_addr[21] => sdram_rd_addr0.DATAA
rd_min_addr[21] => sdram_rd_addr0.DATAB
rd_min_addr[22] => sdram_rd_addr0.DATAA
rd_min_addr[22] => sdram_rd_addr0.DATAB
rd_min_addr[23] => sdram_rd_addr0.DATAA
rd_min_addr[23] => sdram_rd_addr0.DATAB
rd_max_addr[0] => Add7.IN48
rd_max_addr[0] => sdram_rd_addr1.DATAA
rd_max_addr[0] => Add9.IN50
rd_max_addr[0] => sdram_rd_addr1.DATAA
rd_max_addr[0] => sdram_rd_addr1.DATAB
rd_max_addr[1] => Add7.IN47
rd_max_addr[1] => sdram_rd_addr1.DATAA
rd_max_addr[1] => Add9.IN49
rd_max_addr[1] => sdram_rd_addr1.DATAA
rd_max_addr[1] => sdram_rd_addr1.DATAB
rd_max_addr[2] => Add7.IN46
rd_max_addr[2] => sdram_rd_addr1.DATAA
rd_max_addr[2] => Add9.IN48
rd_max_addr[2] => sdram_rd_addr1.DATAA
rd_max_addr[2] => sdram_rd_addr1.DATAB
rd_max_addr[3] => Add7.IN45
rd_max_addr[3] => sdram_rd_addr1.DATAA
rd_max_addr[3] => Add9.IN47
rd_max_addr[3] => sdram_rd_addr1.DATAA
rd_max_addr[3] => sdram_rd_addr1.DATAB
rd_max_addr[4] => Add7.IN44
rd_max_addr[4] => sdram_rd_addr1.DATAA
rd_max_addr[4] => Add9.IN46
rd_max_addr[4] => sdram_rd_addr1.DATAA
rd_max_addr[4] => sdram_rd_addr1.DATAB
rd_max_addr[5] => Add7.IN43
rd_max_addr[5] => sdram_rd_addr1.DATAA
rd_max_addr[5] => Add9.IN45
rd_max_addr[5] => sdram_rd_addr1.DATAA
rd_max_addr[5] => sdram_rd_addr1.DATAB
rd_max_addr[6] => Add7.IN42
rd_max_addr[6] => sdram_rd_addr1.DATAA
rd_max_addr[6] => Add9.IN44
rd_max_addr[6] => sdram_rd_addr1.DATAA
rd_max_addr[6] => sdram_rd_addr1.DATAB
rd_max_addr[7] => Add7.IN41
rd_max_addr[7] => sdram_rd_addr1.DATAA
rd_max_addr[7] => Add9.IN43
rd_max_addr[7] => sdram_rd_addr1.DATAA
rd_max_addr[7] => sdram_rd_addr1.DATAB
rd_max_addr[8] => Add7.IN40
rd_max_addr[8] => sdram_rd_addr1.DATAA
rd_max_addr[8] => Add9.IN42
rd_max_addr[8] => sdram_rd_addr1.DATAA
rd_max_addr[8] => sdram_rd_addr1.DATAB
rd_max_addr[9] => Add7.IN39
rd_max_addr[9] => sdram_rd_addr1.DATAA
rd_max_addr[9] => Add9.IN41
rd_max_addr[9] => sdram_rd_addr1.DATAA
rd_max_addr[9] => sdram_rd_addr1.DATAB
rd_max_addr[10] => Add7.IN38
rd_max_addr[10] => sdram_rd_addr1.DATAA
rd_max_addr[10] => Add9.IN40
rd_max_addr[10] => sdram_rd_addr1.DATAA
rd_max_addr[10] => sdram_rd_addr1.DATAB
rd_max_addr[11] => Add7.IN37
rd_max_addr[11] => sdram_rd_addr1.DATAA
rd_max_addr[11] => Add9.IN39
rd_max_addr[11] => sdram_rd_addr1.DATAA
rd_max_addr[11] => sdram_rd_addr1.DATAB
rd_max_addr[12] => Add7.IN36
rd_max_addr[12] => sdram_rd_addr1.DATAA
rd_max_addr[12] => Add9.IN38
rd_max_addr[12] => sdram_rd_addr1.DATAA
rd_max_addr[12] => sdram_rd_addr1.DATAB
rd_max_addr[13] => Add7.IN35
rd_max_addr[13] => sdram_rd_addr1.DATAA
rd_max_addr[13] => Add9.IN37
rd_max_addr[13] => sdram_rd_addr1.DATAA
rd_max_addr[13] => sdram_rd_addr1.DATAB
rd_max_addr[14] => Add7.IN34
rd_max_addr[14] => sdram_rd_addr1.DATAA
rd_max_addr[14] => Add9.IN36
rd_max_addr[14] => sdram_rd_addr1.DATAA
rd_max_addr[14] => sdram_rd_addr1.DATAB
rd_max_addr[15] => Add7.IN33
rd_max_addr[15] => sdram_rd_addr1.DATAA
rd_max_addr[15] => Add9.IN35
rd_max_addr[15] => sdram_rd_addr1.DATAA
rd_max_addr[15] => sdram_rd_addr1.DATAB
rd_max_addr[16] => Add7.IN32
rd_max_addr[16] => sdram_rd_addr1.DATAA
rd_max_addr[16] => Add9.IN34
rd_max_addr[16] => sdram_rd_addr1.DATAA
rd_max_addr[16] => sdram_rd_addr1.DATAB
rd_max_addr[17] => Add7.IN31
rd_max_addr[17] => sdram_rd_addr1.DATAA
rd_max_addr[17] => Add9.IN33
rd_max_addr[17] => sdram_rd_addr1.DATAA
rd_max_addr[17] => sdram_rd_addr1.DATAB
rd_max_addr[18] => Add7.IN30
rd_max_addr[18] => sdram_rd_addr1.DATAA
rd_max_addr[18] => Add9.IN32
rd_max_addr[18] => sdram_rd_addr1.DATAA
rd_max_addr[18] => sdram_rd_addr1.DATAB
rd_max_addr[19] => Add7.IN29
rd_max_addr[19] => sdram_rd_addr1.DATAA
rd_max_addr[19] => Add9.IN31
rd_max_addr[19] => sdram_rd_addr1.DATAA
rd_max_addr[19] => sdram_rd_addr1.DATAB
rd_max_addr[20] => Add7.IN28
rd_max_addr[20] => sdram_rd_addr1.DATAA
rd_max_addr[20] => Add9.IN30
rd_max_addr[20] => sdram_rd_addr1.DATAA
rd_max_addr[20] => sdram_rd_addr1.DATAB
rd_max_addr[21] => Add7.IN27
rd_max_addr[21] => sdram_rd_addr1.DATAA
rd_max_addr[21] => Add9.IN29
rd_max_addr[21] => sdram_rd_addr1.DATAA
rd_max_addr[21] => sdram_rd_addr1.DATAB
rd_max_addr[22] => Add7.IN26
rd_max_addr[22] => Add9.IN28
rd_max_addr[22] => sdram_rd_addr1.DATAA
rd_max_addr[22] => sdram_rd_addr1.DATAB
rd_max_addr[23] => Add7.IN25
rd_max_addr[23] => Add9.IN27
rd_max_addr[23] => sdram_rd_addr1.DATAA
rd_max_addr[23] => sdram_rd_addr1.DATAB
rd_length[0] => Add8.IN24
rd_length[0] => Add10.IN24
rd_length[0] => LessThan13.IN11
rd_length[0] => LessThan14.IN11
rd_length[0] => Add7.IN24
rd_length[0] => Add9.IN26
rd_length[1] => Add8.IN23
rd_length[1] => Add10.IN23
rd_length[1] => LessThan13.IN10
rd_length[1] => LessThan14.IN10
rd_length[1] => Add7.IN23
rd_length[1] => Add9.IN25
rd_length[2] => Add8.IN22
rd_length[2] => Add10.IN22
rd_length[2] => LessThan13.IN9
rd_length[2] => LessThan14.IN9
rd_length[2] => Add7.IN22
rd_length[2] => Add9.IN24
rd_length[3] => Add8.IN21
rd_length[3] => Add10.IN21
rd_length[3] => LessThan13.IN8
rd_length[3] => LessThan14.IN8
rd_length[3] => Add7.IN21
rd_length[3] => Add9.IN23
rd_length[4] => Add8.IN20
rd_length[4] => Add10.IN20
rd_length[4] => LessThan13.IN7
rd_length[4] => LessThan14.IN7
rd_length[4] => Add7.IN20
rd_length[4] => Add9.IN22
rd_length[5] => Add8.IN19
rd_length[5] => Add10.IN19
rd_length[5] => LessThan13.IN6
rd_length[5] => LessThan14.IN6
rd_length[5] => Add7.IN19
rd_length[5] => Add9.IN21
rd_length[6] => Add8.IN18
rd_length[6] => Add10.IN18
rd_length[6] => LessThan13.IN5
rd_length[6] => LessThan14.IN5
rd_length[6] => Add7.IN18
rd_length[6] => Add9.IN20
rd_length[7] => Add8.IN17
rd_length[7] => Add10.IN17
rd_length[7] => LessThan13.IN4
rd_length[7] => LessThan14.IN4
rd_length[7] => Add7.IN17
rd_length[7] => Add9.IN19
rd_length[8] => Add8.IN16
rd_length[8] => Add10.IN16
rd_length[8] => LessThan13.IN3
rd_length[8] => LessThan14.IN3
rd_length[8] => Add7.IN16
rd_length[8] => Add9.IN18
rd_length[9] => Add8.IN15
rd_length[9] => Add10.IN15
rd_length[9] => LessThan13.IN2
rd_length[9] => LessThan14.IN2
rd_length[9] => Add7.IN15
rd_length[9] => Add9.IN17
rd_load => rd_load_r1.DATAIN
sdram_read_valid => ~NO_FANOUT~
sdram_init_done => state.OUTPUTSELECT
sdram_init_done => state.OUTPUTSELECT
sdram_init_done => state.OUTPUTSELECT
sdram_init_done => state.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr0.OUTPUTSELECT
sdram_pingpang_en => rw_bank_flag0.OUTPUTSELECT
sdram_pingpang_en => sw_bank_en0.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr1.OUTPUTSELECT
sdram_pingpang_en => rw_bank_flag1.OUTPUTSELECT
sdram_pingpang_en => sw_bank_en1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr0.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr1.OUTPUTSELECT
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack0.DATAA
sdram_wr_ack => sdram_wr_ack1.DATAB
sdram_wr_ack => wr_ack_r1.DATAIN
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[0] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[1] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[2] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[3] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[4] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[5] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[6] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[7] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[8] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[9] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[10] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[11] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[12] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[13] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[14] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[15] <= sdram_din.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack0.DATAA
sdram_rd_ack => sdram_rd_ack1.DATAB
sdram_rd_ack => rd_ack_r1.DATAIN
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dout[0] => sdram_dout0.DATAA
sdram_dout[0] => sdram_dout1.DATAB
sdram_dout[1] => sdram_dout0.DATAA
sdram_dout[1] => sdram_dout1.DATAB
sdram_dout[2] => sdram_dout0.DATAA
sdram_dout[2] => sdram_dout1.DATAB
sdram_dout[3] => sdram_dout0.DATAA
sdram_dout[3] => sdram_dout1.DATAB
sdram_dout[4] => sdram_dout0.DATAA
sdram_dout[4] => sdram_dout1.DATAB
sdram_dout[5] => sdram_dout0.DATAA
sdram_dout[5] => sdram_dout1.DATAB
sdram_dout[6] => sdram_dout0.DATAA
sdram_dout[6] => sdram_dout1.DATAB
sdram_dout[7] => sdram_dout0.DATAA
sdram_dout[7] => sdram_dout1.DATAB
sdram_dout[8] => sdram_dout0.DATAA
sdram_dout[8] => sdram_dout1.DATAB
sdram_dout[9] => sdram_dout0.DATAA
sdram_dout[9] => sdram_dout1.DATAB
sdram_dout[10] => sdram_dout0.DATAA
sdram_dout[10] => sdram_dout1.DATAB
sdram_dout[11] => sdram_dout0.DATAA
sdram_dout[11] => sdram_dout1.DATAB
sdram_dout[12] => sdram_dout0.DATAA
sdram_dout[12] => sdram_dout1.DATAB
sdram_dout[13] => sdram_dout0.DATAA
sdram_dout[13] => sdram_dout1.DATAB
sdram_dout[14] => sdram_dout0.DATAA
sdram_dout[14] => sdram_dout1.DATAB
sdram_dout[15] => sdram_dout0.DATAA
sdram_dout[15] => sdram_dout1.DATAB


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component
data[0] => dcfifo_0ol1:auto_generated.data[0]
data[1] => dcfifo_0ol1:auto_generated.data[1]
data[2] => dcfifo_0ol1:auto_generated.data[2]
data[3] => dcfifo_0ol1:auto_generated.data[3]
data[4] => dcfifo_0ol1:auto_generated.data[4]
data[5] => dcfifo_0ol1:auto_generated.data[5]
data[6] => dcfifo_0ol1:auto_generated.data[6]
data[7] => dcfifo_0ol1:auto_generated.data[7]
data[8] => dcfifo_0ol1:auto_generated.data[8]
data[9] => dcfifo_0ol1:auto_generated.data[9]
data[10] => dcfifo_0ol1:auto_generated.data[10]
data[11] => dcfifo_0ol1:auto_generated.data[11]
data[12] => dcfifo_0ol1:auto_generated.data[12]
data[13] => dcfifo_0ol1:auto_generated.data[13]
data[14] => dcfifo_0ol1:auto_generated.data[14]
data[15] => dcfifo_0ol1:auto_generated.data[15]
q[0] <= dcfifo_0ol1:auto_generated.q[0]
q[1] <= dcfifo_0ol1:auto_generated.q[1]
q[2] <= dcfifo_0ol1:auto_generated.q[2]
q[3] <= dcfifo_0ol1:auto_generated.q[3]
q[4] <= dcfifo_0ol1:auto_generated.q[4]
q[5] <= dcfifo_0ol1:auto_generated.q[5]
q[6] <= dcfifo_0ol1:auto_generated.q[6]
q[7] <= dcfifo_0ol1:auto_generated.q[7]
q[8] <= dcfifo_0ol1:auto_generated.q[8]
q[9] <= dcfifo_0ol1:auto_generated.q[9]
q[10] <= dcfifo_0ol1:auto_generated.q[10]
q[11] <= dcfifo_0ol1:auto_generated.q[11]
q[12] <= dcfifo_0ol1:auto_generated.q[12]
q[13] <= dcfifo_0ol1:auto_generated.q[13]
q[14] <= dcfifo_0ol1:auto_generated.q[14]
q[15] <= dcfifo_0ol1:auto_generated.q[15]
rdclk => dcfifo_0ol1:auto_generated.rdclk
rdreq => dcfifo_0ol1:auto_generated.rdreq
wrclk => dcfifo_0ol1:auto_generated.wrclk
wrreq => dcfifo_0ol1:auto_generated.wrreq
aclr => dcfifo_0ol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_0ol1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_0ol1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_0ol1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_0ol1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_0ol1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_0ol1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_0ol1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_0ol1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_0ol1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_0ol1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_0ol1:auto_generated.rdusedw[10]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_gm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gm31:fifo_ram.data_a[0]
data[1] => altsyncram_gm31:fifo_ram.data_a[1]
data[2] => altsyncram_gm31:fifo_ram.data_a[2]
data[3] => altsyncram_gm31:fifo_ram.data_a[3]
data[4] => altsyncram_gm31:fifo_ram.data_a[4]
data[5] => altsyncram_gm31:fifo_ram.data_a[5]
data[6] => altsyncram_gm31:fifo_ram.data_a[6]
data[7] => altsyncram_gm31:fifo_ram.data_a[7]
data[8] => altsyncram_gm31:fifo_ram.data_a[8]
data[9] => altsyncram_gm31:fifo_ram.data_a[9]
data[10] => altsyncram_gm31:fifo_ram.data_a[10]
data[11] => altsyncram_gm31:fifo_ram.data_a[11]
data[12] => altsyncram_gm31:fifo_ram.data_a[12]
data[13] => altsyncram_gm31:fifo_ram.data_a[13]
data[14] => altsyncram_gm31:fifo_ram.data_a[14]
data[15] => altsyncram_gm31:fifo_ram.data_a[15]
q[0] <= altsyncram_gm31:fifo_ram.q_b[0]
q[1] <= altsyncram_gm31:fifo_ram.q_b[1]
q[2] <= altsyncram_gm31:fifo_ram.q_b[2]
q[3] <= altsyncram_gm31:fifo_ram.q_b[3]
q[4] <= altsyncram_gm31:fifo_ram.q_b[4]
q[5] <= altsyncram_gm31:fifo_ram.q_b[5]
q[6] <= altsyncram_gm31:fifo_ram.q_b[6]
q[7] <= altsyncram_gm31:fifo_ram.q_b[7]
q[8] <= altsyncram_gm31:fifo_ram.q_b[8]
q[9] <= altsyncram_gm31:fifo_ram.q_b[9]
q[10] <= altsyncram_gm31:fifo_ram.q_b[10]
q[11] <= altsyncram_gm31:fifo_ram.q_b[11]
q[12] <= altsyncram_gm31:fifo_ram.q_b[12]
q[13] <= altsyncram_gm31:fifo_ram.q_b[13]
q[14] <= altsyncram_gm31:fifo_ram.q_b[14]
q[15] <= altsyncram_gm31:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_gm31:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_2e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_gm31:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => counter3a11.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter3a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[10] => ram_block9a10.PORTAADDR10
address_a[10] => ram_block9a11.PORTAADDR10
address_a[10] => ram_block9a12.PORTAADDR10
address_a[10] => ram_block9a13.PORTAADDR10
address_a[10] => ram_block9a14.PORTAADDR10
address_a[10] => ram_block9a15.PORTAADDR10
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[10] => ram_block9a10.PORTBADDR10
address_b[10] => ram_block9a11.PORTBADDR10
address_b[10] => ram_block9a12.PORTBADDR10
address_b[10] => ram_block9a13.PORTBADDR10
address_b[10] => ram_block9a14.PORTBADDR10
address_b[10] => ram_block9a15.PORTBADDR10
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp
clock => dffpipe_te9:dffpipe10.clock
clrn => dffpipe_te9:dffpipe10.clrn
d[0] => dffpipe_te9:dffpipe10.d[0]
d[1] => dffpipe_te9:dffpipe10.d[1]
d[2] => dffpipe_te9:dffpipe10.d[2]
d[3] => dffpipe_te9:dffpipe10.d[3]
d[4] => dffpipe_te9:dffpipe10.d[4]
d[5] => dffpipe_te9:dffpipe10.d[5]
d[6] => dffpipe_te9:dffpipe10.d[6]
d[7] => dffpipe_te9:dffpipe10.d[7]
d[8] => dffpipe_te9:dffpipe10.d[8]
d[9] => dffpipe_te9:dffpipe10.d[9]
d[10] => dffpipe_te9:dffpipe10.d[10]
d[11] => dffpipe_te9:dffpipe10.d[11]
q[0] <= dffpipe_te9:dffpipe10.q[0]
q[1] <= dffpipe_te9:dffpipe10.q[1]
q[2] <= dffpipe_te9:dffpipe10.q[2]
q[3] <= dffpipe_te9:dffpipe10.q[3]
q[4] <= dffpipe_te9:dffpipe10.q[4]
q[5] <= dffpipe_te9:dffpipe10.q[5]
q[6] <= dffpipe_te9:dffpipe10.q[6]
q[7] <= dffpipe_te9:dffpipe10.q[7]
q[8] <= dffpipe_te9:dffpipe10.q[8]
q[9] <= dffpipe_te9:dffpipe10.q[9]
q[10] <= dffpipe_te9:dffpipe10.q[10]
q[11] <= dffpipe_te9:dffpipe10.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
d[11] => dffe11a[11].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe11.clock
clrn => dffpipe_re9:dffpipe11.clrn
d[0] => dffpipe_re9:dffpipe11.d[0]
d[1] => dffpipe_re9:dffpipe11.d[1]
d[2] => dffpipe_re9:dffpipe11.d[2]
d[3] => dffpipe_re9:dffpipe11.d[3]
d[4] => dffpipe_re9:dffpipe11.d[4]
d[5] => dffpipe_re9:dffpipe11.d[5]
d[6] => dffpipe_re9:dffpipe11.d[6]
d[7] => dffpipe_re9:dffpipe11.d[7]
d[8] => dffpipe_re9:dffpipe11.d[8]
d[9] => dffpipe_re9:dffpipe11.d[9]
d[10] => dffpipe_re9:dffpipe11.d[10]
d[11] => dffpipe_re9:dffpipe11.d[11]
q[0] <= dffpipe_re9:dffpipe11.q[0]
q[1] <= dffpipe_re9:dffpipe11.q[1]
q[2] <= dffpipe_re9:dffpipe11.q[2]
q[3] <= dffpipe_re9:dffpipe11.q[3]
q[4] <= dffpipe_re9:dffpipe11.q[4]
q[5] <= dffpipe_re9:dffpipe11.q[5]
q[6] <= dffpipe_re9:dffpipe11.q[6]
q[7] <= dffpipe_re9:dffpipe11.q[7]
q[8] <= dffpipe_re9:dffpipe11.q[8]
q[9] <= dffpipe_re9:dffpipe11.q[9]
q[10] <= dffpipe_re9:dffpipe11.q[10]
q[11] <= dffpipe_re9:dffpipe11.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe11
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component
data[0] => dcfifo_0ol1:auto_generated.data[0]
data[1] => dcfifo_0ol1:auto_generated.data[1]
data[2] => dcfifo_0ol1:auto_generated.data[2]
data[3] => dcfifo_0ol1:auto_generated.data[3]
data[4] => dcfifo_0ol1:auto_generated.data[4]
data[5] => dcfifo_0ol1:auto_generated.data[5]
data[6] => dcfifo_0ol1:auto_generated.data[6]
data[7] => dcfifo_0ol1:auto_generated.data[7]
data[8] => dcfifo_0ol1:auto_generated.data[8]
data[9] => dcfifo_0ol1:auto_generated.data[9]
data[10] => dcfifo_0ol1:auto_generated.data[10]
data[11] => dcfifo_0ol1:auto_generated.data[11]
data[12] => dcfifo_0ol1:auto_generated.data[12]
data[13] => dcfifo_0ol1:auto_generated.data[13]
data[14] => dcfifo_0ol1:auto_generated.data[14]
data[15] => dcfifo_0ol1:auto_generated.data[15]
q[0] <= dcfifo_0ol1:auto_generated.q[0]
q[1] <= dcfifo_0ol1:auto_generated.q[1]
q[2] <= dcfifo_0ol1:auto_generated.q[2]
q[3] <= dcfifo_0ol1:auto_generated.q[3]
q[4] <= dcfifo_0ol1:auto_generated.q[4]
q[5] <= dcfifo_0ol1:auto_generated.q[5]
q[6] <= dcfifo_0ol1:auto_generated.q[6]
q[7] <= dcfifo_0ol1:auto_generated.q[7]
q[8] <= dcfifo_0ol1:auto_generated.q[8]
q[9] <= dcfifo_0ol1:auto_generated.q[9]
q[10] <= dcfifo_0ol1:auto_generated.q[10]
q[11] <= dcfifo_0ol1:auto_generated.q[11]
q[12] <= dcfifo_0ol1:auto_generated.q[12]
q[13] <= dcfifo_0ol1:auto_generated.q[13]
q[14] <= dcfifo_0ol1:auto_generated.q[14]
q[15] <= dcfifo_0ol1:auto_generated.q[15]
rdclk => dcfifo_0ol1:auto_generated.rdclk
rdreq => dcfifo_0ol1:auto_generated.rdreq
wrclk => dcfifo_0ol1:auto_generated.wrclk
wrreq => dcfifo_0ol1:auto_generated.wrreq
aclr => dcfifo_0ol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_0ol1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_0ol1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_0ol1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_0ol1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_0ol1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_0ol1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_0ol1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_0ol1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_0ol1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_0ol1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_0ol1:auto_generated.rdusedw[10]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_gm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gm31:fifo_ram.data_a[0]
data[1] => altsyncram_gm31:fifo_ram.data_a[1]
data[2] => altsyncram_gm31:fifo_ram.data_a[2]
data[3] => altsyncram_gm31:fifo_ram.data_a[3]
data[4] => altsyncram_gm31:fifo_ram.data_a[4]
data[5] => altsyncram_gm31:fifo_ram.data_a[5]
data[6] => altsyncram_gm31:fifo_ram.data_a[6]
data[7] => altsyncram_gm31:fifo_ram.data_a[7]
data[8] => altsyncram_gm31:fifo_ram.data_a[8]
data[9] => altsyncram_gm31:fifo_ram.data_a[9]
data[10] => altsyncram_gm31:fifo_ram.data_a[10]
data[11] => altsyncram_gm31:fifo_ram.data_a[11]
data[12] => altsyncram_gm31:fifo_ram.data_a[12]
data[13] => altsyncram_gm31:fifo_ram.data_a[13]
data[14] => altsyncram_gm31:fifo_ram.data_a[14]
data[15] => altsyncram_gm31:fifo_ram.data_a[15]
q[0] <= altsyncram_gm31:fifo_ram.q_b[0]
q[1] <= altsyncram_gm31:fifo_ram.q_b[1]
q[2] <= altsyncram_gm31:fifo_ram.q_b[2]
q[3] <= altsyncram_gm31:fifo_ram.q_b[3]
q[4] <= altsyncram_gm31:fifo_ram.q_b[4]
q[5] <= altsyncram_gm31:fifo_ram.q_b[5]
q[6] <= altsyncram_gm31:fifo_ram.q_b[6]
q[7] <= altsyncram_gm31:fifo_ram.q_b[7]
q[8] <= altsyncram_gm31:fifo_ram.q_b[8]
q[9] <= altsyncram_gm31:fifo_ram.q_b[9]
q[10] <= altsyncram_gm31:fifo_ram.q_b[10]
q[11] <= altsyncram_gm31:fifo_ram.q_b[11]
q[12] <= altsyncram_gm31:fifo_ram.q_b[12]
q[13] <= altsyncram_gm31:fifo_ram.q_b[13]
q[14] <= altsyncram_gm31:fifo_ram.q_b[14]
q[15] <= altsyncram_gm31:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_gm31:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_2e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_gm31:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => counter3a11.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter3a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[10] => ram_block9a10.PORTAADDR10
address_a[10] => ram_block9a11.PORTAADDR10
address_a[10] => ram_block9a12.PORTAADDR10
address_a[10] => ram_block9a13.PORTAADDR10
address_a[10] => ram_block9a14.PORTAADDR10
address_a[10] => ram_block9a15.PORTAADDR10
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[10] => ram_block9a10.PORTBADDR10
address_b[10] => ram_block9a11.PORTBADDR10
address_b[10] => ram_block9a12.PORTBADDR10
address_b[10] => ram_block9a13.PORTBADDR10
address_b[10] => ram_block9a14.PORTBADDR10
address_b[10] => ram_block9a15.PORTBADDR10
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp
clock => dffpipe_te9:dffpipe10.clock
clrn => dffpipe_te9:dffpipe10.clrn
d[0] => dffpipe_te9:dffpipe10.d[0]
d[1] => dffpipe_te9:dffpipe10.d[1]
d[2] => dffpipe_te9:dffpipe10.d[2]
d[3] => dffpipe_te9:dffpipe10.d[3]
d[4] => dffpipe_te9:dffpipe10.d[4]
d[5] => dffpipe_te9:dffpipe10.d[5]
d[6] => dffpipe_te9:dffpipe10.d[6]
d[7] => dffpipe_te9:dffpipe10.d[7]
d[8] => dffpipe_te9:dffpipe10.d[8]
d[9] => dffpipe_te9:dffpipe10.d[9]
d[10] => dffpipe_te9:dffpipe10.d[10]
d[11] => dffpipe_te9:dffpipe10.d[11]
q[0] <= dffpipe_te9:dffpipe10.q[0]
q[1] <= dffpipe_te9:dffpipe10.q[1]
q[2] <= dffpipe_te9:dffpipe10.q[2]
q[3] <= dffpipe_te9:dffpipe10.q[3]
q[4] <= dffpipe_te9:dffpipe10.q[4]
q[5] <= dffpipe_te9:dffpipe10.q[5]
q[6] <= dffpipe_te9:dffpipe10.q[6]
q[7] <= dffpipe_te9:dffpipe10.q[7]
q[8] <= dffpipe_te9:dffpipe10.q[8]
q[9] <= dffpipe_te9:dffpipe10.q[9]
q[10] <= dffpipe_te9:dffpipe10.q[10]
q[11] <= dffpipe_te9:dffpipe10.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
d[11] => dffe11a[11].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe11.clock
clrn => dffpipe_re9:dffpipe11.clrn
d[0] => dffpipe_re9:dffpipe11.d[0]
d[1] => dffpipe_re9:dffpipe11.d[1]
d[2] => dffpipe_re9:dffpipe11.d[2]
d[3] => dffpipe_re9:dffpipe11.d[3]
d[4] => dffpipe_re9:dffpipe11.d[4]
d[5] => dffpipe_re9:dffpipe11.d[5]
d[6] => dffpipe_re9:dffpipe11.d[6]
d[7] => dffpipe_re9:dffpipe11.d[7]
d[8] => dffpipe_re9:dffpipe11.d[8]
d[9] => dffpipe_re9:dffpipe11.d[9]
d[10] => dffpipe_re9:dffpipe11.d[10]
d[11] => dffpipe_re9:dffpipe11.d[11]
q[0] <= dffpipe_re9:dffpipe11.q[0]
q[1] <= dffpipe_re9:dffpipe11.q[1]
q[2] <= dffpipe_re9:dffpipe11.q[2]
q[3] <= dffpipe_re9:dffpipe11.q[3]
q[4] <= dffpipe_re9:dffpipe11.q[4]
q[5] <= dffpipe_re9:dffpipe11.q[5]
q[6] <= dffpipe_re9:dffpipe11.q[6]
q[7] <= dffpipe_re9:dffpipe11.q[7]
q[8] <= dffpipe_re9:dffpipe11.q[8]
q[9] <= dffpipe_re9:dffpipe11.q[9]
q[10] <= dffpipe_re9:dffpipe11.q[10]
q[11] <= dffpipe_re9:dffpipe11.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe11
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component
data[0] => dcfifo_jol1:auto_generated.data[0]
data[1] => dcfifo_jol1:auto_generated.data[1]
data[2] => dcfifo_jol1:auto_generated.data[2]
data[3] => dcfifo_jol1:auto_generated.data[3]
data[4] => dcfifo_jol1:auto_generated.data[4]
data[5] => dcfifo_jol1:auto_generated.data[5]
data[6] => dcfifo_jol1:auto_generated.data[6]
data[7] => dcfifo_jol1:auto_generated.data[7]
data[8] => dcfifo_jol1:auto_generated.data[8]
data[9] => dcfifo_jol1:auto_generated.data[9]
data[10] => dcfifo_jol1:auto_generated.data[10]
data[11] => dcfifo_jol1:auto_generated.data[11]
data[12] => dcfifo_jol1:auto_generated.data[12]
data[13] => dcfifo_jol1:auto_generated.data[13]
data[14] => dcfifo_jol1:auto_generated.data[14]
data[15] => dcfifo_jol1:auto_generated.data[15]
q[0] <= dcfifo_jol1:auto_generated.q[0]
q[1] <= dcfifo_jol1:auto_generated.q[1]
q[2] <= dcfifo_jol1:auto_generated.q[2]
q[3] <= dcfifo_jol1:auto_generated.q[3]
q[4] <= dcfifo_jol1:auto_generated.q[4]
q[5] <= dcfifo_jol1:auto_generated.q[5]
q[6] <= dcfifo_jol1:auto_generated.q[6]
q[7] <= dcfifo_jol1:auto_generated.q[7]
q[8] <= dcfifo_jol1:auto_generated.q[8]
q[9] <= dcfifo_jol1:auto_generated.q[9]
q[10] <= dcfifo_jol1:auto_generated.q[10]
q[11] <= dcfifo_jol1:auto_generated.q[11]
q[12] <= dcfifo_jol1:auto_generated.q[12]
q[13] <= dcfifo_jol1:auto_generated.q[13]
q[14] <= dcfifo_jol1:auto_generated.q[14]
q[15] <= dcfifo_jol1:auto_generated.q[15]
rdclk => dcfifo_jol1:auto_generated.rdclk
rdreq => dcfifo_jol1:auto_generated.rdreq
wrclk => dcfifo_jol1:auto_generated.wrclk
wrreq => dcfifo_jol1:auto_generated.wrreq
aclr => dcfifo_jol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_jol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_jol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_jol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_jol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_jol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_jol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_jol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_jol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_jol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_jol1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_jol1:auto_generated.wrusedw[10]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_gm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gm31:fifo_ram.data_a[0]
data[1] => altsyncram_gm31:fifo_ram.data_a[1]
data[2] => altsyncram_gm31:fifo_ram.data_a[2]
data[3] => altsyncram_gm31:fifo_ram.data_a[3]
data[4] => altsyncram_gm31:fifo_ram.data_a[4]
data[5] => altsyncram_gm31:fifo_ram.data_a[5]
data[6] => altsyncram_gm31:fifo_ram.data_a[6]
data[7] => altsyncram_gm31:fifo_ram.data_a[7]
data[8] => altsyncram_gm31:fifo_ram.data_a[8]
data[9] => altsyncram_gm31:fifo_ram.data_a[9]
data[10] => altsyncram_gm31:fifo_ram.data_a[10]
data[11] => altsyncram_gm31:fifo_ram.data_a[11]
data[12] => altsyncram_gm31:fifo_ram.data_a[12]
data[13] => altsyncram_gm31:fifo_ram.data_a[13]
data[14] => altsyncram_gm31:fifo_ram.data_a[14]
data[15] => altsyncram_gm31:fifo_ram.data_a[15]
q[0] <= altsyncram_gm31:fifo_ram.q_b[0]
q[1] <= altsyncram_gm31:fifo_ram.q_b[1]
q[2] <= altsyncram_gm31:fifo_ram.q_b[2]
q[3] <= altsyncram_gm31:fifo_ram.q_b[3]
q[4] <= altsyncram_gm31:fifo_ram.q_b[4]
q[5] <= altsyncram_gm31:fifo_ram.q_b[5]
q[6] <= altsyncram_gm31:fifo_ram.q_b[6]
q[7] <= altsyncram_gm31:fifo_ram.q_b[7]
q[8] <= altsyncram_gm31:fifo_ram.q_b[8]
q[9] <= altsyncram_gm31:fifo_ram.q_b[9]
q[10] <= altsyncram_gm31:fifo_ram.q_b[10]
q[11] <= altsyncram_gm31:fifo_ram.q_b[11]
q[12] <= altsyncram_gm31:fifo_ram.q_b[12]
q[13] <= altsyncram_gm31:fifo_ram.q_b[13]
q[14] <= altsyncram_gm31:fifo_ram.q_b[14]
q[15] <= altsyncram_gm31:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_gm31:fifo_ram.clock1
rdclk => alt_synch_pipe_f98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_gm31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_3e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => counter3a11.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter3a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[10] => ram_block9a10.PORTAADDR10
address_a[10] => ram_block9a11.PORTAADDR10
address_a[10] => ram_block9a12.PORTAADDR10
address_a[10] => ram_block9a13.PORTAADDR10
address_a[10] => ram_block9a14.PORTAADDR10
address_a[10] => ram_block9a15.PORTAADDR10
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[10] => ram_block9a10.PORTBADDR10
address_b[10] => ram_block9a11.PORTBADDR10
address_b[10] => ram_block9a12.PORTBADDR10
address_b[10] => ram_block9a13.PORTBADDR10
address_b[10] => ram_block9a14.PORTBADDR10
address_b[10] => ram_block9a15.PORTBADDR10
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp
clock => dffpipe_qe9:dffpipe3.clock
clrn => dffpipe_qe9:dffpipe3.clrn
d[0] => dffpipe_qe9:dffpipe3.d[0]
d[1] => dffpipe_qe9:dffpipe3.d[1]
d[2] => dffpipe_qe9:dffpipe3.d[2]
d[3] => dffpipe_qe9:dffpipe3.d[3]
d[4] => dffpipe_qe9:dffpipe3.d[4]
d[5] => dffpipe_qe9:dffpipe3.d[5]
d[6] => dffpipe_qe9:dffpipe3.d[6]
d[7] => dffpipe_qe9:dffpipe3.d[7]
d[8] => dffpipe_qe9:dffpipe3.d[8]
d[9] => dffpipe_qe9:dffpipe3.d[9]
d[10] => dffpipe_qe9:dffpipe3.d[10]
d[11] => dffpipe_qe9:dffpipe3.d[11]
q[0] <= dffpipe_qe9:dffpipe3.q[0]
q[1] <= dffpipe_qe9:dffpipe3.q[1]
q[2] <= dffpipe_qe9:dffpipe3.q[2]
q[3] <= dffpipe_qe9:dffpipe3.q[3]
q[4] <= dffpipe_qe9:dffpipe3.q[4]
q[5] <= dffpipe_qe9:dffpipe3.q[5]
q[6] <= dffpipe_qe9:dffpipe3.q[6]
q[7] <= dffpipe_qe9:dffpipe3.q[7]
q[8] <= dffpipe_qe9:dffpipe3.q[8]
q[9] <= dffpipe_qe9:dffpipe3.q[9]
q[10] <= dffpipe_qe9:dffpipe3.q[10]
q[11] <= dffpipe_qe9:dffpipe3.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_qe9:dffpipe3
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
clock => dffpipe_ue9:dffpipe3.clock
clrn => dffpipe_ue9:dffpipe3.clrn
d[0] => dffpipe_ue9:dffpipe3.d[0]
d[1] => dffpipe_ue9:dffpipe3.d[1]
d[2] => dffpipe_ue9:dffpipe3.d[2]
d[3] => dffpipe_ue9:dffpipe3.d[3]
d[4] => dffpipe_ue9:dffpipe3.d[4]
d[5] => dffpipe_ue9:dffpipe3.d[5]
d[6] => dffpipe_ue9:dffpipe3.d[6]
d[7] => dffpipe_ue9:dffpipe3.d[7]
d[8] => dffpipe_ue9:dffpipe3.d[8]
d[9] => dffpipe_ue9:dffpipe3.d[9]
d[10] => dffpipe_ue9:dffpipe3.d[10]
d[11] => dffpipe_ue9:dffpipe3.d[11]
q[0] <= dffpipe_ue9:dffpipe3.q[0]
q[1] <= dffpipe_ue9:dffpipe3.q[1]
q[2] <= dffpipe_ue9:dffpipe3.q[2]
q[3] <= dffpipe_ue9:dffpipe3.q[3]
q[4] <= dffpipe_ue9:dffpipe3.q[4]
q[5] <= dffpipe_ue9:dffpipe3.q[5]
q[6] <= dffpipe_ue9:dffpipe3.q[6]
q[7] <= dffpipe_ue9:dffpipe3.q[7]
q[8] <= dffpipe_ue9:dffpipe3.q[8]
q[9] <= dffpipe_ue9:dffpipe3.q[9]
q[10] <= dffpipe_ue9:dffpipe3.q[10]
q[11] <= dffpipe_ue9:dffpipe3.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3
clock => dffe4a[11].CLK
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clrn => dffe4a[11].ACLR
clrn => dffe4a[10].ACLR
clrn => dffe4a[9].ACLR
clrn => dffe4a[8].ACLR
clrn => dffe4a[7].ACLR
clrn => dffe4a[6].ACLR
clrn => dffe4a[5].ACLR
clrn => dffe4a[4].ACLR
clrn => dffe4a[3].ACLR
clrn => dffe4a[2].ACLR
clrn => dffe4a[1].ACLR
clrn => dffe4a[0].ACLR
d[0] => dffe4a[0].IN0
d[1] => dffe4a[1].IN0
d[2] => dffe4a[2].IN0
d[3] => dffe4a[3].IN0
d[4] => dffe4a[4].IN0
d[5] => dffe4a[5].IN0
d[6] => dffe4a[6].IN0
d[7] => dffe4a[7].IN0
d[8] => dffe4a[8].IN0
d[9] => dffe4a[9].IN0
d[10] => dffe4a[10].IN0
d[11] => dffe4a[11].IN0
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe4a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component
data[0] => dcfifo_jol1:auto_generated.data[0]
data[1] => dcfifo_jol1:auto_generated.data[1]
data[2] => dcfifo_jol1:auto_generated.data[2]
data[3] => dcfifo_jol1:auto_generated.data[3]
data[4] => dcfifo_jol1:auto_generated.data[4]
data[5] => dcfifo_jol1:auto_generated.data[5]
data[6] => dcfifo_jol1:auto_generated.data[6]
data[7] => dcfifo_jol1:auto_generated.data[7]
data[8] => dcfifo_jol1:auto_generated.data[8]
data[9] => dcfifo_jol1:auto_generated.data[9]
data[10] => dcfifo_jol1:auto_generated.data[10]
data[11] => dcfifo_jol1:auto_generated.data[11]
data[12] => dcfifo_jol1:auto_generated.data[12]
data[13] => dcfifo_jol1:auto_generated.data[13]
data[14] => dcfifo_jol1:auto_generated.data[14]
data[15] => dcfifo_jol1:auto_generated.data[15]
q[0] <= dcfifo_jol1:auto_generated.q[0]
q[1] <= dcfifo_jol1:auto_generated.q[1]
q[2] <= dcfifo_jol1:auto_generated.q[2]
q[3] <= dcfifo_jol1:auto_generated.q[3]
q[4] <= dcfifo_jol1:auto_generated.q[4]
q[5] <= dcfifo_jol1:auto_generated.q[5]
q[6] <= dcfifo_jol1:auto_generated.q[6]
q[7] <= dcfifo_jol1:auto_generated.q[7]
q[8] <= dcfifo_jol1:auto_generated.q[8]
q[9] <= dcfifo_jol1:auto_generated.q[9]
q[10] <= dcfifo_jol1:auto_generated.q[10]
q[11] <= dcfifo_jol1:auto_generated.q[11]
q[12] <= dcfifo_jol1:auto_generated.q[12]
q[13] <= dcfifo_jol1:auto_generated.q[13]
q[14] <= dcfifo_jol1:auto_generated.q[14]
q[15] <= dcfifo_jol1:auto_generated.q[15]
rdclk => dcfifo_jol1:auto_generated.rdclk
rdreq => dcfifo_jol1:auto_generated.rdreq
wrclk => dcfifo_jol1:auto_generated.wrclk
wrreq => dcfifo_jol1:auto_generated.wrreq
aclr => dcfifo_jol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_jol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_jol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_jol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_jol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_jol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_jol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_jol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_jol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_jol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_jol1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_jol1:auto_generated.wrusedw[10]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_gm31:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gm31:fifo_ram.data_a[0]
data[1] => altsyncram_gm31:fifo_ram.data_a[1]
data[2] => altsyncram_gm31:fifo_ram.data_a[2]
data[3] => altsyncram_gm31:fifo_ram.data_a[3]
data[4] => altsyncram_gm31:fifo_ram.data_a[4]
data[5] => altsyncram_gm31:fifo_ram.data_a[5]
data[6] => altsyncram_gm31:fifo_ram.data_a[6]
data[7] => altsyncram_gm31:fifo_ram.data_a[7]
data[8] => altsyncram_gm31:fifo_ram.data_a[8]
data[9] => altsyncram_gm31:fifo_ram.data_a[9]
data[10] => altsyncram_gm31:fifo_ram.data_a[10]
data[11] => altsyncram_gm31:fifo_ram.data_a[11]
data[12] => altsyncram_gm31:fifo_ram.data_a[12]
data[13] => altsyncram_gm31:fifo_ram.data_a[13]
data[14] => altsyncram_gm31:fifo_ram.data_a[14]
data[15] => altsyncram_gm31:fifo_ram.data_a[15]
q[0] <= altsyncram_gm31:fifo_ram.q_b[0]
q[1] <= altsyncram_gm31:fifo_ram.q_b[1]
q[2] <= altsyncram_gm31:fifo_ram.q_b[2]
q[3] <= altsyncram_gm31:fifo_ram.q_b[3]
q[4] <= altsyncram_gm31:fifo_ram.q_b[4]
q[5] <= altsyncram_gm31:fifo_ram.q_b[5]
q[6] <= altsyncram_gm31:fifo_ram.q_b[6]
q[7] <= altsyncram_gm31:fifo_ram.q_b[7]
q[8] <= altsyncram_gm31:fifo_ram.q_b[8]
q[9] <= altsyncram_gm31:fifo_ram.q_b[9]
q[10] <= altsyncram_gm31:fifo_ram.q_b[10]
q[11] <= altsyncram_gm31:fifo_ram.q_b[11]
q[12] <= altsyncram_gm31:fifo_ram.q_b[12]
q[13] <= altsyncram_gm31:fifo_ram.q_b[13]
q[14] <= altsyncram_gm31:fifo_ram.q_b[14]
q[15] <= altsyncram_gm31:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_gm31:fifo_ram.clock1
rdclk => alt_synch_pipe_f98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_gm31:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_3e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => counter3a11.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter3a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[10] => ram_block9a10.PORTAADDR10
address_a[10] => ram_block9a11.PORTAADDR10
address_a[10] => ram_block9a12.PORTAADDR10
address_a[10] => ram_block9a13.PORTAADDR10
address_a[10] => ram_block9a14.PORTAADDR10
address_a[10] => ram_block9a15.PORTAADDR10
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[10] => ram_block9a10.PORTBADDR10
address_b[10] => ram_block9a11.PORTBADDR10
address_b[10] => ram_block9a12.PORTBADDR10
address_b[10] => ram_block9a13.PORTBADDR10
address_b[10] => ram_block9a14.PORTBADDR10
address_b[10] => ram_block9a15.PORTBADDR10
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp
clock => dffpipe_qe9:dffpipe3.clock
clrn => dffpipe_qe9:dffpipe3.clrn
d[0] => dffpipe_qe9:dffpipe3.d[0]
d[1] => dffpipe_qe9:dffpipe3.d[1]
d[2] => dffpipe_qe9:dffpipe3.d[2]
d[3] => dffpipe_qe9:dffpipe3.d[3]
d[4] => dffpipe_qe9:dffpipe3.d[4]
d[5] => dffpipe_qe9:dffpipe3.d[5]
d[6] => dffpipe_qe9:dffpipe3.d[6]
d[7] => dffpipe_qe9:dffpipe3.d[7]
d[8] => dffpipe_qe9:dffpipe3.d[8]
d[9] => dffpipe_qe9:dffpipe3.d[9]
d[10] => dffpipe_qe9:dffpipe3.d[10]
d[11] => dffpipe_qe9:dffpipe3.d[11]
q[0] <= dffpipe_qe9:dffpipe3.q[0]
q[1] <= dffpipe_qe9:dffpipe3.q[1]
q[2] <= dffpipe_qe9:dffpipe3.q[2]
q[3] <= dffpipe_qe9:dffpipe3.q[3]
q[4] <= dffpipe_qe9:dffpipe3.q[4]
q[5] <= dffpipe_qe9:dffpipe3.q[5]
q[6] <= dffpipe_qe9:dffpipe3.q[6]
q[7] <= dffpipe_qe9:dffpipe3.q[7]
q[8] <= dffpipe_qe9:dffpipe3.q[8]
q[9] <= dffpipe_qe9:dffpipe3.q[9]
q[10] <= dffpipe_qe9:dffpipe3.q[10]
q[11] <= dffpipe_qe9:dffpipe3.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_qe9:dffpipe3
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
clock => dffpipe_ue9:dffpipe3.clock
clrn => dffpipe_ue9:dffpipe3.clrn
d[0] => dffpipe_ue9:dffpipe3.d[0]
d[1] => dffpipe_ue9:dffpipe3.d[1]
d[2] => dffpipe_ue9:dffpipe3.d[2]
d[3] => dffpipe_ue9:dffpipe3.d[3]
d[4] => dffpipe_ue9:dffpipe3.d[4]
d[5] => dffpipe_ue9:dffpipe3.d[5]
d[6] => dffpipe_ue9:dffpipe3.d[6]
d[7] => dffpipe_ue9:dffpipe3.d[7]
d[8] => dffpipe_ue9:dffpipe3.d[8]
d[9] => dffpipe_ue9:dffpipe3.d[9]
d[10] => dffpipe_ue9:dffpipe3.d[10]
d[11] => dffpipe_ue9:dffpipe3.d[11]
q[0] <= dffpipe_ue9:dffpipe3.q[0]
q[1] <= dffpipe_ue9:dffpipe3.q[1]
q[2] <= dffpipe_ue9:dffpipe3.q[2]
q[3] <= dffpipe_ue9:dffpipe3.q[3]
q[4] <= dffpipe_ue9:dffpipe3.q[4]
q[5] <= dffpipe_ue9:dffpipe3.q[5]
q[6] <= dffpipe_ue9:dffpipe3.q[6]
q[7] <= dffpipe_ue9:dffpipe3.q[7]
q[8] <= dffpipe_ue9:dffpipe3.q[8]
q[9] <= dffpipe_ue9:dffpipe3.q[9]
q[10] <= dffpipe_ue9:dffpipe3.q[10]
q[11] <= dffpipe_ue9:dffpipe3.q[11]


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3
clock => dffe4a[11].CLK
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clrn => dffe4a[11].ACLR
clrn => dffe4a[10].ACLR
clrn => dffe4a[9].ACLR
clrn => dffe4a[8].ACLR
clrn => dffe4a[7].ACLR
clrn => dffe4a[6].ACLR
clrn => dffe4a[5].ACLR
clrn => dffe4a[4].ACLR
clrn => dffe4a[3].ACLR
clrn => dffe4a[2].ACLR
clrn => dffe4a[1].ACLR
clrn => dffe4a[0].ACLR
d[0] => dffe4a[0].IN0
d[1] => dffe4a[1].IN0
d[2] => dffe4a[2].IN0
d[3] => dffe4a[3].IN0
d[4] => dffe4a[4].IN0
d[5] => dffe4a[5].IN0
d[6] => dffe4a[6].IN0
d[7] => dffe4a[7].IN0
d[8] => dffe4a[8].IN0
d[9] => dffe4a[9].IN0
d[10] => dffe4a[10].IN0
d[11] => dffe4a[11].IN0
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe4a[11].DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_ack <= sdram_ctrl:u_sdram_ctrl.sdram_wr_ack
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
sdram_wr_burst[0] => sdram_wr_burst[0].IN2
sdram_wr_burst[1] => sdram_wr_burst[1].IN2
sdram_wr_burst[2] => sdram_wr_burst[2].IN2
sdram_wr_burst[3] => sdram_wr_burst[3].IN2
sdram_wr_burst[4] => sdram_wr_burst[4].IN2
sdram_wr_burst[5] => sdram_wr_burst[5].IN2
sdram_wr_burst[6] => sdram_wr_burst[6].IN2
sdram_wr_burst[7] => sdram_wr_burst[7].IN2
sdram_wr_burst[8] => sdram_wr_burst[8].IN2
sdram_wr_burst[9] => sdram_wr_burst[9].IN2
sdram_din[0] => sdram_din[0].IN1
sdram_din[1] => sdram_din[1].IN1
sdram_din[2] => sdram_din[2].IN1
sdram_din[3] => sdram_din[3].IN1
sdram_din[4] => sdram_din[4].IN1
sdram_din[5] => sdram_din[5].IN1
sdram_din[6] => sdram_din[6].IN1
sdram_din[7] => sdram_din[7].IN1
sdram_din[8] => sdram_din[8].IN1
sdram_din[9] => sdram_din[9].IN1
sdram_din[10] => sdram_din[10].IN1
sdram_din[11] => sdram_din[11].IN1
sdram_din[12] => sdram_din[12].IN1
sdram_din[13] => sdram_din[13].IN1
sdram_din[14] => sdram_din[14].IN1
sdram_din[15] => sdram_din[15].IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_ack <= sdram_ctrl:u_sdram_ctrl.sdram_rd_ack
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
sdram_rd_burst[0] => sdram_rd_burst[0].IN2
sdram_rd_burst[1] => sdram_rd_burst[1].IN2
sdram_rd_burst[2] => sdram_rd_burst[2].IN2
sdram_rd_burst[3] => sdram_rd_burst[3].IN2
sdram_rd_burst[4] => sdram_rd_burst[4].IN2
sdram_rd_burst[5] => sdram_rd_burst[5].IN2
sdram_rd_burst[6] => sdram_rd_burst[6].IN2
sdram_rd_burst[7] => sdram_rd_burst[7].IN2
sdram_rd_burst[8] => sdram_rd_burst[8].IN2
sdram_rd_burst[9] => sdram_rd_burst[9].IN2
sdram_dout[0] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[1] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[2] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[3] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[4] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[5] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[6] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[7] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[8] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[9] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[10] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[11] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[12] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[13] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[14] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[15] <= sdram_data:u_sdram_data.sdram_data_out
sdram_init_done <= sdram_ctrl:u_sdram_ctrl.sdram_init_done
sdram_cke <= sdram_cmd:u_sdram_cmd.sdram_cke
sdram_cs_n <= sdram_cmd:u_sdram_cmd.sdram_cs_n
sdram_ras_n <= sdram_cmd:u_sdram_cmd.sdram_ras_n
sdram_cas_n <= sdram_cmd:u_sdram_cmd.sdram_cas_n
sdram_we_n <= sdram_cmd:u_sdram_cmd.sdram_we_n
sdram_ba[0] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_ba[1] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_addr[0] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[1] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[2] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[3] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[4] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[5] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[6] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[7] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[8] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[9] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[10] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[11] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[12] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_data[0] <> sdram_data:u_sdram_data.sdram_data
sdram_data[1] <> sdram_data:u_sdram_data.sdram_data
sdram_data[2] <> sdram_data:u_sdram_data.sdram_data
sdram_data[3] <> sdram_data:u_sdram_data.sdram_data
sdram_data[4] <> sdram_data:u_sdram_data.sdram_data
sdram_data[5] <> sdram_data:u_sdram_data.sdram_data
sdram_data[6] <> sdram_data:u_sdram_data.sdram_data
sdram_data[7] <> sdram_data:u_sdram_data.sdram_data
sdram_data[8] <> sdram_data:u_sdram_data.sdram_data
sdram_data[9] <> sdram_data:u_sdram_data.sdram_data
sdram_data[10] <> sdram_data:u_sdram_data.sdram_data
sdram_data[11] <> sdram_data:u_sdram_data.sdram_data
sdram_data[12] <> sdram_data:u_sdram_data.sdram_data
sdram_data[13] <> sdram_data:u_sdram_data.sdram_data
sdram_data[14] <> sdram_data:u_sdram_data.sdram_data
sdram_data[15] <> sdram_data:u_sdram_data.sdram_data


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
clk => sdram_rd_wr~reg0.CLK
clk => work_state[0]~reg0.CLK
clk => work_state[1]~reg0.CLK
clk => work_state[2]~reg0.CLK
clk => work_state[3]~reg0.CLK
clk => init_state[0]~reg0.CLK
clk => init_state[1]~reg0.CLK
clk => init_state[2]~reg0.CLK
clk => init_state[3]~reg0.CLK
clk => init_state[4]~reg0.CLK
clk => init_ar_cnt[0].CLK
clk => init_ar_cnt[1].CLK
clk => init_ar_cnt[2].CLK
clk => init_ar_cnt[3].CLK
clk => cnt_clk[0]~reg0.CLK
clk => cnt_clk[1]~reg0.CLK
clk => cnt_clk[2]~reg0.CLK
clk => cnt_clk[3]~reg0.CLK
clk => cnt_clk[4]~reg0.CLK
clk => cnt_clk[5]~reg0.CLK
clk => cnt_clk[6]~reg0.CLK
clk => cnt_clk[7]~reg0.CLK
clk => cnt_clk[8]~reg0.CLK
clk => cnt_clk[9]~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_refresh[0].CLK
clk => cnt_refresh[1].CLK
clk => cnt_refresh[2].CLK
clk => cnt_refresh[3].CLK
clk => cnt_refresh[4].CLK
clk => cnt_refresh[5].CLK
clk => cnt_refresh[6].CLK
clk => cnt_refresh[7].CLK
clk => cnt_refresh[8].CLK
clk => cnt_refresh[9].CLK
clk => cnt_refresh[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
rst_n => init_state[0]~reg0.ACLR
rst_n => init_state[1]~reg0.ACLR
rst_n => init_state[2]~reg0.ACLR
rst_n => init_state[3]~reg0.ACLR
rst_n => init_state[4]~reg0.ACLR
rst_n => work_state[0]~reg0.ACLR
rst_n => work_state[1]~reg0.ACLR
rst_n => work_state[2]~reg0.ACLR
rst_n => work_state[3]~reg0.ACLR
rst_n => cnt_clk[0]~reg0.ACLR
rst_n => cnt_clk[1]~reg0.ACLR
rst_n => cnt_clk[2]~reg0.ACLR
rst_n => cnt_clk[3]~reg0.ACLR
rst_n => cnt_clk[4]~reg0.ACLR
rst_n => cnt_clk[5]~reg0.ACLR
rst_n => cnt_clk[6]~reg0.ACLR
rst_n => cnt_clk[7]~reg0.ACLR
rst_n => cnt_clk[8]~reg0.ACLR
rst_n => cnt_clk[9]~reg0.ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_refresh[0].ACLR
rst_n => cnt_refresh[1].ACLR
rst_n => cnt_refresh[2].ACLR
rst_n => cnt_refresh[3].ACLR
rst_n => cnt_refresh[4].ACLR
rst_n => cnt_refresh[5].ACLR
rst_n => cnt_refresh[6].ACLR
rst_n => cnt_refresh[7].ACLR
rst_n => cnt_refresh[8].ACLR
rst_n => cnt_refresh[9].ACLR
rst_n => cnt_refresh[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => init_ar_cnt[0].ACLR
rst_n => init_ar_cnt[1].ACLR
rst_n => init_ar_cnt[2].ACLR
rst_n => init_ar_cnt[3].ACLR
rst_n => sdram_rd_wr~reg0.ENA
sdram_wr_req => always6.IN1
sdram_rd_req => always6.IN1
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_burst[0] => LessThan0.IN10
sdram_wr_burst[0] => Add7.IN20
sdram_wr_burst[1] => Add0.IN18
sdram_wr_burst[1] => Add7.IN19
sdram_wr_burst[2] => Add0.IN17
sdram_wr_burst[2] => Add7.IN18
sdram_wr_burst[3] => Add0.IN16
sdram_wr_burst[3] => Add7.IN17
sdram_wr_burst[4] => Add0.IN15
sdram_wr_burst[4] => Add7.IN16
sdram_wr_burst[5] => Add0.IN14
sdram_wr_burst[5] => Add7.IN15
sdram_wr_burst[6] => Add0.IN13
sdram_wr_burst[6] => Add7.IN14
sdram_wr_burst[7] => Add0.IN12
sdram_wr_burst[7] => Add7.IN13
sdram_wr_burst[8] => Add0.IN11
sdram_wr_burst[8] => Add7.IN12
sdram_wr_burst[9] => Add0.IN10
sdram_wr_burst[9] => Add7.IN11
sdram_rd_burst[0] => Add1.IN20
sdram_rd_burst[0] => Equal15.IN53
sdram_rd_burst[1] => Add1.IN19
sdram_rd_burst[1] => Add6.IN18
sdram_rd_burst[2] => Add1.IN18
sdram_rd_burst[2] => Add6.IN17
sdram_rd_burst[3] => Add1.IN17
sdram_rd_burst[3] => Add6.IN16
sdram_rd_burst[4] => Add1.IN16
sdram_rd_burst[4] => Add6.IN15
sdram_rd_burst[5] => Add1.IN15
sdram_rd_burst[5] => Add6.IN14
sdram_rd_burst[6] => Add1.IN14
sdram_rd_burst[6] => Add6.IN13
sdram_rd_burst[7] => Add1.IN13
sdram_rd_burst[7] => Add6.IN12
sdram_rd_burst[8] => Add1.IN12
sdram_rd_burst[8] => Add6.IN11
sdram_rd_burst[9] => Add1.IN11
sdram_rd_burst[9] => Add6.IN10
sdram_init_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= init_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= init_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= init_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= init_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= work_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= work_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= work_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= work_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[9] <= cnt_clk[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_wr <= sdram_rd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_ba[0]~reg0.CLK
clk => sdram_ba[1]~reg0.CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr[0]~reg0.PRESET
rst_n => sdram_addr[1]~reg0.PRESET
rst_n => sdram_addr[2]~reg0.PRESET
rst_n => sdram_addr[3]~reg0.PRESET
rst_n => sdram_addr[4]~reg0.PRESET
rst_n => sdram_addr[5]~reg0.PRESET
rst_n => sdram_addr[6]~reg0.PRESET
rst_n => sdram_addr[7]~reg0.PRESET
rst_n => sdram_addr[8]~reg0.PRESET
rst_n => sdram_addr[9]~reg0.PRESET
rst_n => sdram_addr[10]~reg0.PRESET
rst_n => sdram_addr[11]~reg0.PRESET
rst_n => sdram_addr[12]~reg0.PRESET
rst_n => sdram_ba[0]~reg0.PRESET
rst_n => sdram_ba[1]~reg0.PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_wraddr[22] => sys_addr[22].DATAA
sys_wraddr[23] => sys_addr[23].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sys_rdaddr[22] => sys_addr[22].DATAB
sys_rdaddr[23] => sys_addr[23].DATAB
sdram_wr_burst[0] => Add1.IN20
sdram_wr_burst[1] => Add1.IN19
sdram_wr_burst[2] => Add1.IN18
sdram_wr_burst[3] => Add1.IN17
sdram_wr_burst[4] => Add1.IN16
sdram_wr_burst[5] => Add1.IN15
sdram_wr_burst[6] => Add1.IN14
sdram_wr_burst[7] => Add1.IN13
sdram_wr_burst[8] => Add1.IN12
sdram_wr_burst[9] => Add1.IN11
sdram_rd_burst[0] => Equal0.IN53
sdram_rd_burst[1] => Equal0.IN52
sdram_rd_burst[2] => Add0.IN16
sdram_rd_burst[3] => Add0.IN15
sdram_rd_burst[4] => Add0.IN14
sdram_rd_burst[5] => Add0.IN13
sdram_rd_burst[6] => Add0.IN12
sdram_rd_burst[7] => Add0.IN11
sdram_rd_burst[8] => Add0.IN10
sdram_rd_burst[9] => Add0.IN9
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN15
work_state[0] => Mux2.IN15
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[0] => Mux15.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN14
work_state[1] => Mux2.IN14
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[1] => Mux15.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN13
work_state[2] => Mux2.IN13
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[2] => Mux15.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN12
work_state[3] => Mux2.IN12
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
work_state[3] => Mux15.IN13
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55
cnt_clk[9] => Equal0.IN54
cnt_clk[9] => Equal1.IN54
sdram_rd_wr => sys_addr[23].OUTPUTSELECT
sdram_rd_wr => sys_addr[22].OUTPUTSELECT
sdram_rd_wr => sys_addr[21].OUTPUTSELECT
sdram_rd_wr => sys_addr[20].OUTPUTSELECT
sdram_rd_wr => sys_addr[19].OUTPUTSELECT
sdram_rd_wr => sys_addr[18].OUTPUTSELECT
sdram_rd_wr => sys_addr[17].OUTPUTSELECT
sdram_rd_wr => sys_addr[16].OUTPUTSELECT
sdram_rd_wr => sys_addr[15].OUTPUTSELECT
sdram_rd_wr => sys_addr[14].OUTPUTSELECT
sdram_rd_wr => sys_addr[13].OUTPUTSELECT
sdram_rd_wr => sys_addr[12].OUTPUTSELECT
sdram_rd_wr => sys_addr[11].OUTPUTSELECT
sdram_rd_wr => sys_addr[10].OUTPUTSELECT
sdram_rd_wr => sys_addr[9].OUTPUTSELECT
sdram_rd_wr => sys_addr[8].OUTPUTSELECT
sdram_rd_wr => sys_addr[7].OUTPUTSELECT
sdram_rd_wr => sys_addr[6].OUTPUTSELECT
sdram_rd_wr => sys_addr[5].OUTPUTSELECT
sdram_rd_wr => sys_addr[4].OUTPUTSELECT
sdram_rd_wr => sys_addr[3].OUTPUTSELECT
sdram_rd_wr => sys_addr[2].OUTPUTSELECT
sdram_rd_wr => sys_addr[1].OUTPUTSELECT
sdram_rd_wr => sys_addr[0].OUTPUTSELECT
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dual_ov5640_lcd|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data
clk => sdram_dout_r[0].CLK
clk => sdram_dout_r[1].CLK
clk => sdram_dout_r[2].CLK
clk => sdram_dout_r[3].CLK
clk => sdram_dout_r[4].CLK
clk => sdram_dout_r[5].CLK
clk => sdram_dout_r[6].CLK
clk => sdram_dout_r[7].CLK
clk => sdram_dout_r[8].CLK
clk => sdram_dout_r[9].CLK
clk => sdram_dout_r[10].CLK
clk => sdram_dout_r[11].CLK
clk => sdram_dout_r[12].CLK
clk => sdram_dout_r[13].CLK
clk => sdram_dout_r[14].CLK
clk => sdram_dout_r[15].CLK
clk => sdram_din_r[0].CLK
clk => sdram_din_r[1].CLK
clk => sdram_din_r[2].CLK
clk => sdram_din_r[3].CLK
clk => sdram_din_r[4].CLK
clk => sdram_din_r[5].CLK
clk => sdram_din_r[6].CLK
clk => sdram_din_r[7].CLK
clk => sdram_din_r[8].CLK
clk => sdram_din_r[9].CLK
clk => sdram_din_r[10].CLK
clk => sdram_din_r[11].CLK
clk => sdram_din_r[12].CLK
clk => sdram_din_r[13].CLK
clk => sdram_din_r[14].CLK
clk => sdram_din_r[15].CLK
clk => sdram_out_en.CLK
rst_n => sdram_dout_r[0].ACLR
rst_n => sdram_dout_r[1].ACLR
rst_n => sdram_dout_r[2].ACLR
rst_n => sdram_dout_r[3].ACLR
rst_n => sdram_dout_r[4].ACLR
rst_n => sdram_dout_r[5].ACLR
rst_n => sdram_dout_r[6].ACLR
rst_n => sdram_dout_r[7].ACLR
rst_n => sdram_dout_r[8].ACLR
rst_n => sdram_dout_r[9].ACLR
rst_n => sdram_dout_r[10].ACLR
rst_n => sdram_dout_r[11].ACLR
rst_n => sdram_dout_r[12].ACLR
rst_n => sdram_dout_r[13].ACLR
rst_n => sdram_dout_r[14].ACLR
rst_n => sdram_dout_r[15].ACLR
rst_n => sdram_out_en.ACLR
rst_n => sdram_din_r[0].ACLR
rst_n => sdram_din_r[1].ACLR
rst_n => sdram_din_r[2].ACLR
rst_n => sdram_din_r[3].ACLR
rst_n => sdram_din_r[4].ACLR
rst_n => sdram_din_r[5].ACLR
rst_n => sdram_din_r[6].ACLR
rst_n => sdram_din_r[7].ACLR
rst_n => sdram_din_r[8].ACLR
rst_n => sdram_din_r[9].ACLR
rst_n => sdram_din_r[10].ACLR
rst_n => sdram_din_r[11].ACLR
rst_n => sdram_din_r[12].ACLR
rst_n => sdram_din_r[13].ACLR
rst_n => sdram_din_r[14].ACLR
rst_n => sdram_din_r[15].ACLR
sdram_data_in[0] => sdram_din_r[0].DATAIN
sdram_data_in[1] => sdram_din_r[1].DATAIN
sdram_data_in[2] => sdram_din_r[2].DATAIN
sdram_data_in[3] => sdram_din_r[3].DATAIN
sdram_data_in[4] => sdram_din_r[4].DATAIN
sdram_data_in[5] => sdram_din_r[5].DATAIN
sdram_data_in[6] => sdram_din_r[6].DATAIN
sdram_data_in[7] => sdram_din_r[7].DATAIN
sdram_data_in[8] => sdram_din_r[8].DATAIN
sdram_data_in[9] => sdram_din_r[9].DATAIN
sdram_data_in[10] => sdram_din_r[10].DATAIN
sdram_data_in[11] => sdram_din_r[11].DATAIN
sdram_data_in[12] => sdram_din_r[12].DATAIN
sdram_data_in[13] => sdram_din_r[13].DATAIN
sdram_data_in[14] => sdram_din_r[14].DATAIN
sdram_data_in[15] => sdram_din_r[15].DATAIN
sdram_data_out[0] <= sdram_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[1] <= sdram_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[2] <= sdram_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[3] <= sdram_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[4] <= sdram_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[5] <= sdram_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[6] <= sdram_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[7] <= sdram_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[8] <= sdram_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[9] <= sdram_dout_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[10] <= sdram_dout_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[11] <= sdram_dout_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[12] <= sdram_dout_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[13] <= sdram_dout_r[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[14] <= sdram_dout_r[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[15] <= sdram_dout_r[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN3
work_state[0] => Equal1.IN2
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN1
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN0
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN2
work_state[3] => Equal1.IN3
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~
cnt_clk[9] => ~NO_FANOUT~
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]


