//
// Verilog Module mopshub_lib.bitstream_deserializer
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 15:17:41 04/06/21
//
// using Mentor Graphics HDL Designer(TM) 2018.1 (Build 12)
//

`resetall
`timescale 1ns/10ps
module bitstream_deserializer( 
   // Port Declarations
   input   wire    [1:0]   DATA_IN, 
   input   wire            bitCLK, 
   input   wire            rst, 
   input   wire            swap_inputbits, 
   output  wire    [11:0]  dout
);


// Internal Declarations




// ### Please start your Verilog code here ### 

endmodule
