<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver usbps v2_2: xusbps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xusbps_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6cebc565d7980c457e1e603d11536f80">XUSBPS_REG_SPACING</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a5b6ed1e5110a39ee013edb1c2d1870e6">XUSBPS_dQH_BASE_ALIGN</a>&nbsp;&nbsp;&nbsp;2048</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a638a41ffd2f06ff71d6bf8c0f91c8172">XUSBPS_dQH_ALIGN</a>&nbsp;&nbsp;&nbsp;64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aa7cc144d178f6407b39c0ef5f86685ca">XUSBPS_dTD_ALIGN</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a09ddf307c0b57bfdb8d83088d8e96068">XUSBPS_dTD_BUF_SIZE</a>&nbsp;&nbsp;&nbsp;4096</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad68e76afe700885d49824c80a5feeda4">XUSBPS_dTD_BUF_MAX_SIZE</a>&nbsp;&nbsp;&nbsp;16*1024</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a2b4c5005f577485a673d922653845e0d">XUSBPS_dTD_BUF_ALIGN</a>&nbsp;&nbsp;&nbsp;4096</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae013de4110ae5cd348830c36a365fb14">XUsbPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32(BaseAddress + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aefd4e31b2628602507b5df0f7d9c934f">XUsbPs_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32(BaseAddress + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Timer 0 Register offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp96cca100065a18f264c3d43492140f6f"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ac6316b1c386abf7f7523cfdfc8dc54ea">XUSBPS_TIMER0_LD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af7c6b9afa93b84998286417434bff9bc">XUSBPS_TIMER0_CTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000084</td></tr>
<tr><td colspan="2"><div class="groupHeader">Timer Control Register bit mask</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa4068a6cbbf0b92cc8b483c2af95cde5"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a87e12fac25dadaf4481a4a7140c1bcc0">XUSBPS_TIMER_RUN_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a513c365d30bccdd1fbdddecb54c6e021">XUSBPS_TIMER_STOP_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#acb0fddd0cf1f6147d0fb07d8b6b01fd8">XUSBPS_TIMER_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ade6aa6ac5fe9946a1e985067e8c5f6fc">XUSBPS_TIMER_REPEAT_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aa4bd5ab3787a4eee54214fef61b39162">XUSBPS_TIMER_COUNTER_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device Hardware Parameters</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9f2a15010bcb71e83ce65cbbf62c3873"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a3aa9ba03ff76b09ab409d75054cf1273">XUSBPS_HWDEVICE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aa9dc8896035d0198bd0871dc812a655e">XUSBPS_EP_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x3E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af7e50f02b39f767990951de880541500">XUSBPS_EP_NUM_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td colspan="2"><div class="groupHeader">Capability Regsiter offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0fc651b0c285e780f621422d037ba5c4"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a288d3df39776a25491141a1e1b446633">XUSBPS_HCSPARAMS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>
<tr><td colspan="2"><div class="groupHeader">Operational Register offsets.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd44e430fcdb3c270b3c6d6a60632f130"></a> Register comments are tagged with "H:" and "D:" for Host and Device modes, respectively. Tags are only present for registers that have a different meaning DEVICE and HOST modes. Most registers are only valid for either DEVICE or HOST mode. Those registers don't have tags. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af4e60df9453b2ca88e075768c80eb362">XUSBPS_CMD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000140</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae977cbceae698547d039d7fdd643b209">XUSBPS_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000144</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#abfe306519d91eb6e73e2758ef0e4022a">XUSBPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000148</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a4157755424c1cf5507ad25cb27e279a1">XUSBPS_FRAME_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000014C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ac554c295a361105374944e4e1da07aad">XUSBPS_LISTBASE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000154</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a7a1a4003537baa17d4619dfc180daf53">XUSBPS_DEVICEADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000154</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a5321ce3c50f36383f51d1d8ccea520f3">XUSBPS_ASYNCLISTADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000158</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae47d112e0a25161d88dfbb8e34feeb9e">XUSBPS_EPLISTADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000158</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aeaa8a496dfe864a918d3128416ea13fd">XUSBPS_TTCTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000015C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae997f50920e8068fa2e19d5ae2d9acdf">XUSBPS_BURSTSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000160</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af9690c347e4d95007f1dfdf243630414">XUSBPS_TXFILL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000164</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a464998ead6aa79a089f18bb1e9e04be4">XUSBPS_ULPIVIEW_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000170</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a7f16bb1d54ffe9b9edf7ffc2a5b3bc2e">XUSBPS_EPNAKISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000178</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a3dc13210f377cd5cfd68d6c0384c8eb4">XUSBPS_EPNAKIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000017C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a3e6302971cb6f32b61bd601152babdfd">XUSBPS_PORTSCR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000184</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aeb71200b8df84e2d1ac16ef46c9aa051">XUSBPS_PORTSCRn_OFFSET</a>(n)&nbsp;&nbsp;&nbsp;(XUSBPS_PORTSCR1_OFFSET + (((n)-1) * XUSBPS_REG_SPACING))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a41f69a3714eb428a049d90b3d1f8ae63">XUSBPS_OTGCSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001A4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a7859e516b7713cfa335263a8300ab868">XUSBPS_MODE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001A8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a91f2b4b1ac7ef9af2fae37c11bf79365">XUSBPS_EPSTAT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001AC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#acc291723213710b2c1cef056a0a96853">XUSBPS_EPPRIME_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001B0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a62f7e5327dfbd7d8dc083194861a406e">XUSBPS_EPFLUSH_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001B4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a9838825b6c5b76393e3a5fb213caad2a">XUSBPS_EPRDY_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001B8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad237b5e446825307327dfe71c04d2899">XUSBPS_EPCOMPL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001BC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a47cd1331f4eda4da4cee67b803da7165">XUSBPS_EPCR0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001C0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a102e27fd21789376f375b89fb3094d85">XUSBPS_EPCR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001C4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a88c59c60df165a37c9a47fc90d920d35">XUSBPS_EPCR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001C8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aa484c437af02a5385fdfabac4d7ee258">XUSBPS_EPCR3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001CC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a179659458416aa39985cccf15fa9f907">XUSBPS_EPCR4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000001D0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aa28f8c4ae7ed59f8408db86869b3fd45">XUSBPS_MAX_ENDPOINTS</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a677f89e935e0c9b679090d70fa4046d0">XUSBPS_EP_OUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad1dbbbae10dd87179c81c9e899e4af8f">XUSBPS_EP_IN_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aad8c8159ca5944bbb672dbecd2ca4e2e">XUSBPS_EP_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFF0FFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af457832b3446572ed58cc64bfd668d73">XUSBPS_EPCRn_OFFSET</a>(n)&nbsp;&nbsp;&nbsp;(XUSBPS_EPCR0_OFFSET + ((n) * XUSBPS_REG_SPACING))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aa80d1012ad67ac687495e255fb0356e3">XUSBPS_EPFLUSH_RX_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a7ccddfc11a06ca28d7c1bb1086e1d66c">XUSBPS_EPFLUSH_TX_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Endpoint Control Register (EPCR) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp914c7a7f9c92b8d3443c26f139cf74c2"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a3866e020e7b739816e87e78dbeea208c">XUSBPS_EPCR_TXT_CONTROL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a30f6b3f0547db933121cd41cc9b6385d">XUSBPS_EPCR_TXT_ISO_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a14f191015affc97b3a9c990c2d68de4c">XUSBPS_EPCR_TXT_BULK_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a2172deb3828fcd099fe9a847ee125d09">XUSBPS_EPCR_TXT_INTR_MASK</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad22deb4883894f452b73ed38418970d0">XUSBPS_EPCR_TXS_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a5cc1450fbbe3d6e525b363a2faf54575">XUSBPS_EPCR_TXE_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aec7cf9ddd4b206b68e8a6856c2393c53">XUSBPS_EPCR_TXR_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0f2a51408fd7e0f8454611d4232446d7">XUSBPS_EPCR_RXT_CONTROL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a60e82ff6c8172020ae8ad6f9c9a63149">XUSBPS_EPCR_RXT_ISO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#afaa776284ac5e56996ab387ab825888b">XUSBPS_EPCR_RXT_BULK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af090efcf5f240254772e385f6b1ba3d0">XUSBPS_EPCR_RXT_INTR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aaf4f7b7545c284558f021aa3f68e45cc">XUSBPS_EPCR_RXS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a47897095bd9001c405e4c1b43f4582cd">XUSBPS_EPCR_RXE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a9645d41ecd7e18e997368c2fb90abd1e">XUSBPS_EPCR_RXR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB Command Register (CR) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp167f0a0e8a2fc2c7236f8b29c9964a82"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a52456fec470f635fe4e25fbd586e0367">XUSBPS_CMD_RS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0da6c04d3bd127161f774e9be81e5b51">XUSBPS_CMD_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a1ef25eb339410876cfa92d706bee097b">XUSBPS_CMD_FS01_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a96e40510dfd77182f6ef38fd2025fa3a">XUSBPS_CMD_PSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a445e9014663f5e2c20473c569170bb54">XUSBPS_CMD_ASE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a10e2bd69c860448b3eb9ef32c5c926c2">XUSBPS_CMD_IAA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af1a22648f59c9a2c24dc91d12505c035">XUSBPS_CMD_ASP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a8636517a7767284c41a8757aac599035">XUSBPS_CMD_ASPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a28d755f3ecc320aea1c7f5d524c6ce04">XUSBPS_CMD_SUTW_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6e974e8398c962e180415baefcfee1ab">XUSBPS_CMD_ATDTW_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a75d04ab452a4907ec05d0103e604f3f1">XUSBPS_CMD_FS2_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a9026d4faa0ba3d40057687c9c3d58a34">XUSBPS_CMD_ITC_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Threshold</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp430b3983a967631ba66f3311c9dff73c"></a> These definitions are used by software to set the maximum rate at which the USB controller will generate interrupt requests. The interrupt interval is given in number of micro-frames.</p>
<p>USB defines a full-speed 1 ms frame time indicated by a Start Of Frame (SOF) packet each and every 1ms. USB also defines a high-speed micro-frame with a 125us frame time. For each micro-frame a SOF (Start Of Frame) packet is generated. Data is sent in between the SOF packets. The interrupt threshold defines how many micro-frames the controller waits before issuing an interrupt after data has been received.</p>
<p>For a threshold of 0 the controller will issue an interrupt immediately after the last byte of the data has been received. For a threshold n&gt;0 the controller will wait for n micro-frames before issuing an interrupt.</p>
<p>Therefore, a setting of 8 micro-frames (default) means that the controller will issue at most 1 interrupt per millisecond. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af4288c56d0528bdcb84495dfaebc9007">XUSBPS_CMD_ITHRESHOLD_0</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a79e8edf7ad76347325a0e0562806a3c4">XUSBPS_CMD_ITHRESHOLD_1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ab654fd8caf2d3f5b9801f0807c3ee0b5">XUSBPS_CMD_ITHRESHOLD_2</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a4081fb945f2380b16647f87280b449dd">XUSBPS_CMD_ITHRESHOLD_4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad24ef70f4b1b14e938adea1a793b1daf">XUSBPS_CMD_ITHRESHOLD_8</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a42d34ad767def3bd595e066bafba4ecc">XUSBPS_CMD_ITHRESHOLD_16</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a31e120154b5d45da68d4ac5f80d5c5bc">XUSBPS_CMD_ITHRESHOLD_32</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aba3c4b08e2e61ae0c95bdb988cfa128b">XUSBPS_CMD_ITHRESHOLD_64</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aefc51468c7aacc5b183a0670084e1409">XUSBPS_CMD_ITHRESHOLD_MAX</a>&nbsp;&nbsp;&nbsp;XUSBPS_CMD_ITHRESHOLD_64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ac3a961efc4fcd8d789a54eccbc146ac9">XUSBPS_CMD_ITHRESHOLD_DEFAULT</a>&nbsp;&nbsp;&nbsp;XUSBPS_CMD_ITHRESHOLD_8</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB Interrupt Status Register (ISR) / Interrupt Enable Register (IER)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7370c5e86f327e854958659e12494374"></a> bit positions. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6dcda0bc8640b4ab5cc9640fdfaead17">XUSBPS_IXR_UI_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6b9c6b0fdde27b3422304b2572747c36">XUSBPS_IXR_UE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aefd37186c614c21596ccdcf496537401">XUSBPS_IXR_PC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a89b19513ebf10f3dfca6c3e7324b3305">XUSBPS_IXR_FRE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a5c8f7aac750db18c9c7f2d422805f468">XUSBPS_IXR_AA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a8c0544cefd69591cbf14e39dab946bd0">XUSBPS_IXR_UR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6dd182686bace6f43485e17d35745d35">XUSBPS_IXR_SR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#afaaf3b4cbc99557f81b0973317cdcc09">XUSBPS_IXR_SLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a51bb44067023085967ed34685d4ba74b">XUSBPS_IXR_ULPI_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae829742dd3a9a2dda9b7655cdaa29ca9">XUSBPS_IXR_HCH_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a01b34cf5aa01ab7868f68a0d4adf4b12">XUSBPS_IXR_RCL_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a7d3bf450095dcc044d75bfb1d1e86c30">XUSBPS_IXR_PS_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#adb60fe887b1a5d0a53144bd07082af91">XUSBPS_IXR_AS_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a4ef9bc78622a7a9ec47e29490ceb3d8c">XUSBPS_IXR_NAK_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0284786bedf698debb6aecc0049a703d">XUSBPS_IXR_UA_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a37d683771fc6d6a887eb18f730faa342">XUSBPS_IXR_UP_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a89ae73b749652ec302e0ead00ecc6cbe">XUSBPS_IXR_TI0_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a41e93b26e7efa8d80591fdd3a396a662">XUSBPS_IXR_TI1_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#abadf114268fe6ee2a2c709d7c8a79d99">XUSBPS_IXR_ALL</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">USB Mode Register (MODE) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp701dd19bc0705e68ff63b4693686ba11"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a21895053e36613907d8dfd92e791080f">XUSBPS_MODE_CM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a2584ece4e33dd1b3b8ed270483e67006">XUSBPS_MODE_CM_IDLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a35e64f1039a95571e2d2915071275b30">XUSBPS_MODE_CM_DEVICE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6ef571f1704ffd66e68d31f065a14534">XUSBPS_MODE_CM_HOST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a8c0064a0ca9cb4bdfad9e2d4544a2181">XUSBPS_MODE_ES_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a591b1b17bdb9a916c625e48e348b0a2f">XUSBPS_MODE_SLOM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a53d585fe56e075d9b0df9868a8771b7c">XUSBPS_MODE_SDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a4f22372bd3769bd9af4bf29c65d84167">XUSBPS_MODE_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB Device Address Register (DEVICEADDR) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpbb81011327c9c1a2d26e5c4a01bbc7d4"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6a54eea03800ea6ee8ecce7f9fa09795">XUSBPS_DEVICEADDR_DEVICEAADV_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae53b1b5887bad445e4428e70891a4d27">XUSBPS_DEVICEADDR_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0xFE000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a7839efccd693f5aa8c1b0685b891f760">XUSBPS_DEVICEADDR_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;25</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a60a03ddaaa15885da8754417ec603c33">XUSBPS_DEVICEADDR_MAX</a>&nbsp;&nbsp;&nbsp;127</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB TT Control Register (TTCTRL) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp847046bb0acc89e7f69c701b89bad4ba"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a793766da0e2d717dbfa20163f4813087">XUSBPS_TTCTRL_HUBADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x7F000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB Burst Size Register (BURSTSIZE) bit posisions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp412c74f273132c015655a490310f9b07"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a67534137eff9c7a3b0e09323a6816d7b">XUSBPS_BURSTSIZE_RX_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae6eb43af25aad5f13a79cdf1a419741d">XUSBPS_BURSTSIZE_TX_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB Tx Fill Tuning Register (TXFILL) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpfca47bc665d609393785d3459a4602d7"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a4a9a9a77f1a2761587df8966ec13d031">XUSBPS_TXFILL_OVERHEAD_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#acbc143cb51c906fc1b821b6a938490aa">XUSBPS_TXFILL_HEALTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00001F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a4d04065b099b8d1cd4b0eabde5810098">XUSBPS_TXFILL_BURST_MASK</a>&nbsp;&nbsp;&nbsp;0x003F0000</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB ULPI Viewport Register (ULPIVIEW) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp597b83ef7e3778b1e88828aeb9281240"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0a4d270a758a6148ee610f9902180ba2">XUSBPS_ULPIVIEW_DATWR_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0978f0c576857e7784856f6ef9ca197e">XUSBPS_ULPIVIEW_DATRD_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae3f07141aec7fafcc8becb6cdb0db654">XUSBPS_ULPIVIEW_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a93c88a0e5ad57a6436362e8fb41e90e2">XUSBPS_ULPIVIEW_PORT_MASK</a>&nbsp;&nbsp;&nbsp;0x07000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a32a5f6fd391848b7671fc16e8a97f05f">XUSBPS_ULPIVIEW_SS_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a5f681007ccdbcc03cfb5a8cc768cff92">XUSBPS_ULPIVIEW_RW_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#abf8b7addc203c447efc5ed6dad7f5674">XUSBPS_ULPIVIEW_RUN_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aef6f3ff76a2d742eeec261cd4ebd2306">XUSBPS_ULPIVIEW_WU_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port Status Control Register bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb44a232d4d667089a6d7da6a8ae396db"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a1f7ff22d780c1ee16c4d88099bcc2602">XUSBPS_PORTSCR_CCS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad37164741082835f3b861cad893941ff">XUSBPS_PORTSCR_CSC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ab274c9ed03c6cbbc03db9dc3f3da455c">XUSBPS_PORTSCR_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a2a26835d837358c1a734677185e29287">XUSBPS_PORTSCR_PEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad99c26d2a08b184a68fe732358d89c72">XUSBPS_PORTSCR_OCA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a68b7f81daf6dda1c9a6379af20932a5b">XUSBPS_PORTSCR_OCC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a74d93aa96409e16a96e343829f8216ba">XUSBPS_PORTSCR_FPR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae9d4f360fcad407d434ca9b307d6b1da">XUSBPS_PORTSCR_SUSP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0fab2bb4be65fa0d3479a3d75f58e736">XUSBPS_PORTSCR_PR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a00ad12820a96f9aeb7bcbb226169129b">XUSBPS_PORTSCR_HSP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a8a608f17d2baad09aee1c4f73295bcb0">XUSBPS_PORTSCR_LS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#acdd58f1d06bae848a57d0a9e61905506">XUSBPS_PORTSCR_PP_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a3239c1f980bdbfea26b1820a201ea88c">XUSBPS_PORTSCR_PO_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a77a673c7bd65d70ebfdce6c4321f69bc">XUSBPS_PORTSCR_PIC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a655cd7d9ae804719dfea41970e00c4c4">XUSBPS_PORTSCR_PTC_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aad32baeb49d1a6eb7d4940d6dde4a44b">XUSBPS_PORTSCR_WKCN_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad40c098d22fd6b435845c3f7e6e27466">XUSBPS_PORTSCR_WKDS_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a3aabd08d1fb46bf56b0ecf1f2723a62f">XUSBPS_PORTSCR_WKOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a64e49cd2f69f2c41bae305fa0821b2e6">XUSBPS_PORTSCR_PHCD_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a56979f03747794e45b17e23f14361015">XUSBPS_PORTSCR_PFSC_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a6858d711a08a55899702a1af580f0aec">XUSBPS_PORTSCR_PSPD_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">On-The-Go Status Control Register (OTGCSR) bit positions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpfb9bca83c893ccc510c9246ce954281d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae1da15ba0e113d7bf2fc14e4dbecaa34">XUSBPS_OTGSC_VD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a38adf90c7ac0c3cdae6b181f0f1961a7">XUSBPS_OTGSC_VC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a2e57b1893a94267b225818eab4f356cf">XUSBPS_OTGSC_HAAR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a5fa9fe6a9f212d24be7c3e351dc8385b">XUSBPS_OTGSC_OT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#adf8d7e9df1fbfc49fa27f45bb544d546">XUSBPS_OTGSC_DP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0d20e551660706bb6baa638b92a66e85">XUSBPS_OTGSC_IDPU_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a32bf4c1617f4d76058de570d9a9a7f80">XUSBPS_OTGSC_HADP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a87549f3fc330a0479d325cfe1d8b5e67">XUSBPS_OTGSC_HABA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a80240394c8c8067c108fad5fad6fa01d">XUSBPS_OTGSC_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aac4219ae6323b31d4a47f4fbdf8e033d">XUSBPS_OTGSC_AVV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aafe4f6f4d329fa8d2bf7d3a53dea0446">XUSBPS_OTGSC_ASV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a5cf6d5161376a3fdd350e1d83e8f5d6a">XUSBPS_OTGSC_BSV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae04026316f9e7945aa100bd80f734fc2">XUSBPS_OTGSC_BSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#aa0d43b964c7795fa8f97de05a4003968">XUSBPS_OTGSC_1MST_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a1ab3e499a08d4332856ed252eeeb0ac5">XUSBPS_OTGSC_DPS_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af429ced13773b3bd51a574f432da6da6">XUSBPS_OTGSC_IDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0c18d9fe65c7d984732572294584e230">XUSBPS_OTGSC_AVVIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a663f6ece2fd49add15e6b09ae3c158c6">XUSBPS_OTGSC_ASVIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0d7a0968c4d46fbc7acef420971f2091">XUSBPS_OTGSC_BSVIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ad9c241fd267427bde173769007392d09">XUSBPS_OTGSC_BSEIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a1b21358c42955a59a14216653a7e2fed">XUSBPS_OTGSC_1MSS_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#adb8c22e732296af62ee2ef525ae15c2e">XUSBPS_OTGSC_DPIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#ae72f487267814e2b4efea626ddaf9227">XUSBPS_OTGSC_IDIE_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a992634fdae8964f9525f406bf6c302f4">XUSBPS_OTGSC_AVVIE_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a3dfd8cc7d3acb160acc612bad8c56f62">XUSBPS_OTGSC_ASVIE_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a0d51d2db4a4ebde3bb55baa8a2342de7">XUSBPS_OTGSC_BSVIE_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a1d817258eb5221723892b52d16064124">XUSBPS_OTGSC_BSEE_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af0ebd2a0508208cecd0f035c5c5d3de0">XUSBPS_OTGSC_1MSE_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a929405e5691f0cde005d98404d57fcc7">XUSBPS_OTGSC_DPIE_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a9d102ab4ccb6d192fb28ee829bc21f98">XUSBPS_OTG_ISB_ALL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#a45a182e7fb3993949604759cf7db6711">XUSBPS_OTG_IEB_ALL</a></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusbps__hw_8h.html#af07a1ec6f70450249f71f4831649974c">XUsbPs_ResetHw</a> (u32 BaseAddress)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and low-level driver functions (or macros) that can be used to access the device. High-level driver functions are defined in <a class="el" href="xusbps_8h.html">xusbps.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a wgr  10/10/10 First release
 1.04a nm   10/23/12 Fixed CR# 679106.
 1.05a kpc  07/03/13 Added XUsbPs_ResetHw function prototype
 2.00a kpc  04/03/14 Fixed CR#777764. Corrected max endpoint vale and masks 
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a5321ce3c50f36383f51d1d8ccea520f3"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ASYNCLISTADDR_OFFSET" ref="a5321ce3c50f36383f51d1d8ccea520f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ASYNCLISTADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000158</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>H: Async List Address </p>

</div>
</div>
<a class="anchor" id="ae997f50920e8068fa2e19d5ae2d9acdf"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_BURSTSIZE_OFFSET" ref="ae997f50920e8068fa2e19d5ae2d9acdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_BURSTSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x00000160</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst Size </p>

</div>
</div>
<a class="anchor" id="a67534137eff9c7a3b0e09323a6816d7b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_BURSTSIZE_RX_MASK" ref="a67534137eff9c7a3b0e09323a6816d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_BURSTSIZE_RX_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX Burst Length </p>

</div>
</div>
<a class="anchor" id="ae6eb43af25aad5f13a79cdf1a419741d"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_BURSTSIZE_TX_MASK" ref="ae6eb43af25aad5f13a79cdf1a419741d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_BURSTSIZE_TX_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX Burst Length </p>

</div>
</div>
<a class="anchor" id="a445e9014663f5e2c20473c569170bb54"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ASE_MASK" ref="a445e9014663f5e2c20473c569170bb54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ASE_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Async Sched Enable </p>

</div>
</div>
<a class="anchor" id="af1a22648f59c9a2c24dc91d12505c035"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ASP_MASK" ref="af1a22648f59c9a2c24dc91d12505c035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ASP_MASK&nbsp;&nbsp;&nbsp;0x00000300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Async Sched Park Mode Cnt </p>

</div>
</div>
<a class="anchor" id="a8636517a7767284c41a8757aac599035"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ASPE_MASK" ref="a8636517a7767284c41a8757aac599035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ASPE_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Async Sched Park Mode Enbl </p>

</div>
</div>
<a class="anchor" id="a6e974e8398c962e180415baefcfee1ab"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ATDTW_MASK" ref="a6e974e8398c962e180415baefcfee1ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ATDTW_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Add dTD TripWire </p>

</div>
</div>
<a class="anchor" id="a1ef25eb339410876cfa92d706bee097b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_FS01_MASK" ref="a1ef25eb339410876cfa92d706bee097b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_FS01_MASK&nbsp;&nbsp;&nbsp;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame List Size bit 0,1 </p>

</div>
</div>
<a class="anchor" id="a75d04ab452a4907ec05d0103e604f3f1"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_FS2_MASK" ref="a75d04ab452a4907ec05d0103e604f3f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_FS2_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame List Size bit 2 </p>

</div>
</div>
<a class="anchor" id="a10e2bd69c860448b3eb9ef32c5c926c2"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_IAA_MASK" ref="a10e2bd69c860448b3eb9ef32c5c926c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_IAA_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IRQ Async Advance Doorbell </p>

</div>
</div>
<a class="anchor" id="a9026d4faa0ba3d40057687c9c3d58a34"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITC_MASK" ref="a9026d4faa0ba3d40057687c9c3d58a34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITC_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IRQ Threshold Control </p>

</div>
</div>
<a class="anchor" id="af4288c56d0528bdcb84495dfaebc9007"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_0" ref="af4288c56d0528bdcb84495dfaebc9007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_0&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Immediate interrupt. </p>

</div>
</div>
<a class="anchor" id="a79e8edf7ad76347325a0e0562806a3c4"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_1" ref="a79e8edf7ad76347325a0e0562806a3c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_1&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 micro-frame </p>

</div>
</div>
<a class="anchor" id="a42d34ad767def3bd595e066bafba4ecc"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_16" ref="a42d34ad767def3bd595e066bafba4ecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_16&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16 micro-frames </p>

</div>
</div>
<a class="anchor" id="ab654fd8caf2d3f5b9801f0807c3ee0b5"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_2" ref="ab654fd8caf2d3f5b9801f0807c3ee0b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_2&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2 micro-frames </p>

</div>
</div>
<a class="anchor" id="a31e120154b5d45da68d4ac5f80d5c5bc"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_32" ref="a31e120154b5d45da68d4ac5f80d5c5bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_32&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32 micro-frames </p>

</div>
</div>
<a class="anchor" id="a4081fb945f2380b16647f87280b449dd"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_4" ref="a4081fb945f2380b16647f87280b449dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_4&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4 micro-frames </p>

</div>
</div>
<a class="anchor" id="aba3c4b08e2e61ae0c95bdb988cfa128b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_64" ref="aba3c4b08e2e61ae0c95bdb988cfa128b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_64&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>64 micro-frames </p>

</div>
</div>
<a class="anchor" id="ad24ef70f4b1b14e938adea1a793b1daf"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_8" ref="ad24ef70f4b1b14e938adea1a793b1daf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_8&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8 micro-frames </p>

</div>
</div>
<a class="anchor" id="ac3a961efc4fcd8d789a54eccbc146ac9"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_DEFAULT" ref="ac3a961efc4fcd8d789a54eccbc146ac9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_DEFAULT&nbsp;&nbsp;&nbsp;XUSBPS_CMD_ITHRESHOLD_8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aefc51468c7aacc5b183a0670084e1409"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_ITHRESHOLD_MAX" ref="aefc51468c7aacc5b183a0670084e1409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_ITHRESHOLD_MAX&nbsp;&nbsp;&nbsp;XUSBPS_CMD_ITHRESHOLD_64</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af4e60df9453b2ca88e075768c80eb362"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_OFFSET" ref="af4e60df9453b2ca88e075768c80eb362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_OFFSET&nbsp;&nbsp;&nbsp;0x00000140</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration </p>

</div>
</div>
<a class="anchor" id="a96e40510dfd77182f6ef38fd2025fa3a"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_PSE_MASK" ref="a96e40510dfd77182f6ef38fd2025fa3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_PSE_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Periodic Sched Enable </p>

</div>
</div>
<a class="anchor" id="a52456fec470f635fe4e25fbd586e0367"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_RS_MASK" ref="a52456fec470f635fe4e25fbd586e0367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_RS_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Run/Stop </p>

</div>
</div>
<a class="anchor" id="a0da6c04d3bd127161f774e9be81e5b51"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_RST_MASK" ref="a0da6c04d3bd127161f774e9be81e5b51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_RST_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Controller RESET </p>

</div>
</div>
<a class="anchor" id="a28d755f3ecc320aea1c7f5d524c6ce04"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_CMD_SUTW_MASK" ref="a28d755f3ecc320aea1c7f5d524c6ce04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_CMD_SUTW_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup TripWire </p>

</div>
</div>
<a class="anchor" id="ae53b1b5887bad445e4428e70891a4d27"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_DEVICEADDR_ADDR_MASK" ref="ae53b1b5887bad445e4428e70891a4d27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_DEVICEADDR_ADDR_MASK&nbsp;&nbsp;&nbsp;0xFE000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Address </p>

</div>
</div>
<a class="anchor" id="a7839efccd693f5aa8c1b0685b891f760"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_DEVICEADDR_ADDR_SHIFT" ref="a7839efccd693f5aa8c1b0685b891f760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_DEVICEADDR_ADDR_SHIFT&nbsp;&nbsp;&nbsp;25</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address shift </p>

</div>
</div>
<a class="anchor" id="a6a54eea03800ea6ee8ecce7f9fa09795"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_DEVICEADDR_DEVICEAADV_MASK" ref="a6a54eea03800ea6ee8ecce7f9fa09795" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_DEVICEADDR_DEVICEAADV_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Addr Auto Advance </p>

</div>
</div>
<a class="anchor" id="a60a03ddaaa15885da8754417ec603c33"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_DEVICEADDR_MAX" ref="a60a03ddaaa15885da8754417ec603c33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_DEVICEADDR_MAX&nbsp;&nbsp;&nbsp;127</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Biggest allowed address </p>

</div>
</div>
<a class="anchor" id="a7a1a4003537baa17d4619dfc180daf53"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_DEVICEADDR_OFFSET" ref="a7a1a4003537baa17d4619dfc180daf53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_DEVICEADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000154</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>D: Device Address </p>

</div>
</div>
<a class="anchor" id="a638a41ffd2f06ff71d6bf8c0f91c8172"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_dQH_ALIGN" ref="a638a41ffd2f06ff71d6bf8c0f91c8172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_dQH_ALIGN&nbsp;&nbsp;&nbsp;64</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alignment of a Device Transfer Descriptor structure. </p>

</div>
</div>
<a class="anchor" id="a5b6ed1e5110a39ee013edb1c2d1870e6"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_dQH_BASE_ALIGN" ref="a5b6ed1e5110a39ee013edb1c2d1870e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_dQH_BASE_ALIGN&nbsp;&nbsp;&nbsp;2048</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for All IRQ Enable masks &lt; Alignment of the Device Queue Head List BASE. Alignment of a Device Queue Head structure. </p>

</div>
</div>
<a class="anchor" id="aa7cc144d178f6407b39c0ef5f86685ca"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_dTD_ALIGN" ref="aa7cc144d178f6407b39c0ef5f86685ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_dTD_ALIGN&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Size of one RX buffer for a OUT Transfer Descriptor. </p>

</div>
</div>
<a class="anchor" id="a2b4c5005f577485a673d922653845e0d"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_dTD_BUF_ALIGN" ref="a2b4c5005f577485a673d922653845e0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_dTD_BUF_ALIGN&nbsp;&nbsp;&nbsp;4096</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad68e76afe700885d49824c80a5feeda4"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_dTD_BUF_MAX_SIZE" ref="ad68e76afe700885d49824c80a5feeda4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_dTD_BUF_MAX_SIZE&nbsp;&nbsp;&nbsp;16*1024</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Alignment requirement for Transfer Descriptor buffers. </p>

</div>
</div>
<a class="anchor" id="a09ddf307c0b57bfdb8d83088d8e96068"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_dTD_BUF_SIZE" ref="a09ddf307c0b57bfdb8d83088d8e96068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_dTD_BUF_SIZE&nbsp;&nbsp;&nbsp;4096</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum size of one RX/TX buffer. </p>

</div>
</div>
<a class="anchor" id="aad8c8159ca5944bbb672dbecd2ca4e2e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EP_ALL_MASK" ref="aad8c8159ca5944bbb672dbecd2ca4e2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EP_ALL_MASK&nbsp;&nbsp;&nbsp;0x0FFF0FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask used for endpoint control registers </p>

</div>
</div>
<a class="anchor" id="ad1dbbbae10dd87179c81c9e899e4af8f"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EP_IN_MASK" ref="ad1dbbbae10dd87179c81c9e899e4af8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EP_IN_MASK&nbsp;&nbsp;&nbsp;0x0FFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IN (TX) endpoint mask </p>

</div>
</div>
<a class="anchor" id="aa9dc8896035d0198bd0871dc812a655e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EP_NUM_MASK" ref="aa9dc8896035d0198bd0871dc812a655e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EP_NUM_MASK&nbsp;&nbsp;&nbsp;0x3E</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af7e50f02b39f767990951de880541500"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EP_NUM_SHIFT" ref="af7e50f02b39f767990951de880541500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EP_NUM_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a677f89e935e0c9b679090d70fa4046d0"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EP_OUT_MASK" ref="a677f89e935e0c9b679090d70fa4046d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EP_OUT_MASK&nbsp;&nbsp;&nbsp;0x00000FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OUR (RX) endpoint mask </p>

</div>
</div>
<a class="anchor" id="ad237b5e446825307327dfe71c04d2899"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCOMPL_OFFSET" ref="ad237b5e446825307327dfe71c04d2899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCOMPL_OFFSET&nbsp;&nbsp;&nbsp;0x000001BC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Complete </p>

</div>
</div>
<a class="anchor" id="a47cd1331f4eda4da4cee67b803da7165"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR0_OFFSET" ref="a47cd1331f4eda4da4cee67b803da7165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR0_OFFSET&nbsp;&nbsp;&nbsp;0x000001C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Control 0 </p>

</div>
</div>
<a class="anchor" id="a102e27fd21789376f375b89fb3094d85"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR1_OFFSET" ref="a102e27fd21789376f375b89fb3094d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR1_OFFSET&nbsp;&nbsp;&nbsp;0x000001C4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Control 1 </p>

</div>
</div>
<a class="anchor" id="a88c59c60df165a37c9a47fc90d920d35"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR2_OFFSET" ref="a88c59c60df165a37c9a47fc90d920d35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR2_OFFSET&nbsp;&nbsp;&nbsp;0x000001C8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Control 2 </p>

</div>
</div>
<a class="anchor" id="aa484c437af02a5385fdfabac4d7ee258"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR3_OFFSET" ref="aa484c437af02a5385fdfabac4d7ee258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR3_OFFSET&nbsp;&nbsp;&nbsp;0x000001CC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Control 3 </p>

</div>
</div>
<a class="anchor" id="a179659458416aa39985cccf15fa9f907"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR4_OFFSET" ref="a179659458416aa39985cccf15fa9f907" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR4_OFFSET&nbsp;&nbsp;&nbsp;0x000001D0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Control 4 </p>

</div>
</div>
<a class="anchor" id="a47897095bd9001c405e4c1b43f4582cd"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_RXE_MASK" ref="a47897095bd9001c405e4c1b43f4582cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_RXE_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit enable. - RX </p>

</div>
</div>
<a class="anchor" id="a9645d41ecd7e18e997368c2fb90abd1e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_RXR_MASK" ref="a9645d41ecd7e18e997368c2fb90abd1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_RXR_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle Reset Bit </p>

</div>
</div>
<a class="anchor" id="aaf4f7b7545c284558f021aa3f68e45cc"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_RXS_MASK" ref="aaf4f7b7545c284558f021aa3f68e45cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_RXS_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stall RX endpoint. </p>

</div>
</div>
<a class="anchor" id="afaa776284ac5e56996ab387ab825888b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_RXT_BULK_MASK" ref="afaa776284ac5e56996ab387ab825888b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_RXT_BULK_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bulk Endpoint - RX </p>

</div>
</div>
<a class="anchor" id="a0f2a51408fd7e0f8454611d4232446d7"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_RXT_CONTROL_MASK" ref="a0f2a51408fd7e0f8454611d4232446d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_RXT_CONTROL_MASK&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control Endpoint - RX </p>

</div>
</div>
<a class="anchor" id="af090efcf5f240254772e385f6b1ba3d0"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_RXT_INTR_MASK" ref="af090efcf5f240254772e385f6b1ba3d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_RXT_INTR_MASK&nbsp;&nbsp;&nbsp;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Endpoint </p>

</div>
</div>
<a class="anchor" id="a60e82ff6c8172020ae8ad6f9c9a63149"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_RXT_ISO_MASK" ref="a60e82ff6c8172020ae8ad6f9c9a63149" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_RXT_ISO_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Isochronous Endpoint </p>

</div>
</div>
<a class="anchor" id="a5cc1450fbbe3d6e525b363a2faf54575"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_TXE_MASK" ref="a5cc1450fbbe3d6e525b363a2faf54575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_TXE_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit enable - TX </p>

</div>
</div>
<a class="anchor" id="aec7cf9ddd4b206b68e8a6856c2393c53"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_TXR_MASK" ref="aec7cf9ddd4b206b68e8a6856c2393c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_TXR_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle Reset Bit </p>

</div>
</div>
<a class="anchor" id="ad22deb4883894f452b73ed38418970d0"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_TXS_MASK" ref="ad22deb4883894f452b73ed38418970d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_TXS_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stall TX endpoint </p>

</div>
</div>
<a class="anchor" id="a14f191015affc97b3a9c990c2d68de4c"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_TXT_BULK_MASK" ref="a14f191015affc97b3a9c990c2d68de4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_TXT_BULK_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bulk Endpoint - TX </p>

</div>
</div>
<a class="anchor" id="a3866e020e7b739816e87e78dbeea208c"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_TXT_CONTROL_MASK" ref="a3866e020e7b739816e87e78dbeea208c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_TXT_CONTROL_MASK&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control Endpoint - TX </p>

</div>
</div>
<a class="anchor" id="a2172deb3828fcd099fe9a847ee125d09"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_TXT_INTR_MASK" ref="a2172deb3828fcd099fe9a847ee125d09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_TXT_INTR_MASK&nbsp;&nbsp;&nbsp;0x000C0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Endpoint </p>

</div>
</div>
<a class="anchor" id="a30f6b3f0547db933121cd41cc9b6385d"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCR_TXT_ISO_MASK" ref="a30f6b3f0547db933121cd41cc9b6385d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCR_TXT_ISO_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Isochronous. Endpoint </p>

</div>
</div>
<a class="anchor" id="af457832b3446572ed58cc64bfd668d73"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPCRn_OFFSET" ref="af457832b3446572ed58cc64bfd668d73" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPCRn_OFFSET</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(XUSBPS_EPCR0_OFFSET + ((n) * XUSBPS_REG_SPACING))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a62f7e5327dfbd7d8dc083194861a406e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPFLUSH_OFFSET" ref="a62f7e5327dfbd7d8dc083194861a406e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPFLUSH_OFFSET&nbsp;&nbsp;&nbsp;0x000001B4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Flush </p>

</div>
</div>
<a class="anchor" id="aa80d1012ad67ac687495e255fb0356e3"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPFLUSH_RX_SHIFT" ref="aa80d1012ad67ac687495e255fb0356e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPFLUSH_RX_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ccddfc11a06ca28d7c1bb1086e1d66c"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPFLUSH_TX_SHIFT" ref="a7ccddfc11a06ca28d7c1bb1086e1d66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPFLUSH_TX_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae47d112e0a25161d88dfbb8e34feeb9e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPLISTADDR_OFFSET" ref="ae47d112e0a25161d88dfbb8e34feeb9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPLISTADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000158</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>D: Endpoint List Addr </p>

</div>
</div>
<a class="anchor" id="a3dc13210f377cd5cfd68d6c0384c8eb4"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPNAKIER_OFFSET" ref="a3dc13210f377cd5cfd68d6c0384c8eb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPNAKIER_OFFSET&nbsp;&nbsp;&nbsp;0x0000017C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint NAK IRQ Enable </p>

</div>
</div>
<a class="anchor" id="a7f16bb1d54ffe9b9edf7ffc2a5b3bc2e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPNAKISR_OFFSET" ref="a7f16bb1d54ffe9b9edf7ffc2a5b3bc2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPNAKISR_OFFSET&nbsp;&nbsp;&nbsp;0x00000178</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint NAK IRQ Status </p>

</div>
</div>
<a class="anchor" id="acc291723213710b2c1cef056a0a96853"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPPRIME_OFFSET" ref="acc291723213710b2c1cef056a0a96853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPPRIME_OFFSET&nbsp;&nbsp;&nbsp;0x000001B0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Prime </p>

</div>
</div>
<a class="anchor" id="a9838825b6c5b76393e3a5fb213caad2a"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPRDY_OFFSET" ref="a9838825b6c5b76393e3a5fb213caad2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPRDY_OFFSET&nbsp;&nbsp;&nbsp;0x000001B8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Ready </p>

</div>
</div>
<a class="anchor" id="a91f2b4b1ac7ef9af2fae37c11bf79365"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_EPSTAT_OFFSET" ref="a91f2b4b1ac7ef9af2fae37c11bf79365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_EPSTAT_OFFSET&nbsp;&nbsp;&nbsp;0x000001AC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Setup Status </p>

</div>
</div>
<a class="anchor" id="a4157755424c1cf5507ad25cb27e279a1"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_FRAME_OFFSET" ref="a4157755424c1cf5507ad25cb27e279a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_FRAME_OFFSET&nbsp;&nbsp;&nbsp;0x0000014C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Frame Index </p>

</div>
</div>
<a class="anchor" id="a288d3df39776a25491141a1e1b446633"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_HCSPARAMS_OFFSET" ref="a288d3df39776a25491141a1e1b446633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_HCSPARAMS_OFFSET&nbsp;&nbsp;&nbsp;0x00000104</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa9ba03ff76b09ab409d75054cf1273"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_HWDEVICE_OFFSET" ref="a3aa9ba03ff76b09ab409d75054cf1273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_HWDEVICE_OFFSET&nbsp;&nbsp;&nbsp;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abfe306519d91eb6e73e2758ef0e4022a"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IER_OFFSET" ref="abfe306519d91eb6e73e2758ef0e4022a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x00000148</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ae977cbceae698547d039d7fdd643b209"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ISR_OFFSET" ref="ae977cbceae698547d039d7fdd643b209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x00000144</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status </p>

</div>
</div>
<a class="anchor" id="a5c8f7aac750db18c9c7f2d422805f468"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_AA_MASK" ref="a5c8f7aac750db18c9c7f2d422805f468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_AA_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Async Advance </p>

</div>
</div>
<a class="anchor" id="abadf114268fe6ee2a2c709d7c8a79d99"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_ALL" ref="abadf114268fe6ee2a2c709d7c8a79d99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_ALL</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xusbps__hw_8h.html#a6dcda0bc8640b4ab5cc9640fdfaead17">XUSBPS_IXR_UI_MASK</a>     | \
                                         <a class="code" href="xusbps__hw_8h.html#a6b9c6b0fdde27b3422304b2572747c36">XUSBPS_IXR_UE_MASK</a>             | \
                                         <a class="code" href="xusbps__hw_8h.html#aefd37186c614c21596ccdcf496537401">XUSBPS_IXR_PC_MASK</a>     | \
                                         <a class="code" href="xusbps__hw_8h.html#a89b19513ebf10f3dfca6c3e7324b3305">XUSBPS_IXR_FRE_MASK</a>    | \
                                         <a class="code" href="xusbps__hw_8h.html#a5c8f7aac750db18c9c7f2d422805f468">XUSBPS_IXR_AA_MASK</a>     | \
                                         <a class="code" href="xusbps__hw_8h.html#a8c0544cefd69591cbf14e39dab946bd0">XUSBPS_IXR_UR_MASK</a>             | \
                                         <a class="code" href="xusbps__hw_8h.html#a6dd182686bace6f43485e17d35745d35">XUSBPS_IXR_SR_MASK</a>             | \
                                         <a class="code" href="xusbps__hw_8h.html#afaaf3b4cbc99557f81b0973317cdcc09">XUSBPS_IXR_SLE_MASK</a>    | \
                                         <a class="code" href="xusbps__hw_8h.html#a51bb44067023085967ed34685d4ba74b">XUSBPS_IXR_ULPI_MASK</a>           | \
                                         <a class="code" href="xusbps__hw_8h.html#ae829742dd3a9a2dda9b7655cdaa29ca9">XUSBPS_IXR_HCH_MASK</a>    | \
                                         <a class="code" href="xusbps__hw_8h.html#a01b34cf5aa01ab7868f68a0d4adf4b12">XUSBPS_IXR_RCL_MASK</a>    | \
                                         <a class="code" href="xusbps__hw_8h.html#a7d3bf450095dcc044d75bfb1d1e86c30">XUSBPS_IXR_PS_MASK</a> | \
                                         <a class="code" href="xusbps__hw_8h.html#adb60fe887b1a5d0a53144bd07082af91">XUSBPS_IXR_AS_MASK</a>             | \
                                         <a class="code" href="xusbps__hw_8h.html#a4ef9bc78622a7a9ec47e29490ceb3d8c">XUSBPS_IXR_NAK_MASK</a>            | \
                                         <a class="code" href="xusbps__hw_8h.html#a0284786bedf698debb6aecc0049a703d">XUSBPS_IXR_UA_MASK</a>     | \
                                         <a class="code" href="xusbps__hw_8h.html#a37d683771fc6d6a887eb18f730faa342">XUSBPS_IXR_UP_MASK</a> | \
                                         <a class="code" href="xusbps__hw_8h.html#a89ae73b749652ec302e0ead00ecc6cbe">XUSBPS_IXR_TI0_MASK</a> | \
                                         <a class="code" href="xusbps__hw_8h.html#a41e93b26e7efa8d80591fdd3a396a662">XUSBPS_IXR_TI1_MASK</a>)
</pre></div><p>Mask for ALL IRQ types </p>

</div>
</div>
<a class="anchor" id="adb60fe887b1a5d0a53144bd07082af91"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_AS_MASK" ref="adb60fe887b1a5d0a53144bd07082af91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_AS_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Async Sched Status Read only </p>

</div>
</div>
<a class="anchor" id="a89b19513ebf10f3dfca6c3e7324b3305"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_FRE_MASK" ref="a89b19513ebf10f3dfca6c3e7324b3305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_FRE_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame List Rollover </p>

</div>
</div>
<a class="anchor" id="ae829742dd3a9a2dda9b7655cdaa29ca9"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_HCH_MASK" ref="ae829742dd3a9a2dda9b7655cdaa29ca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_HCH_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Host Controller Halted Read Only </p>

</div>
</div>
<a class="anchor" id="a4ef9bc78622a7a9ec47e29490ceb3d8c"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_NAK_MASK" ref="a4ef9bc78622a7a9ec47e29490ceb3d8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_NAK_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NAK IRQ </p>

</div>
</div>
<a class="anchor" id="aefd37186c614c21596ccdcf496537401"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_PC_MASK" ref="aefd37186c614c21596ccdcf496537401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_PC_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Change Detect </p>

</div>
</div>
<a class="anchor" id="a7d3bf450095dcc044d75bfb1d1e86c30"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_PS_MASK" ref="a7d3bf450095dcc044d75bfb1d1e86c30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_PS_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Periodic Sched Status Read Only </p>

</div>
</div>
<a class="anchor" id="a01b34cf5aa01ab7868f68a0d4adf4b12"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_RCL_MASK" ref="a01b34cf5aa01ab7868f68a0d4adf4b12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_RCL_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Reclamation Read Only </p>

</div>
</div>
<a class="anchor" id="afaaf3b4cbc99557f81b0973317cdcc09"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_SLE_MASK" ref="afaaf3b4cbc99557f81b0973317cdcc09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_SLE_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Controller Suspend </p>

</div>
</div>
<a class="anchor" id="a6dd182686bace6f43485e17d35745d35"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_SR_MASK" ref="a6dd182686bace6f43485e17d35745d35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_SR_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start of Frame </p>

</div>
</div>
<a class="anchor" id="a89ae73b749652ec302e0ead00ecc6cbe"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_TI0_MASK" ref="a89ae73b749652ec302e0ead00ecc6cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_TI0_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 0 Interrupt </p>

</div>
</div>
<a class="anchor" id="a41e93b26e7efa8d80591fdd3a396a662"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_TI1_MASK" ref="a41e93b26e7efa8d80591fdd3a396a662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_TI1_MASK&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 1 Interrupt </p>

</div>
</div>
<a class="anchor" id="a0284786bedf698debb6aecc0049a703d"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_UA_MASK" ref="a0284786bedf698debb6aecc0049a703d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_UA_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Host Async IRQ </p>

</div>
</div>
<a class="anchor" id="a6b9c6b0fdde27b3422304b2572747c36"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_UE_MASK" ref="a6b9c6b0fdde27b3422304b2572747c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_UE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transaction Error </p>

</div>
</div>
<a class="anchor" id="a6dcda0bc8640b4ab5cc9640fdfaead17"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_UI_MASK" ref="a6dcda0bc8640b4ab5cc9640fdfaead17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_UI_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Transaction Complete </p>

</div>
</div>
<a class="anchor" id="a51bb44067023085967ed34685d4ba74b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_ULPI_MASK" ref="a51bb44067023085967ed34685d4ba74b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_ULPI_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI IRQ </p>

</div>
</div>
<a class="anchor" id="a37d683771fc6d6a887eb18f730faa342"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_UP_MASK" ref="a37d683771fc6d6a887eb18f730faa342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_UP_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Host Periodic IRQ </p>

</div>
</div>
<a class="anchor" id="a8c0544cefd69591cbf14e39dab946bd0"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_IXR_UR_MASK" ref="a8c0544cefd69591cbf14e39dab946bd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_IXR_UR_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RESET Received </p>

</div>
</div>
<a class="anchor" id="ac554c295a361105374944e4e1da07aad"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_LISTBASE_OFFSET" ref="ac554c295a361105374944e4e1da07aad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_LISTBASE_OFFSET&nbsp;&nbsp;&nbsp;0x00000154</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>H: Periodic List Base Address </p>

</div>
</div>
<a class="anchor" id="aa28f8c4ae7ed59f8408db86869b3fd45"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MAX_ENDPOINTS" ref="aa28f8c4ae7ed59f8408db86869b3fd45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MAX_ENDPOINTS&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of supported Endpoints in this core. </p>

</div>
</div>
<a class="anchor" id="a35e64f1039a95571e2d2915071275b30"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_CM_DEVICE_MASK" ref="a35e64f1039a95571e2d2915071275b30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_CM_DEVICE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ef571f1704ffd66e68d31f065a14534"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_CM_HOST_MASK" ref="a6ef571f1704ffd66e68d31f065a14534" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_CM_HOST_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2584ece4e33dd1b3b8ed270483e67006"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_CM_IDLE_MASK" ref="a2584ece4e33dd1b3b8ed270483e67006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_CM_IDLE_MASK&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a21895053e36613907d8dfd92e791080f"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_CM_MASK" ref="a21895053e36613907d8dfd92e791080f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_CM_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Controller Mode Select </p>

</div>
</div>
<a class="anchor" id="a8c0064a0ca9cb4bdfad9e2d4544a2181"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_ES_MASK" ref="a8c0064a0ca9cb4bdfad9e2d4544a2181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_ES_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Endian Select </p>

</div>
</div>
<a class="anchor" id="a7859e516b7713cfa335263a8300ab868"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_OFFSET" ref="a7859e516b7713cfa335263a8300ab868" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_OFFSET&nbsp;&nbsp;&nbsp;0x000001A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Mode </p>

</div>
</div>
<a class="anchor" id="a53d585fe56e075d9b0df9868a8771b7c"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_SDIS_MASK" ref="a53d585fe56e075d9b0df9868a8771b7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_SDIS_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a591b1b17bdb9a916c625e48e348b0a2f"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_SLOM_MASK" ref="a591b1b17bdb9a916c625e48e348b0a2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_SLOM_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Setup Lockout Mode Disable </p>

</div>
</div>
<a class="anchor" id="a4f22372bd3769bd9af4bf29c65d84167"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_MODE_VALID_MASK" ref="a4f22372bd3769bd9af4bf29c65d84167" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_MODE_VALID_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a45a182e7fb3993949604759cf7db6711"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTG_IEB_ALL" ref="a45a182e7fb3993949604759cf7db6711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTG_IEB_ALL</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xusbps__hw_8h.html#ae72f487267814e2b4efea626ddaf9227">XUSBPS_OTGSC_IDIE_MASK</a> |\
                                <a class="code" href="xusbps__hw_8h.html#a992634fdae8964f9525f406bf6c302f4">XUSBPS_OTGSC_AVVIE_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#a3dfd8cc7d3acb160acc612bad8c56f62">XUSBPS_OTGSC_ASVIE_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#a0d51d2db4a4ebde3bb55baa8a2342de7">XUSBPS_OTGSC_BSVIE_MASK</a> | \
                                XUSBPS_OTGSC_BSEE_IEB_MASK | \
                                <a class="code" href="xusbps__hw_8h.html#af0ebd2a0508208cecd0f035c5c5d3de0">XUSBPS_OTGSC_1MSE_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#a929405e5691f0cde005d98404d57fcc7">XUSBPS_OTGSC_DPIE_MASK</a>)
</pre></div><p>Mask for All IRQ status masks </p>

</div>
</div>
<a class="anchor" id="a9d102ab4ccb6d192fb28ee829bc21f98"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTG_ISB_ALL" ref="a9d102ab4ccb6d192fb28ee829bc21f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTG_ISB_ALL</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xusbps__hw_8h.html#af429ced13773b3bd51a574f432da6da6">XUSBPS_OTGSC_IDIS_MASK</a> |\
                                <a class="code" href="xusbps__hw_8h.html#a0c18d9fe65c7d984732572294584e230">XUSBPS_OTGSC_AVVIS_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#a663f6ece2fd49add15e6b09ae3c158c6">XUSBPS_OTGSC_ASVIS_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#a0d7a0968c4d46fbc7acef420971f2091">XUSBPS_OTGSC_BSVIS_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#ad9c241fd267427bde173769007392d09">XUSBPS_OTGSC_BSEIS_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#a1b21358c42955a59a14216653a7e2fed">XUSBPS_OTGSC_1MSS_MASK</a> | \
                                <a class="code" href="xusbps__hw_8h.html#adb8c22e732296af62ee2ef525ae15c2e">XUSBPS_OTGSC_DPIS_MASK</a>)
</pre></div>
</div>
</div>
<a class="anchor" id="a41f69a3714eb428a049d90b3d1f8ae63"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGCSR_OFFSET" ref="a41f69a3714eb428a049d90b3d1f8ae63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGCSR_OFFSET&nbsp;&nbsp;&nbsp;0x000001A4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OTG Status and Control </p>

</div>
</div>
<a class="anchor" id="af0ebd2a0508208cecd0f035c5c5d3de0"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_1MSE_MASK" ref="af0ebd2a0508208cecd0f035c5c5d3de0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_1MSE_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 Millisecond Timer Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="a1b21358c42955a59a14216653a7e2fed"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_1MSS_MASK" ref="a1b21358c42955a59a14216653a7e2fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_1MSS_MASK&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 Millisecond Timer Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="aa0d43b964c7795fa8f97de05a4003968"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_1MST_MASK" ref="aa0d43b964c7795fa8f97de05a4003968" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_1MST_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB 1 Millisecond Timer Status Flag </p>

</div>
</div>
<a class="anchor" id="aafe4f6f4d329fa8d2bf7d3a53dea0446"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_ASV_MASK" ref="aafe4f6f4d329fa8d2bf7d3a53dea0446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_ASV_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB A Session Valid Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="a3dfd8cc7d3acb160acc612bad8c56f62"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_ASVIE_MASK" ref="a3dfd8cc7d3acb160acc612bad8c56f62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_ASVIE_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB A Session Valid Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="a663f6ece2fd49add15e6b09ae3c158c6"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_ASVIS_MASK" ref="a663f6ece2fd49add15e6b09ae3c158c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_ASVIS_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB A Session Valid Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="aac4219ae6323b31d4a47f4fbdf8e033d"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_AVV_MASK" ref="aac4219ae6323b31d4a47f4fbdf8e033d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_AVV_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB A VBus Valid Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="a992634fdae8964f9525f406bf6c302f4"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_AVVIE_MASK" ref="a992634fdae8964f9525f406bf6c302f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_AVVIE_MASK&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB A VBus Valid Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="a0c18d9fe65c7d984732572294584e230"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_AVVIS_MASK" ref="a0c18d9fe65c7d984732572294584e230" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_AVVIS_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB A VBus Valid Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="ae04026316f9e7945aa100bd80f734fc2"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_BSE_MASK" ref="ae04026316f9e7945aa100bd80f734fc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_BSE_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB B Session End Status Flag </p>

</div>
</div>
<a class="anchor" id="a1d817258eb5221723892b52d16064124"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_BSEE_MASK" ref="a1d817258eb5221723892b52d16064124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_BSEE_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB B Session End Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="ad9c241fd267427bde173769007392d09"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_BSEIS_MASK" ref="ad9c241fd267427bde173769007392d09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_BSEIS_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB B Session End Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="a5cf6d5161376a3fdd350e1d83e8f5d6a"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_BSV_MASK" ref="a5cf6d5161376a3fdd350e1d83e8f5d6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_BSV_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB B Session Valid Status Flag </p>

</div>
</div>
<a class="anchor" id="a0d51d2db4a4ebde3bb55baa8a2342de7"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_BSVIE_MASK" ref="a0d51d2db4a4ebde3bb55baa8a2342de7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_BSVIE_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB B Session Valid Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="a0d7a0968c4d46fbc7acef420971f2091"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_BSVIS_MASK" ref="a0d7a0968c4d46fbc7acef420971f2091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_BSVIS_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB B Session Valid Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="adf8d7e9df1fbfc49fa27f45bb544d546"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_DP_MASK" ref="adf8d7e9df1fbfc49fa27f45bb544d546" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_DP_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Pulsing Pull-up Enable Bit </p>

</div>
</div>
<a class="anchor" id="a929405e5691f0cde005d98404d57fcc7"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_DPIE_MASK" ref="a929405e5691f0cde005d98404d57fcc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_DPIE_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Pulse Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="adb8c22e732296af62ee2ef525ae15c2e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_DPIS_MASK" ref="adb8c22e732296af62ee2ef525ae15c2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_DPIS_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Pulse Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="a1ab3e499a08d4332856ed252eeeb0ac5"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_DPS_MASK" ref="a1ab3e499a08d4332856ed252eeeb0ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_DPS_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Pulse Status Flag </p>

</div>
</div>
<a class="anchor" id="a2e57b1893a94267b225818eab4f356cf"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_HAAR_MASK" ref="a2e57b1893a94267b225818eab4f356cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_HAAR_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HW Assist Auto Reset Enable Bit </p>

</div>
</div>
<a class="anchor" id="a87549f3fc330a0479d325cfe1d8b5e67"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_HABA_MASK" ref="a87549f3fc330a0479d325cfe1d8b5e67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_HABA_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Hardware Assist B Disconnect to A Connect Enable Bit </p>

</div>
</div>
<a class="anchor" id="a32bf4c1617f4d76058de570d9a9a7f80"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_HADP_MASK" ref="a32bf4c1617f4d76058de570d9a9a7f80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_HADP_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HW Assist Data Pulse Enable Bit </p>

</div>
</div>
<a class="anchor" id="a80240394c8c8067c108fad5fad6fa01d"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_ID_MASK" ref="a80240394c8c8067c108fad5fad6fa01d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_ID_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ID Status Flag </p>

</div>
</div>
<a class="anchor" id="ae72f487267814e2b4efea626ddaf9227"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_IDIE_MASK" ref="ae72f487267814e2b4efea626ddaf9227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_IDIE_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ID Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="af429ced13773b3bd51a574f432da6da6"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_IDIS_MASK" ref="af429ced13773b3bd51a574f432da6da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_IDIS_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB ID Interrupt Status Flag </p>

</div>
</div>
<a class="anchor" id="a0d20e551660706bb6baa638b92a66e85"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_IDPU_MASK" ref="a0d20e551660706bb6baa638b92a66e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_IDPU_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ID Pull-up Enable Bit </p>

</div>
</div>
<a class="anchor" id="a5fa9fe6a9f212d24be7c3e351dc8385b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_OT_MASK" ref="a5fa9fe6a9f212d24be7c3e351dc8385b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_OT_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OTG Termination Bit </p>

</div>
</div>
<a class="anchor" id="a38adf90c7ac0c3cdae6b181f0f1961a7"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_VC_MASK" ref="a38adf90c7ac0c3cdae6b181f0f1961a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_VC_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VBus Charge Bit </p>

</div>
</div>
<a class="anchor" id="ae1da15ba0e113d7bf2fc14e4dbecaa34"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_OTGSC_VD_MASK" ref="ae1da15ba0e113d7bf2fc14e4dbecaa34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_OTGSC_VD_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VBus Discharge Bit </p>

</div>
</div>
<a class="anchor" id="a3e6302971cb6f32b61bd601152babdfd"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR1_OFFSET" ref="a3e6302971cb6f32b61bd601152babdfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR1_OFFSET&nbsp;&nbsp;&nbsp;0x00000184</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Control/Status 1 </p>

</div>
</div>
<a class="anchor" id="a1f7ff22d780c1ee16c4d88099bcc2602"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_CCS_MASK" ref="a1f7ff22d780c1ee16c4d88099bcc2602" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_CCS_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current Connect Status </p>

</div>
</div>
<a class="anchor" id="ad37164741082835f3b861cad893941ff"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_CSC_MASK" ref="ad37164741082835f3b861cad893941ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_CSC_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Connect Status Change </p>

</div>
</div>
<a class="anchor" id="a74d93aa96409e16a96e343829f8216ba"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_FPR_MASK" ref="a74d93aa96409e16a96e343829f8216ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_FPR_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force Port Resume </p>

</div>
</div>
<a class="anchor" id="a00ad12820a96f9aeb7bcbb226169129b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_HSP_MASK" ref="a00ad12820a96f9aeb7bcbb226169129b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_HSP_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>High Speed Port </p>

</div>
</div>
<a class="anchor" id="a8a608f17d2baad09aee1c4f73295bcb0"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_LS_MASK" ref="a8a608f17d2baad09aee1c4f73295bcb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_LS_MASK&nbsp;&nbsp;&nbsp;0x00000C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Line Status </p>

</div>
</div>
<a class="anchor" id="ad99c26d2a08b184a68fe732358d89c72"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_OCA_MASK" ref="ad99c26d2a08b184a68fe732358d89c72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_OCA_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over-current Active </p>

</div>
</div>
<a class="anchor" id="a68b7f81daf6dda1c9a6379af20932a5b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_OCC_MASK" ref="a68b7f81daf6dda1c9a6379af20932a5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_OCC_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Over-current Change </p>

</div>
</div>
<a class="anchor" id="ab274c9ed03c6cbbc03db9dc3f3da455c"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PE_MASK" ref="ab274c9ed03c6cbbc03db9dc3f3da455c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Enable/Disable </p>

</div>
</div>
<a class="anchor" id="a2a26835d837358c1a734677185e29287"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PEC_MASK" ref="a2a26835d837358c1a734677185e29287" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PEC_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Enable/Disable Change </p>

</div>
</div>
<a class="anchor" id="a56979f03747794e45b17e23f14361015"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PFSC_MASK" ref="a56979f03747794e45b17e23f14361015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PFSC_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Force Full Speed Connect </p>

</div>
</div>
<a class="anchor" id="a64e49cd2f69f2c41bae305fa0821b2e6"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PHCD_MASK" ref="a64e49cd2f69f2c41bae305fa0821b2e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PHCD_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY Low Power Suspend - Clock Disable </p>

</div>
</div>
<a class="anchor" id="a77a673c7bd65d70ebfdce6c4321f69bc"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PIC_MASK" ref="a77a673c7bd65d70ebfdce6c4321f69bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PIC_MASK&nbsp;&nbsp;&nbsp;0x0000C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Indicator Control </p>

</div>
</div>
<a class="anchor" id="a3239c1f980bdbfea26b1820a201ea88c"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PO_MASK" ref="a3239c1f980bdbfea26b1820a201ea88c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PO_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Owner </p>

</div>
</div>
<a class="anchor" id="acdd58f1d06bae848a57d0a9e61905506"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PP_MASK" ref="acdd58f1d06bae848a57d0a9e61905506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PP_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Power </p>

</div>
</div>
<a class="anchor" id="a0fab2bb4be65fa0d3479a3d75f58e736"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PR_MASK" ref="a0fab2bb4be65fa0d3479a3d75f58e736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PR_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Reset </p>

</div>
</div>
<a class="anchor" id="a6858d711a08a55899702a1af580f0aec"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PSPD_MASK" ref="a6858d711a08a55899702a1af580f0aec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PSPD_MASK&nbsp;&nbsp;&nbsp;0x0C000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Speed </p>

</div>
</div>
<a class="anchor" id="a655cd7d9ae804719dfea41970e00c4c4"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_PTC_MASK" ref="a655cd7d9ae804719dfea41970e00c4c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_PTC_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Test Control </p>

</div>
</div>
<a class="anchor" id="ae9d4f360fcad407d434ca9b307d6b1da"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_SUSP_MASK" ref="ae9d4f360fcad407d434ca9b307d6b1da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_SUSP_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Suspend </p>

</div>
</div>
<a class="anchor" id="aad32baeb49d1a6eb7d4940d6dde4a44b"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_WKCN_MASK" ref="aad32baeb49d1a6eb7d4940d6dde4a44b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_WKCN_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake on Connect Enable </p>

</div>
</div>
<a class="anchor" id="ad40c098d22fd6b435845c3f7e6e27466"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_WKDS_MASK" ref="ad40c098d22fd6b435845c3f7e6e27466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_WKDS_MASK&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake on Disconnect Enable </p>

</div>
</div>
<a class="anchor" id="a3aabd08d1fb46bf56b0ecf1f2723a62f"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCR_WKOC_MASK" ref="a3aabd08d1fb46bf56b0ecf1f2723a62f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCR_WKOC_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake on Over-current Enable </p>

</div>
</div>
<a class="anchor" id="aeb71200b8df84e2d1ac16ef46c9aa051"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_PORTSCRn_OFFSET" ref="aeb71200b8df84e2d1ac16ef46c9aa051" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_PORTSCRn_OFFSET</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(XUSBPS_PORTSCR1_OFFSET + (((n)-1) * XUSBPS_REG_SPACING))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae013de4110ae5cd348830c36a365fb14"></a><!-- doxytag: member="xusbps_hw.h::XUsbPs_ReadReg" ref="ae013de4110ae5cd348830c36a365fb14" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUsbPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32(BaseAddress + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This macro reads the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address for the USB registers. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xusbps__hw_8h.html#ae013de4110ae5cd348830c36a365fb14">XUsbPs_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a6cebc565d7980c457e1e603d11536f80"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_REG_SPACING" ref="a6cebc565d7980c457e1e603d11536f80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_REG_SPACING&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af7c6b9afa93b84998286417434bff9bc"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TIMER0_CTL_OFFSET" ref="af7c6b9afa93b84998286417434bff9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TIMER0_CTL_OFFSET&nbsp;&nbsp;&nbsp;0x00000084</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6316b1c386abf7f7523cfdfc8dc54ea"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TIMER0_LD_OFFSET" ref="ac6316b1c386abf7f7523cfdfc8dc54ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TIMER0_LD_OFFSET&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4bd5ab3787a4eee54214fef61b39162"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TIMER_COUNTER_MASK" ref="aa4bd5ab3787a4eee54214fef61b39162" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TIMER_COUNTER_MASK&nbsp;&nbsp;&nbsp;0x00FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ade6aa6ac5fe9946a1e985067e8c5f6fc"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TIMER_REPEAT_MASK" ref="ade6aa6ac5fe9946a1e985067e8c5f6fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TIMER_REPEAT_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acb0fddd0cf1f6147d0fb07d8b6b01fd8"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TIMER_RESET_MASK" ref="acb0fddd0cf1f6147d0fb07d8b6b01fd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TIMER_RESET_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87e12fac25dadaf4481a4a7140c1bcc0"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TIMER_RUN_MASK" ref="a87e12fac25dadaf4481a4a7140c1bcc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TIMER_RUN_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a513c365d30bccdd1fbdddecb54c6e021"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TIMER_STOP_MASK" ref="a513c365d30bccdd1fbdddecb54c6e021" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TIMER_STOP_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a793766da0e2d717dbfa20163f4813087"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TTCTRL_HUBADDR_MASK" ref="a793766da0e2d717dbfa20163f4813087" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TTCTRL_HUBADDR_MASK&nbsp;&nbsp;&nbsp;0x7F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TT Hub Address </p>

</div>
</div>
<a class="anchor" id="aeaa8a496dfe864a918d3128416ea13fd"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TTCTRL_OFFSET" ref="aeaa8a496dfe864a918d3128416ea13fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TTCTRL_OFFSET&nbsp;&nbsp;&nbsp;0x0000015C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TT Control </p>

</div>
</div>
<a class="anchor" id="a4d04065b099b8d1cd4b0eabde5810098"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TXFILL_BURST_MASK" ref="a4d04065b099b8d1cd4b0eabde5810098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TXFILL_BURST_MASK&nbsp;&nbsp;&nbsp;0x003F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Burst Threshold </p>

</div>
</div>
<a class="anchor" id="acbc143cb51c906fc1b821b6a938490aa"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TXFILL_HEALTH_MASK" ref="acbc143cb51c906fc1b821b6a938490aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TXFILL_HEALTH_MASK&nbsp;&nbsp;&nbsp;0x00001F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Scheduler Health Cntr </p>

</div>
</div>
<a class="anchor" id="af9690c347e4d95007f1dfdf243630414"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TXFILL_OFFSET" ref="af9690c347e4d95007f1dfdf243630414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TXFILL_OFFSET&nbsp;&nbsp;&nbsp;0x00000164</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Fill Tuning </p>

</div>
</div>
<a class="anchor" id="a4a9a9a77f1a2761587df8966ec13d031"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_TXFILL_OVERHEAD_MASK" ref="a4a9a9a77f1a2761587df8966ec13d031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_TXFILL_OVERHEAD_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Scheduler Overhead </p>

</div>
</div>
<a class="anchor" id="ae3f07141aec7fafcc8becb6cdb0db654"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_ADDR_MASK" ref="ae3f07141aec7fafcc8becb6cdb0db654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_ADDR_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Data Address </p>

</div>
</div>
<a class="anchor" id="a0978f0c576857e7784856f6ef9ca197e"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_DATRD_MASK" ref="a0978f0c576857e7784856f6ef9ca197e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_DATRD_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Data Read </p>

</div>
</div>
<a class="anchor" id="a0a4d270a758a6148ee610f9902180ba2"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_DATWR_MASK" ref="a0a4d270a758a6148ee610f9902180ba2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_DATWR_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Data Write </p>

</div>
</div>
<a class="anchor" id="a464998ead6aa79a089f18bb1e9e04be4"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_OFFSET" ref="a464998ead6aa79a089f18bb1e9e04be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_OFFSET&nbsp;&nbsp;&nbsp;0x00000170</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Viewport </p>

</div>
</div>
<a class="anchor" id="a93c88a0e5ad57a6436362e8fb41e90e2"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_PORT_MASK" ref="a93c88a0e5ad57a6436362e8fb41e90e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_PORT_MASK&nbsp;&nbsp;&nbsp;0x07000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Port Number </p>

</div>
</div>
<a class="anchor" id="abf8b7addc203c447efc5ed6dad7f5674"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_RUN_MASK" ref="abf8b7addc203c447efc5ed6dad7f5674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_RUN_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Run </p>

</div>
</div>
<a class="anchor" id="a5f681007ccdbcc03cfb5a8cc768cff92"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_RW_MASK" ref="a5f681007ccdbcc03cfb5a8cc768cff92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_RW_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Read/Write Control </p>

</div>
</div>
<a class="anchor" id="a32a5f6fd391848b7671fc16e8a97f05f"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_SS_MASK" ref="a32a5f6fd391848b7671fc16e8a97f05f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_SS_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Synchronous State </p>

</div>
</div>
<a class="anchor" id="aef6f3ff76a2d742eeec261cd4ebd2306"></a><!-- doxytag: member="xusbps_hw.h::XUSBPS_ULPIVIEW_WU_MASK" ref="aef6f3ff76a2d742eeec261cd4ebd2306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSBPS_ULPIVIEW_WU_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ULPI Wakeup </p>

</div>
</div>
<a class="anchor" id="aefd4e31b2628602507b5df0f7d9c934f"></a><!-- doxytag: member="xusbps_hw.h::XUsbPs_WriteReg" ref="aefd4e31b2628602507b5df0f7d9c934f" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUsbPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32(BaseAddress + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This macro writes the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the the base address for the USB registers. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the the 32-bit value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xusbps__hw_8h.html#aefd4e31b2628602507b5df0f7d9c934f">XUsbPs_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="af07a1ec6f70450249f71f4831649974c"></a><!-- doxytag: member="xusbps_hw.h::XUsbPs_ResetHw" ref="af07a1ec6f70450249f71f4831649974c" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XUsbPs_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function perform the reset sequence to the given usbps interface by configuring the appropriate control bits in the usbps specifc registers. the usbps reset sequence involves the below steps Disbale the interrupts Clear the status registers Apply the reset command and wait for reset complete status Update the relevant control registers with reset values </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>of the interface</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>N/A.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
