// Seed: 1610086444
macromodule module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  wand id_2
);
  always id_1 = id_0;
  assign id_1 = 1 - 1;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1
);
  assign id_0 = id_1;
  not (id_0, id_1);
  module_0(
      id_1, id_0, id_1
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2.product;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_2(
      id_4
  );
  always begin
    {1, 1} <= id_9;
  end
  wire id_10;
endmodule
