// Seed: 1147066594
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wire id_14,
    output wire module_0
);
  reg id_17;
  always @(posedge id_3) id_17 <= 1'h0;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1
    , id_19,
    input tri0 id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10
    , id_20,
    input wor module_1,
    input tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    output tri id_15,
    input wand id_16,
    output supply0 id_17
);
  wire id_21;
  timeprecision 1ps;
  assign id_19 = 1;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_6,
      id_14,
      id_6,
      id_6,
      id_6,
      id_9,
      id_16,
      id_9,
      id_6,
      id_5,
      id_10,
      id_2,
      id_17,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
